Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Thu Dec  5 16:14:07 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt ProjectPariVo_impl_1.twr ProjectPariVo_impl_1.udb -gui -msgset C:/Users/vparizot/E155/pariVo/pariVo_fpga/ProjectPariVo/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {scki_c} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 25.8503%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
coretest/finalVal_i0_i1/Q               |          No required time
coretest/finalVal_i0_i0/Q               |          No required time
coretest/finalVal_i0_i2/Q               |          No required time
coretest/finalVal_i0_i3/Q               |          No required time
coretest/finalVal_i0_i4/Q               |          No required time
coretest/finalVal_i0_i5/Q               |          No required time
coretest/finalVal_i0_i6/Q               |          No required time
coretest/finalVal_i0_i7/Q               |          No required time
nowitllwork/left__i1/Q                  |          No required time
coretest/done/Q                         |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        10
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
nowitllwork/prescaler_25_30__i8/SR      |           No arrival time
{nowitllwork/prescaler_25_30__i6/SR   nowitllwork/prescaler_25_30__i7/SR}                           
                                        |           No arrival time
{nowitllwork/prescaler_25_30__i4/SR   nowitllwork/prescaler_25_30__i5/SR}                           
                                        |           No arrival time
{nowitllwork/prescaler_25_30__i2/SR   nowitllwork/prescaler_25_30__i3/SR}                           
                                        |           No arrival time
nowitllwork/prescaler_25_30__i1/SR      |           No arrival time
nowitllwork/left__i8/D                  |           No arrival time
nowitllwork/left__i9/D                  |           No arrival time
{nowitllwork/left__i9/SR   nowitllwork/left__i8/SR}                           
                                        |           No arrival time
nowitllwork/left__i6/D                  |           No arrival time
nowitllwork/left__i7/D                  |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        28
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
load                                    |                     input
sdi                                     |                     input
sck                                     |                     input
din                                     |                     input
nreset                                  |                     input
done                                    |                    output
sigwin1                                 |                    output
scki                                    |                    output
sdo                                     |                    output
lrck                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
bclk_c                                  |nowitllwork/prescaler_25_30__i2/Q
sck_c                                   |         sck_pad.bb_inst/O
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "scki_c"
=======================
create_clock -name {scki_c} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock scki_c              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From scki_c                            |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
nowitllwork/left__i1/SP                  |   31.041 ns 
{nowitllwork/left__i3/SP   nowitllwork/left__i2/SP}              
                                         |   31.477 ns 
{nowitllwork/left__i5/SP   nowitllwork/left__i4/SP}              
                                         |   31.477 ns 
{nowitllwork/left__i7/SP   nowitllwork/left__i6/SP}              
                                         |   31.477 ns 
{nowitllwork/left__i9/SP   nowitllwork/left__i8/SP}              
                                         |   31.477 ns 
nowitllwork/prescaler_25_30__i8/D        |   34.362 ns 
nowitllwork/prescaler_25_30__i7/D        |   35.194 ns 
nowitllwork/prescaler_25_30__i6/D        |   35.471 ns 
nowitllwork/prescaler_25_30__i5/D        |   35.748 ns 
nowitllwork/prescaler_25_30__i4/D        |   36.025 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : nowitllwork/prescaler_25_30__i3/Q  (SLICE_R13C3B)
Path End         : nowitllwork/left__i1/SP  (SLICE_R14C3C)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 3
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 31.040 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  21      
coretest/scki_c                                              NET DELAY           5.499                  5.499  21      
{nowitllwork/prescaler_25_30__i2/CK   nowitllwork/prescaler_25_30__i3/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nowitllwork/prescaler_25_30__i3/CK->nowitllwork/prescaler_25_30__i3/Q
                                          SLICE_R13C3B       CLK_TO_Q1_DELAY     1.388                  6.887  3       
nowitllwork/bit_state[0]                                     NET DELAY           2.141                  9.028  3       
nowitllwork/i1_2_lut_3_lut/C->nowitllwork/i1_2_lut_3_lut/Z
                                          SLICE_R14C3C       A0_TO_F0_DELAY      0.449                  9.477  1       
nowitllwork/n5                                               NET DELAY           2.168                 11.645  1       
nowitllwork.i27_4_lut/B->nowitllwork.i27_4_lut/Z
                                          SLICE_R14C3D       D1_TO_F1_DELAY      0.449                 12.094  5       
nowitllwork/n119                                             NET DELAY           3.833                 15.927  5       
nowitllwork/left__i1/SP                                      ENDPOINT            0.000                 15.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  21      
coretest/scki_c                                              NET DELAY           5.499                 47.165  21      
nowitllwork/left__i1/CK                                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(15.926)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   31.040  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/prescaler_25_30__i3/Q  (SLICE_R13C3B)
Path End         : {nowitllwork/left__i3/SP   nowitllwork/left__i2/SP}  (SLICE_R16C6D)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 3
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 31.476 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  21      
coretest/scki_c                                              NET DELAY           5.499                  5.499  21      
{nowitllwork/prescaler_25_30__i2/CK   nowitllwork/prescaler_25_30__i3/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nowitllwork/prescaler_25_30__i3/CK->nowitllwork/prescaler_25_30__i3/Q
                                          SLICE_R13C3B       CLK_TO_Q1_DELAY     1.388                  6.887  3       
nowitllwork/bit_state[0]                                     NET DELAY           2.141                  9.028  3       
nowitllwork/i1_2_lut_3_lut/C->nowitllwork/i1_2_lut_3_lut/Z
                                          SLICE_R14C3C       A0_TO_F0_DELAY      0.449                  9.477  1       
nowitllwork/n5                                               NET DELAY           2.168                 11.645  1       
nowitllwork.i27_4_lut/B->nowitllwork.i27_4_lut/Z
                                          SLICE_R14C3D       D1_TO_F1_DELAY      0.449                 12.094  5       
nowitllwork/n119                                             NET DELAY           3.397                 15.491  5       
{nowitllwork/left__i3/SP   nowitllwork/left__i2/SP}
                                                             ENDPOINT            0.000                 15.491  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  21      
coretest/scki_c                                              NET DELAY           5.499                 47.165  21      
{nowitllwork/left__i3/CK   nowitllwork/left__i2/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(15.490)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   31.476  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/prescaler_25_30__i3/Q  (SLICE_R13C3B)
Path End         : {nowitllwork/left__i5/SP   nowitllwork/left__i4/SP}  (SLICE_R16C6A)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 3
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 31.476 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  21      
coretest/scki_c                                              NET DELAY           5.499                  5.499  21      
{nowitllwork/prescaler_25_30__i2/CK   nowitllwork/prescaler_25_30__i3/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nowitllwork/prescaler_25_30__i3/CK->nowitllwork/prescaler_25_30__i3/Q
                                          SLICE_R13C3B       CLK_TO_Q1_DELAY     1.388                  6.887  3       
nowitllwork/bit_state[0]                                     NET DELAY           2.141                  9.028  3       
nowitllwork/i1_2_lut_3_lut/C->nowitllwork/i1_2_lut_3_lut/Z
                                          SLICE_R14C3C       A0_TO_F0_DELAY      0.449                  9.477  1       
nowitllwork/n5                                               NET DELAY           2.168                 11.645  1       
nowitllwork.i27_4_lut/B->nowitllwork.i27_4_lut/Z
                                          SLICE_R14C3D       D1_TO_F1_DELAY      0.449                 12.094  5       
nowitllwork/n119                                             NET DELAY           3.397                 15.491  5       
{nowitllwork/left__i5/SP   nowitllwork/left__i4/SP}
                                                             ENDPOINT            0.000                 15.491  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  21      
coretest/scki_c                                              NET DELAY           5.499                 47.165  21      
{nowitllwork/left__i5/CK   nowitllwork/left__i4/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(15.490)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   31.476  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/prescaler_25_30__i3/Q  (SLICE_R13C3B)
Path End         : {nowitllwork/left__i7/SP   nowitllwork/left__i6/SP}  (SLICE_R16C6C)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 3
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 31.476 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  21      
coretest/scki_c                                              NET DELAY           5.499                  5.499  21      
{nowitllwork/prescaler_25_30__i2/CK   nowitllwork/prescaler_25_30__i3/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nowitllwork/prescaler_25_30__i3/CK->nowitllwork/prescaler_25_30__i3/Q
                                          SLICE_R13C3B       CLK_TO_Q1_DELAY     1.388                  6.887  3       
nowitllwork/bit_state[0]                                     NET DELAY           2.141                  9.028  3       
nowitllwork/i1_2_lut_3_lut/C->nowitllwork/i1_2_lut_3_lut/Z
                                          SLICE_R14C3C       A0_TO_F0_DELAY      0.449                  9.477  1       
nowitllwork/n5                                               NET DELAY           2.168                 11.645  1       
nowitllwork.i27_4_lut/B->nowitllwork.i27_4_lut/Z
                                          SLICE_R14C3D       D1_TO_F1_DELAY      0.449                 12.094  5       
nowitllwork/n119                                             NET DELAY           3.397                 15.491  5       
{nowitllwork/left__i7/SP   nowitllwork/left__i6/SP}
                                                             ENDPOINT            0.000                 15.491  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  21      
coretest/scki_c                                              NET DELAY           5.499                 47.165  21      
{nowitllwork/left__i7/CK   nowitllwork/left__i6/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(15.490)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   31.476  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/prescaler_25_30__i3/Q  (SLICE_R13C3B)
Path End         : {nowitllwork/left__i9/SP   nowitllwork/left__i8/SP}  (SLICE_R16C6B)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 3
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 31.476 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  21      
coretest/scki_c                                              NET DELAY           5.499                  5.499  21      
{nowitllwork/prescaler_25_30__i2/CK   nowitllwork/prescaler_25_30__i3/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nowitllwork/prescaler_25_30__i3/CK->nowitllwork/prescaler_25_30__i3/Q
                                          SLICE_R13C3B       CLK_TO_Q1_DELAY     1.388                  6.887  3       
nowitllwork/bit_state[0]                                     NET DELAY           2.141                  9.028  3       
nowitllwork/i1_2_lut_3_lut/C->nowitllwork/i1_2_lut_3_lut/Z
                                          SLICE_R14C3C       A0_TO_F0_DELAY      0.449                  9.477  1       
nowitllwork/n5                                               NET DELAY           2.168                 11.645  1       
nowitllwork.i27_4_lut/B->nowitllwork.i27_4_lut/Z
                                          SLICE_R14C3D       D1_TO_F1_DELAY      0.449                 12.094  5       
nowitllwork/n119                                             NET DELAY           3.397                 15.491  5       
{nowitllwork/left__i9/SP   nowitllwork/left__i8/SP}
                                                             ENDPOINT            0.000                 15.491  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  21      
coretest/scki_c                                              NET DELAY           5.499                 47.165  21      
{nowitllwork/left__i9/CK   nowitllwork/left__i8/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(15.490)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   31.476  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/prescaler_25_30__i1/Q  (SLICE_R13C3A)
Path End         : nowitllwork/prescaler_25_30__i8/D  (SLICE_R13C4A)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 9
Delay Ratio      : 45.6% (route), 54.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 34.361 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  21      
coretest/scki_c                                              NET DELAY               5.499                  5.499  21      
nowitllwork/prescaler_25_30__i1/CK                           CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nowitllwork/prescaler_25_30__i1/CK->nowitllwork/prescaler_25_30__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
nowitllwork/prescaler[0]                                     NET DELAY               2.022                  8.909  2       
nowitllwork/prescaler_25_30_add_4_1/C1->nowitllwork/prescaler_25_30_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
nowitllwork/n225                                             NET DELAY               0.000                  9.252  2       
nowitllwork/prescaler_25_30_add_4_3/CI0->nowitllwork/prescaler_25_30_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nowitllwork/n404                                             NET DELAY               0.000                  9.529  2       
nowitllwork/prescaler_25_30_add_4_3/CI1->nowitllwork/prescaler_25_30_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nowitllwork/n227                                             NET DELAY               0.000                  9.806  2       
nowitllwork/prescaler_25_30_add_4_5/CI0->nowitllwork/prescaler_25_30_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nowitllwork/n407                                             NET DELAY               0.000                 10.083  2       
nowitllwork/prescaler_25_30_add_4_5/CI1->nowitllwork/prescaler_25_30_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nowitllwork/n229                                             NET DELAY               0.000                 10.360  2       
nowitllwork/prescaler_25_30_add_4_7/CI0->nowitllwork/prescaler_25_30_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nowitllwork/n410                                             NET DELAY               0.000                 10.637  2       
nowitllwork/prescaler_25_30_add_4_7/CI1->nowitllwork/prescaler_25_30_add_4_7/CO1
                                          SLICE_R13C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
nowitllwork/n231                                             NET DELAY               1.216                 12.130  2       
nowitllwork/prescaler_25_30_add_4_9/D0->nowitllwork/prescaler_25_30_add_4_9/S0
                                          SLICE_R13C4A       D0_TO_F0_DELAY          0.476                 12.606  1       
nowitllwork/n37[7]                                           NET DELAY               0.000                 12.606  1       
nowitllwork/prescaler_25_30__i8/D                            ENDPOINT                0.000                 12.606  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  21      
coretest/scki_c                                              NET DELAY               5.499                 47.165  21      
nowitllwork/prescaler_25_30__i8/CK                           CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(12.605)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       34.361  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/prescaler_25_30__i1/Q  (SLICE_R13C3A)
Path End         : nowitllwork/prescaler_25_30__i7/D  (SLICE_R13C3D)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 8
Delay Ratio      : 42.8% (route), 57.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 35.193 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  21      
coretest/scki_c                                              NET DELAY               5.499                  5.499  21      
nowitllwork/prescaler_25_30__i1/CK                           CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nowitllwork/prescaler_25_30__i1/CK->nowitllwork/prescaler_25_30__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
nowitllwork/prescaler[0]                                     NET DELAY               2.022                  8.909  2       
nowitllwork/prescaler_25_30_add_4_1/C1->nowitllwork/prescaler_25_30_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
nowitllwork/n225                                             NET DELAY               0.000                  9.252  2       
nowitllwork/prescaler_25_30_add_4_3/CI0->nowitllwork/prescaler_25_30_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nowitllwork/n404                                             NET DELAY               0.000                  9.529  2       
nowitllwork/prescaler_25_30_add_4_3/CI1->nowitllwork/prescaler_25_30_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nowitllwork/n227                                             NET DELAY               0.000                  9.806  2       
nowitllwork/prescaler_25_30_add_4_5/CI0->nowitllwork/prescaler_25_30_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nowitllwork/n407                                             NET DELAY               0.000                 10.083  2       
nowitllwork/prescaler_25_30_add_4_5/CI1->nowitllwork/prescaler_25_30_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nowitllwork/n229                                             NET DELAY               0.000                 10.360  2       
nowitllwork/prescaler_25_30_add_4_7/CI0->nowitllwork/prescaler_25_30_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
nowitllwork/n410                                             NET DELAY               0.661                 11.298  2       
nowitllwork/prescaler_25_30_add_4_7/D1->nowitllwork/prescaler_25_30_add_4_7/S1
                                          SLICE_R13C3D       D1_TO_F1_DELAY          0.476                 11.774  1       
nowitllwork/n37[6]                                           NET DELAY               0.000                 11.774  1       
nowitllwork/prescaler_25_30__i7/D                            ENDPOINT                0.000                 11.774  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  21      
coretest/scki_c                                              NET DELAY               5.499                 47.165  21      
{nowitllwork/prescaler_25_30__i6/CK   nowitllwork/prescaler_25_30__i7/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(11.773)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       35.193  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/prescaler_25_30__i1/Q  (SLICE_R13C3A)
Path End         : nowitllwork/prescaler_25_30__i6/D  (SLICE_R13C3D)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 7
Delay Ratio      : 44.7% (route), 55.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 35.470 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  21      
coretest/scki_c                                              NET DELAY               5.499                  5.499  21      
nowitllwork/prescaler_25_30__i1/CK                           CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nowitllwork/prescaler_25_30__i1/CK->nowitllwork/prescaler_25_30__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
nowitllwork/prescaler[0]                                     NET DELAY               2.022                  8.909  2       
nowitllwork/prescaler_25_30_add_4_1/C1->nowitllwork/prescaler_25_30_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
nowitllwork/n225                                             NET DELAY               0.000                  9.252  2       
nowitllwork/prescaler_25_30_add_4_3/CI0->nowitllwork/prescaler_25_30_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nowitllwork/n404                                             NET DELAY               0.000                  9.529  2       
nowitllwork/prescaler_25_30_add_4_3/CI1->nowitllwork/prescaler_25_30_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nowitllwork/n227                                             NET DELAY               0.000                  9.806  2       
nowitllwork/prescaler_25_30_add_4_5/CI0->nowitllwork/prescaler_25_30_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nowitllwork/n407                                             NET DELAY               0.000                 10.083  2       
nowitllwork/prescaler_25_30_add_4_5/CI1->nowitllwork/prescaler_25_30_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
nowitllwork/n229                                             NET DELAY               0.661                 11.021  2       
nowitllwork/prescaler_25_30_add_4_7/D0->nowitllwork/prescaler_25_30_add_4_7/S0
                                          SLICE_R13C3D       D0_TO_F0_DELAY          0.476                 11.497  1       
nowitllwork/n37[5]                                           NET DELAY               0.000                 11.497  1       
nowitllwork/prescaler_25_30__i6/D                            ENDPOINT                0.000                 11.497  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  21      
coretest/scki_c                                              NET DELAY               5.499                 47.165  21      
{nowitllwork/prescaler_25_30__i6/CK   nowitllwork/prescaler_25_30__i7/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(11.496)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       35.470  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/prescaler_25_30__i1/Q  (SLICE_R13C3A)
Path End         : nowitllwork/prescaler_25_30__i5/D  (SLICE_R13C3C)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 6
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 35.747 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  21      
coretest/scki_c                                              NET DELAY               5.499                  5.499  21      
nowitllwork/prescaler_25_30__i1/CK                           CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nowitllwork/prescaler_25_30__i1/CK->nowitllwork/prescaler_25_30__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
nowitllwork/prescaler[0]                                     NET DELAY               2.022                  8.909  2       
nowitllwork/prescaler_25_30_add_4_1/C1->nowitllwork/prescaler_25_30_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
nowitllwork/n225                                             NET DELAY               0.000                  9.252  2       
nowitllwork/prescaler_25_30_add_4_3/CI0->nowitllwork/prescaler_25_30_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nowitllwork/n404                                             NET DELAY               0.000                  9.529  2       
nowitllwork/prescaler_25_30_add_4_3/CI1->nowitllwork/prescaler_25_30_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nowitllwork/n227                                             NET DELAY               0.000                  9.806  2       
nowitllwork/prescaler_25_30_add_4_5/CI0->nowitllwork/prescaler_25_30_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
nowitllwork/n407                                             NET DELAY               0.661                 10.744  2       
nowitllwork/prescaler_25_30_add_4_5/D1->nowitllwork/prescaler_25_30_add_4_5/S1
                                          SLICE_R13C3C       D1_TO_F1_DELAY          0.476                 11.220  1       
nowitllwork/n37[4]                                           NET DELAY               0.000                 11.220  1       
nowitllwork/prescaler_25_30__i5/D                            ENDPOINT                0.000                 11.220  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  21      
coretest/scki_c                                              NET DELAY               5.499                 47.165  21      
{nowitllwork/prescaler_25_30__i4/CK   nowitllwork/prescaler_25_30__i5/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(11.219)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       35.747  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/prescaler_25_30__i1/Q  (SLICE_R13C3A)
Path End         : nowitllwork/prescaler_25_30__i4/D  (SLICE_R13C3C)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 5
Delay Ratio      : 49.3% (route), 50.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 36.024 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  21      
coretest/scki_c                                              NET DELAY               5.499                  5.499  21      
nowitllwork/prescaler_25_30__i1/CK                           CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
nowitllwork/prescaler_25_30__i1/CK->nowitllwork/prescaler_25_30__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
nowitllwork/prescaler[0]                                     NET DELAY               2.022                  8.909  2       
nowitllwork/prescaler_25_30_add_4_1/C1->nowitllwork/prescaler_25_30_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
nowitllwork/n225                                             NET DELAY               0.000                  9.252  2       
nowitllwork/prescaler_25_30_add_4_3/CI0->nowitllwork/prescaler_25_30_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
nowitllwork/n404                                             NET DELAY               0.000                  9.529  2       
nowitllwork/prescaler_25_30_add_4_3/CI1->nowitllwork/prescaler_25_30_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
nowitllwork/n227                                             NET DELAY               0.661                 10.467  2       
nowitllwork/prescaler_25_30_add_4_5/D0->nowitllwork/prescaler_25_30_add_4_5/S0
                                          SLICE_R13C3C       D0_TO_F0_DELAY          0.476                 10.943  1       
nowitllwork/n37[3]                                           NET DELAY               0.000                 10.943  1       
nowitllwork/prescaler_25_30__i4/D                            ENDPOINT                0.000                 10.943  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  21      
coretest/scki_c                                              NET DELAY               5.499                 47.165  21      
{nowitllwork/prescaler_25_30__i4/CK   nowitllwork/prescaler_25_30__i5/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(10.942)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       36.024  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
coretest/finalVal_i0_i6/D                |    1.743 ns 
coretest/finalVal_i0_i7/D                |    1.743 ns 
coretest/finalVal_i0_i4/D                |    1.743 ns 
coretest/finalVal_i0_i5/D                |    1.743 ns 
coretest/finalVal_i0_i2/D                |    1.743 ns 
coretest/finalVal_i0_i3/D                |    1.743 ns 
coretest/finalVal_i0_i1/D                |    1.743 ns 
coretest/finalVal_i0_i0/D                |    1.743 ns 
coretest/leftTemp_i0_i0/D                |    1.743 ns 
coretest/leftTemp_i0_i1/D                |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : coretest/leftTemp_i0_i6/Q  (SLICE_R16C7D)
Path End         : coretest/finalVal_i0_i6/D  (SLICE_R17C7D)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
coretest/scki_c                                              NET DELAY        3.084                  3.084  22      
{coretest/leftTemp_i0_i6/CK   coretest/leftTemp_i0_i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
coretest/leftTemp_i0_i6/CK->coretest/leftTemp_i0_i6/Q
                                          SLICE_R16C7D       CLK_TO_Q0_DELAY  0.779                  3.863  1       
coretest/leftTemp[6]                                         NET DELAY        0.712                  4.575  1       
coretest.SLICE_44/D0->coretest.SLICE_44/F0
                                          SLICE_R17C7D       D0_TO_F0_DELAY   0.252                  4.827  1       
coretest.leftTemp[6].sig_038.FeedThruLUT                     NET DELAY        0.000                  4.827  1       
coretest/finalVal_i0_i6/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
coretest/scki_c                                              NET DELAY        3.084                  3.084  22      
{coretest/finalVal_i0_i6/CK   coretest/finalVal_i0_i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : coretest/leftTemp_i0_i7/Q  (SLICE_R16C7D)
Path End         : coretest/finalVal_i0_i7/D  (SLICE_R17C7D)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
coretest/scki_c                                              NET DELAY        3.084                  3.084  22      
{coretest/leftTemp_i0_i6/CK   coretest/leftTemp_i0_i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
coretest/leftTemp_i0_i7/CK->coretest/leftTemp_i0_i7/Q
                                          SLICE_R16C7D       CLK_TO_Q1_DELAY  0.779                  3.863  1       
coretest/leftTemp[7]                                         NET DELAY        0.712                  4.575  1       
coretest.SLICE_44/D1->coretest.SLICE_44/F1
                                          SLICE_R17C7D       D1_TO_F1_DELAY   0.252                  4.827  1       
coretest.leftTemp[7].sig_039.FeedThruLUT                     NET DELAY        0.000                  4.827  1       
coretest/finalVal_i0_i7/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
coretest/scki_c                                              NET DELAY        3.084                  3.084  22      
{coretest/finalVal_i0_i6/CK   coretest/finalVal_i0_i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : coretest/leftTemp_i0_i4/Q  (SLICE_R16C7B)
Path End         : coretest/finalVal_i0_i4/D  (SLICE_R17C7A)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
coretest/scki_c                                              NET DELAY        3.084                  3.084  22      
{coretest/leftTemp_i0_i4/CK   coretest/leftTemp_i0_i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
coretest/leftTemp_i0_i4/CK->coretest/leftTemp_i0_i4/Q
                                          SLICE_R16C7B       CLK_TO_Q0_DELAY  0.779                  3.863  1       
coretest/leftTemp[4]                                         NET DELAY        0.712                  4.575  1       
coretest.SLICE_42/D0->coretest.SLICE_42/F0
                                          SLICE_R17C7A       D0_TO_F0_DELAY   0.252                  4.827  1       
coretest.leftTemp[4].sig_036.FeedThruLUT                     NET DELAY        0.000                  4.827  1       
coretest/finalVal_i0_i4/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
coretest/scki_c                                              NET DELAY        3.084                  3.084  22      
{coretest/finalVal_i0_i4/CK   coretest/finalVal_i0_i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : coretest/leftTemp_i0_i5/Q  (SLICE_R16C7B)
Path End         : coretest/finalVal_i0_i5/D  (SLICE_R17C7A)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
coretest/scki_c                                              NET DELAY        3.084                  3.084  22      
{coretest/leftTemp_i0_i4/CK   coretest/leftTemp_i0_i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
coretest/leftTemp_i0_i5/CK->coretest/leftTemp_i0_i5/Q
                                          SLICE_R16C7B       CLK_TO_Q1_DELAY  0.779                  3.863  1       
coretest/leftTemp[5]                                         NET DELAY        0.712                  4.575  1       
coretest.SLICE_42/D1->coretest.SLICE_42/F1
                                          SLICE_R17C7A       D1_TO_F1_DELAY   0.252                  4.827  1       
coretest.leftTemp[5].sig_037.FeedThruLUT                     NET DELAY        0.000                  4.827  1       
coretest/finalVal_i0_i5/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
coretest/scki_c                                              NET DELAY        3.084                  3.084  22      
{coretest/finalVal_i0_i4/CK   coretest/finalVal_i0_i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : coretest/leftTemp_i0_i2/Q  (SLICE_R16C7A)
Path End         : coretest/finalVal_i0_i2/D  (SLICE_R17C7C)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
coretest/scki_c                                              NET DELAY        3.084                  3.084  22      
{coretest/leftTemp_i0_i2/CK   coretest/leftTemp_i0_i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
coretest/leftTemp_i0_i2/CK->coretest/leftTemp_i0_i2/Q
                                          SLICE_R16C7A       CLK_TO_Q0_DELAY  0.779                  3.863  1       
coretest/leftTemp[2]                                         NET DELAY        0.712                  4.575  1       
coretest.SLICE_40/D0->coretest.SLICE_40/F0
                                          SLICE_R17C7C       D0_TO_F0_DELAY   0.252                  4.827  1       
coretest.leftTemp[2].sig_034.FeedThruLUT                     NET DELAY        0.000                  4.827  1       
coretest/finalVal_i0_i2/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
coretest/scki_c                                              NET DELAY        3.084                  3.084  22      
{coretest/finalVal_i0_i2/CK   coretest/finalVal_i0_i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : coretest/leftTemp_i0_i3/Q  (SLICE_R16C7A)
Path End         : coretest/finalVal_i0_i3/D  (SLICE_R17C7C)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
coretest/scki_c                                              NET DELAY        3.084                  3.084  22      
{coretest/leftTemp_i0_i2/CK   coretest/leftTemp_i0_i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
coretest/leftTemp_i0_i3/CK->coretest/leftTemp_i0_i3/Q
                                          SLICE_R16C7A       CLK_TO_Q1_DELAY  0.779                  3.863  1       
coretest/leftTemp[3]                                         NET DELAY        0.712                  4.575  1       
coretest.SLICE_40/D1->coretest.SLICE_40/F1
                                          SLICE_R17C7C       D1_TO_F1_DELAY   0.252                  4.827  1       
coretest.leftTemp[3].sig_035.FeedThruLUT                     NET DELAY        0.000                  4.827  1       
coretest/finalVal_i0_i3/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
coretest/scki_c                                              NET DELAY        3.084                  3.084  22      
{coretest/finalVal_i0_i2/CK   coretest/finalVal_i0_i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : coretest/leftTemp_i0_i1/Q  (SLICE_R16C7C)
Path End         : coretest/finalVal_i0_i1/D  (SLICE_R17C7B)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
coretest/scki_c                                              NET DELAY        3.084                  3.084  22      
{coretest/leftTemp_i0_i0/CK   coretest/leftTemp_i0_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
coretest/leftTemp_i0_i1/CK->coretest/leftTemp_i0_i1/Q
                                          SLICE_R16C7C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
coretest/leftTemp[1]                                         NET DELAY        0.712                  4.575  1       
coretest.SLICE_39/D0->coretest.SLICE_39/F0
                                          SLICE_R17C7B       D0_TO_F0_DELAY   0.252                  4.827  1       
coretest.leftTemp[1].sig_033.FeedThruLUT                     NET DELAY        0.000                  4.827  1       
coretest/finalVal_i0_i1/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
coretest/scki_c                                              NET DELAY        3.084                  3.084  22      
{coretest/finalVal_i0_i1/CK   coretest/finalVal_i0_i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : coretest/leftTemp_i0_i0/Q  (SLICE_R16C7C)
Path End         : coretest/finalVal_i0_i0/D  (SLICE_R17C7B)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
coretest/scki_c                                              NET DELAY        3.084                  3.084  22      
{coretest/leftTemp_i0_i0/CK   coretest/leftTemp_i0_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
coretest/leftTemp_i0_i0/CK->coretest/leftTemp_i0_i0/Q
                                          SLICE_R16C7C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
coretest/leftTemp[0]                                         NET DELAY        0.712                  4.575  1       
coretest.SLICE_39/D1->coretest.SLICE_39/F1
                                          SLICE_R17C7B       D1_TO_F1_DELAY   0.252                  4.827  1       
coretest.leftTemp[0].sig_047.FeedThruLUT                     NET DELAY        0.000                  4.827  1       
coretest/finalVal_i0_i0/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
coretest/scki_c                                              NET DELAY        3.084                  3.084  22      
{coretest/finalVal_i0_i1/CK   coretest/finalVal_i0_i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/left__i2/Q  (SLICE_R16C6D)
Path End         : coretest/leftTemp_i0_i0/D  (SLICE_R16C7C)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
coretest/scki_c                                              NET DELAY        3.084                  3.084  22      
{nowitllwork/left__i3/CK   nowitllwork/left__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nowitllwork/left__i2/CK->nowitllwork/left__i2/Q
                                          SLICE_R16C6D       CLK_TO_Q1_DELAY  0.779                  3.863  1       
coretest/left[16]                                            NET DELAY        0.712                  4.575  1       
SLICE_37/D0->SLICE_37/F0                  SLICE_R16C7C       D0_TO_F0_DELAY   0.252                  4.827  1       
left[16].sig_032.FeedThruLUT                                 NET DELAY        0.000                  4.827  1       
coretest/leftTemp_i0_i0/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
coretest/scki_c                                              NET DELAY        3.084                  3.084  22      
{coretest/leftTemp_i0_i0/CK   coretest/leftTemp_i0_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nowitllwork/left__i3/Q  (SLICE_R16C6D)
Path End         : coretest/leftTemp_i0_i1/D  (SLICE_R16C7C)
Source Clock     : scki_c (R)
Destination Clock: scki_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
coretest/scki_c                                              NET DELAY        3.084                  3.084  22      
{nowitllwork/left__i3/CK   nowitllwork/left__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nowitllwork/left__i3/CK->nowitllwork/left__i3/Q
                                          SLICE_R16C6D       CLK_TO_Q0_DELAY  0.779                  3.863  1       
coretest/left[17]                                            NET DELAY        0.712                  4.575  1       
SLICE_37/D1->SLICE_37/F1                  SLICE_R16C7C       D1_TO_F1_DELAY   0.252                  4.827  1       
left[17].sig_040.FeedThruLUT                                 NET DELAY        0.000                  4.827  1       
coretest/leftTemp_i0_i1/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
coretest/scki_c                                              NET DELAY        3.084                  3.084  22      
{coretest/leftTemp_i0_i0/CK   coretest/leftTemp_i0_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



