{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763857548198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763857548198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 22 19:25:48 2025 " "Processing started: Sat Nov 22 19:25:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763857548198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763857548198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_CycloneV3 -c Project_CycloneV3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_CycloneV3 -c Project_CycloneV3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763857548199 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763857548652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763857548652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_module_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/top_module_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_module_project-Behavioral " "Found design unit 1: Top_module_project-Behavioral" {  } { { "src/Top_module_project.vhd" "" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/Top_module_project.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763857554797 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_module_project " "Found entity 1: Top_module_project" {  } { { "src/Top_module_project.vhd" "" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/Top_module_project.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763857554797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763857554797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/procesador_lcd_revd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/procesador_lcd_revd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROCESADOR_LCD_REVD-Behavioral " "Found design unit 1: PROCESADOR_LCD_REVD-Behavioral" {  } { { "src/PROCESADOR_LCD_REVD.vhd" "" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/PROCESADOR_LCD_REVD.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763857554800 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROCESADOR_LCD_REVD " "Found entity 1: PROCESADOR_LCD_REVD" {  } { { "src/PROCESADOR_LCD_REVD.vhd" "" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/PROCESADOR_LCD_REVD.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763857554800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763857554800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib_lcd_intesc_revd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib_lcd_intesc_revd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIB_LCD_INTESC_REVD-Behavioral " "Found design unit 1: LIB_LCD_INTESC_REVD-Behavioral" {  } { { "src/LIB_LCD_INTESC_REVD.vhd" "" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/LIB_LCD_INTESC_REVD.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763857554802 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIB_LCD_INTESC_REVD " "Found entity 1: LIB_LCD_INTESC_REVD" {  } { { "src/LIB_LCD_INTESC_REVD.vhd" "" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/LIB_LCD_INTESC_REVD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763857554802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763857554802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/comandos_lcd_revd.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/comandos_lcd_revd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMANDOS_LCD_REVD " "Found design unit 1: COMANDOS_LCD_REVD" {  } { { "src/COMANDOS_LCD_REVD.vhd" "" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/COMANDOS_LCD_REVD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763857554804 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 COMANDOS_LCD_REVD-body " "Found design unit 2: COMANDOS_LCD_REVD-body" {  } { { "src/COMANDOS_LCD_REVD.vhd" "" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/COMANDOS_LCD_REVD.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763857554804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763857554804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/caracteres_especiales_revd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/caracteres_especiales_revd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CARACTERES_ESPECIALES_REVD-Behavioral " "Found design unit 1: CARACTERES_ESPECIALES_REVD-Behavioral" {  } { { "src/CARACTERES_ESPECIALES_REVD.vhd" "" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/CARACTERES_ESPECIALES_REVD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763857554806 ""} { "Info" "ISGN_ENTITY_NAME" "1 CARACTERES_ESPECIALES_REVD " "Found entity 1: CARACTERES_ESPECIALES_REVD" {  } { { "src/CARACTERES_ESPECIALES_REVD.vhd" "" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/CARACTERES_ESPECIALES_REVD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763857554806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763857554806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-Behavioral " "Found design unit 1: debouncer-Behavioral" {  } { { "src/debouncer.vhd" "" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/debouncer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763857554808 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "src/debouncer.vhd" "" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/debouncer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763857554808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763857554808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/motor_control_lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/motor_control_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motor_control_lcd-arch " "Found design unit 1: motor_control_lcd-arch" {  } { { "src/motor_control_lcd.vhd" "" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/motor_control_lcd.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763857554810 ""} { "Info" "ISGN_ENTITY_NAME" "1 motor_control_lcd " "Found entity 1: motor_control_lcd" {  } { { "src/motor_control_lcd.vhd" "" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/motor_control_lcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763857554810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763857554810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_module_project " "Elaborating entity \"Top_module_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763857554872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_control_lcd motor_control_lcd:inst_motor " "Elaborating entity \"motor_control_lcd\" for hierarchy \"motor_control_lcd:inst_motor\"" {  } { { "src/Top_module_project.vhd" "inst_motor" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/Top_module_project.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763857554887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer motor_control_lcd:inst_motor\|debouncer:D1 " "Elaborating entity \"debouncer\" for hierarchy \"motor_control_lcd:inst_motor\|debouncer:D1\"" {  } { { "src/motor_control_lcd.vhd" "D1" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/motor_control_lcd.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763857554900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LIB_LCD_INTESC_REVD LIB_LCD_INTESC_REVD:inst_lcd " "Elaborating entity \"LIB_LCD_INTESC_REVD\" for hierarchy \"LIB_LCD_INTESC_REVD:inst_lcd\"" {  } { { "src/Top_module_project.vhd" "inst_lcd" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/Top_module_project.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763857554912 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BD_LCD LIB_LCD_INTESC_REVD.vhd(24) " "Verilog HDL or VHDL warning at LIB_LCD_INTESC_REVD.vhd(24): object \"BD_LCD\" assigned a value but never read" {  } { { "src/LIB_LCD_INTESC_REVD.vhd" "" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/LIB_LCD_INTESC_REVD.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763857554923 "|Top_module_project|LIB_LCD_INTESC_REVD:inst_lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESADOR_LCD_REVD LIB_LCD_INTESC_REVD:inst_lcd\|PROCESADOR_LCD_REVD:U1 " "Elaborating entity \"PROCESADOR_LCD_REVD\" for hierarchy \"LIB_LCD_INTESC_REVD:inst_lcd\|PROCESADOR_LCD_REVD:U1\"" {  } { { "src/LIB_LCD_INTESC_REVD.vhd" "U1" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/LIB_LCD_INTESC_REVD.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763857554924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CARACTERES_ESPECIALES_REVD LIB_LCD_INTESC_REVD:inst_lcd\|CARACTERES_ESPECIALES_REVD:U2 " "Elaborating entity \"CARACTERES_ESPECIALES_REVD\" for hierarchy \"LIB_LCD_INTESC_REVD:inst_lcd\|CARACTERES_ESPECIALES_REVD:U2\"" {  } { { "src/LIB_LCD_INTESC_REVD.vhd" "U2" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/LIB_LCD_INTESC_REVD.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763857554947 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "src/Top_module_project.vhd" "" { Text "C:/Users/delai/Documentos/Coding/FPGA VHDL/Project_FPGA_Cyclone/Project_CycloneV3/src/Top_module_project.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763857556492 "|Top_module_project|RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1763857556492 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1763857556552 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763857558159 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763857558159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "775 " "Implemented 775 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763857558356 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763857558356 ""} { "Info" "ICUT_CUT_TM_LCELLS" "752 " "Implemented 752 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763857558356 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763857558356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4942 " "Peak virtual memory: 4942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763857558368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 22 19:25:58 2025 " "Processing ended: Sat Nov 22 19:25:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763857558368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763857558368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763857558368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763857558368 ""}
