Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/ise/FPGA/fulladder/testbench_isim_beh.exe -prj /home/ise/FPGA/fulladder/testbench_beh.prj work.testbench work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/FPGA/fulladder/testbench.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
ERROR:HDLCompiler:1654 - "/home/ise/FPGA/fulladder/testbench.v" Line 37: Instantiating <uut> from unknown module <Fulladder>
ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in library work failed
