{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656445204934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656445204934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 16:40:04 2022 " "Processing started: Tue Jun 28 16:40:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656445204934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445204934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EV22G5 -c EV22G5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EV22G5 -c EV22G5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445204935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656445205620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656445205621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/elatch.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/elatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 elatch16 " "Found entity 1: elatch16" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445211618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445211618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "modules/shifter.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445211621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445211621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux_k.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux_k.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k " "Found entity 1: mux_k" {  } { { "modules/mux_k.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/mux_k.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445211623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445211623 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux modules/mux.v " "Entity \"mux\" obtained from \"modules/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "modules/mux.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1656445211625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "modules/mux.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445211625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445211625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/latch.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch16 " "Found entity 1: latch16" {  } { { "modules/latch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445211627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445211627 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(23) " "Verilog HDL information at alu.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "modules/alu.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/alu.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656445211629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "modules/alu.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445211630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445211630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/rb.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/rb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RB " "Found entity 1: RB" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445211631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445211631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/eff32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/eff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 EFF32 " "Found entity 1: EFF32" {  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445211634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445211634 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MIR.v(89) " "Verilog HDL information at MIR.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656445211636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mir.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mir.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIR " "Found entity 1: MIR" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445211637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445211637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/uctest.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/uctest.v" { { "Info" "ISGN_ENTITY_NAME" "1 UCtest " "Found entity 1: UCtest" {  } { { "modules/UCtest.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/UCtest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445211638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445211638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/eff24.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/eff24.v" { { "Info" "ISGN_ENTITY_NAME" "1 EFF24 " "Found entity 1: EFF24" {  } { { "modules/EFF24.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445211641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445211641 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pc.v(19) " "Verilog HDL information at pc.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656445211644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445211645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445211645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev22g5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev22g5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EV22G5 " "Found entity 1: EV22G5" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445211647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445211647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445211648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445211648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program.v 1 1 " "Found 1 design units, including 1 entities, in source file program.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM " "Found entity 1: PROGRAM" {  } { { "PROGRAM.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PROGRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445211648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445211648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.v 1 1 " "Found 1 design units, including 1 entities, in source file data.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA " "Found entity 1: DATA" {  } { { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445211648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445211648 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EV22G5 " "Elaborating entity \"EV22G5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656445211732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "EV22G5.bdf" "pll" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 256 -696 -376 480 "pll" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445211754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445211803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445211813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 100 " "Parameter \"clk0_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 100 " "Parameter \"clk1_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 250000 " "Parameter \"clk1_phase_shift\" = \"250000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 100 " "Parameter \"clk2_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 500000 " "Parameter \"clk2_phase_shift\" = \"500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 100 " "Parameter \"clk3_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 750000 " "Parameter \"clk3_phase_shift\" = \"750000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211814 ""}  } { { "PLL.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656445211814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/intelFPGA/Projects/EV22G5/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445211882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445211882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445211882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAM PROGRAM:program " "Elaborating entity \"PROGRAM\" for hierarchy \"PROGRAM:program\"" {  } { { "EV22G5.bdf" "program" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -120 96 -224 "program" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445211885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PROGRAM:program\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PROGRAM:program\|altsyncram:altsyncram_component\"" {  } { { "PROGRAM.v" "altsyncram_component" { Text "D:/intelFPGA/Projects/EV22G5/PROGRAM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445211934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROGRAM:program\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PROGRAM:program\|altsyncram:altsyncram_component\"" {  } { { "PROGRAM.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PROGRAM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445211934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROGRAM:program\|altsyncram:altsyncram_component " "Instantiated megafunction \"PROGRAM:program\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PROGRAM.hex " "Parameter \"init_file\" = \"PROGRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445211934 ""}  } { { "PROGRAM.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PROGRAM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656445211934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_57a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_57a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_57a1 " "Found entity 1: altsyncram_57a1" {  } { { "db/altsyncram_57a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_57a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445211998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445211998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_57a1 PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_57a1:auto_generated " "Elaborating entity \"altsyncram_57a1\" for hierarchy \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_57a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445211998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc " "Elaborating entity \"pc\" for hierarchy \"pc:pc\"" {  } { { "EV22G5.bdf" "pc" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -176 -136 72 -64 "pc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445212002 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(24) " "Verilog HDL assignment warning at pc.v(24): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656445212002 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(25) " "Verilog HDL assignment warning at pc.v(25): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656445212002 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(29) " "Verilog HDL assignment warning at pc.v(29): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656445212002 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(31) " "Verilog HDL assignment warning at pc.v(31): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656445212002 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(41) " "Verilog HDL assignment warning at pc.v(41): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656445212008 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(43) " "Verilog HDL assignment warning at pc.v(43): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656445212008 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(53) " "Verilog HDL assignment warning at pc.v(53): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656445212008 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(55) " "Verilog HDL assignment warning at pc.v(55): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656445212008 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(64) " "Verilog HDL assignment warning at pc.v(64): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656445212008 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(66) " "Verilog HDL assignment warning at pc.v(66): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656445212008 "|EV22G5|pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCtest UCtest:uctest " "Elaborating entity \"UCtest\" for hierarchy \"UCtest:uctest\"" {  } { { "EV22G5.bdf" "uctest" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -40 -104 24 40 "uctest" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445212009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "EV22G5.bdf" "alu" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 816 1208 1320 1016 "alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445212010 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_out alu.v(45) " "Verilog HDL Always Construct warning at alu.v(45): variable \"c_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modules/alu.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/alu.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656445212011 "|EV22G5|alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_out alu.v(47) " "Verilog HDL Always Construct warning at alu.v(47): variable \"c_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modules/alu.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/alu.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656445212011 "|EV22G5|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EFF32 EFF32:exeStage " "Elaborating entity \"EFF32\" for hierarchy \"EFF32:exeStage\"" {  } { { "EV22G5.bdf" "exeStage" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -200 1464 1632 -88 "exeStage" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445212012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR MIR:MIRstage " "Elaborating entity \"MIR\" for hierarchy \"MIR:MIRstage\"" {  } { { "EV22G5.bdf" "MIRstage" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -336 728 928 -224 "MIRstage" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445212014 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MIR.v(94) " "Verilog HDL Case Statement information at MIR.v(94): all case item expressions in this case statement are onehot" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1656445212016 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.data_a 0 MIR.v(9) " "Net \"ROM0.data_a\" at MIR.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445212016 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.waddr_a 0 MIR.v(9) " "Net \"ROM0.waddr_a\" at MIR.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445212016 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.data_a 0 MIR.v(10) " "Net \"ROM1.data_a\" at MIR.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445212016 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.waddr_a 0 MIR.v(10) " "Net \"ROM1.waddr_a\" at MIR.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445212017 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.data_a 0 MIR.v(11) " "Net \"ROM2.data_a\" at MIR.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445212017 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.waddr_a 0 MIR.v(11) " "Net \"ROM2.waddr_a\" at MIR.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445212017 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.data_a 0 MIR.v(12) " "Net \"ROM3.data_a\" at MIR.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445212017 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.waddr_a 0 MIR.v(12) " "Net \"ROM3.waddr_a\" at MIR.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445212017 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.data_a 0 MIR.v(13) " "Net \"ROM4.data_a\" at MIR.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445212017 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.waddr_a 0 MIR.v(13) " "Net \"ROM4.waddr_a\" at MIR.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445212017 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.we_a 0 MIR.v(9) " "Net \"ROM0.we_a\" at MIR.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445212017 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.we_a 0 MIR.v(10) " "Net \"ROM1.we_a\" at MIR.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445212017 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.we_a 0 MIR.v(11) " "Net \"ROM2.we_a\" at MIR.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445212017 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.we_a 0 MIR.v(12) " "Net \"ROM3.we_a\" at MIR.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445212017 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.we_a 0 MIR.v(13) " "Net \"ROM4.we_a\" at MIR.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445212017 "|EV22G5|MIR:MIRstage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EFF24 EFF24:InstReg " "Elaborating entity \"EFF24\" for hierarchy \"EFF24:InstReg\"" {  } { { "EV22G5.bdf" "InstReg" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 352 520 -256 "InstReg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445212018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elatch16 elatch16:LATCHA " "Elaborating entity \"elatch16\" for hierarchy \"elatch16:LATCHA\"" {  } { { "EV22G5.bdf" "LATCHA" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 672 840 1000 752 "LATCHA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445212018 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q elatch.v(6) " "Verilog HDL Always Construct warning at elatch.v(6): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656445212020 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] elatch.v(6) " "Inferred latch for \"Q\[0\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212020 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] elatch.v(6) " "Inferred latch for \"Q\[1\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212020 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] elatch.v(6) " "Inferred latch for \"Q\[2\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212020 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] elatch.v(6) " "Inferred latch for \"Q\[3\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212020 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] elatch.v(6) " "Inferred latch for \"Q\[4\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212020 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] elatch.v(6) " "Inferred latch for \"Q\[5\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212020 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] elatch.v(6) " "Inferred latch for \"Q\[6\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212020 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] elatch.v(6) " "Inferred latch for \"Q\[7\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212020 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] elatch.v(6) " "Inferred latch for \"Q\[8\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212020 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] elatch.v(6) " "Inferred latch for \"Q\[9\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212021 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] elatch.v(6) " "Inferred latch for \"Q\[10\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212021 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] elatch.v(6) " "Inferred latch for \"Q\[11\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212021 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] elatch.v(6) " "Inferred latch for \"Q\[12\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212021 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] elatch.v(6) " "Inferred latch for \"Q\[13\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212021 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] elatch.v(6) " "Inferred latch for \"Q\[14\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212021 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] elatch.v(6) " "Inferred latch for \"Q\[15\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212021 "|EV22G5|elatch16:LATCHA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k mux_k:muxK " "Elaborating entity \"mux_k\" for hierarchy \"mux_k:muxK\"" {  } { { "EV22G5.bdf" "muxK" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 624 648 816 736 "muxK" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445212021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RB RB:RB " "Elaborating entity \"RB\" for hierarchy \"RB:RB\"" {  } { { "EV22G5.bdf" "RB" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 408 200 408 584 "RB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445212023 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Register RB.v(30) " "Verilog HDL warning at RB.v(30): initial value for variable Register should be constant" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 30 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1656445212026 "|EV22G5|RB:RB"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "RB.v(61) " "Verilog HDL or VHDL warning at the RB.v(61): index expression is not wide enough to address all of the elements in the array" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 61 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1656445212026 "|EV22G5|RB:RB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A RB.v(53) " "Verilog HDL Always Construct warning at RB.v(53): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656445212026 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] RB.v(53) " "Inferred latch for \"A\[0\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212026 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] RB.v(53) " "Inferred latch for \"A\[1\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212030 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] RB.v(53) " "Inferred latch for \"A\[2\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212030 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] RB.v(53) " "Inferred latch for \"A\[3\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212030 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] RB.v(53) " "Inferred latch for \"A\[4\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212030 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] RB.v(53) " "Inferred latch for \"A\[5\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212030 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] RB.v(53) " "Inferred latch for \"A\[6\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212030 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] RB.v(53) " "Inferred latch for \"A\[7\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212030 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[8\] RB.v(53) " "Inferred latch for \"A\[8\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212030 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[9\] RB.v(53) " "Inferred latch for \"A\[9\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212030 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[10\] RB.v(53) " "Inferred latch for \"A\[10\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212030 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[11\] RB.v(53) " "Inferred latch for \"A\[11\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212030 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[12\] RB.v(53) " "Inferred latch for \"A\[12\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212030 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[13\] RB.v(53) " "Inferred latch for \"A\[13\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212030 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[14\] RB.v(53) " "Inferred latch for \"A\[14\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212030 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[15\] RB.v(53) " "Inferred latch for \"A\[15\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212030 "|EV22G5|RB:RB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch16 latch16:LATCHC " "Elaborating entity \"latch16\" for hierarchy \"latch16:LATCHC\"" {  } { { "EV22G5.bdf" "LATCHC" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 1024 672 832 1104 "LATCHC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445212032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifter\"" {  } { { "EV22G5.bdf" "shifter" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 1008 920 1096 1088 "shifter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445212033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA DATA:inst3 " "Elaborating entity \"DATA\" for hierarchy \"DATA:inst3\"" {  } { { "EV22G5.bdf" "inst3" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445212036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATA:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATA:inst3\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "altsyncram_component" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445212048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATA:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATA:inst3\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445212050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATA:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATA:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445212050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445212050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445212050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445212050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445212050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445212050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445212050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445212050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445212050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445212050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445212050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445212050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445212050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445212050 ""}  } { { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656445212050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2jf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2jf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2jf1 " "Found entity 1: altsyncram_2jf1" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445212116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445212116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2jf1 DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated " "Elaborating entity \"altsyncram_2jf1\" for hierarchy \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445212116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[1\] " "LATCH primitive \"elatch16:LATCHB\|Q\[1\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[2\] " "LATCH primitive \"elatch16:LATCHB\|Q\[2\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[3\] " "LATCH primitive \"elatch16:LATCHB\|Q\[3\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[4\] " "LATCH primitive \"elatch16:LATCHB\|Q\[4\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[5\] " "LATCH primitive \"elatch16:LATCHB\|Q\[5\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[6\] " "LATCH primitive \"elatch16:LATCHB\|Q\[6\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[7\] " "LATCH primitive \"elatch16:LATCHB\|Q\[7\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[8\] " "LATCH primitive \"elatch16:LATCHB\|Q\[8\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[9\] " "LATCH primitive \"elatch16:LATCHB\|Q\[9\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[10\] " "LATCH primitive \"elatch16:LATCHB\|Q\[10\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[11\] " "LATCH primitive \"elatch16:LATCHB\|Q\[11\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[12\] " "LATCH primitive \"elatch16:LATCHB\|Q\[12\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[13\] " "LATCH primitive \"elatch16:LATCHB\|Q\[13\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[14\] " "LATCH primitive \"elatch16:LATCHB\|Q\[14\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[15\] " "LATCH primitive \"elatch16:LATCHB\|Q\[15\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[0\] " "LATCH primitive \"elatch16:LATCHB\|Q\[0\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[1\] " "LATCH primitive \"elatch16:LATCHA\|Q\[1\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[2\] " "LATCH primitive \"elatch16:LATCHA\|Q\[2\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[3\] " "LATCH primitive \"elatch16:LATCHA\|Q\[3\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[4\] " "LATCH primitive \"elatch16:LATCHA\|Q\[4\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[5\] " "LATCH primitive \"elatch16:LATCHA\|Q\[5\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[6\] " "LATCH primitive \"elatch16:LATCHA\|Q\[6\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[7\] " "LATCH primitive \"elatch16:LATCHA\|Q\[7\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[8\] " "LATCH primitive \"elatch16:LATCHA\|Q\[8\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[9\] " "LATCH primitive \"elatch16:LATCHA\|Q\[9\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[10\] " "LATCH primitive \"elatch16:LATCHA\|Q\[10\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[11\] " "LATCH primitive \"elatch16:LATCHA\|Q\[11\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[12\] " "LATCH primitive \"elatch16:LATCHA\|Q\[12\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[13\] " "LATCH primitive \"elatch16:LATCHA\|Q\[13\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[14\] " "LATCH primitive \"elatch16:LATCHA\|Q\[14\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[15\] " "LATCH primitive \"elatch16:LATCHA\|Q\[15\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[0\] " "LATCH primitive \"elatch16:LATCHA\|Q\[0\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445212311 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MIR:MIRstage\|ROM0 " "RAM logic \"MIR:MIRstage\|ROM0\" is uninferred due to inappropriate RAM size" {  } { { "modules/MIR.v" "ROM0" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656445212856 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MIR:MIRstage\|ROM1 " "RAM logic \"MIR:MIRstage\|ROM1\" is uninferred due to inappropriate RAM size" {  } { { "modules/MIR.v" "ROM1" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656445212856 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MIR:MIRstage\|ROM2 " "RAM logic \"MIR:MIRstage\|ROM2\" is uninferred due to inappropriate RAM size" {  } { { "modules/MIR.v" "ROM2" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656445212856 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MIR:MIRstage\|ROM3 " "RAM logic \"MIR:MIRstage\|ROM3\" is uninferred due to inappropriate RAM size" {  } { { "modules/MIR.v" "ROM3" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656445212856 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MIR:MIRstage\|ROM4 " "RAM logic \"MIR:MIRstage\|ROM4\" is uninferred due to inappropriate RAM size" {  } { { "modules/MIR.v" "ROM4" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656445212856 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1656445212856 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram0_MIR_6c8de232.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram0_MIR_6c8de232.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1656445212860 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram1_MIR_6c8de232.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram1_MIR_6c8de232.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1656445212861 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram2_MIR_6c8de232.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram2_MIR_6c8de232.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1656445212862 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram3_MIR_6c8de232.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram3_MIR_6c8de232.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1656445212864 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram4_MIR_6c8de232.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram4_MIR_6c8de232.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1656445212864 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu\|Mod0\"" {  } { { "modules/alu.v" "Mod0" { Text "D:/intelFPGA/Projects/EV22G5/modules/alu.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656445213350 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1656445213350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"alu:alu\|lpm_divide:Mod0\"" {  } { { "modules/alu.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/alu.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445213401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu\|lpm_divide:Mod0 " "Instantiated megafunction \"alu:alu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445213401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445213401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445213401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445213401 ""}  } { { "modules/alu.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/alu.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656445213401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/lpm_divide_ocm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445213453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445213453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445213483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445213483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445213526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445213526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445213590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445213590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445213648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445213648 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[28\] GND " "Pin \"MIR_output\[28\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656445215742 "|EV22G5|MIR_output[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[27\] GND " "Pin \"MIR_output\[27\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656445215742 "|EV22G5|MIR_output[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[22\] GND " "Pin \"MIR_output\[22\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656445215742 "|EV22G5|MIR_output[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[21\] GND " "Pin \"MIR_output\[21\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656445215742 "|EV22G5|MIR_output[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[20\] GND " "Pin \"MIR_output\[20\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656445215742 "|EV22G5|MIR_output[20]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1656445215742 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656445215899 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1656445217092 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA/Projects/EV22G5/output_files/EV22G5.map.smsg " "Generated suppressed messages file D:/intelFPGA/Projects/EV22G5/output_files/EV22G5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445217196 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656445217416 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445217416 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "D:/intelFPGA/Projects/EV22G5/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 116 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 256 -696 -376 480 "pll" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1656445217489 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1810 " "Implemented 1810 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656445217570 ""} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Implemented 102 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656445217570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1665 " "Implemented 1665 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656445217570 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1656445217570 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1656445217570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656445217570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656445217604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 16:40:17 2022 " "Processing ended: Tue Jun 28 16:40:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656445217604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656445217604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656445217604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445217604 ""}
