0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/arjun/Desktop/SRIP/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/arjun/Desktop/SRIP/project_1/project_1.srcs/sim_1/new/TB1.v,1753211046,verilog,,,,alu_control_unit_tb,,,,,,,,
C:/Users/arjun/Desktop/SRIP/project_1/project_1.srcs/sources_1/new/register_file.v,1753211123,verilog,,C:/Users/arjun/Desktop/SRIP/project_1/project_1.srcs/sim_1/new/TB1.v,,alu_control_unit;instr_register_file;register_file,,,,,,,,
