
---------- Begin Simulation Statistics ----------
final_tick                                18953795000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    537                       # Simulator instruction rate (inst/s)
host_mem_usage                                9350676                       # Number of bytes of host memory used
host_op_rate                                      550                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26081.25                       # Real time elapsed on the host
host_tick_rate                                 466908                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13998737                       # Number of instructions simulated
sim_ops                                      14345556                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012178                       # Number of seconds simulated
sim_ticks                                 12177538750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.870702                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  409889                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               423130                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                723                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6984                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            430136                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5359                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6798                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1439                       # Number of indirect misses.
system.cpu.branchPred.lookups                  487012                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20832                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          811                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2893346                       # Number of instructions committed
system.cpu.committedOps                       2942676                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.047508                       # CPI: cycles per instruction
system.cpu.discardedOps                         17817                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1606763                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            152621                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           763558                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2717943                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.328137                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      605                       # number of quiesce instructions executed
system.cpu.numCycles                          8817494                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       605                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2004795     68.13%     68.13% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3313      0.11%     68.24% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::MemRead                 152558      5.18%     73.43% # Class of committed instruction
system.cpu.op_class_0::MemWrite                782010     26.57%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2942676                       # Class of committed instruction
system.cpu.quiesceCycles                     10666568                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6099551                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1070                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        687404                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              255864                       # Transaction distribution
system.membus.trans_dist::ReadResp             256875                       # Transaction distribution
system.membus.trans_dist::WriteReq              93061                       # Transaction distribution
system.membus.trans_dist::WriteResp             93061                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          630                       # Transaction distribution
system.membus.trans_dist::WriteClean                1                       # Transaction distribution
system.membus.trans_dist::CleanEvict              422                       # Transaction distribution
system.membus.trans_dist::ReadExReq               252                       # Transaction distribution
system.membus.trans_dist::ReadExResp              252                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            315                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           696                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       342541                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        342541                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       687870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       700695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       685082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       685082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1386511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        99520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       119620                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21922480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21922480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22062260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1035429                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000025                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005011                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1035403    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      26      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1035429                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1643779382                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13012124                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              688765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2478125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12417495                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1490735625                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1583250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       182272                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       182272                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       523315                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       523315                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4606                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10292                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1347584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1347584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1411174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7238                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22427612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2450572875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2014144164                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1070899000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5381711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4036284                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9417995                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5381711                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4036284                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9417995                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5381711                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9417995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4036284                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     18835990                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4036284                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9417995                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13454279                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4036284                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1387801                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5424085                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4036284                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13454279                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1387801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18878363                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       255245                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       255245                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        87296                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        87296                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       673792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       685082                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21922480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       406575                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       406575    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       406575                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    851699125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1363515000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    455792596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16145134                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    471937730                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     16145134                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     10777547                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     26922682                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    471937730                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     26922682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    498860412                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5373952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     36306944                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16187392                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33816576                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       167936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7886848                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       505856                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4913152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      5381711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2534786104                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    441300341                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2981468156                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1447680386                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1329282734                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2776963120                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      5381711                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3982466490                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1770583075                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5758431276                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     15978270                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1345428                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     17323698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      6727139                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      5381711                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     12108851                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     22705409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      6727139                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     29432549                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     20859388                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      5381711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     26241099                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      5381711                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     10763423                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     16145134                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     26241099                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     10763423                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      5381711                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     42386233                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20160                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20160                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20160                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          315                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          339                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1655507                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       126134                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1781641                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1655507                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1655507                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1655507                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       126134                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1781641                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16187392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          59136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16394672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5373952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5627328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       252928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              256169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          631                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        83968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              87927                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      5381711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      5395836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1329282734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1387801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4856154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1346304236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3316269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16145134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1345428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    441300341                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            462107173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3316269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      5381711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21540970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1345428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1770583075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1387801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4856154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1808411408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    336667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001479157500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          125                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          125                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              461066                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              94324                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      256169                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      87927                       # Number of write requests accepted
system.mem_ctrls.readBursts                    256169                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    87927                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    246                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5486                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8253099620                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1279615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14971078370                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32248.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58498.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       152                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   238706                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81523                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                256168                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                87927                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  225729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    314                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.030923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   840.434661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.642210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          764      3.23%      3.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          658      2.78%      6.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          425      1.80%      7.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          298      1.26%      9.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          384      1.62%     10.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          304      1.29%     11.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          336      1.42%     13.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          342      1.45%     14.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20128     85.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23639                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2047.608000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2057.201030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            47     37.60%     37.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           16     12.80%     50.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      1.60%     52.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.80%     52.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.80%     53.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      2.40%     56.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           32     25.60%     81.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.80%     82.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      1.60%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           12      9.60%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8      6.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           125                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     703.544000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    368.888102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    449.698241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             19     15.20%     15.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      2.40%     17.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      8.00%     25.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      1.60%     27.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.80%     28.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      3.20%     31.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.60%     32.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.80%     33.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.80%     34.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.80%     35.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.80%     36.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      3.20%     39.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           76     60.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           125                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16379072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5628352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16394672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5627328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1345.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       462.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1346.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    462.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12177408125                       # Total gap between requests
system.mem_ctrls.avgGap                      35389.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16172736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        59008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        42368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5373952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 5302877.808539102785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 5395835.837516838685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1328079206.481687545776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1387800.962653475581                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4845642.556464868598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3479192.377852215897                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16145134.418069496751                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1266594.204021728132                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 441300340.760566294193                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       252928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          924                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          631                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        83968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58996835                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60288635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14782372060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     29246085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40174755                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  43339238940                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3703574125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     58610500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 196946118000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57614.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58646.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58444.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    110362.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43479.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  68683421.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1205590.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    228947.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2345490.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6895548135                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    658770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4625158865                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1210                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           605                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11019586.570248                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    18078265.992757                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          605    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1163125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    402318625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             605                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12286945125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6666849875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1406009                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1406009                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1406009                       # number of overall hits
system.cpu.icache.overall_hits::total         1406009                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          315                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            315                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          315                       # number of overall misses
system.cpu.icache.overall_misses::total           315                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13693750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13693750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13693750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13693750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1406324                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1406324                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1406324                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1406324                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000224                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000224                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000224                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000224                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43472.222222                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43472.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43472.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43472.222222                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          315                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          315                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          315                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          315                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13193750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13193750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13193750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13193750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000224                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000224                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000224                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000224                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41884.920635                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41884.920635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41884.920635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41884.920635                       # average overall mshr miss latency
system.cpu.icache.replacements                    104                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1406009                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1406009                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          315                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           315                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13693750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13693750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1406324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1406324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000224                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000224                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43472.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43472.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          315                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          315                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13193750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13193750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41884.920635                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41884.920635                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           452.764108                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              822059                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               104                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7904.413462                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   452.764108                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.884305                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.884305                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2812963                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2812963                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       241734                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           241734                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       241734                       # number of overall hits
system.cpu.dcache.overall_hits::total          241734                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1196                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1196                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1196                       # number of overall misses
system.cpu.dcache.overall_misses::total          1196                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     91576125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     91576125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     91576125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     91576125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       242930                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       242930                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       242930                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       242930                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004923                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004923                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004923                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004923                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76568.666388                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76568.666388                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76568.666388                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76568.666388                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          630                       # number of writebacks
system.cpu.dcache.writebacks::total               630                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          248                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          948                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          948                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6384                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6384                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     71441375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     71441375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     71441375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     71441375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13465125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13465125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003902                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003902                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003902                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003902                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75360.100211                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75360.100211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75360.100211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75360.100211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2109.198778                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2109.198778                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    948                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       151954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          151954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          709                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           709                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55090750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55090750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       152663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       152663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77702.045134                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77702.045134                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          696                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          696                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          619                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          619                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     53121375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53121375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13465125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13465125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004559                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004559                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76323.814655                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76323.814655                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21753.029079                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21753.029079                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        89780                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          89780                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36485375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36485375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        90267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        90267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74918.634497                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74918.634497                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          235                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          235                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          252                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          252                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5765                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5765                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18320000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18320000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002792                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002792                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72698.412698                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72698.412698                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       342541                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       342541                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3560548375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3560548375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10394.517372                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10394.517372                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        90880                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        90880                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       251661                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       251661                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3460527257                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3460527257                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13750.749051                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13750.749051                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.839714                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               16190                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               949                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.060063                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.839714                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999687                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999687                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          406                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           77                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3712996                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3712996                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18953795000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                18954001250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    537                       # Simulator instruction rate (inst/s)
host_mem_usage                                9350676                       # Number of bytes of host memory used
host_op_rate                                      550                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26081.35                       # Real time elapsed on the host
host_tick_rate                                 466914                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13998746                       # Number of instructions simulated
sim_ops                                      14345571                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012178                       # Number of seconds simulated
sim_ticks                                 12177745000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.870022                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  409890                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               423134                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                724                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6986                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            430137                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5359                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6799                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1440                       # Number of indirect misses.
system.cpu.branchPred.lookups                  487018                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20834                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          811                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2893355                       # Number of instructions committed
system.cpu.committedOps                       2942691                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.047612                       # CPI: cycles per instruction
system.cpu.discardedOps                         17822                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1606777                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            152622                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           763560                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2718224                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.328126                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      605                       # number of quiesce instructions executed
system.cpu.numCycles                          8817824                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       605                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2004803     68.13%     68.13% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3313      0.11%     68.24% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::MemRead                 152564      5.18%     73.43% # Class of committed instruction
system.cpu.op_class_0::MemWrite                782010     26.57%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2942691                       # Class of committed instruction
system.cpu.quiesceCycles                     10666568                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6099600                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1073                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        687410                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              255864                       # Transaction distribution
system.membus.trans_dist::ReadResp             256878                       # Transaction distribution
system.membus.trans_dist::WriteReq              93061                       # Transaction distribution
system.membus.trans_dist::WriteResp             93061                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          631                       # Transaction distribution
system.membus.trans_dist::WriteClean                1                       # Transaction distribution
system.membus.trans_dist::CleanEvict              424                       # Transaction distribution
system.membus.trans_dist::ReadExReq               252                       # Transaction distribution
system.membus.trans_dist::ReadExResp              252                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            317                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           697                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       342541                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        342541                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       687873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       700698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       685082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       685082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1386520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        99648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       119748                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21922480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21922480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22062516                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1035432                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000025                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005011                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1035406    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      26      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1035432                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1643786507                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13012124                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              694140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2478125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12423245                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1490735625                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1593250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       182272                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       182272                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       523315                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       523315                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4606                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10292                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1347584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1347584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1411174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7238                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22427612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2450572875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2014144164                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1070899000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5381620                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4036215                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9417836                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5381620                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4036215                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9417836                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5381620                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9417836                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4036215                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     18835671                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4036215                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9417836                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13454051                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4036215                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1387777                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5423993                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4036215                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13454051                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1387777                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18878044                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       255245                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       255245                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        87296                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        87296                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       673792                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       685082                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21561344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21922480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       406575                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       406575    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       406575                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    851699125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1363515000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    455784876                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16144861                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    471929737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     16144861                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     10777365                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     26922226                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    471929737                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     26922226                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    498851963                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5373952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     36306944                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16187392                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33816576                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       167936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7886848                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       505856                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4913152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      5381620                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2534743173                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    441292867                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2981417660                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1447655867                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1329260220                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2776916088                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      5381620                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3982399040                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1770553087                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5758333747                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     15977999                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1345405                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     17323404                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      6727025                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      5381620                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     12108646                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     22705025                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      6727025                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     29432050                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     20859034                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      5381620                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     26240655                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      5381620                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     10763241                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     16144861                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     26240655                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     10763241                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      5381620                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     42385516                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20288                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20288                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20288                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          317                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          341                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1665990                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       126132                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1792122                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1665990                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1665990                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1665990                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       126132                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1792122                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16187392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          59200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16394736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5373952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5627392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       252928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              256170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          632                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        83968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              87928                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      5381620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      5395744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1329260220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1387777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4861327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1346286689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3321469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16144861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1345405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    441292867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            462104601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3321469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      5381620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21540605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1345405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1770553087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1387777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4861327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1808391291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    336667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001479157500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          125                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          125                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              461069                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              94324                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      256170                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      87928                       # Number of write requests accepted
system.mem_ctrls.readBursts                    256170                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    87928                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    246                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5486                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8253135620                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1279620000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14971140620                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32248.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58498.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       152                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   238706                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81523                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                256169                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                87928                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  225729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    314                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.994247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   840.343120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.700338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          765      3.24%      3.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          658      2.78%      6.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          425      1.80%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          298      1.26%      9.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          384      1.62%     10.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          304      1.29%     11.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          336      1.42%     13.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          342      1.45%     14.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20128     85.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23640                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2047.608000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2057.201030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            47     37.60%     37.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           16     12.80%     50.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      1.60%     52.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.80%     52.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.80%     53.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      2.40%     56.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           32     25.60%     81.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.80%     82.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      1.60%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           12      9.60%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8      6.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           125                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     703.544000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    368.888102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    449.698241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             19     15.20%     15.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      2.40%     17.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      8.00%     25.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      1.60%     27.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.80%     28.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      3.20%     31.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.60%     32.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.80%     33.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.80%     34.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.80%     35.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.80%     36.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      3.20%     39.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           76     60.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           125                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16379136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5628352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16394736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5627392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1345.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       462.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1346.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    462.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12177703125                       # Total gap between requests
system.mem_ctrls.avgGap                      35390.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16172736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        59072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        42368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5373952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 5302787.995642871596                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 5395744.450224569067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1328056713.291335821152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1387777.457977646962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4850815.976192636415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3479133.452047156636                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16144860.973850248381                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1266572.752180309268                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 441292866.618573486805                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       252928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          632                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        83968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58996835                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60288635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14782372060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     29246085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40237005                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  43339238940                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3703574125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     58610500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 196946118000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57614.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58646.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58444.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    110362.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43499.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  68574745.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1205590.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    228947.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2345490.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6895548135                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    658770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4625365115                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1210                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           605                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11019586.570248                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    18078265.992757                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          605    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1163125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    402318625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             605                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12287151375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6666849875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1406017                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1406017                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1406017                       # number of overall hits
system.cpu.icache.overall_hits::total         1406017                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          317                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            317                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          317                       # number of overall misses
system.cpu.icache.overall_misses::total           317                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13780625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13780625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13780625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13780625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1406334                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1406334                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1406334                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1406334                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000225                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000225                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000225                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000225                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43472.003155                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43472.003155                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43472.003155                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43472.003155                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          317                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          317                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          317                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          317                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13277125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13277125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13277125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13277125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000225                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000225                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000225                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000225                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41883.675079                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41883.675079                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41883.675079                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41883.675079                       # average overall mshr miss latency
system.cpu.icache.replacements                    106                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1406017                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1406017                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          317                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           317                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13780625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13780625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1406334                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1406334                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000225                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000225                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43472.003155                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43472.003155                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          317                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          317                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13277125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13277125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000225                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000225                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41883.675079                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41883.675079                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           452.764214                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4349858                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               565                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7698.863717                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   452.764214                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.884305                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.884305                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2812985                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2812985                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       241739                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           241739                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       241739                       # number of overall hits
system.cpu.dcache.overall_hits::total          241739                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1197                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1197                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1197                       # number of overall misses
system.cpu.dcache.overall_misses::total          1197                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     91673000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     91673000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     91673000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     91673000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       242936                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       242936                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       242936                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       242936                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004927                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004927                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004927                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004927                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76585.630744                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76585.630744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76585.630744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76585.630744                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          631                       # number of writebacks
system.cpu.dcache.writebacks::total               631                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          248                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          949                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          949                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          949                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          949                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6384                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6384                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     71536500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     71536500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     71536500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     71536500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13465125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13465125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003906                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003906                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003906                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003906                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75380.927292                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75380.927292                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75380.927292                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75380.927292                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2109.198778                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2109.198778                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    949                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       151959                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          151959                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          710                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           710                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55187625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55187625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       152669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       152669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004651                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004651                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77729.049296                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77729.049296                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          697                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          697                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          619                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          619                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     53216500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53216500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13465125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13465125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004565                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004565                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76350.789096                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76350.789096                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21753.029079                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21753.029079                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        89780                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          89780                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36485375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36485375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        90267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        90267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74918.634497                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74918.634497                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          235                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          235                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          252                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          252                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5765                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5765                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18320000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18320000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002792                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002792                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72698.412698                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72698.412698                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       342541                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       342541                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3560548375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3560548375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10394.517372                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10394.517372                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        90880                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        90880                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       251661                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       251661                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3460527257                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3460527257                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13750.749051                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13750.749051                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.839700                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              244691                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1461                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            167.481862                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.839700                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999687                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999687                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          405                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           77                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3713021                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3713021                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18954001250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
