// Seed: 1409259557
module module_0 (
    input wor id_0,
    input wor id_1,
    input wire id_2,
    output supply1 id_3
);
  assign id_3 = id_1 ? 1 << 1'b0 : {id_2, 1};
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    output supply1 id_2,
    input wand id_3,
    output tri id_4,
    output wand id_5,
    input supply0 id_6,
    input uwire id_7,
    output tri1 id_8,
    input tri1 id_9,
    output wire id_10,
    input wire id_11,
    input tri0 id_12,
    input tri id_13
);
  wire id_15;
  module_0(
      id_6, id_11, id_11, id_4
  );
  assign id_0 = 1;
endmodule
