diff -Nur u-boot-2013.01/arch/arm/cpu/arm920t/Makefile /Keep/Project/arm/u-boot-2013.01/arch/arm/cpu/arm920t/Makefile
--- u-boot-2013.01/arch/arm/cpu/arm920t/Makefile	2013-01-16 05:47:42.000000000 +0800
+++ /Keep/Project/arm/u-boot-2013.01/arch/arm/cpu/arm920t/Makefile	2013-03-17 09:44:12.728024882 +0800
@@ -25,12 +25,12 @@
 
 LIB	= $(obj)lib$(CPU).o
 
-START	= start.o
+START	= start.o nand_boot.o
 
-COBJS-y	+= cpu.o
+COBJS-y	+= cpu.o 
 COBJS-$(CONFIG_USE_IRQ)	+= interrupts.o
 
-SRCS	:= $(START:.o=.S) $(SOBJS:.o=.S) $(COBJS-y:.o=.c)
+SRCS	:= $(START:.o=.S) $(SOBJS:.o=.S) $(COBJS-y:.o=.c) nand_boot.c
 OBJS	:= $(addprefix $(obj),$(COBJS-y) $(SOBJS))
 START	:= $(addprefix $(obj),$(START))
 
diff -Nur u-boot-2013.01/arch/arm/cpu/arm920t/nand_boot.c /Keep/Project/arm/u-boot-2013.01/arch/arm/cpu/arm920t/nand_boot.c
--- u-boot-2013.01/arch/arm/cpu/arm920t/nand_boot.c	1970-01-01 08:00:00.000000000 +0800
+++ /Keep/Project/arm/u-boot-2013.01/arch/arm/cpu/arm920t/nand_boot.c	2013-03-16 14:23:36.923195801 +0800
@@ -0,0 +1,115 @@
+#define TACLS   3
+#define TWRPH0  3
+#define TWRPH1  1
+#define NAND_PAGE_SIZE 2048
+#define NAND_PAGE_MASK ( NAND_PAGE_SIZE -1 )
+#define NAND_BLOCK_SIZE ( NAND_PAGE_SIZE * 64 ) 
+#define NAND_BLOCK_MASK ( NAND_BLOCK_SIZE -1 )
+
+#define s3c2440_NFCONF (*(volatile unsigned long *)0x4E000000)
+#define s3c2440_NFCONT (*(volatile unsigned long *)0x4E000004)
+#define s3c2440_NFCMMD (*(volatile unsigned char *)0x4E000008)
+#define s3c2440_NFADDR (*(volatile unsigned char *)0x4E00000C)
+#define s3c2440_NFDATA (*(volatile unsigned char *)0x4E000010)
+#define s3c2440_NFSTAT (*(volatile unsigned char *)0x4E000020)
+
+#define GPACON (*( volatile unsigned long *)0x56000000)
+
+
+/* ---------------------------------------NAND_LIBS------------------------------------------- */
+/* 发出片选信号 */
+void s3c2440_nand_select_chip(void)
+{
+    int i;
+    s3c2440_NFCONT &= ~(1<<1);
+    for(i=0; i<10; i++);
+}
+/* 取消片选信号 */
+void s3c2440_nand_deselect_chip(void)
+{
+    s3c2440_NFCONT |= (1<<1);
+}
+
+void s3c2440_nand_wait_idle(void)
+{
+	int i;
+
+	while( !(s3c2440_NFSTAT & 0x01) )
+		for( i=0; i<10; i++);
+}
+/* write a complete addr to NFADDR register */
+void s3c2440_nand_write_addr(unsigned long addr)
+{	/* col addr */
+	s3c2440_NFADDR = 0;
+	s3c2440_NFADDR = 0;
+	/* row addr */
+	s3c2440_NFADDR = ( unsigned char)( (addr>>11) & 0xff );
+	s3c2440_NFADDR = ( unsigned char)( (addr>>19) & 0xff );
+	s3c2440_NFADDR = ( unsigned char)( (addr>>27) & 0x03 );
+}
+void s3c2440_nand_reset(void)
+{
+	s3c2440_nand_select_chip();
+	s3c2440_NFCMMD = 0xff;  /* reset command */
+	s3c2440_nand_wait_idle();
+	s3c2440_nand_deselect_chip();
+}
+void early_dram_init()
+{
+	#define MEM_CTL_BASE 0x48000000
+
+	volatile unsigned long *p = (volatile unsigned long *)MEM_CTL_BASE;
+	p[0] = 0x22011110;
+	p[1] = 0x00000700;
+	p[2] = 0x00000700;
+	p[3] = 0x00000700;
+	p[4] = 0x00000700;
+	p[5] = 0x00000700;
+	p[6] = 0x00000700;
+	p[7] = 0x00018005;
+	p[8] = 0x00018005;
+
+	p[9] = 0x008c04e9;/* REFRESH; HCLK = 101.25MHZ */ 	
+
+	p[10] = 0x000000b1;
+	p[11] = 0x00000030;
+	p[12] = 0x00000030;
+}
+void early_nand_init(void)
+{
+	s3c2440_NFCONF = (TACLS<<12) | (TWRPH0 <<8) | (TWRPH1<<4);
+	s3c2440_NFCONT = (1<<4) | (1<<1) | 1;/* initECC, disable nFCE,,enable NAND_FLASH controler */
+
+	GPACON = GPACON | 0x5E0000;/* configure GPA17~GPA22 as nand_flash_funtion */
+	s3c2440_nand_reset();
+
+}
+void early_nand_read( unsigned long ram_dest,unsigned long nand_src,unsigned long read_size)
+{
+	int page_cnt, byte_cnt;
+	unsigned char *buffer = (unsigned char *)ram_dest;
+
+	if( (nand_src & NAND_PAGE_MASK) || (read_size & NAND_PAGE_MASK) )
+	{
+		return;/* 地址或长度不对齐 */
+	}
+	s3c2440_nand_select_chip();
+	
+	for ( page_cnt = read_size / NAND_PAGE_SIZE; page_cnt >0; page_cnt--)
+	{
+		s3c2440_NFCMMD = 0x00; /* 1th read command */
+		s3c2440_nand_write_addr( nand_src + read_size - page_cnt*NAND_PAGE_SIZE);
+		s3c2440_NFCMMD = 0x30; /* 2th read command */
+		s3c2440_nand_wait_idle();
+		/* read one page */
+		for( byte_cnt = NAND_PAGE_SIZE; byte_cnt >0; byte_cnt-- )
+		{
+			*buffer = s3c2440_NFDATA; 
+			buffer++;
+		}
+	}
+	s3c2440_nand_deselect_chip();
+}
+
+
+
diff -Nur u-boot-2013.01/arch/arm/cpu/arm920t/start.S /Keep/Project/arm/u-boot-2013.01/arch/arm/cpu/arm920t/start.S
--- u-boot-2013.01/arch/arm/cpu/arm920t/start.S	2013-01-16 05:47:42.000000000 +0800
+++ /Keep/Project/arm/u-boot-2013.01/arch/arm/cpu/arm920t/start.S	2013-03-17 09:47:53.305026824 +0800
@@ -149,6 +149,8 @@
 #  define INTMSK	0x4A000008	/* Interrupt-Controller base addresses */
 #  define INTSUBMSK	0x4A00001C
 #  define CLKDIVN	0x4C000014	/* clock divisor register */
+#  define MPLLCON 	0x4C000004
+#  define MPLL_405MHZ  	( (127<<12) | (2<<4)| 1 )
 # endif
 
 	ldr	r0, =pWTCON
@@ -161,19 +163,52 @@
 	mov	r1, #0xffffffff
 	ldr	r0, =INTMSK
 	str	r1, [r0]
+
+#ifdef CONFIG_S3C2440
+	ldr r1, =0x7fff
+	ldr r0, =INTSUBMSK
+	str r1, [r0]
+#endif
+
 # if defined(CONFIG_S3C2410)
 	ldr	r1, =0x3ff
 	ldr	r0, =INTSUBMSK
 	str	r1, [r0]
 # endif
 
+#ifdef CONFIG_S3C2440
+	/* FCLK:HCLK:PCLK = 1:4:8 */
+	ldr	r0, =CLKDIVN
+	mov	r1, #5
+	str	r1, [r0]
+
+	mrc p15, 0, r0, c1, c0, 0
+	orr r0, r0, #0xc0000000
+	mcr p15, 0, r0, c1, c0, 0
+
+	/* FCLK is 405 MHz ! */
+	ldr	r0, =MPLLCON 
+ 	ldr r1, =MPLL_405MHZ 
+ 	str r1, [r0]
+#else
 	/* FCLK:HCLK:PCLK = 1:2:4 */
 	/* default FCLK is 120 MHz ! */
 	ldr	r0, =CLKDIVN
 	mov	r1, #3
 	str	r1, [r0]
+#endif /* CONFIG_S3C2440 */
+
 #endif	/* CONFIG_S3C24X0 */
 
+/*  
+	if it is running in steppingstone ,copy program from nand to sdram 
+	if not,jump these code
+*/
+#ifdef CONFIG_SYS_NO_FLASH
+	adr r0, _start
+	cmp r0, #0x0
+	beq copy_from_nand_to_sdram
+#endif
 	/*
 	 * we do sys-critical inits only at reboot,
 	 * not when booting from ram!
@@ -181,9 +216,22 @@
 #ifndef CONFIG_SKIP_LOWLEVEL_INIT
 	bl	cpu_init_crit
 #endif
-
 	bl	_main
 
+
+#ifdef CONFIG_SYS_NO_FLASH
+copy_from_nand_to_sdram:	
+	mov sp, #4096
+	bl early_dram_init
+	bl early_nand_init
+	
+	ldr r0, =CONFIG_SYS_TEXT_BASE
+	mov r1, #0x0
+	mov r2, #0x40000
+	bl early_nand_read
+	
+	ldr pc, =CONFIG_SYS_TEXT_BASE
+#endif
 /*------------------------------------------------------------------------------*/
 
 /*
diff -Nur u-boot-2013.01/arch/arm/cpu/u-boot.lds /Keep/Project/arm/u-boot-2013.01/arch/arm/cpu/u-boot.lds
--- u-boot-2013.01/arch/arm/cpu/u-boot.lds	2013-01-16 05:47:42.000000000 +0800
+++ /Keep/Project/arm/u-boot-2013.01/arch/arm/cpu/u-boot.lds	2013-03-16 11:45:15.208112132 +0800
@@ -35,6 +35,7 @@
 	{
 		__image_copy_start = .;
 		CPUDIR/start.o (.text*)
+		CPUDIR/nand_boot.o
 		*(.text*)
 	}
 
diff -Nur u-boot-2013.01/arch/arm/lib/board.c /Keep/Project/arm/u-boot-2013.01/arch/arm/lib/board.c
--- u-boot-2013.01/arch/arm/lib/board.c	2013-01-16 05:47:42.000000000 +0800
+++ /Keep/Project/arm/u-boot-2013.01/arch/arm/lib/board.c	2013-03-16 15:00:01.122215034 +0800
@@ -157,7 +157,7 @@
 	for (i = 0; i < CONFIG_NR_DRAM_BANKS; i++)
 		size += gd->bd->bi_dram[i].size;
 
-	puts("DRAM:  ");
+	puts("\nDRAM:  ");
 	print_size(size, "\n");
 #endif
 
@@ -457,7 +457,7 @@
 	gd->bd->bi_baudrate = gd->baudrate;
 	/* Ram ist board specific, so move it to board code ... */
 	dram_init_banksize();
-	display_dram_config();	/* and display it */
+	
 
 	gd->relocaddr = addr;
 	gd->start_addr_sp = addr_sp;
@@ -545,6 +545,7 @@
 	serial_initialize();
 
 	debug("Now running in RAM - U-Boot at: %08lx\n", dest_addr);
+	display_dram_config();
 
 #ifdef CONFIG_LOGBUFFER
 	logbuff_init_ptrs();
diff -Nur u-boot-2013.01/arch/arm/lib/cache-cp15.c /Keep/Project/arm/u-boot-2013.01/arch/arm/lib/cache-cp15.c
--- u-boot-2013.01/arch/arm/lib/cache-cp15.c	2013-01-16 05:47:42.000000000 +0800
+++ /Keep/Project/arm/u-boot-2013.01/arch/arm/lib/cache-cp15.c	2013-03-16 14:46:41.746207995 +0800
@@ -132,8 +132,8 @@
 	uint32_t reg;
 
 	/* The data cache is not active unless the mmu is enabled too */
-	if ((cache_bit == CR_C) && !mmu_enabled())
-		mmu_setup();
+//	if ((cache_bit == CR_C) && !mmu_enabled())
+//		mmu_setup();
 	reg = get_cr();	/* get control reg. */
 	cp_delay();
 	set_cr(reg | cache_bit);
diff -Nur u-boot-2013.01/arch/arm/lib/cache.c /Keep/Project/arm/u-boot-2013.01/arch/arm/lib/cache.c
--- u-boot-2013.01/arch/arm/lib/cache.c	2013-01-16 05:47:42.000000000 +0800
+++ /Keep/Project/arm/u-boot-2013.01/arch/arm/lib/cache.c	2013-03-16 14:49:12.342209321 +0800
@@ -61,7 +61,8 @@
  */
 void __enable_caches(void)
 {
-	puts("WARNING: Caches not enabled\n");
+	dcache_enable();
+	icache_enable();
 }
 void enable_caches(void)
 	__attribute__((weak, alias("__enable_caches")));
diff -Nur u-boot-2013.01/board/friendlyarm/mini2440/mini2440.c /Keep/Project/arm/u-boot-2013.01/board/friendlyarm/mini2440/mini2440.c
--- u-boot-2013.01/board/friendlyarm/mini2440/mini2440.c	2013-01-16 05:47:42.000000000 +0800
+++ /Keep/Project/arm/u-boot-2013.01/board/friendlyarm/mini2440/mini2440.c	2013-03-16 10:55:32.704085869 +0800
@@ -123,7 +123,6 @@
 			PHYS_SDRAM_SIZE);
 	return 0;
 }
-
 int board_eth_init(bd_t *bis)
 {
 #ifdef CONFIG_DRIVER_DM9000
diff -Nur u-boot-2013.01/board/friendlyarm/mini2440/mini2440.h /Keep/Project/arm/u-boot-2013.01/board/friendlyarm/mini2440/mini2440.h
--- u-boot-2013.01/board/friendlyarm/mini2440/mini2440.h	2013-01-16 05:47:42.000000000 +0800
+++ /Keep/Project/arm/u-boot-2013.01/board/friendlyarm/mini2440/mini2440.h	2013-03-16 09:53:07.690052892 +0800
@@ -2,7 +2,7 @@
 #define __MINI2440_BOARD_CONF_H__
 
 /* PLL Parameters */
-#define CLKDIVN_VAL	7
+#define CLKDIVN_VAL	5
 #define M_MDIV		0x7f
 #define M_PDIV		0x2
 #define M_SDIV		0x1
@@ -95,7 +95,7 @@
 #define Trp			0x1	/* 3clk */
 #define Trc			0x3	/* 7clk */
 #define Tchr		0x0	/* unused */
-#define REFCNT	1012 /* period=10.37us, HCLK=100Mhz, (2048 + 1-10.37*100) */
+#define REFCNT		1256 /* period=7.8125us, HCLK=101.25Mhz, (2048 + 1-7.8125*101.25) */
 
 /*
  * MRSR Parameter
diff -Nur u-boot-2013.01/common/cmd_nand.c /Keep/Project/arm/u-boot-2013.01/common/cmd_nand.c
--- u-boot-2013.01/common/cmd_nand.c	2013-01-16 05:47:42.000000000 +0800
+++ /Keep/Project/arm/u-boot-2013.01/common/cmd_nand.c	2013-03-17 09:47:53.322026824 +0800
@@ -673,7 +673,7 @@
 			}
 			ret = nand_write_skip_bad(nand, off, &rwsize,
 						(u_char *)addr,
-						WITH_INLINE_OOB);
+						WITH_YAFFS_OOB);
 #endif
 		} else if (!strcmp(s, ".oob")) {
 			/* out-of-band data */
diff -Nur u-boot-2013.01/drivers/mtd/nand/Makefile /Keep/Project/arm/u-boot-2013.01/drivers/mtd/nand/Makefile
--- u-boot-2013.01/drivers/mtd/nand/Makefile	2013-01-16 05:47:42.000000000 +0800
+++ /Keep/Project/arm/u-boot-2013.01/drivers/mtd/nand/Makefile	2013-03-16 08:59:56.333024790 +0800
@@ -73,6 +73,7 @@
 COBJS-$(CONFIG_NAND_NDFC) += ndfc.o
 COBJS-$(CONFIG_NAND_NOMADIK) += nomadik.o
 COBJS-$(CONFIG_NAND_S3C2410) += s3c2410_nand.o
+COBJS-$(CONFIG_NAND_S3C2440) += s3c2440_nand.o
 COBJS-$(CONFIG_NAND_S3C64XX) += s3c64xx.o
 COBJS-$(CONFIG_NAND_SPEAR) += spr_nand.o
 COBJS-$(CONFIG_TEGRA_NAND) += tegra_nand.o
diff -Nur u-boot-2013.01/drivers/mtd/nand/nand_util.c /Keep/Project/arm/u-boot-2013.01/drivers/mtd/nand/nand_util.c
--- u-boot-2013.01/drivers/mtd/nand/nand_util.c	2013-01-16 05:47:42.000000000 +0800
+++ /Keep/Project/arm/u-boot-2013.01/drivers/mtd/nand/nand_util.c	2013-03-16 09:22:06.219036501 +0800
@@ -519,7 +519,8 @@
 		return -EINVAL;
 	}
 
-	if (!need_skip && !(flags & WITH_DROP_FFS)) {
+	// if (!need_skip && !(flags & WITH_DROP_FFS)) {
+	if (!need_skip && !(flags & WITH_DROP_FFS) && !(flags & WITH_YAFFS_OOB) ) {
 		rval = nand_write(nand, offset, length, buffer);
 		if (rval == 0)
 			return 0;
diff -Nur u-boot-2013.01/drivers/mtd/nand/s3c2440_nand.c /Keep/Project/arm/u-boot-2013.01/drivers/mtd/nand/s3c2440_nand.c
--- u-boot-2013.01/drivers/mtd/nand/s3c2440_nand.c	1970-01-01 08:00:00.000000000 +0800
+++ /Keep/Project/arm/u-boot-2013.01/drivers/mtd/nand/s3c2440_nand.c	2013-03-16 08:52:16.125020738 +0800
@@ -0,0 +1,74 @@
+/* mj implement */
+
+#include <common.h>
+
+#include <nand.h>
+#include <asm/arch/s3c2440.h>
+#include <asm/io.h>
+
+#define S3C2440_ADDR_NALE 0x8
+#define S3C2440_ADDR_NCLE 0xc
+
+ulong IO_ADDR_W ;
+
+static void s3c2440_hwcontrol(struct mtd_info *mtd, int cmd, unsigned int ctrl)
+{
+	// struct nand_chip *chip = mtd->priv;
+	struct s3c2440_nand *nand = s3c2440_get_base_nand();
+
+	debug("hwcontrol(): 0x%02x 0x%02x\n", cmd, ctrl);
+
+	if (ctrl & NAND_CTRL_CHANGE) 
+	{
+		IO_ADDR_W = (ulong)nand;
+
+		if ( !(ctrl & NAND_CLE) )
+			IO_ADDR_W |= S3C2440_ADDR_NCLE;
+		if ( !(ctrl & NAND_ALE) )
+			IO_ADDR_W |= S3C2440_ADDR_NALE;
+
+		// chip->IO_ADDR_W = (void *)IO_ADDR_W;
+
+		if( ctrl & NAND_NCE )
+     		nand->nfcont &= ~(1<<1); 
+		else
+			nand->nfcont |= 1<<1;
+	}
+
+	if (cmd != NAND_CMD_NONE)
+		writeb(cmd, (void *)IO_ADDR_W);
+}
+
+static int s3c2440_dev_ready(struct mtd_info *mtd)
+{
+	struct s3c2440_nand *nand = s3c2440_get_base_nand();
+	debug("dev_ready\n");
+	return readl(&nand->nfstat) & 0x01;
+}
+int board_nand_init(struct nand_chip *nand)
+{
+	struct s3c24x0_clock_power *clk_power = s3c24x0_get_base_clock_power();
+	struct s3c2440_nand *nand_reg = s3c2440_get_base_nand();
+
+	debug("board_nand_init()\n");
+
+	writel(readl(&clk_power->clkcon) | (1 << 4), &clk_power->clkcon);
+
+	#define TACLS   3
+	#define TWRPH0  3
+	#define TWRPH1  1
+
+	nand_reg->nfconf = (TACLS << 12) | (TWRPH0 << 8) | (TWRPH1 << 4); 
+	nand_reg->nfcont = (1 << 4) | (0 << 1) | (1 << 0);
+
+	/* initialize nand_chip data structure */
+	nand->IO_ADDR_R = nand->IO_ADDR_W = (void *)&nand_reg->nfdata;
+	nand->select_chip = NULL;
+	/* hwcontrol always must be implemented */
+	nand->cmd_ctrl = s3c2440_hwcontrol;
+	nand->dev_ready = s3c2440_dev_ready;
+	nand->ecc.mode = NAND_ECC_SOFT;
+	nand->options = 0;
+	debug("end of nand_init\n");
+	return 0;
+}
diff -Nur u-boot-2013.01/drivers/net/dm9000x.c /Keep/Project/arm/u-boot-2013.01/drivers/net/dm9000x.c
--- u-boot-2013.01/drivers/net/dm9000x.c	2013-01-16 05:47:42.000000000 +0800
+++ /Keep/Project/arm/u-boot-2013.01/drivers/net/dm9000x.c	2013-03-17 09:50:39.506028288 +0800
@@ -372,12 +372,12 @@
 	while (!(dm9000_phy_read(1) & 0x20)) {	/* autonegation complete bit */
 		udelay(1000);
 		i++;
-		if (i == 10000) {
-			printf("could not establish link\n");
-			return 0;
+		if (i == 1800) {
+			// printf("could not establish link\n");
+			// return 0;
+			break;
 		}
 	}
-
 	/* see what we've got */
 	lnk = dm9000_phy_read(17) >> 12;
 	printf("operating at ");
diff -Nur u-boot-2013.01/include/configs/mini2440.h /Keep/Project/arm/u-boot-2013.01/include/configs/mini2440.h
--- u-boot-2013.01/include/configs/mini2440.h	2013-01-16 05:47:42.000000000 +0800
+++ /Keep/Project/arm/u-boot-2013.01/include/configs/mini2440.h	2013-03-16 10:00:47.403056940 +0800
@@ -35,7 +35,15 @@
 #ifndef __CONFIG_H
 #define __CONFIG_H
 
-#define CONFIG_SYS_TEXT_BASE 0x0
+
+#define CONFIG_SYS_NO_FLASH
+ 
+#ifndef CONFIG_SYS_NO_FLASH
+	#define CONFIG_SYS_TEXT_BASE 0x00000000
+ #else
+ 	#define CONFIG_SYS_TEXT_BASE 0x32000000
+ #endif
+
 #define CONFIG_S3C2440_GPIO
 
 /*
@@ -49,6 +57,16 @@
 #define MACH_TYPE_MINI2440	1999
 #define CONFIG_MACH_TYPE	MACH_TYPE_MINI2440
 
+ // #define CONFIG_BOOTARGS    	"noinitrd root=/dev/mtdblock3 init=/linuxrc console=ttySAC0,115200"
+#define CONFIG_BOOTARGS 	\
+"noinitrd console=ttySAC0,115200 root=/dev/nfs nfsroot=192.168.0.10:/Keep/Project/arm/rootfs \
+init=/linuxrc ip=192.168.0.20:192.168.0.10:192.168.0.1:255.255.255.0:mini2440:eth0:off"
+
+#define CONFIG_ETHADDR 	08:90:90:90:90:90
+#define CONFIG_IPADDR 	192.168.0.20
+#define CONFIG_SERVERIP 192.168.0.10		
+#define CONFIG_BOOTCOMMAND	"nboot 0x32000000 0 0x60000; bootm 0x32000000"
+
 /*
  * We don't use lowlevel_init
  */
@@ -96,11 +114,15 @@
 #define CONFIG_CMD_REGINFO
 #define CONFIG_CMD_SAVES
 
+#define CONFIG_CMD_NAND
+#define CONFIG_CMD_NAND_YAFFS
+#define CONFIG_CMD_PING
+
 /*
  * Miscellaneous configurable options
  */
 #define CONFIG_LONGHELP
-#define CONFIG_SYS_PROMPT	"MINI2440 => "
+#define CONFIG_SYS_PROMPT	"mini2440 => "
 #define CONFIG_SYS_CBSIZE	256
 #define CONFIG_SYS_PBSIZE	(CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
 #define CONFIG_SYS_MAXARGS	32
@@ -156,25 +178,33 @@
  * Now uses the standard CFI interface
  * FLASH and environment organization
  */
-#define CONFIG_SYS_FLASH_CFI
-#define CONFIG_FLASH_CFI_DRIVER
-#define CONFIG_SYS_FLASH_CFI_WIDTH	FLASH_CFI_16BIT
-#define CONFIG_SYS_MONITOR_BASE		0x0
-/* max number of memory banks */
-#define CONFIG_SYS_MAX_FLASH_BANKS	1
-/* 512 * 4096 sectors, or 32 * 64k blocks */
-#define CONFIG_SYS_MAX_FLASH_SECT	512
-#define CONFIG_FLASH_SHOW_PROGRESS  1
-
-/*
- * Config for NOR flash
- */
-#define CONFIG_ENV_IS_IN_FLASH
-#define CONFIG_MY_ENV_OFFSET	0x40000
-/* addr of environment */
-#define CONFIG_ENV_ADDR		(CONFIG_SYS_FLASH_BASE + CONFIG_MY_ENV_OFFSET)
-/* 16k Total Size of Environment Sector */
-#define CONFIG_ENV_SIZE		0x4000
+#ifndef CONFIG_SYS_NO_FLASH
+
+	#define CONFIG_SYS_FLASH_CFI
+	#define CONFIG_FLASH_CFI_DRIVER
+	#define CONFIG_SYS_FLASH_CFI_WIDTH	FLASH_CFI_16BIT
+	#define CONFIG_SYS_MONITOR_BASE		0x0
+	/* max number of memory banks */
+	#define CONFIG_SYS_MAX_FLASH_BANKS	1
+	/* 512 * 4096 sectors, or 32 * 64k blocks */
+	#define CONFIG_SYS_MAX_FLASH_SECT	512
+	#define CONFIG_FLASH_SHOW_PROGRESS  1
+	
+	/*
+	 * Config for NOR flash
+	 */
+	#define CONFIG_ENV_IS_IN_FLASH
+	#define CONFIG_MY_ENV_OFFSET	0x40000
+	/* addr of environment */
+	#define CONFIG_ENV_ADDR		(CONFIG_SYS_FLASH_BASE + CONFIG_MY_ENV_OFFSET)
+	/* 16k Total Size of Environment Sector */
+	#define CONFIG_ENV_SIZE		0x4000
+#else
+	 #define CONFIG_ENV_IS_IN_NAND
+	#define CONFIG_ENV_OFFSET 	0X40000
+	#define CONFIG_ENV_SIZE		0x20000
+#endif
+
 
 /* ATAG configuration */
 #define CONFIG_INITRD_TAG
@@ -183,4 +213,10 @@
 #define CONFIG_CMDLINE_EDITING
 #define CONFIG_AUTO_COMPLETE
 
+/* nand configuration */
+#define CONFIG_NAND_S3C2440
+#define CONFIG_SYS_MAX_NAND_DEVICE  1
+#define CONFIG_SYS_NAND_BASE 0
+#define CONFIG_SYS_NAND_MAX_CHIPS 1
+
 #endif	/* __CONFIG_H */
diff -Nur u-boot-2013.01/net/eth.c /Keep/Project/arm/u-boot-2013.01/net/eth.c
--- u-boot-2013.01/net/eth.c	2013-01-16 05:47:42.000000000 +0800
+++ /Keep/Project/arm/u-boot-2013.01/net/eth.c	2013-03-16 14:55:13.474212501 +0800
@@ -199,7 +199,7 @@
 	eth_getenv_enetaddr_by_index(base_name, eth_number, env_enetaddr);
 
 	if (memcmp(env_enetaddr, "\0\0\0\0\0\0", 6)) {
-		if (memcmp(dev->enetaddr, "\0\0\0\0\0\0", 6) &&
+/*		if (memcmp(dev->enetaddr, "\0\0\0\0\0\0", 6) &&
 				memcmp(dev->enetaddr, env_enetaddr, 6)) {
 			printf("\nWarning: %s MAC addresses don't match:\n",
 				dev->name);
@@ -208,7 +208,7 @@
 			printf("Address in environment is  %pM\n",
 				env_enetaddr);
 		}
-
+*/
 		memcpy(dev->enetaddr, env_enetaddr, 6);
 	} else if (is_valid_ether_addr(dev->enetaddr)) {
 		eth_setenv_enetaddr_by_index(base_name, eth_number,
diff -Nur u-boot-2013.01/net/nfs.c /Keep/Project/arm/u-boot-2013.01/net/nfs.c
--- u-boot-2013.01/net/nfs.c	2013-01-16 05:47:42.000000000 +0800
+++ /Keep/Project/arm/u-boot-2013.01/net/nfs.c	2013-03-16 15:41:57.299237191 +0800
@@ -31,11 +31,9 @@
 
 #define HASHES_PER_LINE 65	/* Number of "loading" hashes per line	*/
 #define NFS_RETRY_COUNT 30
-#ifndef CONFIG_NFS_TIMEOUT
-# define NFS_TIMEOUT 2000UL
-#else
-# define NFS_TIMEOUT CONFIG_NFS_TIMEOUT
-#endif
+
+#define NFS_TIMEOUT (CONFIG_SYS_HZ/1000*2000UL)
+
 
 static int fs_mounted;
 static unsigned long rpc_id;
