{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 27 14:32:44 2020 " "Info: Processing started: Mon Jan 27 14:32:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ROM -c ROM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ROM -c ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-behave " "Info: Found design unit 1: ROM-behave" {  } { { "ROM.vhd" "" { Text "D:/Lab4/part1/ROM.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Info: Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "D:/Lab4/part1/ROM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-arch " "Info: Found design unit 1: RAM-arch" {  } { { "RAM.vhd" "" { Text "D:/Lab4/part1/RAM.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "D:/Lab4/part1/RAM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behave " "Info: Found design unit 1: FSM-behave" {  } { { "FSM.vhd" "" { Text "D:/Lab4/part1/FSM.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info: Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "D:/Lab4/part1/FSM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overall.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file overall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 overall-struct " "Info: Found design unit 1: overall-struct" {  } { { "overall.vhd" "" { Text "D:/Lab4/part1/overall.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 overall " "Info: Found entity 1: overall" {  } { { "overall.vhd" "" { Text "D:/Lab4/part1/overall.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "overall " "Info: Elaborating entity \"overall\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:C1 " "Info: Elaborating entity \"FSM\" for hierarchy \"FSM:C1\"" {  } { { "overall.vhd" "C1" { Text "D:/Lab4/part1/overall.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:C2 " "Info: Elaborating entity \"ROM\" for hierarchy \"ROM:C2\"" {  } { { "overall.vhd" "C2" { Text "D:/Lab4/part1/overall.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:C3 " "Info: Elaborating entity \"RAM\" for hierarchy \"RAM:C3\"" {  } { { "overall.vhd" "C3" { Text "D:/Lab4/part1/overall.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "2 " "Info: Found 2 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "ROM:C2\|my_rom " "Info: RAM logic \"ROM:C2\|my_rom\" is uninferred due to inappropriate RAM size" {  } { { "ROM.vhd" "my_rom" { Text "D:/Lab4/part1/ROM.vhd" 13 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "RAM:C3\|Ram " "Info: RAM logic \"RAM:C3\|Ram\" is uninferred due to inappropriate RAM size" {  } { { "RAM.vhd" "Ram" { Text "D:/Lab4/part1/RAM.vhd" 15 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:C2\|data_out\[0\] RAM:C3\|Ram " "Warning: Converted the fan-out from the tri-state buffer \"ROM:C2\|data_out\[0\]\" to the node \"RAM:C3\|Ram\" into an OR gate" {  } { { "ROM.vhd" "" { Text "D:/Lab4/part1/ROM.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:C2\|data_out\[1\] RAM:C3\|Ram " "Warning: Converted the fan-out from the tri-state buffer \"ROM:C2\|data_out\[1\]\" to the node \"RAM:C3\|Ram\" into an OR gate" {  } { { "ROM.vhd" "" { Text "D:/Lab4/part1/ROM.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:C2\|data_out\[2\] RAM:C3\|Ram " "Warning: Converted the fan-out from the tri-state buffer \"ROM:C2\|data_out\[2\]\" to the node \"RAM:C3\|Ram\" into an OR gate" {  } { { "ROM.vhd" "" { Text "D:/Lab4/part1/ROM.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:C2\|data_out\[3\] RAM:C3\|Ram " "Warning: Converted the fan-out from the tri-state buffer \"ROM:C2\|data_out\[3\]\" to the node \"RAM:C3\|Ram\" into an OR gate" {  } { { "ROM.vhd" "" { Text "D:/Lab4/part1/ROM.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:C2\|data_out\[4\] RAM:C3\|Ram " "Warning: Converted the fan-out from the tri-state buffer \"ROM:C2\|data_out\[4\]\" to the node \"RAM:C3\|Ram\" into an OR gate" {  } { { "ROM.vhd" "" { Text "D:/Lab4/part1/ROM.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:C2\|data_out\[5\] RAM:C3\|Ram " "Warning: Converted the fan-out from the tri-state buffer \"ROM:C2\|data_out\[5\]\" to the node \"RAM:C3\|Ram\" into an OR gate" {  } { { "ROM.vhd" "" { Text "D:/Lab4/part1/ROM.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:C2\|data_out\[6\] RAM:C3\|Ram " "Warning: Converted the fan-out from the tri-state buffer \"ROM:C2\|data_out\[6\]\" to the node \"RAM:C3\|Ram\" into an OR gate" {  } { { "ROM.vhd" "" { Text "D:/Lab4/part1/ROM.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:C2\|data_out\[7\] RAM:C3\|Ram " "Warning: Converted the fan-out from the tri-state buffer \"ROM:C2\|data_out\[7\]\" to the node \"RAM:C3\|Ram\" into an OR gate" {  } { { "ROM.vhd" "" { Text "D:/Lab4/part1/ROM.vhd" 21 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Info: Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Info: Implemented 76 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 27 14:32:46 2020 " "Info: Processing ended: Mon Jan 27 14:32:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
