

================================================================
== Vitis HLS Report for 'HLS_CISR_spmv_accel'
================================================================
* Date:           Sun Apr 17 00:16:24 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HLS_CISR_runtime_spmv
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.600 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       43|  0.380 us|  0.430 us|   39|   44|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1   |        4|        4|         1|          1|          1|     4|       yes|
        |- VITIS_LOOP_70_3   |        4|        4|         1|          1|          1|     4|       yes|
        |- VITIS_LOOP_87_4   |        4|        4|         2|          1|          1|     4|       yes|
        |- VITIS_LOOP_114_5  |       20|       20|         6|          5|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 2, States = { 6 7 }
  Pipeline-3 : II = 5, D = 6, States = { 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 3 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 18 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 12 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 19 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cmd_start"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cmd_start, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inp_vec"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inp_vec, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %slot_data_arr"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %slot_data_arr, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %slot_arr_row_len"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %slot_arr_row_len, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_vec"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_vec, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%cmd_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmd_start" [HLS_CISR_spmv_accel.c:17]   --->   Operation 30 'read' 'cmd_start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %cmd_start_read, void %.loopexit, void" [HLS_CISR_spmv_accel.c:49]   --->   Operation 31 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %max_row_id" [HLS_CISR_spmv_accel.c:51]   --->   Operation 32 'store' 'store_ln51' <Predicate = (cmd_start_read)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%br_ln53 = br void" [HLS_CISR_spmv_accel.c:53]   --->   Operation 33 'br' 'br_ln53' <Predicate = (cmd_start_read)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%slot_id = phi i3 %add_ln53, void %.split810, i3 0, void" [HLS_CISR_spmv_accel.c:53]   --->   Operation 34 'phi' 'slot_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%add_ln53 = add i3 %slot_id, i3 1" [HLS_CISR_spmv_accel.c:53]   --->   Operation 35 'add' 'add_ln53' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.13ns)   --->   "%icmp_ln53 = icmp_eq  i3 %slot_id, i3 4" [HLS_CISR_spmv_accel.c:53]   --->   Operation 37 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %.split8, void %.loopexit.loopexit" [HLS_CISR_spmv_accel.c:53]   --->   Operation 39 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%slot_id_cast = zext i3 %slot_id" [HLS_CISR_spmv_accel.c:53]   --->   Operation 40 'zext' 'slot_id_cast' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %slot_id, i1 0" [HLS_CISR_spmv_accel.c:62]   --->   Operation 41 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i4 %tmp_3" [HLS_CISR_spmv_accel.c:62]   --->   Operation 42 'zext' 'zext_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_2 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln62" [HLS_CISR_spmv_accel.c:62]   --->   Operation 43 'getelementptr' 'row_len_slot_arr_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln62 = or i4 %tmp_3, i4 1" [HLS_CISR_spmv_accel.c:62]   --->   Operation 44 'or' 'or_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln62" [HLS_CISR_spmv_accel.c:62]   --->   Operation 45 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_3 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_4" [HLS_CISR_spmv_accel.c:62]   --->   Operation 46 'getelementptr' 'row_len_slot_arr_addr_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [HLS_CISR_spmv_accel.c:53]   --->   Operation 47 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i3 %slot_id" [HLS_CISR_spmv_accel.c:55]   --->   Operation 48 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.30ns)   --->   "%switch_ln55 = switch i2 %trunc_ln55, void %branch27, i2 0, void %branch24, i2 1, void %branch25, i2 2, void %branch26" [HLS_CISR_spmv_accel.c:55]   --->   Operation 49 'switch' 'switch_ln55' <Predicate = (!icmp_ln53)> <Delay = 1.30>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln55 = store i32 0, i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:55]   --->   Operation 50 'store' 'store_ln55' <Predicate = (!icmp_ln53 & trunc_ln55 == 2)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (1.70ns)   --->   "%store_ln56 = store i32 0, i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:56]   --->   Operation 51 'store' 'store_ln56' <Predicate = (!icmp_ln53 & trunc_ln55 == 2)> <Delay = 1.70>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 0, i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:57]   --->   Operation 52 'store' 'store_ln57' <Predicate = (!icmp_ln53 & trunc_ln55 == 2)> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split810"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln53 & trunc_ln55 == 2)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln55 = store i32 0, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:55]   --->   Operation 54 'store' 'store_ln55' <Predicate = (!icmp_ln53 & trunc_ln55 == 1)> <Delay = 1.58>
ST_2 : Operation 55 [1/1] (1.70ns)   --->   "%store_ln56 = store i32 0, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:56]   --->   Operation 55 'store' 'store_ln56' <Predicate = (!icmp_ln53 & trunc_ln55 == 1)> <Delay = 1.70>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 0, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:57]   --->   Operation 56 'store' 'store_ln57' <Predicate = (!icmp_ln53 & trunc_ln55 == 1)> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split810"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln53 & trunc_ln55 == 1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln55 = store i32 0, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:55]   --->   Operation 58 'store' 'store_ln55' <Predicate = (!icmp_ln53 & trunc_ln55 == 0)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (1.70ns)   --->   "%store_ln56 = store i32 0, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:56]   --->   Operation 59 'store' 'store_ln56' <Predicate = (!icmp_ln53 & trunc_ln55 == 0)> <Delay = 1.70>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 0, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:57]   --->   Operation 60 'store' 'store_ln57' <Predicate = (!icmp_ln53 & trunc_ln55 == 0)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split810"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!icmp_ln53 & trunc_ln55 == 0)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln55 = store i32 0, i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:55]   --->   Operation 62 'store' 'store_ln55' <Predicate = (!icmp_ln53 & trunc_ln55 == 3)> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (1.70ns)   --->   "%store_ln56 = store i32 0, i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:56]   --->   Operation 63 'store' 'store_ln56' <Predicate = (!icmp_ln53 & trunc_ln55 == 3)> <Delay = 1.70>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 0, i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:57]   --->   Operation 64 'store' 'store_ln57' <Predicate = (!icmp_ln53 & trunc_ln55 == 3)> <Delay = 1.58>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split810"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln53 & trunc_ln55 == 3)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%slot_row_id_addr = getelementptr i32 %slot_row_id, i64 0, i64 %slot_id_cast" [HLS_CISR_spmv_accel.c:58]   --->   Operation 66 'getelementptr' 'slot_row_id_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 0, i2 %slot_row_id_addr" [HLS_CISR_spmv_accel.c:58]   --->   Operation 67 'store' 'store_ln58' <Predicate = (!icmp_ln53)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 68 [1/1] (2.32ns)   --->   "%store_ln62 = store i32 0, i3 %row_len_slot_arr_addr_2" [HLS_CISR_spmv_accel.c:62]   --->   Operation 68 'store' 'store_ln62' <Predicate = (!icmp_ln53)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 69 [1/1] (2.32ns)   --->   "%store_ln62 = store i32 0, i3 %row_len_slot_arr_addr_3" [HLS_CISR_spmv_accel.c:62]   --->   Operation 69 'store' 'store_ln62' <Predicate = (!icmp_ln53)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 71 'br' 'br_ln0' <Predicate = (cmd_start_read)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%slot_arr_row_len_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %slot_arr_row_len" [HLS_CISR_spmv_accel.c:75]   --->   Operation 72 'read' 'slot_arr_row_len_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.47ns)   --->   "%icmp_ln75 = icmp_eq  i32 %slot_arr_row_len_read, i32 4294967295" [HLS_CISR_spmv_accel.c:75]   --->   Operation 73 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.58ns)   --->   "%br_ln70 = br void" [HLS_CISR_spmv_accel.c:70]   --->   Operation 74 'br' 'br_ln70' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.96>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%slot_id_1 = phi i3 0, void %.loopexit, i3 %add_ln70, void %.split4._crit_edge" [HLS_CISR_spmv_accel.c:70]   --->   Operation 75 'phi' 'slot_id_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.65ns)   --->   "%add_ln70 = add i3 %slot_id_1, i3 1" [HLS_CISR_spmv_accel.c:70]   --->   Operation 76 'add' 'add_ln70' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 77 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.13ns)   --->   "%icmp_ln70 = icmp_eq  i3 %slot_id_1, i3 4" [HLS_CISR_spmv_accel.c:70]   --->   Operation 78 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 79 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %.split4, void %.preheader1.preheader" [HLS_CISR_spmv_accel.c:70]   --->   Operation 80 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i3 %slot_id_1" [HLS_CISR_spmv_accel.c:78]   --->   Operation 81 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln70 = shl i3 %slot_id_1, i3 1" [HLS_CISR_spmv_accel.c:70]   --->   Operation 82 'shl' 'shl_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [HLS_CISR_spmv_accel.c:70]   --->   Operation 83 'specloopname' 'specloopname_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%slot_counter_0_load = load i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:73]   --->   Operation 84 'load' 'slot_counter_0_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%slot_counter_1_load = load i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:73]   --->   Operation 85 'load' 'slot_counter_1_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%slot_counter_2_load = load i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:73]   --->   Operation 86 'load' 'slot_counter_2_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%slot_counter_3_load = load i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:73]   --->   Operation 87 'load' 'slot_counter_3_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.82ns)   --->   "%slot_row_count = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_counter_0_load, i32 %slot_counter_1_load, i32 %slot_counter_2_load, i32 %slot_counter_3_load, i2 %trunc_ln78" [HLS_CISR_spmv_accel.c:73]   --->   Operation 88 'mux' 'slot_row_count' <Predicate = (!icmp_ln70)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void, void %.split4._crit_edge" [HLS_CISR_spmv_accel.c:75]   --->   Operation 89 'br' 'br_ln75' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i32 %slot_row_count" [HLS_CISR_spmv_accel.c:78]   --->   Operation 90 'trunc' 'trunc_ln78_1' <Predicate = (!icmp_ln70 & !icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.65ns)   --->   "%add_ln78 = add i3 %shl_ln70, i3 %trunc_ln78_1" [HLS_CISR_spmv_accel.c:78]   --->   Operation 91 'add' 'add_ln78' <Predicate = (!icmp_ln70 & !icmp_ln75)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i3 %add_ln78" [HLS_CISR_spmv_accel.c:78]   --->   Operation 92 'zext' 'zext_ln78' <Predicate = (!icmp_ln70 & !icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln78" [HLS_CISR_spmv_accel.c:78]   --->   Operation 93 'getelementptr' 'row_len_slot_arr_addr' <Predicate = (!icmp_ln70 & !icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (2.32ns)   --->   "%store_ln78 = store i32 %slot_arr_row_len_read, i3 %row_len_slot_arr_addr" [HLS_CISR_spmv_accel.c:78]   --->   Operation 94 'store' 'store_ln78' <Predicate = (!icmp_ln70 & !icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 95 [1/1] (2.55ns)   --->   "%add_ln79 = add i32 %slot_row_count, i32 1" [HLS_CISR_spmv_accel.c:79]   --->   Operation 95 'add' 'add_ln79' <Predicate = (!icmp_ln70 & !icmp_ln75)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.30ns)   --->   "%switch_ln79 = switch i2 %trunc_ln78, void %branch23, i2 0, void %branch20, i2 1, void %branch21, i2 2, void %branch22" [HLS_CISR_spmv_accel.c:79]   --->   Operation 96 'switch' 'switch_ln79' <Predicate = (!icmp_ln70 & !icmp_ln75)> <Delay = 1.30>
ST_4 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln79 = store i32 %add_ln79, i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:79]   --->   Operation 97 'store' 'store_ln79' <Predicate = (!icmp_ln70 & !icmp_ln75 & trunc_ln78 == 2)> <Delay = 1.58>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln79 = br void" [HLS_CISR_spmv_accel.c:79]   --->   Operation 98 'br' 'br_ln79' <Predicate = (!icmp_ln70 & !icmp_ln75 & trunc_ln78 == 2)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln79 = store i32 %add_ln79, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:79]   --->   Operation 99 'store' 'store_ln79' <Predicate = (!icmp_ln70 & !icmp_ln75 & trunc_ln78 == 1)> <Delay = 1.58>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln79 = br void" [HLS_CISR_spmv_accel.c:79]   --->   Operation 100 'br' 'br_ln79' <Predicate = (!icmp_ln70 & !icmp_ln75 & trunc_ln78 == 1)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln79 = store i32 %add_ln79, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:79]   --->   Operation 101 'store' 'store_ln79' <Predicate = (!icmp_ln70 & !icmp_ln75 & trunc_ln78 == 0)> <Delay = 1.58>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln79 = br void" [HLS_CISR_spmv_accel.c:79]   --->   Operation 102 'br' 'br_ln79' <Predicate = (!icmp_ln70 & !icmp_ln75 & trunc_ln78 == 0)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln79 = store i32 %add_ln79, i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:79]   --->   Operation 103 'store' 'store_ln79' <Predicate = (!icmp_ln70 & !icmp_ln75 & trunc_ln78 == 3)> <Delay = 1.58>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln79 = br void" [HLS_CISR_spmv_accel.c:79]   --->   Operation 104 'br' 'br_ln79' <Predicate = (!icmp_ln70 & !icmp_ln75 & trunc_ln78 == 3)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln80 = br void %.split4._crit_edge" [HLS_CISR_spmv_accel.c:80]   --->   Operation 105 'br' 'br_ln80' <Predicate = (!icmp_ln70 & !icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 107 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 107 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 7.59>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%slot_id2 = phi i3 %add_ln87, void %.split2._crit_edge, i3 0, void %.preheader1.preheader" [HLS_CISR_spmv_accel.c:87]   --->   Operation 108 'phi' 'slot_id2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (1.65ns)   --->   "%add_ln87 = add i3 %slot_id2, i3 1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 109 'add' 'add_ln87' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.13ns)   --->   "%icmp_ln87 = icmp_eq  i3 %slot_id2, i3 4" [HLS_CISR_spmv_accel.c:87]   --->   Operation 111 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 112 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %.split2, void %.preheader.preheader" [HLS_CISR_spmv_accel.c:87]   --->   Operation 113 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%slot_id2_cast = zext i3 %slot_id2" [HLS_CISR_spmv_accel.c:87]   --->   Operation 114 'zext' 'slot_id2_cast' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i3 %slot_id2" [HLS_CISR_spmv_accel.c:96]   --->   Operation 115 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln87 = shl i3 %slot_id2, i3 1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 116 'shl' 'shl_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 117 'specloopname' 'specloopname_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%slot_row_counter_0_load = load i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:93]   --->   Operation 118 'load' 'slot_row_counter_0_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%slot_row_counter_1_load = load i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:93]   --->   Operation 119 'load' 'slot_row_counter_1_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%slot_row_counter_2_load = load i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:93]   --->   Operation 120 'load' 'slot_row_counter_2_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%slot_row_counter_3_load = load i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:93]   --->   Operation 121 'load' 'slot_row_counter_3_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (1.82ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_row_counter_0_load, i32 %slot_row_counter_1_load, i32 %slot_row_counter_2_load, i32 %slot_row_counter_3_load, i2 %trunc_ln96" [HLS_CISR_spmv_accel.c:93]   --->   Operation 122 'mux' 'tmp' <Predicate = (!icmp_ln87)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (2.47ns)   --->   "%icmp_ln93 = icmp_eq  i32 %tmp, i32 0" [HLS_CISR_spmv_accel.c:93]   --->   Operation 123 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln87)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %.split2._crit_edge, void" [HLS_CISR_spmv_accel.c:93]   --->   Operation 124 'br' 'br_ln93' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%slot_row_len_id_0_load = load i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:96]   --->   Operation 125 'load' 'slot_row_len_id_0_load' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%slot_row_len_id_1_load = load i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:96]   --->   Operation 126 'load' 'slot_row_len_id_1_load' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%slot_row_len_id_2_load = load i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:96]   --->   Operation 127 'load' 'slot_row_len_id_2_load' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%slot_row_len_id_3_load = load i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:96]   --->   Operation 128 'load' 'slot_row_len_id_3_load' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (1.82ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_row_len_id_0_load, i32 %slot_row_len_id_1_load, i32 %slot_row_len_id_2_load, i32 %slot_row_len_id_3_load, i2 %trunc_ln96" [HLS_CISR_spmv_accel.c:96]   --->   Operation 129 'mux' 'tmp_1' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = trunc i32 %tmp_1" [HLS_CISR_spmv_accel.c:96]   --->   Operation 130 'trunc' 'trunc_ln96_1' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.65ns)   --->   "%add_ln96 = add i3 %shl_ln87, i3 %trunc_ln96_1" [HLS_CISR_spmv_accel.c:96]   --->   Operation 131 'add' 'add_ln96' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i3 %add_ln96" [HLS_CISR_spmv_accel.c:96]   --->   Operation 132 'zext' 'zext_ln96' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_1 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln96" [HLS_CISR_spmv_accel.c:96]   --->   Operation 133 'getelementptr' 'row_len_slot_arr_addr_1' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 134 [2/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_1" [HLS_CISR_spmv_accel.c:96]   --->   Operation 134 'load' 'row_len_slot_arr_load' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 135 [1/1] (2.55ns)   --->   "%add_ln97 = add i32 %tmp_1, i32 1" [HLS_CISR_spmv_accel.c:97]   --->   Operation 135 'add' 'add_ln97' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (1.30ns)   --->   "%switch_ln96 = switch i2 %trunc_ln96, void %branch15, i2 0, void %branch12, i2 1, void %branch13, i2 2, void %branch14" [HLS_CISR_spmv_accel.c:96]   --->   Operation 136 'switch' 'switch_ln96' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 1.30>
ST_6 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 %add_ln97, i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:97]   --->   Operation 137 'store' 'store_ln97' <Predicate = (!icmp_ln87 & icmp_ln93 & trunc_ln96 == 2)> <Delay = 1.58>
ST_6 : Operation 138 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 %add_ln97, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:97]   --->   Operation 138 'store' 'store_ln97' <Predicate = (!icmp_ln87 & icmp_ln93 & trunc_ln96 == 1)> <Delay = 1.58>
ST_6 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 %add_ln97, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:97]   --->   Operation 139 'store' 'store_ln97' <Predicate = (!icmp_ln87 & icmp_ln93 & trunc_ln96 == 0)> <Delay = 1.58>
ST_6 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 %add_ln97, i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:97]   --->   Operation 140 'store' 'store_ln97' <Predicate = (!icmp_ln87 & icmp_ln93 & trunc_ln96 == 3)> <Delay = 1.58>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%max_row_id_load = load i32 %max_row_id" [HLS_CISR_spmv_accel.c:100]   --->   Operation 141 'load' 'max_row_id_load' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%slot_row_id_addr_1 = getelementptr i32 %slot_row_id, i64 0, i64 %slot_id2_cast" [HLS_CISR_spmv_accel.c:100]   --->   Operation 142 'getelementptr' 'slot_row_id_addr_1' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln100 = store i32 %max_row_id_load, i2 %slot_row_id_addr_1" [HLS_CISR_spmv_accel.c:100]   --->   Operation 143 'store' 'store_ln100' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 144 [1/1] (2.55ns)   --->   "%add_ln101 = add i32 %max_row_id_load, i32 1" [HLS_CISR_spmv_accel.c:101]   --->   Operation 144 'add' 'add_ln101' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (1.58ns)   --->   "%store_ln101 = store i32 %add_ln101, i32 %max_row_id" [HLS_CISR_spmv_accel.c:101]   --->   Operation 145 'store' 'store_ln101' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 1.58>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln103 = br void %.split2._crit_edge" [HLS_CISR_spmv_accel.c:103]   --->   Operation 146 'br' 'br_ln103' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 147 'br' 'br_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.02>
ST_7 : Operation 148 [1/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_1" [HLS_CISR_spmv_accel.c:96]   --->   Operation 148 'load' 'row_len_slot_arr_load' <Predicate = (icmp_ln93)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 149 [1/1] (1.70ns)   --->   "%store_ln96 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:96]   --->   Operation 149 'store' 'store_ln96' <Predicate = (icmp_ln93 & trunc_ln96 == 2)> <Delay = 1.70>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 150 'br' 'br_ln0' <Predicate = (icmp_ln93 & trunc_ln96 == 2)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (1.70ns)   --->   "%store_ln96 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:96]   --->   Operation 151 'store' 'store_ln96' <Predicate = (icmp_ln93 & trunc_ln96 == 1)> <Delay = 1.70>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 152 'br' 'br_ln0' <Predicate = (icmp_ln93 & trunc_ln96 == 1)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (1.70ns)   --->   "%store_ln96 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:96]   --->   Operation 153 'store' 'store_ln96' <Predicate = (icmp_ln93 & trunc_ln96 == 0)> <Delay = 1.70>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 154 'br' 'br_ln0' <Predicate = (icmp_ln93 & trunc_ln96 == 0)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (1.70ns)   --->   "%store_ln96 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:96]   --->   Operation 155 'store' 'store_ln96' <Predicate = (icmp_ln93 & trunc_ln96 == 3)> <Delay = 1.70>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 156 'br' 'br_ln0' <Predicate = (icmp_ln93 & trunc_ln96 == 3)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 5.70>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%slot_data_arr_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %slot_data_arr" [HLS_CISR_spmv_accel.c:118]   --->   Operation 157 'read' 'slot_data_arr_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i64 %slot_data_arr_read" [HLS_CISR_spmv_accel.c:118]   --->   Operation 158 'trunc' 'trunc_ln118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%matrix_val = bitcast i32 %trunc_ln118" [HLS_CISR_spmv_accel.c:118]   --->   Operation 159 'bitcast' 'matrix_val' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%inp_vec_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %inp_vec" [HLS_CISR_spmv_accel.c:126]   --->   Operation 160 'read' 'inp_vec_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln126 = bitcast i32 %inp_vec_read" [HLS_CISR_spmv_accel.c:126]   --->   Operation 161 'bitcast' 'bitcast_ln126' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [4/4] (5.70ns)   --->   "%mul = fmul i32 %matrix_val, i32 %bitcast_ln126" [HLS_CISR_spmv_accel.c:126]   --->   Operation 162 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 5.70>
ST_9 : Operation 163 [3/4] (5.70ns)   --->   "%mul = fmul i32 %matrix_val, i32 %bitcast_ln126" [HLS_CISR_spmv_accel.c:126]   --->   Operation 163 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 5.70>
ST_10 : Operation 164 [2/4] (5.70ns)   --->   "%mul = fmul i32 %matrix_val, i32 %bitcast_ln126" [HLS_CISR_spmv_accel.c:126]   --->   Operation 164 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 5.70>
ST_11 : Operation 165 [1/4] (5.70ns)   --->   "%mul = fmul i32 %matrix_val, i32 %bitcast_ln126" [HLS_CISR_spmv_accel.c:126]   --->   Operation 165 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (1.58ns)   --->   "%br_ln114 = br void %.preheader" [HLS_CISR_spmv_accel.c:114]   --->   Operation 166 'br' 'br_ln114' <Predicate = true> <Delay = 1.58>

State 12 <SV = 10> <Delay = 6.08>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%slot_id3 = phi i3 %add_ln114, void %.split15, i3 0, void %.preheader.preheader" [HLS_CISR_spmv_accel.c:114]   --->   Operation 167 'phi' 'slot_id3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (1.65ns)   --->   "%add_ln114 = add i3 %slot_id3, i3 1" [HLS_CISR_spmv_accel.c:114]   --->   Operation 168 'add' 'add_ln114' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 169 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (1.13ns)   --->   "%icmp_ln114 = icmp_eq  i3 %slot_id3, i3 4" [HLS_CISR_spmv_accel.c:114]   --->   Operation 170 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 171 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %.split, void" [HLS_CISR_spmv_accel.c:114]   --->   Operation 172 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i3 %slot_id3" [HLS_CISR_spmv_accel.c:127]   --->   Operation 173 'trunc' 'trunc_ln127' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%slot_row_counter_0_load_1 = load i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:127]   --->   Operation 174 'load' 'slot_row_counter_0_load_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%slot_row_counter_1_load_1 = load i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:127]   --->   Operation 175 'load' 'slot_row_counter_1_load_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%slot_row_counter_2_load_1 = load i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:127]   --->   Operation 176 'load' 'slot_row_counter_2_load_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%slot_row_counter_3_load_1 = load i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:127]   --->   Operation 177 'load' 'slot_row_counter_3_load_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (1.82ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_row_counter_0_load_1, i32 %slot_row_counter_1_load_1, i32 %slot_row_counter_2_load_1, i32 %slot_row_counter_3_load_1, i2 %trunc_ln127" [HLS_CISR_spmv_accel.c:127]   --->   Operation 178 'mux' 'tmp_2' <Predicate = (!icmp_ln114)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (2.55ns)   --->   "%add_ln127 = add i32 %tmp_2, i32 4294967295" [HLS_CISR_spmv_accel.c:127]   --->   Operation 179 'add' 'add_ln127' <Predicate = (!icmp_ln114)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (1.30ns)   --->   "%switch_ln127 = switch i2 %trunc_ln127, void %branch11, i2 0, void %branch8, i2 1, void %branch9, i2 2, void %branch10" [HLS_CISR_spmv_accel.c:127]   --->   Operation 180 'switch' 'switch_ln127' <Predicate = (!icmp_ln114)> <Delay = 1.30>
ST_12 : Operation 181 [1/1] (1.70ns)   --->   "%store_ln127 = store i32 %add_ln127, i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:127]   --->   Operation 181 'store' 'store_ln127' <Predicate = (!icmp_ln114 & trunc_ln127 == 2)> <Delay = 1.70>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln127 = br void %.split15" [HLS_CISR_spmv_accel.c:127]   --->   Operation 182 'br' 'br_ln127' <Predicate = (!icmp_ln114 & trunc_ln127 == 2)> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (1.70ns)   --->   "%store_ln127 = store i32 %add_ln127, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:127]   --->   Operation 183 'store' 'store_ln127' <Predicate = (!icmp_ln114 & trunc_ln127 == 1)> <Delay = 1.70>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln127 = br void %.split15" [HLS_CISR_spmv_accel.c:127]   --->   Operation 184 'br' 'br_ln127' <Predicate = (!icmp_ln114 & trunc_ln127 == 1)> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (1.70ns)   --->   "%store_ln127 = store i32 %add_ln127, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:127]   --->   Operation 185 'store' 'store_ln127' <Predicate = (!icmp_ln114 & trunc_ln127 == 0)> <Delay = 1.70>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln127 = br void %.split15" [HLS_CISR_spmv_accel.c:127]   --->   Operation 186 'br' 'br_ln127' <Predicate = (!icmp_ln114 & trunc_ln127 == 0)> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (1.70ns)   --->   "%store_ln127 = store i32 %add_ln127, i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:127]   --->   Operation 187 'store' 'store_ln127' <Predicate = (!icmp_ln114 & trunc_ln127 == 3)> <Delay = 1.70>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln127 = br void %.split15" [HLS_CISR_spmv_accel.c:127]   --->   Operation 188 'br' 'br_ln127' <Predicate = (!icmp_ln114 & trunc_ln127 == 3)> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 189 'br' 'br_ln0' <Predicate = (!icmp_ln114)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 7.25>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%output_vec_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %output_vec" [HLS_CISR_spmv_accel.c:126]   --->   Operation 190 'read' 'output_vec_read' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln126_1 = bitcast i32 %output_vec_read" [HLS_CISR_spmv_accel.c:126]   --->   Operation 191 'bitcast' 'bitcast_ln126_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 192 [5/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln126_1, i32 %mul" [HLS_CISR_spmv_accel.c:126]   --->   Operation 192 'fadd' 'add' <Predicate = (!icmp_ln114)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.25>
ST_14 : Operation 193 [4/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln126_1, i32 %mul" [HLS_CISR_spmv_accel.c:126]   --->   Operation 193 'fadd' 'add' <Predicate = (!icmp_ln114)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.25>
ST_15 : Operation 194 [3/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln126_1, i32 %mul" [HLS_CISR_spmv_accel.c:126]   --->   Operation 194 'fadd' 'add' <Predicate = (!icmp_ln114)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 195 [2/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln126_1, i32 %mul" [HLS_CISR_spmv_accel.c:126]   --->   Operation 195 'fadd' 'add' <Predicate = (!icmp_ln114)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [HLS_CISR_spmv_accel.c:114]   --->   Operation 196 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 197 [1/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln126_1, i32 %mul" [HLS_CISR_spmv_accel.c:126]   --->   Operation 197 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%bitcast_ln126_2 = bitcast i32 %add" [HLS_CISR_spmv_accel.c:126]   --->   Operation 198 'bitcast' 'bitcast_ln126_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_vec, i32 %bitcast_ln126_2" [HLS_CISR_spmv_accel.c:126]   --->   Operation 199 'write' 'write_ln126' <Predicate = true> <Delay = 0.00>

State 18 <SV = 11> <Delay = 0.00>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%ret_ln136 = ret" [HLS_CISR_spmv_accel.c:136]   --->   Operation 200 'ret' 'ret_ln136' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cmd_start]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inp_vec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ slot_data_arr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ slot_arr_row_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_vec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ max_row_id]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_id]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=1; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_len_slot_arr]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[02]; IO mode=ap_memory:ce=0
Port [ slot_counter_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_counter_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_counter_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_counter_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_counter_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_counter_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_counter_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_counter_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_len_id_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_len_id_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_len_id_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_len_id_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0         (spectopmodule    ) [ 0000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000]
cmd_start_read            (read             ) [ 0111000000000000000]
br_ln49                   (br               ) [ 0000000000000000000]
store_ln51                (store            ) [ 0000000000000000000]
br_ln53                   (br               ) [ 0110000000000000000]
slot_id                   (phi              ) [ 0010000000000000000]
add_ln53                  (add              ) [ 0110000000000000000]
specpipeline_ln0          (specpipeline     ) [ 0000000000000000000]
icmp_ln53                 (icmp             ) [ 0010000000000000000]
empty                     (speclooptripcount) [ 0000000000000000000]
br_ln53                   (br               ) [ 0000000000000000000]
slot_id_cast              (zext             ) [ 0000000000000000000]
tmp_3                     (bitconcatenate   ) [ 0000000000000000000]
zext_ln62                 (zext             ) [ 0000000000000000000]
row_len_slot_arr_addr_2   (getelementptr    ) [ 0000000000000000000]
or_ln62                   (or               ) [ 0000000000000000000]
tmp_4                     (bitconcatenate   ) [ 0000000000000000000]
row_len_slot_arr_addr_3   (getelementptr    ) [ 0000000000000000000]
specloopname_ln53         (specloopname     ) [ 0000000000000000000]
trunc_ln55                (trunc            ) [ 0010000000000000000]
switch_ln55               (switch           ) [ 0000000000000000000]
store_ln55                (store            ) [ 0000000000000000000]
store_ln56                (store            ) [ 0000000000000000000]
store_ln57                (store            ) [ 0000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000]
store_ln55                (store            ) [ 0000000000000000000]
store_ln56                (store            ) [ 0000000000000000000]
store_ln57                (store            ) [ 0000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000]
store_ln55                (store            ) [ 0000000000000000000]
store_ln56                (store            ) [ 0000000000000000000]
store_ln57                (store            ) [ 0000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000]
store_ln55                (store            ) [ 0000000000000000000]
store_ln56                (store            ) [ 0000000000000000000]
store_ln57                (store            ) [ 0000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000]
slot_row_id_addr          (getelementptr    ) [ 0000000000000000000]
store_ln58                (store            ) [ 0000000000000000000]
store_ln62                (store            ) [ 0000000000000000000]
store_ln62                (store            ) [ 0000000000000000000]
br_ln0                    (br               ) [ 0110000000000000000]
br_ln0                    (br               ) [ 0000000000000000000]
slot_arr_row_len_read     (read             ) [ 0000100000000000000]
icmp_ln75                 (icmp             ) [ 0000100000000000000]
br_ln70                   (br               ) [ 0001100000000000000]
slot_id_1                 (phi              ) [ 0000100000000000000]
add_ln70                  (add              ) [ 0001100000000000000]
specpipeline_ln0          (specpipeline     ) [ 0000000000000000000]
icmp_ln70                 (icmp             ) [ 0000100000000000000]
empty_14                  (speclooptripcount) [ 0000000000000000000]
br_ln70                   (br               ) [ 0000000000000000000]
trunc_ln78                (trunc            ) [ 0000100000000000000]
shl_ln70                  (shl              ) [ 0000000000000000000]
specloopname_ln70         (specloopname     ) [ 0000000000000000000]
slot_counter_0_load       (load             ) [ 0000000000000000000]
slot_counter_1_load       (load             ) [ 0000000000000000000]
slot_counter_2_load       (load             ) [ 0000000000000000000]
slot_counter_3_load       (load             ) [ 0000000000000000000]
slot_row_count            (mux              ) [ 0000000000000000000]
br_ln75                   (br               ) [ 0000000000000000000]
trunc_ln78_1              (trunc            ) [ 0000000000000000000]
add_ln78                  (add              ) [ 0000000000000000000]
zext_ln78                 (zext             ) [ 0000000000000000000]
row_len_slot_arr_addr     (getelementptr    ) [ 0000000000000000000]
store_ln78                (store            ) [ 0000000000000000000]
add_ln79                  (add              ) [ 0000000000000000000]
switch_ln79               (switch           ) [ 0000000000000000000]
store_ln79                (store            ) [ 0000000000000000000]
br_ln79                   (br               ) [ 0000000000000000000]
store_ln79                (store            ) [ 0000000000000000000]
br_ln79                   (br               ) [ 0000000000000000000]
store_ln79                (store            ) [ 0000000000000000000]
br_ln79                   (br               ) [ 0000000000000000000]
store_ln79                (store            ) [ 0000000000000000000]
br_ln79                   (br               ) [ 0000000000000000000]
br_ln80                   (br               ) [ 0000000000000000000]
br_ln0                    (br               ) [ 0001100000000000000]
br_ln0                    (br               ) [ 0000011100000000000]
slot_id2                  (phi              ) [ 0000001100000000000]
add_ln87                  (add              ) [ 0000011100000000000]
specpipeline_ln0          (specpipeline     ) [ 0000000000000000000]
icmp_ln87                 (icmp             ) [ 0000001100000000000]
empty_15                  (speclooptripcount) [ 0000000000000000000]
br_ln87                   (br               ) [ 0000000000000000000]
slot_id2_cast             (zext             ) [ 0000000000000000000]
trunc_ln96                (trunc            ) [ 0000001100000000000]
shl_ln87                  (shl              ) [ 0000000000000000000]
specloopname_ln87         (specloopname     ) [ 0000000000000000000]
slot_row_counter_0_load   (load             ) [ 0000000000000000000]
slot_row_counter_1_load   (load             ) [ 0000000000000000000]
slot_row_counter_2_load   (load             ) [ 0000000000000000000]
slot_row_counter_3_load   (load             ) [ 0000000000000000000]
tmp                       (mux              ) [ 0000000000000000000]
icmp_ln93                 (icmp             ) [ 0000001100000000000]
br_ln93                   (br               ) [ 0000000000000000000]
slot_row_len_id_0_load    (load             ) [ 0000000000000000000]
slot_row_len_id_1_load    (load             ) [ 0000000000000000000]
slot_row_len_id_2_load    (load             ) [ 0000000000000000000]
slot_row_len_id_3_load    (load             ) [ 0000000000000000000]
tmp_1                     (mux              ) [ 0000000000000000000]
trunc_ln96_1              (trunc            ) [ 0000000000000000000]
add_ln96                  (add              ) [ 0000000000000000000]
zext_ln96                 (zext             ) [ 0000000000000000000]
row_len_slot_arr_addr_1   (getelementptr    ) [ 0000001100000000000]
add_ln97                  (add              ) [ 0000000000000000000]
switch_ln96               (switch           ) [ 0000000000000000000]
store_ln97                (store            ) [ 0000000000000000000]
store_ln97                (store            ) [ 0000000000000000000]
store_ln97                (store            ) [ 0000000000000000000]
store_ln97                (store            ) [ 0000000000000000000]
max_row_id_load           (load             ) [ 0000000000000000000]
slot_row_id_addr_1        (getelementptr    ) [ 0000000000000000000]
store_ln100               (store            ) [ 0000000000000000000]
add_ln101                 (add              ) [ 0000000000000000000]
store_ln101               (store            ) [ 0000000000000000000]
br_ln103                  (br               ) [ 0000000000000000000]
br_ln0                    (br               ) [ 0000011100000000000]
row_len_slot_arr_load     (load             ) [ 0000000000000000000]
store_ln96                (store            ) [ 0000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000]
store_ln96                (store            ) [ 0000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000]
store_ln96                (store            ) [ 0000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000]
store_ln96                (store            ) [ 0000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000]
slot_data_arr_read        (read             ) [ 0000000000000000000]
trunc_ln118               (trunc            ) [ 0000000000000000000]
matrix_val                (bitcast          ) [ 0000000001110000000]
inp_vec_read              (read             ) [ 0000000000000000000]
bitcast_ln126             (bitcast          ) [ 0000000001110000000]
mul                       (fmul             ) [ 0000000000001111110]
br_ln114                  (br               ) [ 0000000000011111110]
slot_id3                  (phi              ) [ 0000000000001111110]
add_ln114                 (add              ) [ 0000000000011111110]
specpipeline_ln0          (specpipeline     ) [ 0000000000000000000]
icmp_ln114                (icmp             ) [ 0000000000001111110]
empty_16                  (speclooptripcount) [ 0000000000000000000]
br_ln114                  (br               ) [ 0000000000000000000]
trunc_ln127               (trunc            ) [ 0000000000001111110]
slot_row_counter_0_load_1 (load             ) [ 0000000000000000000]
slot_row_counter_1_load_1 (load             ) [ 0000000000000000000]
slot_row_counter_2_load_1 (load             ) [ 0000000000000000000]
slot_row_counter_3_load_1 (load             ) [ 0000000000000000000]
tmp_2                     (mux              ) [ 0000000000000000000]
add_ln127                 (add              ) [ 0000000000000000000]
switch_ln127              (switch           ) [ 0000000000000000000]
store_ln127               (store            ) [ 0000000000000000000]
br_ln127                  (br               ) [ 0000000000000000000]
store_ln127               (store            ) [ 0000000000000000000]
br_ln127                  (br               ) [ 0000000000000000000]
store_ln127               (store            ) [ 0000000000000000000]
br_ln127                  (br               ) [ 0000000000000000000]
store_ln127               (store            ) [ 0000000000000000000]
br_ln127                  (br               ) [ 0000000000000000000]
br_ln0                    (br               ) [ 0000000000011111110]
output_vec_read           (read             ) [ 0000000000000000000]
bitcast_ln126_1           (bitcast          ) [ 0000000000001011110]
specloopname_ln114        (specloopname     ) [ 0000000000000000000]
add                       (fadd             ) [ 0000000000000000000]
bitcast_ln126_2           (bitcast          ) [ 0000000000000000000]
write_ln126               (write            ) [ 0000000000000000000]
ret_ln136                 (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cmd_start">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmd_start"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inp_vec">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_vec"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="slot_data_arr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_data_arr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="slot_arr_row_len">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_arr_row_len"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_vec">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_vec"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_row_id">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_row_id"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="slot_row_id">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_id"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="row_len_slot_arr">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_len_slot_arr"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="slot_counter_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_counter_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="slot_counter_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_counter_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="slot_counter_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_counter_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="slot_counter_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_counter_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="slot_row_counter_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_counter_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="slot_row_counter_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_counter_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="slot_row_counter_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_counter_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="slot_row_counter_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_counter_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="slot_row_len_id_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_len_id_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="slot_row_len_id_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_len_id_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="slot_row_len_id_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_len_id_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="slot_row_len_id_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_len_id_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i60.i4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="cmd_start_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmd_start_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="slot_arr_row_len_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="slot_arr_row_len_read/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="slot_data_arr_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="slot_data_arr_read/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="inp_vec_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inp_vec_read/8 "/>
</bind>
</comp>

<comp id="134" class="1004" name="output_vec_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_vec_read/13 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln126_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln126/17 "/>
</bind>
</comp>

<comp id="147" class="1004" name="row_len_slot_arr_addr_2_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_2/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="row_len_slot_arr_addr_3_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="64" slack="0"/>
<pin id="158" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_3/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="slot_row_id_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="3" slack="0"/>
<pin id="165" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_row_id_addr/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/2 store_ln100/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="0"/>
<pin id="180" dir="0" index="4" bw="3" slack="0"/>
<pin id="181" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="183" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln62/2 store_ln62/2 store_ln78/4 row_len_slot_arr_load/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="row_len_slot_arr_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="row_len_slot_arr_addr_1_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="3" slack="0"/>
<pin id="200" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_1/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="slot_row_id_addr_1_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="3" slack="0"/>
<pin id="208" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_row_id_addr_1/6 "/>
</bind>
</comp>

<comp id="212" class="1005" name="slot_id_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="1"/>
<pin id="214" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="slot_id (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="slot_id_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="slot_id/2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="slot_id_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="1"/>
<pin id="225" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="slot_id_1 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="slot_id_1_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="3" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="slot_id_1/4 "/>
</bind>
</comp>

<comp id="234" class="1005" name="slot_id2_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="1"/>
<pin id="236" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="slot_id2 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="slot_id2_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="1" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="slot_id2/6 "/>
</bind>
</comp>

<comp id="245" class="1005" name="slot_id3_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="1"/>
<pin id="247" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="slot_id3 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="slot_id3_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="1" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="slot_id3/12 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="2"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/13 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/8 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_counter_0_load/6 slot_row_counter_0_load_1/12 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_counter_1_load/6 slot_row_counter_1_load_1/12 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_counter_2_load/6 slot_row_counter_2_load_1/12 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_counter_3_load/6 slot_row_counter_3_load_1/12 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln51_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln53_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln53_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="slot_id_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="slot_id_cast/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_3_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="3" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln62_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="or_ln62_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln62/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_4_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="4" slack="0"/>
<pin id="326" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln55_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln55_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln56_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln57_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln55_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln56_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln57_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln55_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln56_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln57_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln55_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln56_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln57_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln75_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln70_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln70_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="3" slack="0"/>
<pin id="421" dir="0" index="1" bw="3" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="trunc_ln78_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="0"/>
<pin id="427" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="shl_ln70_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="3" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln70/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="slot_counter_0_load_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_counter_0_load/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="slot_counter_1_load_load_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_counter_1_load/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="slot_counter_2_load_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_counter_2_load/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="slot_counter_3_load_load_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_counter_3_load/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="slot_row_count_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="0" index="2" bw="32" slack="0"/>
<pin id="455" dir="0" index="3" bw="32" slack="0"/>
<pin id="456" dir="0" index="4" bw="32" slack="0"/>
<pin id="457" dir="0" index="5" bw="2" slack="0"/>
<pin id="458" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="slot_row_count/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="trunc_ln78_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_1/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln78_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="3" slack="0"/>
<pin id="471" dir="0" index="1" bw="3" slack="0"/>
<pin id="472" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln78_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="3" slack="0"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln79_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln79_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln79_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="store_ln79_store_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln79_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln87_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="icmp_ln87_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="3" slack="0"/>
<pin id="518" dir="0" index="1" bw="3" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="slot_id2_cast_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="slot_id2_cast/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="trunc_ln96_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="0"/>
<pin id="529" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="shl_ln87_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln87/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="32" slack="0"/>
<pin id="541" dir="0" index="3" bw="32" slack="0"/>
<pin id="542" dir="0" index="4" bw="32" slack="0"/>
<pin id="543" dir="0" index="5" bw="2" slack="0"/>
<pin id="544" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="icmp_ln93_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="slot_row_len_id_0_load_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_len_id_0_load/6 "/>
</bind>
</comp>

<comp id="561" class="1004" name="slot_row_len_id_1_load_load_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_len_id_1_load/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="slot_row_len_id_2_load_load_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_len_id_2_load/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="slot_row_len_id_3_load_load_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_len_id_3_load/6 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="0" index="2" bw="32" slack="0"/>
<pin id="577" dir="0" index="3" bw="32" slack="0"/>
<pin id="578" dir="0" index="4" bw="32" slack="0"/>
<pin id="579" dir="0" index="5" bw="2" slack="0"/>
<pin id="580" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="587" class="1004" name="trunc_ln96_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96_1/6 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln96_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="3" slack="0"/>
<pin id="593" dir="0" index="1" bw="3" slack="0"/>
<pin id="594" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/6 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln96_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="3" slack="0"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln97_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/6 "/>
</bind>
</comp>

<comp id="608" class="1004" name="store_ln97_store_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/6 "/>
</bind>
</comp>

<comp id="614" class="1004" name="store_ln97_store_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/6 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln97_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="0"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="store_ln97_store_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="0"/>
<pin id="629" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/6 "/>
</bind>
</comp>

<comp id="632" class="1004" name="max_row_id_load_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_row_id_load/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln101_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="store_ln101_store_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/6 "/>
</bind>
</comp>

<comp id="649" class="1004" name="store_ln96_store_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="0"/>
<pin id="652" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/7 "/>
</bind>
</comp>

<comp id="655" class="1004" name="store_ln96_store_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="0"/>
<pin id="658" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/7 "/>
</bind>
</comp>

<comp id="661" class="1004" name="store_ln96_store_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/7 "/>
</bind>
</comp>

<comp id="667" class="1004" name="store_ln96_store_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/7 "/>
</bind>
</comp>

<comp id="673" class="1004" name="trunc_ln118_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="64" slack="0"/>
<pin id="675" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118/8 "/>
</bind>
</comp>

<comp id="677" class="1004" name="matrix_val_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="matrix_val/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="bitcast_ln126_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126/8 "/>
</bind>
</comp>

<comp id="687" class="1004" name="add_ln114_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/12 "/>
</bind>
</comp>

<comp id="693" class="1004" name="icmp_ln114_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="3" slack="0"/>
<pin id="695" dir="0" index="1" bw="3" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/12 "/>
</bind>
</comp>

<comp id="699" class="1004" name="trunc_ln127_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="3" slack="0"/>
<pin id="701" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln127/12 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="0"/>
<pin id="706" dir="0" index="2" bw="32" slack="0"/>
<pin id="707" dir="0" index="3" bw="32" slack="0"/>
<pin id="708" dir="0" index="4" bw="32" slack="0"/>
<pin id="709" dir="0" index="5" bw="2" slack="0"/>
<pin id="710" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="717" class="1004" name="add_ln127_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/12 "/>
</bind>
</comp>

<comp id="723" class="1004" name="store_ln127_store_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="0"/>
<pin id="726" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/12 "/>
</bind>
</comp>

<comp id="729" class="1004" name="store_ln127_store_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="0"/>
<pin id="732" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/12 "/>
</bind>
</comp>

<comp id="735" class="1004" name="store_ln127_store_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="0"/>
<pin id="738" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/12 "/>
</bind>
</comp>

<comp id="741" class="1004" name="store_ln127_store_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="32" slack="0"/>
<pin id="744" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/12 "/>
</bind>
</comp>

<comp id="747" class="1004" name="bitcast_ln126_1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126_1/13 "/>
</bind>
</comp>

<comp id="752" class="1004" name="bitcast_ln126_2_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126_2/17 "/>
</bind>
</comp>

<comp id="757" class="1005" name="cmd_start_read_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="1"/>
<pin id="759" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmd_start_read "/>
</bind>
</comp>

<comp id="761" class="1005" name="add_ln53_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="3" slack="0"/>
<pin id="763" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="772" class="1005" name="slot_arr_row_len_read_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="slot_arr_row_len_read "/>
</bind>
</comp>

<comp id="777" class="1005" name="icmp_ln75_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="1"/>
<pin id="779" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="781" class="1005" name="add_ln70_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="3" slack="0"/>
<pin id="783" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70 "/>
</bind>
</comp>

<comp id="792" class="1005" name="add_ln87_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="3" slack="0"/>
<pin id="794" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln87 "/>
</bind>
</comp>

<comp id="797" class="1005" name="icmp_ln87_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="801" class="1005" name="trunc_ln96_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="2" slack="1"/>
<pin id="803" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln96 "/>
</bind>
</comp>

<comp id="805" class="1005" name="icmp_ln93_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="1"/>
<pin id="807" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln93 "/>
</bind>
</comp>

<comp id="809" class="1005" name="row_len_slot_arr_addr_1_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="3" slack="1"/>
<pin id="811" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_len_slot_arr_addr_1 "/>
</bind>
</comp>

<comp id="814" class="1005" name="matrix_val_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrix_val "/>
</bind>
</comp>

<comp id="819" class="1005" name="bitcast_ln126_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln126 "/>
</bind>
</comp>

<comp id="824" class="1005" name="mul_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="2"/>
<pin id="826" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="829" class="1005" name="add_ln114_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="3" slack="0"/>
<pin id="831" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln114 "/>
</bind>
</comp>

<comp id="834" class="1005" name="icmp_ln114_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="1"/>
<pin id="836" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln114 "/>
</bind>
</comp>

<comp id="841" class="1005" name="bitcast_ln126_1_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln126_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="54" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="96" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="104" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="96" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="96" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="108" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="78" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="78" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="78" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="50" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="175" pin=4"/></net>

<net id="185"><net_src comp="147" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="154" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="78" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="78" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="78" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="248"><net_src comp="56" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="26" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="50" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="10" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="216" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="58" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="216" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="68" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="216" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="308"><net_src comp="74" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="216" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="76" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="320"><net_src comp="303" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="80" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="82" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="84" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="316" pin="2"/><net_sink comp="322" pin=2"/></net>

<net id="330"><net_src comp="322" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="334"><net_src comp="216" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="50" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="20" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="50" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="28" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="50" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="36" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="50" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="18" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="50" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="26" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="50" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="34" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="50" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="16" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="50" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="24" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="50" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="32" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="50" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="22" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="50" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="30" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="50" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="38" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="116" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="62" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="227" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="58" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="227" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="68" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="227" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="227" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="58" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="16" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="18" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="20" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="22" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="459"><net_src comp="100" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="435" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="439" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="443" pin="1"/><net_sink comp="451" pin=3"/></net>

<net id="463"><net_src comp="447" pin="1"/><net_sink comp="451" pin=4"/></net>

<net id="464"><net_src comp="425" pin="1"/><net_sink comp="451" pin=5"/></net>

<net id="468"><net_src comp="451" pin="6"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="429" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="484"><net_src comp="451" pin="6"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="64" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="20" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="480" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="18" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="480" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="16" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="480" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="22" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="238" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="58" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="238" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="68" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="238" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="530"><net_src comp="238" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="238" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="58" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="545"><net_src comp="100" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="264" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="268" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="548"><net_src comp="272" pin="1"/><net_sink comp="537" pin=3"/></net>

<net id="549"><net_src comp="276" pin="1"/><net_sink comp="537" pin=4"/></net>

<net id="550"><net_src comp="527" pin="1"/><net_sink comp="537" pin=5"/></net>

<net id="555"><net_src comp="537" pin="6"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="50" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="32" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="34" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="36" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="38" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="581"><net_src comp="100" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="557" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="561" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="584"><net_src comp="565" pin="1"/><net_sink comp="573" pin=3"/></net>

<net id="585"><net_src comp="569" pin="1"/><net_sink comp="573" pin=4"/></net>

<net id="586"><net_src comp="527" pin="1"/><net_sink comp="573" pin=5"/></net>

<net id="590"><net_src comp="573" pin="6"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="531" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="587" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="606"><net_src comp="573" pin="6"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="64" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="602" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="36" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="602" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="34" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="602" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="32" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="602" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="38" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="10" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="641"><net_src comp="632" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="64" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="10" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="175" pin="7"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="28" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="175" pin="7"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="26" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="175" pin="7"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="24" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="175" pin="7"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="30" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="122" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="673" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="685"><net_src comp="128" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="691"><net_src comp="249" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="58" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="249" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="68" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="249" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="711"><net_src comp="100" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="712"><net_src comp="264" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="268" pin="1"/><net_sink comp="703" pin=2"/></net>

<net id="714"><net_src comp="272" pin="1"/><net_sink comp="703" pin=3"/></net>

<net id="715"><net_src comp="276" pin="1"/><net_sink comp="703" pin=4"/></net>

<net id="716"><net_src comp="699" pin="1"/><net_sink comp="703" pin=5"/></net>

<net id="721"><net_src comp="703" pin="6"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="62" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="717" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="28" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="717" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="26" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="717" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="24" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="717" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="30" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="134" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="755"><net_src comp="256" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="760"><net_src comp="110" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="286" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="775"><net_src comp="116" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="780"><net_src comp="407" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="413" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="795"><net_src comp="510" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="800"><net_src comp="516" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="527" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="551" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="196" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="817"><net_src comp="677" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="822"><net_src comp="682" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="827"><net_src comp="260" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="832"><net_src comp="687" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="837"><net_src comp="693" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="844"><net_src comp="747" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="256" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_vec | {17 }
	Port: max_row_id | {1 6 }
	Port: slot_row_id | {2 6 }
	Port: row_len_slot_arr | {2 4 }
	Port: slot_counter_0 | {2 4 }
	Port: slot_counter_1 | {2 4 }
	Port: slot_counter_2 | {2 4 }
	Port: slot_counter_3 | {2 4 }
	Port: slot_row_counter_0 | {2 7 12 }
	Port: slot_row_counter_1 | {2 7 12 }
	Port: slot_row_counter_2 | {2 7 12 }
	Port: slot_row_counter_3 | {2 7 12 }
	Port: slot_row_len_id_0 | {2 6 }
	Port: slot_row_len_id_1 | {2 6 }
	Port: slot_row_len_id_2 | {2 6 }
	Port: slot_row_len_id_3 | {2 6 }
 - Input state : 
	Port: HLS_CISR_spmv_accel : cmd_start | {1 }
	Port: HLS_CISR_spmv_accel : inp_vec | {8 }
	Port: HLS_CISR_spmv_accel : slot_data_arr | {8 }
	Port: HLS_CISR_spmv_accel : slot_arr_row_len | {3 }
	Port: HLS_CISR_spmv_accel : output_vec | {13 }
	Port: HLS_CISR_spmv_accel : max_row_id | {6 }
	Port: HLS_CISR_spmv_accel : row_len_slot_arr | {6 7 }
	Port: HLS_CISR_spmv_accel : slot_counter_0 | {4 }
	Port: HLS_CISR_spmv_accel : slot_counter_1 | {4 }
	Port: HLS_CISR_spmv_accel : slot_counter_2 | {4 }
	Port: HLS_CISR_spmv_accel : slot_counter_3 | {4 }
	Port: HLS_CISR_spmv_accel : slot_row_counter_0 | {6 12 }
	Port: HLS_CISR_spmv_accel : slot_row_counter_1 | {6 12 }
	Port: HLS_CISR_spmv_accel : slot_row_counter_2 | {6 12 }
	Port: HLS_CISR_spmv_accel : slot_row_counter_3 | {6 12 }
	Port: HLS_CISR_spmv_accel : slot_row_len_id_0 | {6 }
	Port: HLS_CISR_spmv_accel : slot_row_len_id_1 | {6 }
	Port: HLS_CISR_spmv_accel : slot_row_len_id_2 | {6 }
	Port: HLS_CISR_spmv_accel : slot_row_len_id_3 | {6 }
  - Chain level:
	State 1
	State 2
		add_ln53 : 1
		icmp_ln53 : 1
		br_ln53 : 2
		slot_id_cast : 1
		tmp_3 : 1
		zext_ln62 : 2
		row_len_slot_arr_addr_2 : 3
		or_ln62 : 2
		tmp_4 : 2
		row_len_slot_arr_addr_3 : 3
		trunc_ln55 : 1
		switch_ln55 : 2
		slot_row_id_addr : 2
		store_ln58 : 3
		store_ln62 : 4
		store_ln62 : 4
	State 3
	State 4
		add_ln70 : 1
		icmp_ln70 : 1
		br_ln70 : 2
		trunc_ln78 : 1
		shl_ln70 : 1
		slot_row_count : 2
		trunc_ln78_1 : 3
		add_ln78 : 4
		zext_ln78 : 5
		row_len_slot_arr_addr : 6
		store_ln78 : 7
		add_ln79 : 3
		switch_ln79 : 2
		store_ln79 : 4
		store_ln79 : 4
		store_ln79 : 4
		store_ln79 : 4
	State 5
	State 6
		add_ln87 : 1
		icmp_ln87 : 1
		br_ln87 : 2
		slot_id2_cast : 1
		trunc_ln96 : 1
		shl_ln87 : 1
		tmp : 2
		icmp_ln93 : 3
		br_ln93 : 4
		tmp_1 : 2
		trunc_ln96_1 : 3
		add_ln96 : 4
		zext_ln96 : 5
		row_len_slot_arr_addr_1 : 6
		row_len_slot_arr_load : 7
		add_ln97 : 3
		switch_ln96 : 2
		store_ln97 : 4
		store_ln97 : 4
		store_ln97 : 4
		store_ln97 : 4
		slot_row_id_addr_1 : 2
		store_ln100 : 3
		add_ln101 : 1
		store_ln101 : 2
	State 7
		store_ln96 : 1
		store_ln96 : 1
		store_ln96 : 1
		store_ln96 : 1
	State 8
		matrix_val : 1
		mul : 2
	State 9
	State 10
	State 11
	State 12
		add_ln114 : 1
		icmp_ln114 : 1
		br_ln114 : 2
		trunc_ln127 : 1
		tmp_2 : 2
		add_ln127 : 3
		switch_ln127 : 2
		store_ln127 : 4
		store_ln127 : 4
		store_ln127 : 4
		store_ln127 : 4
	State 13
		add : 1
	State 14
	State 15
	State 16
	State 17
		bitcast_ln126_2 : 1
		write_ln126 : 2
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   fadd   |             grp_fu_256            |    2    |   205   |   390   |
|----------|-----------------------------------|---------|---------|---------|
|   fmul   |             grp_fu_260            |    3    |   143   |   321   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln53_fu_286          |    0    |    0    |    11   |
|          |          add_ln70_fu_413          |    0    |    0    |    11   |
|          |          add_ln78_fu_469          |    0    |    0    |    11   |
|          |          add_ln79_fu_480          |    0    |    0    |    39   |
|    add   |          add_ln87_fu_510          |    0    |    0    |    11   |
|          |          add_ln96_fu_591          |    0    |    0    |    11   |
|          |          add_ln97_fu_602          |    0    |    0    |    39   |
|          |          add_ln101_fu_637         |    0    |    0    |    39   |
|          |          add_ln114_fu_687         |    0    |    0    |    11   |
|          |          add_ln127_fu_717         |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|
|          |       slot_row_count_fu_451       |    0    |    0    |    20   |
|    mux   |             tmp_fu_537            |    0    |    0    |    20   |
|          |            tmp_1_fu_573           |    0    |    0    |    20   |
|          |            tmp_2_fu_703           |    0    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|
|          |          icmp_ln53_fu_292         |    0    |    0    |    8    |
|          |          icmp_ln75_fu_407         |    0    |    0    |    18   |
|   icmp   |          icmp_ln70_fu_419         |    0    |    0    |    8    |
|          |          icmp_ln87_fu_516         |    0    |    0    |    8    |
|          |          icmp_ln93_fu_551         |    0    |    0    |    18   |
|          |         icmp_ln114_fu_693         |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|          |     cmd_start_read_read_fu_110    |    0    |    0    |    0    |
|          | slot_arr_row_len_read_read_fu_116 |    0    |    0    |    0    |
|   read   |   slot_data_arr_read_read_fu_122  |    0    |    0    |    0    |
|          |      inp_vec_read_read_fu_128     |    0    |    0    |    0    |
|          |    output_vec_read_read_fu_134    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |      write_ln126_write_fu_140     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |        slot_id_cast_fu_298        |    0    |    0    |    0    |
|          |          zext_ln62_fu_311         |    0    |    0    |    0    |
|   zext   |          zext_ln78_fu_475         |    0    |    0    |    0    |
|          |        slot_id2_cast_fu_522       |    0    |    0    |    0    |
|          |          zext_ln96_fu_597         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|            tmp_3_fu_303           |    0    |    0    |    0    |
|          |            tmp_4_fu_322           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|    or    |           or_ln62_fu_316          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         trunc_ln55_fu_331         |    0    |    0    |    0    |
|          |         trunc_ln78_fu_425         |    0    |    0    |    0    |
|          |        trunc_ln78_1_fu_465        |    0    |    0    |    0    |
|   trunc  |         trunc_ln96_fu_527         |    0    |    0    |    0    |
|          |        trunc_ln96_1_fu_587        |    0    |    0    |    0    |
|          |         trunc_ln118_fu_673        |    0    |    0    |    0    |
|          |         trunc_ln127_fu_699        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|    shl   |          shl_ln70_fu_429          |    0    |    0    |    0    |
|          |          shl_ln87_fu_531          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    5    |   348   |   1081  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|row_len_slot_arr|    0   |   64   |    4   |
|   slot_row_id  |    0   |   64   |    2   |
+----------------+--------+--------+--------+
|      Total     |    0   |   128  |    6   |
+----------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln114_reg_829       |    3   |
|        add_ln53_reg_761       |    3   |
|        add_ln70_reg_781       |    3   |
|        add_ln87_reg_792       |    3   |
|    bitcast_ln126_1_reg_841    |   32   |
|     bitcast_ln126_reg_819     |   32   |
|     cmd_start_read_reg_757    |    1   |
|       icmp_ln114_reg_834      |    1   |
|       icmp_ln75_reg_777       |    1   |
|       icmp_ln87_reg_797       |    1   |
|       icmp_ln93_reg_805       |    1   |
|       matrix_val_reg_814      |   32   |
|          mul_reg_824          |   32   |
|row_len_slot_arr_addr_1_reg_809|    3   |
| slot_arr_row_len_read_reg_772 |   32   |
|        slot_id2_reg_234       |    3   |
|        slot_id3_reg_245       |    3   |
|       slot_id_1_reg_223       |    3   |
|        slot_id_reg_212        |    3   |
|       trunc_ln96_reg_801      |    2   |
+-------------------------------+--------+
|             Total             |   194  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_168 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_168 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_175 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_175 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_175 |  p2  |   3  |   0  |    0   ||    14   |
|     grp_fu_256    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_260    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_260    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   330  || 12.8233 ||    77   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |  1081  |
|   Memory  |    0   |    -   |    -   |   128  |    6   |
|Multiplexer|    -   |    -   |   12   |    -   |   77   |
|  Register |    -   |    -   |    -   |   194  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   12   |   670  |  1164  |
+-----------+--------+--------+--------+--------+--------+
