--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml OK_SPI_top.twx OK_SPI_top.ncd -o OK_SPI_top.twr
OK_SPI_top.pcf

Design file:              OK_SPI_top.ncd
Physical constraint file: OK_SPI_top.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.92 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.92 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.580ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.920ns
  Low pulse: 4.960ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: host/dcm0/CLKIN
  Logical resource: host/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.580ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.920ns
  High pulse: 4.960ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: host/dcm0/CLKIN
  Logical resource: host/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 5.920ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: host/dcm0/CLKIN
  Logical resource: host/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1585 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.251ns.
--------------------------------------------------------------------------------

Paths for end point slow_clk_cntr_5 (SLICE_X27Y29.C1), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_cntr_6 (FF)
  Destination:          slow_clk_cntr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.216ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFG rising at 0.000ns
  Destination Clock:    sys_clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_cntr_6 to slow_clk_cntr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y29.DMUX    Tshcko                0.518   slow_clk_cntr<7>
                                                       slow_clk_cntr_6
    SLICE_X27Y30.A2      net (fanout=2)        0.918   slow_clk_cntr<6>
    SLICE_X27Y30.A       Tilo                  0.259   slow_clk_cntr[31]_GND_1_o_equal_3_o<31>3
                                                       slow_clk_cntr[31]_GND_1_o_equal_3_o<31>4
    SLICE_X28Y33.A4      net (fanout=1)        0.889   slow_clk_cntr[31]_GND_1_o_equal_3_o<31>3
    SLICE_X28Y33.A       Tilo                  0.235   slow_clk
                                                       slow_clk_cntr[31]_GND_1_o_equal_3_o<31>7
    SLICE_X27Y29.C1      net (fanout=17)       1.024   slow_clk_cntr[31]_GND_1_o_equal_3_o
    SLICE_X27Y29.CLK     Tas                   0.373   slow_clk_cntr<7>
                                                       Mcount_slow_clk_cntr_eqn_51
                                                       slow_clk_cntr_5
    -------------------------------------------------  ---------------------------
    Total                                      4.216ns (1.385ns logic, 2.831ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_cntr_16 (FF)
  Destination:          slow_clk_cntr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.095ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.615 - 0.645)
  Source Clock:         sys_clk_BUFG rising at 0.000ns
  Destination Clock:    sys_clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_cntr_16 to slow_clk_cntr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y34.AMUX    Tshcko                0.518   slow_clk_cntr<23>
                                                       slow_clk_cntr_16
    SLICE_X27Y32.A2      net (fanout=2)        0.766   slow_clk_cntr<16>
    SLICE_X27Y32.A       Tilo                  0.259   slow_clk_cntr[31]_GND_1_o_equal_3_o<31>
                                                       slow_clk_cntr[31]_GND_1_o_equal_3_o<31>1
    SLICE_X28Y33.A1      net (fanout=1)        0.920   slow_clk_cntr[31]_GND_1_o_equal_3_o<31>
    SLICE_X28Y33.A       Tilo                  0.235   slow_clk
                                                       slow_clk_cntr[31]_GND_1_o_equal_3_o<31>7
    SLICE_X27Y29.C1      net (fanout=17)       1.024   slow_clk_cntr[31]_GND_1_o_equal_3_o
    SLICE_X27Y29.CLK     Tas                   0.373   slow_clk_cntr<7>
                                                       Mcount_slow_clk_cntr_eqn_51
                                                       slow_clk_cntr_5
    -------------------------------------------------  ---------------------------
    Total                                      4.095ns (1.385ns logic, 2.710ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_cntr_22 (FF)
  Destination:          slow_clk_cntr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.027ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.615 - 0.645)
  Source Clock:         sys_clk_BUFG rising at 0.000ns
  Destination Clock:    sys_clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_cntr_22 to slow_clk_cntr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y34.DMUX    Tshcko                0.518   slow_clk_cntr<23>
                                                       slow_clk_cntr_22
    SLICE_X27Y33.A1      net (fanout=2)        0.731   slow_clk_cntr<22>
    SLICE_X27Y33.A       Tilo                  0.259   slow_clk_cntr[31]_GND_1_o_equal_3_o<31>1
                                                       slow_clk_cntr[31]_GND_1_o_equal_3_o<31>2
    SLICE_X28Y33.A2      net (fanout=1)        0.887   slow_clk_cntr[31]_GND_1_o_equal_3_o<31>1
    SLICE_X28Y33.A       Tilo                  0.235   slow_clk
                                                       slow_clk_cntr[31]_GND_1_o_equal_3_o<31>7
    SLICE_X27Y29.C1      net (fanout=17)       1.024   slow_clk_cntr[31]_GND_1_o_equal_3_o
    SLICE_X27Y29.CLK     Tas                   0.373   slow_clk_cntr<7>
                                                       Mcount_slow_clk_cntr_eqn_51
                                                       slow_clk_cntr_5
    -------------------------------------------------  ---------------------------
    Total                                      4.027ns (1.385ns logic, 2.642ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point slow_clk_cntr_29 (SLICE_X27Y35.C4), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_cntr_6 (FF)
  Destination:          slow_clk_cntr_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.152ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.611 - 0.648)
  Source Clock:         sys_clk_BUFG rising at 0.000ns
  Destination Clock:    sys_clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_cntr_6 to slow_clk_cntr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y29.DMUX    Tshcko                0.518   slow_clk_cntr<7>
                                                       slow_clk_cntr_6
    SLICE_X27Y30.A2      net (fanout=2)        0.918   slow_clk_cntr<6>
    SLICE_X27Y30.A       Tilo                  0.259   slow_clk_cntr[31]_GND_1_o_equal_3_o<31>3
                                                       slow_clk_cntr[31]_GND_1_o_equal_3_o<31>4
    SLICE_X28Y33.A4      net (fanout=1)        0.889   slow_clk_cntr[31]_GND_1_o_equal_3_o<31>3
    SLICE_X28Y33.A       Tilo                  0.235   slow_clk
                                                       slow_clk_cntr[31]_GND_1_o_equal_3_o<31>7
    SLICE_X27Y35.C4      net (fanout=17)       0.960   slow_clk_cntr[31]_GND_1_o_equal_3_o
    SLICE_X27Y35.CLK     Tas                   0.373   slow_clk_cntr<29>
                                                       Mcount_slow_clk_cntr_eqn_291
                                                       slow_clk_cntr_29
    -------------------------------------------------  ---------------------------
    Total                                      4.152ns (1.385ns logic, 2.767ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_cntr_16 (FF)
  Destination:          slow_clk_cntr_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.031ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.193 - 0.205)
  Source Clock:         sys_clk_BUFG rising at 0.000ns
  Destination Clock:    sys_clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_cntr_16 to slow_clk_cntr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y34.AMUX    Tshcko                0.518   slow_clk_cntr<23>
                                                       slow_clk_cntr_16
    SLICE_X27Y32.A2      net (fanout=2)        0.766   slow_clk_cntr<16>
    SLICE_X27Y32.A       Tilo                  0.259   slow_clk_cntr[31]_GND_1_o_equal_3_o<31>
                                                       slow_clk_cntr[31]_GND_1_o_equal_3_o<31>1
    SLICE_X28Y33.A1      net (fanout=1)        0.920   slow_clk_cntr[31]_GND_1_o_equal_3_o<31>
    SLICE_X28Y33.A       Tilo                  0.235   slow_clk
                                                       slow_clk_cntr[31]_GND_1_o_equal_3_o<31>7
    SLICE_X27Y35.C4      net (fanout=17)       0.960   slow_clk_cntr[31]_GND_1_o_equal_3_o
    SLICE_X27Y35.CLK     Tas                   0.373   slow_clk_cntr<29>
                                                       Mcount_slow_clk_cntr_eqn_291
                                                       slow_clk_cntr_29
    -------------------------------------------------  ---------------------------
    Total                                      4.031ns (1.385ns logic, 2.646ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_cntr_22 (FF)
  Destination:          slow_clk_cntr_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.963ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.193 - 0.205)
  Source Clock:         sys_clk_BUFG rising at 0.000ns
  Destination Clock:    sys_clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_cntr_22 to slow_clk_cntr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y34.DMUX    Tshcko                0.518   slow_clk_cntr<23>
                                                       slow_clk_cntr_22
    SLICE_X27Y33.A1      net (fanout=2)        0.731   slow_clk_cntr<22>
    SLICE_X27Y33.A       Tilo                  0.259   slow_clk_cntr[31]_GND_1_o_equal_3_o<31>1
                                                       slow_clk_cntr[31]_GND_1_o_equal_3_o<31>2
    SLICE_X28Y33.A2      net (fanout=1)        0.887   slow_clk_cntr[31]_GND_1_o_equal_3_o<31>1
    SLICE_X28Y33.A       Tilo                  0.235   slow_clk
                                                       slow_clk_cntr[31]_GND_1_o_equal_3_o<31>7
    SLICE_X27Y35.C4      net (fanout=17)       0.960   slow_clk_cntr[31]_GND_1_o_equal_3_o
    SLICE_X27Y35.CLK     Tas                   0.373   slow_clk_cntr<29>
                                                       Mcount_slow_clk_cntr_eqn_291
                                                       slow_clk_cntr_29
    -------------------------------------------------  ---------------------------
    Total                                      3.963ns (1.385ns logic, 2.578ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point slow_clk_cntr_7 (SLICE_X27Y29.D5), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_cntr_6 (FF)
  Destination:          slow_clk_cntr_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.135ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFG rising at 0.000ns
  Destination Clock:    sys_clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_cntr_6 to slow_clk_cntr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y29.DMUX    Tshcko                0.518   slow_clk_cntr<7>
                                                       slow_clk_cntr_6
    SLICE_X27Y30.A2      net (fanout=2)        0.918   slow_clk_cntr<6>
    SLICE_X27Y30.A       Tilo                  0.259   slow_clk_cntr[31]_GND_1_o_equal_3_o<31>3
                                                       slow_clk_cntr[31]_GND_1_o_equal_3_o<31>4
    SLICE_X28Y33.A4      net (fanout=1)        0.889   slow_clk_cntr[31]_GND_1_o_equal_3_o<31>3
    SLICE_X28Y33.A       Tilo                  0.235   slow_clk
                                                       slow_clk_cntr[31]_GND_1_o_equal_3_o<31>7
    SLICE_X27Y29.D5      net (fanout=17)       0.943   slow_clk_cntr[31]_GND_1_o_equal_3_o
    SLICE_X27Y29.CLK     Tas                   0.373   slow_clk_cntr<7>
                                                       Mcount_slow_clk_cntr_eqn_71
                                                       slow_clk_cntr_7
    -------------------------------------------------  ---------------------------
    Total                                      4.135ns (1.385ns logic, 2.750ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_cntr_16 (FF)
  Destination:          slow_clk_cntr_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.014ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.615 - 0.645)
  Source Clock:         sys_clk_BUFG rising at 0.000ns
  Destination Clock:    sys_clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_cntr_16 to slow_clk_cntr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y34.AMUX    Tshcko                0.518   slow_clk_cntr<23>
                                                       slow_clk_cntr_16
    SLICE_X27Y32.A2      net (fanout=2)        0.766   slow_clk_cntr<16>
    SLICE_X27Y32.A       Tilo                  0.259   slow_clk_cntr[31]_GND_1_o_equal_3_o<31>
                                                       slow_clk_cntr[31]_GND_1_o_equal_3_o<31>1
    SLICE_X28Y33.A1      net (fanout=1)        0.920   slow_clk_cntr[31]_GND_1_o_equal_3_o<31>
    SLICE_X28Y33.A       Tilo                  0.235   slow_clk
                                                       slow_clk_cntr[31]_GND_1_o_equal_3_o<31>7
    SLICE_X27Y29.D5      net (fanout=17)       0.943   slow_clk_cntr[31]_GND_1_o_equal_3_o
    SLICE_X27Y29.CLK     Tas                   0.373   slow_clk_cntr<7>
                                                       Mcount_slow_clk_cntr_eqn_71
                                                       slow_clk_cntr_7
    -------------------------------------------------  ---------------------------
    Total                                      4.014ns (1.385ns logic, 2.629ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_cntr_22 (FF)
  Destination:          slow_clk_cntr_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.946ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.615 - 0.645)
  Source Clock:         sys_clk_BUFG rising at 0.000ns
  Destination Clock:    sys_clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_cntr_22 to slow_clk_cntr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y34.DMUX    Tshcko                0.518   slow_clk_cntr<23>
                                                       slow_clk_cntr_22
    SLICE_X27Y33.A1      net (fanout=2)        0.731   slow_clk_cntr<22>
    SLICE_X27Y33.A       Tilo                  0.259   slow_clk_cntr[31]_GND_1_o_equal_3_o<31>1
                                                       slow_clk_cntr[31]_GND_1_o_equal_3_o<31>2
    SLICE_X28Y33.A2      net (fanout=1)        0.887   slow_clk_cntr[31]_GND_1_o_equal_3_o<31>1
    SLICE_X28Y33.A       Tilo                  0.235   slow_clk
                                                       slow_clk_cntr[31]_GND_1_o_equal_3_o<31>7
    SLICE_X27Y29.D5      net (fanout=17)       0.943   slow_clk_cntr[31]_GND_1_o_equal_3_o
    SLICE_X27Y29.CLK     Tas                   0.373   slow_clk_cntr<7>
                                                       Mcount_slow_clk_cntr_eqn_71
                                                       slow_clk_cntr_7
    -------------------------------------------------  ---------------------------
    Total                                      3.946ns (1.385ns logic, 2.561ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slow_clk (SLICE_X28Y33.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slow_clk (FF)
  Destination:          slow_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFG rising at 10.000ns
  Destination Clock:    sys_clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slow_clk to slow_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y33.CQ      Tcko                  0.200   slow_clk
                                                       slow_clk
    SLICE_X28Y33.C5      net (fanout=4)        0.079   slow_clk
    SLICE_X28Y33.CLK     Tah         (-Th)    -0.190   slow_clk
                                                       slow_clk_rstpot
                                                       slow_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.390ns logic, 0.079ns route)
                                                       (83.2% logic, 16.8% route)

--------------------------------------------------------------------------------

Paths for end point slow_clk_cntr_0 (SLICE_X27Y29.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.872ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slow_clk_cntr_0 (FF)
  Destination:          slow_clk_cntr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.872ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFG rising at 10.000ns
  Destination Clock:    sys_clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slow_clk_cntr_0 to slow_clk_cntr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y29.AMUX    Tshcko                0.244   slow_clk_cntr<7>
                                                       slow_clk_cntr_0
    SLICE_X26Y29.A4      net (fanout=2)        0.113   slow_clk_cntr<0>
    SLICE_X26Y29.AMUX    Topaa                 0.250   Mcount_slow_clk_cntr_cy<3>
                                                       slow_clk_cntr<0>_rt
                                                       Mcount_slow_clk_cntr_cy<3>
    SLICE_X27Y29.A4      net (fanout=1)        0.110   Result<0>
    SLICE_X27Y29.CLK     Tah         (-Th)    -0.155   slow_clk_cntr<7>
                                                       Mcount_slow_clk_cntr_eqn_01
                                                       slow_clk_cntr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.872ns (0.649ns logic, 0.223ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------

Paths for end point slow_clk_cntr_24 (SLICE_X27Y35.A4), 25 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.872ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slow_clk_cntr_24 (FF)
  Destination:          slow_clk_cntr_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.872ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFG rising at 10.000ns
  Destination Clock:    sys_clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slow_clk_cntr_24 to slow_clk_cntr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y35.AMUX    Tshcko                0.244   slow_clk_cntr<29>
                                                       slow_clk_cntr_24
    SLICE_X26Y35.A4      net (fanout=2)        0.113   slow_clk_cntr<24>
    SLICE_X26Y35.AMUX    Topaa                 0.250   Mcount_slow_clk_cntr_cy<27>
                                                       Mcount_slow_clk_cntr_lut<24>_INV_0
                                                       Mcount_slow_clk_cntr_cy<27>
    SLICE_X27Y35.A4      net (fanout=1)        0.110   Result<24>
    SLICE_X27Y35.CLK     Tah         (-Th)    -0.155   slow_clk_cntr<29>
                                                       Mcount_slow_clk_cntr_eqn_241
                                                       slow_clk_cntr_24
    -------------------------------------------------  ---------------------------
    Total                                      0.872ns (0.649ns logic, 0.223ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.972ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slow_clk_cntr_21 (FF)
  Destination:          slow_clk_cntr_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.973ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.041 - 0.040)
  Source Clock:         sys_clk_BUFG rising at 10.000ns
  Destination Clock:    sys_clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slow_clk_cntr_21 to slow_clk_cntr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y34.CQ      Tcko                  0.198   slow_clk_cntr<23>
                                                       slow_clk_cntr_21
    SLICE_X26Y34.B4      net (fanout=2)        0.119   slow_clk_cntr<21>
    SLICE_X26Y34.COUT    Topcyb                0.264   Mcount_slow_clk_cntr_cy<23>
                                                       Mcount_slow_clk_cntr_lut<21>_INV_0
                                                       Mcount_slow_clk_cntr_cy<23>
    SLICE_X26Y35.CIN     net (fanout=1)        0.001   Mcount_slow_clk_cntr_cy<23>
    SLICE_X26Y35.AMUX    Tcina                 0.126   Mcount_slow_clk_cntr_cy<27>
                                                       Mcount_slow_clk_cntr_cy<27>
    SLICE_X27Y35.A4      net (fanout=1)        0.110   Result<24>
    SLICE_X27Y35.CLK     Tah         (-Th)    -0.155   slow_clk_cntr<29>
                                                       Mcount_slow_clk_cntr_eqn_241
                                                       slow_clk_cntr_24
    -------------------------------------------------  ---------------------------
    Total                                      0.973ns (0.743ns logic, 0.230ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slow_clk_cntr_15 (FF)
  Destination:          slow_clk_cntr_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.022ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.215 - 0.212)
  Source Clock:         sys_clk_BUFG rising at 10.000ns
  Destination Clock:    sys_clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slow_clk_cntr_15 to slow_clk_cntr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y31.DQ      Tcko                  0.198   slow_clk_cntr<15>
                                                       slow_clk_cntr_15
    SLICE_X26Y32.D5      net (fanout=2)        0.179   slow_clk_cntr<15>
    SLICE_X26Y32.COUT    Topcyd                0.187   Mcount_slow_clk_cntr_cy<15>
                                                       Mcount_slow_clk_cntr_lut<15>_INV_0
                                                       Mcount_slow_clk_cntr_cy<15>
    SLICE_X26Y33.CIN     net (fanout=1)        0.001   Mcount_slow_clk_cntr_cy<15>
    SLICE_X26Y33.COUT    Tbyp                  0.032   Mcount_slow_clk_cntr_cy<19>
                                                       Mcount_slow_clk_cntr_cy<19>
    SLICE_X26Y34.CIN     net (fanout=1)        0.001   Mcount_slow_clk_cntr_cy<19>
    SLICE_X26Y34.COUT    Tbyp                  0.032   Mcount_slow_clk_cntr_cy<23>
                                                       Mcount_slow_clk_cntr_cy<23>
    SLICE_X26Y35.CIN     net (fanout=1)        0.001   Mcount_slow_clk_cntr_cy<23>
    SLICE_X26Y35.AMUX    Tcina                 0.126   Mcount_slow_clk_cntr_cy<27>
                                                       Mcount_slow_clk_cntr_cy<27>
    SLICE_X27Y35.A4      net (fanout=1)        0.110   Result<24>
    SLICE_X27Y35.CLK     Tah         (-Th)    -0.155   slow_clk_cntr<29>
                                                       Mcount_slow_clk_cntr_eqn_241
                                                       slow_clk_cntr_24
    -------------------------------------------------  ---------------------------
    Total                                      1.022ns (0.730ns logic, 0.292ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sys_clk_BUFG/I0
  Logical resource: sys_clk_BUFG/I0
  Location pin: BUFGMUX_X3Y15.I0
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slow_clk/CLK
  Logical resource: slow_clk_cntr_30/CK
  Location pin: SLICE_X28Y33.CLK
  Clock network: sys_clk_BUFG
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: slow_clk/CLK
  Logical resource: slow_clk_cntr_31/CK
  Location pin: SLICE_X28Y33.CLK
  Clock network: sys_clk_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_host_dcm0_clk0 = PERIOD TIMEGRP "host_dcm0_clk0" 
TS_okHostClk PHASE -0.93         ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 29134 paths analyzed, 4748 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.335ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/atmel_status_fuses_11 (SLICE_X49Y66.CE), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          host/core0/core0/a0/atmel_status_fuses_11 (FF)
  Requirement:          9.920ns
  Data Path Delay:      9.184ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.295 - 0.311)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Destination Clock:    host/okHC<0> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to host/core0/core0/a0/atmel_status_fuses_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y32.DOA6    Trcko_DOA             2.100   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X52Y62.C3      net (fanout=7)        1.978   host/core0/core0/a0/pico_instr<6>
    SLICE_X52Y62.C       Tilo                  0.255   host/core0/core0/a0/pc0/KCPSM6_REG0
                                                       host/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1
    SLICE_X52Y63.C3      net (fanout=2)        0.570   host/core0/core0/a0/pc0/sy<3>
    SLICE_X52Y63.C       Tilo                  0.255   host/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       host/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X53Y66.A1      net (fanout=18)       1.155   host/core0/core0/a0/pico_port_id<3>
    SLICE_X53Y66.A       Tilo                  0.259   host/core0/core0/a0/pico_in_port_5
                                                       host/core0/core0/a0/_n0185_inv11
    SLICE_X49Y66.C1      net (fanout=6)        1.062   host/core0/core0/a0/_n0185_inv1
    SLICE_X49Y66.CMUX    Tilo                  0.337   host/core0/core0/a0/atmel_status_fuses<19>
                                                       host/core0/core0/a0/_n0206_inv1
    SLICE_X49Y66.CE      net (fanout=3)        0.808   host/core0/core0/a0/_n0206_inv
    SLICE_X49Y66.CLK     Tceck                 0.405   host/core0/core0/a0/atmel_status_fuses<19>
                                                       host/core0/core0/a0/atmel_status_fuses_11
    -------------------------------------------------  ---------------------------
    Total                                      9.184ns (3.611ns logic, 5.573ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          host/core0/core0/a0/atmel_status_fuses_11 (FF)
  Requirement:          9.920ns
  Data Path Delay:      9.114ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.295 - 0.311)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Destination Clock:    host/okHC<0> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to host/core0/core0/a0/atmel_status_fuses_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y32.DOA5    Trcko_DOA             2.100   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X56Y63.A2      net (fanout=7)        1.695   host/core0/core0/a0/pico_instr<5>
    SLICE_X56Y63.AMUX    Tilo                  0.326   host/core0/core0/a0/pc0/KCPSM6_REG1
                                                       host/core0/core0/a0/pc0/upper_reg_banks_RAMA
    SLICE_X52Y63.B5      net (fanout=2)        1.011   host/core0/core0/a0/pc0/sy<4>
    SLICE_X52Y63.BMUX    Tilo                  0.326   host/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       host/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X53Y66.A4      net (fanout=18)       0.785   host/core0/core0/a0/pico_port_id<4>
    SLICE_X53Y66.A       Tilo                  0.259   host/core0/core0/a0/pico_in_port_5
                                                       host/core0/core0/a0/_n0185_inv11
    SLICE_X49Y66.C1      net (fanout=6)        1.062   host/core0/core0/a0/_n0185_inv1
    SLICE_X49Y66.CMUX    Tilo                  0.337   host/core0/core0/a0/atmel_status_fuses<19>
                                                       host/core0/core0/a0/_n0206_inv1
    SLICE_X49Y66.CE      net (fanout=3)        0.808   host/core0/core0/a0/_n0206_inv
    SLICE_X49Y66.CLK     Tceck                 0.405   host/core0/core0/a0/atmel_status_fuses<19>
                                                       host/core0/core0/a0/atmel_status_fuses_11
    -------------------------------------------------  ---------------------------
    Total                                      9.114ns (3.753ns logic, 5.361ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          host/core0/core0/a0/atmel_status_fuses_11 (FF)
  Requirement:          9.920ns
  Data Path Delay:      8.952ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.295 - 0.311)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Destination Clock:    host/okHC<0> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to host/core0/core0/a0/atmel_status_fuses_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y32.DOA5    Trcko_DOA             2.100   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X56Y63.A2      net (fanout=7)        1.695   host/core0/core0/a0/pico_instr<5>
    SLICE_X56Y63.A       Tilo                  0.254   host/core0/core0/a0/pc0/KCPSM6_REG1
                                                       host/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1
    SLICE_X52Y63.B4      net (fanout=2)        1.163   host/core0/core0/a0/pc0/sy<5>
    SLICE_X52Y63.B       Tilo                  0.254   host/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       host/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6
    SLICE_X53Y66.A6      net (fanout=18)       0.615   host/core0/core0/a0/pico_port_id<5>
    SLICE_X53Y66.A       Tilo                  0.259   host/core0/core0/a0/pico_in_port_5
                                                       host/core0/core0/a0/_n0185_inv11
    SLICE_X49Y66.C1      net (fanout=6)        1.062   host/core0/core0/a0/_n0185_inv1
    SLICE_X49Y66.CMUX    Tilo                  0.337   host/core0/core0/a0/atmel_status_fuses<19>
                                                       host/core0/core0/a0/_n0206_inv1
    SLICE_X49Y66.CE      net (fanout=3)        0.808   host/core0/core0/a0/_n0206_inv
    SLICE_X49Y66.CLK     Tceck                 0.405   host/core0/core0/a0/atmel_status_fuses<19>
                                                       host/core0/core0/a0/atmel_status_fuses_11
    -------------------------------------------------  ---------------------------
    Total                                      8.952ns (3.609ns logic, 5.343ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/atmel_status_fuses_10 (SLICE_X49Y66.CE), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          host/core0/core0/a0/atmel_status_fuses_10 (FF)
  Requirement:          9.920ns
  Data Path Delay:      9.182ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.295 - 0.311)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Destination Clock:    host/okHC<0> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to host/core0/core0/a0/atmel_status_fuses_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y32.DOA6    Trcko_DOA             2.100   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X52Y62.C3      net (fanout=7)        1.978   host/core0/core0/a0/pico_instr<6>
    SLICE_X52Y62.C       Tilo                  0.255   host/core0/core0/a0/pc0/KCPSM6_REG0
                                                       host/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1
    SLICE_X52Y63.C3      net (fanout=2)        0.570   host/core0/core0/a0/pc0/sy<3>
    SLICE_X52Y63.C       Tilo                  0.255   host/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       host/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X53Y66.A1      net (fanout=18)       1.155   host/core0/core0/a0/pico_port_id<3>
    SLICE_X53Y66.A       Tilo                  0.259   host/core0/core0/a0/pico_in_port_5
                                                       host/core0/core0/a0/_n0185_inv11
    SLICE_X49Y66.C1      net (fanout=6)        1.062   host/core0/core0/a0/_n0185_inv1
    SLICE_X49Y66.CMUX    Tilo                  0.337   host/core0/core0/a0/atmel_status_fuses<19>
                                                       host/core0/core0/a0/_n0206_inv1
    SLICE_X49Y66.CE      net (fanout=3)        0.808   host/core0/core0/a0/_n0206_inv
    SLICE_X49Y66.CLK     Tceck                 0.403   host/core0/core0/a0/atmel_status_fuses<19>
                                                       host/core0/core0/a0/atmel_status_fuses_10
    -------------------------------------------------  ---------------------------
    Total                                      9.182ns (3.609ns logic, 5.573ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          host/core0/core0/a0/atmel_status_fuses_10 (FF)
  Requirement:          9.920ns
  Data Path Delay:      9.112ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.295 - 0.311)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Destination Clock:    host/okHC<0> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to host/core0/core0/a0/atmel_status_fuses_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y32.DOA5    Trcko_DOA             2.100   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X56Y63.A2      net (fanout=7)        1.695   host/core0/core0/a0/pico_instr<5>
    SLICE_X56Y63.AMUX    Tilo                  0.326   host/core0/core0/a0/pc0/KCPSM6_REG1
                                                       host/core0/core0/a0/pc0/upper_reg_banks_RAMA
    SLICE_X52Y63.B5      net (fanout=2)        1.011   host/core0/core0/a0/pc0/sy<4>
    SLICE_X52Y63.BMUX    Tilo                  0.326   host/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       host/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X53Y66.A4      net (fanout=18)       0.785   host/core0/core0/a0/pico_port_id<4>
    SLICE_X53Y66.A       Tilo                  0.259   host/core0/core0/a0/pico_in_port_5
                                                       host/core0/core0/a0/_n0185_inv11
    SLICE_X49Y66.C1      net (fanout=6)        1.062   host/core0/core0/a0/_n0185_inv1
    SLICE_X49Y66.CMUX    Tilo                  0.337   host/core0/core0/a0/atmel_status_fuses<19>
                                                       host/core0/core0/a0/_n0206_inv1
    SLICE_X49Y66.CE      net (fanout=3)        0.808   host/core0/core0/a0/_n0206_inv
    SLICE_X49Y66.CLK     Tceck                 0.403   host/core0/core0/a0/atmel_status_fuses<19>
                                                       host/core0/core0/a0/atmel_status_fuses_10
    -------------------------------------------------  ---------------------------
    Total                                      9.112ns (3.751ns logic, 5.361ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          host/core0/core0/a0/atmel_status_fuses_10 (FF)
  Requirement:          9.920ns
  Data Path Delay:      8.950ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.295 - 0.311)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Destination Clock:    host/okHC<0> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to host/core0/core0/a0/atmel_status_fuses_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y32.DOA5    Trcko_DOA             2.100   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X56Y63.A2      net (fanout=7)        1.695   host/core0/core0/a0/pico_instr<5>
    SLICE_X56Y63.A       Tilo                  0.254   host/core0/core0/a0/pc0/KCPSM6_REG1
                                                       host/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1
    SLICE_X52Y63.B4      net (fanout=2)        1.163   host/core0/core0/a0/pc0/sy<5>
    SLICE_X52Y63.B       Tilo                  0.254   host/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       host/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6
    SLICE_X53Y66.A6      net (fanout=18)       0.615   host/core0/core0/a0/pico_port_id<5>
    SLICE_X53Y66.A       Tilo                  0.259   host/core0/core0/a0/pico_in_port_5
                                                       host/core0/core0/a0/_n0185_inv11
    SLICE_X49Y66.C1      net (fanout=6)        1.062   host/core0/core0/a0/_n0185_inv1
    SLICE_X49Y66.CMUX    Tilo                  0.337   host/core0/core0/a0/atmel_status_fuses<19>
                                                       host/core0/core0/a0/_n0206_inv1
    SLICE_X49Y66.CE      net (fanout=3)        0.808   host/core0/core0/a0/_n0206_inv
    SLICE_X49Y66.CLK     Tceck                 0.403   host/core0/core0/a0/atmel_status_fuses<19>
                                                       host/core0/core0/a0/atmel_status_fuses_10
    -------------------------------------------------  ---------------------------
    Total                                      8.950ns (3.607ns logic, 5.343ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/atmel_status_fuses_19 (SLICE_X49Y66.CE), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          host/core0/core0/a0/atmel_status_fuses_19 (FF)
  Requirement:          9.920ns
  Data Path Delay:      9.169ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.295 - 0.311)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Destination Clock:    host/okHC<0> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to host/core0/core0/a0/atmel_status_fuses_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y32.DOA6    Trcko_DOA             2.100   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X52Y62.C3      net (fanout=7)        1.978   host/core0/core0/a0/pico_instr<6>
    SLICE_X52Y62.C       Tilo                  0.255   host/core0/core0/a0/pc0/KCPSM6_REG0
                                                       host/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1
    SLICE_X52Y63.C3      net (fanout=2)        0.570   host/core0/core0/a0/pc0/sy<3>
    SLICE_X52Y63.C       Tilo                  0.255   host/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       host/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X53Y66.A1      net (fanout=18)       1.155   host/core0/core0/a0/pico_port_id<3>
    SLICE_X53Y66.A       Tilo                  0.259   host/core0/core0/a0/pico_in_port_5
                                                       host/core0/core0/a0/_n0185_inv11
    SLICE_X49Y66.C1      net (fanout=6)        1.062   host/core0/core0/a0/_n0185_inv1
    SLICE_X49Y66.CMUX    Tilo                  0.337   host/core0/core0/a0/atmel_status_fuses<19>
                                                       host/core0/core0/a0/_n0206_inv1
    SLICE_X49Y66.CE      net (fanout=3)        0.808   host/core0/core0/a0/_n0206_inv
    SLICE_X49Y66.CLK     Tceck                 0.390   host/core0/core0/a0/atmel_status_fuses<19>
                                                       host/core0/core0/a0/atmel_status_fuses_19
    -------------------------------------------------  ---------------------------
    Total                                      9.169ns (3.596ns logic, 5.573ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          host/core0/core0/a0/atmel_status_fuses_19 (FF)
  Requirement:          9.920ns
  Data Path Delay:      9.099ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.295 - 0.311)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Destination Clock:    host/okHC<0> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to host/core0/core0/a0/atmel_status_fuses_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y32.DOA5    Trcko_DOA             2.100   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X56Y63.A2      net (fanout=7)        1.695   host/core0/core0/a0/pico_instr<5>
    SLICE_X56Y63.AMUX    Tilo                  0.326   host/core0/core0/a0/pc0/KCPSM6_REG1
                                                       host/core0/core0/a0/pc0/upper_reg_banks_RAMA
    SLICE_X52Y63.B5      net (fanout=2)        1.011   host/core0/core0/a0/pc0/sy<4>
    SLICE_X52Y63.BMUX    Tilo                  0.326   host/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       host/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5
    SLICE_X53Y66.A4      net (fanout=18)       0.785   host/core0/core0/a0/pico_port_id<4>
    SLICE_X53Y66.A       Tilo                  0.259   host/core0/core0/a0/pico_in_port_5
                                                       host/core0/core0/a0/_n0185_inv11
    SLICE_X49Y66.C1      net (fanout=6)        1.062   host/core0/core0/a0/_n0185_inv1
    SLICE_X49Y66.CMUX    Tilo                  0.337   host/core0/core0/a0/atmel_status_fuses<19>
                                                       host/core0/core0/a0/_n0206_inv1
    SLICE_X49Y66.CE      net (fanout=3)        0.808   host/core0/core0/a0/_n0206_inv
    SLICE_X49Y66.CLK     Tceck                 0.390   host/core0/core0/a0/atmel_status_fuses<19>
                                                       host/core0/core0/a0/atmel_status_fuses_19
    -------------------------------------------------  ---------------------------
    Total                                      9.099ns (3.738ns logic, 5.361ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          host/core0/core0/a0/atmel_status_fuses_19 (FF)
  Requirement:          9.920ns
  Data Path Delay:      8.937ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.295 - 0.311)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Destination Clock:    host/okHC<0> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to host/core0/core0/a0/atmel_status_fuses_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y32.DOA5    Trcko_DOA             2.100   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X56Y63.A2      net (fanout=7)        1.695   host/core0/core0/a0/pico_instr<5>
    SLICE_X56Y63.A       Tilo                  0.254   host/core0/core0/a0/pc0/KCPSM6_REG1
                                                       host/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1
    SLICE_X52Y63.B4      net (fanout=2)        1.163   host/core0/core0/a0/pc0/sy<5>
    SLICE_X52Y63.B       Tilo                  0.254   host/core0/core0/a0/pc0/KCPSM6_PORT_ID
                                                       host/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6
    SLICE_X53Y66.A6      net (fanout=18)       0.615   host/core0/core0/a0/pico_port_id<5>
    SLICE_X53Y66.A       Tilo                  0.259   host/core0/core0/a0/pico_in_port_5
                                                       host/core0/core0/a0/_n0185_inv11
    SLICE_X49Y66.C1      net (fanout=6)        1.062   host/core0/core0/a0/_n0185_inv1
    SLICE_X49Y66.CMUX    Tilo                  0.337   host/core0/core0/a0/atmel_status_fuses<19>
                                                       host/core0/core0/a0/_n0206_inv1
    SLICE_X49Y66.CE      net (fanout=3)        0.808   host/core0/core0/a0/_n0206_inv
    SLICE_X49Y66.CLK     Tceck                 0.390   host/core0/core0/a0/atmel_status_fuses<19>
                                                       host/core0/core0/a0/atmel_status_fuses_19
    -------------------------------------------------  ---------------------------
    Total                                      8.937ns (3.594ns logic, 5.343ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_host_dcm0_clk0 = PERIOD TIMEGRP "host_dcm0_clk0" TS_okHostClk PHASE -0.93
        ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X48Y76.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_5 (FF)
  Destination:          host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         host/okHC<0> rising at 8.990ns
  Destination Clock:    host/okHC<0> rising at 8.990ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_5 to host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y76.BMUX    Tshcko                0.244   host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_5
    SLICE_X48Y76.D6      net (fanout=6)        0.036   host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<5>
    SLICE_X48Y76.CLK     Tah         (-Th)    -0.011   host/core0/core0/a0/tok_mem_dataout<2>
                                                       host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.255ns logic, 0.036ns route)
                                                       (87.6% logic, 12.4% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB (SLICE_X48Y76.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_5 (FF)
  Destination:          host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         host/okHC<0> rising at 8.990ns
  Destination Clock:    host/okHC<0> rising at 8.990ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_5 to host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y76.BMUX    Tshcko                0.244   host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_5
    SLICE_X48Y76.D6      net (fanout=6)        0.036   host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<5>
    SLICE_X48Y76.CLK     Tah         (-Th)    -0.011   host/core0/core0/a0/tok_mem_dataout<2>
                                                       host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.255ns logic, 0.036ns route)
                                                       (87.6% logic, 12.4% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC (SLICE_X48Y76.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_5 (FF)
  Destination:          host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         host/okHC<0> rising at 8.990ns
  Destination Clock:    host/okHC<0> rising at 8.990ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_5 to host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y76.BMUX    Tshcko                0.244   host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_5
    SLICE_X48Y76.D6      net (fanout=6)        0.036   host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<5>
    SLICE_X48Y76.CLK     Tah         (-Th)    -0.011   host/core0/core0/a0/tok_mem_dataout<2>
                                                       host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.255ns logic, 0.036ns route)
                                                       (87.6% logic, 12.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_host_dcm0_clk0 = PERIOD TIMEGRP "host_dcm0_clk0" TS_okHostClk PHASE -0.93
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X3Y32.CLKA
  Clock network: host/okHC<0>
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: host/core0/core0/r0/CLKA
  Logical resource: host/core0/core0/r0/CLKA
  Location pin: RAMB16_X2Y10.CLKA
  Clock network: host/okHC<0>
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: host/core0/core0/r0/CLKB
  Logical resource: host/core0/core0/r0/CLKB
  Location pin: RAMB16_X2Y10.CLKB
  Clock network: host/okHC<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.839ns.
--------------------------------------------------------------------------------

Paths for end point host/iob_regs[15].regin0 (ILOGIC_X25Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<15> (PAD)
  Destination:          host/iob_regs[15].regin0 (FF)
  Destination Clock:    host/okHC<0> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.789ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<15> to host/iob_regs[15].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.397   okUHU<15>
                                                       okUHU<15>
                                                       host/iob_regs[15].iobf0/IBUF
                                                       ProtoComp102.IMUX.9
    ILOGIC_X25Y1.D       net (fanout=1)        0.303   host/iobf0_o<15>
    ILOGIC_X25Y1.CLK0    Tidock                1.723   host/okHC<20>
                                                       ProtoComp106.D2OFFBYP_SRC.9
                                                       host/iob_regs[15].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[15].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.433   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X25Y1.CLK0    net (fanout=393)      1.963   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (-3.849ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point host/iob_regs[16].regin0 (ILOGIC_X23Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<16> (PAD)
  Destination:          host/iob_regs[16].regin0 (FF)
  Destination Clock:    host/okHC<0> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.789ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<16> to host/iob_regs[16].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T16.I                Tiopi                 1.397   okUHU<16>
                                                       okUHU<16>
                                                       host/iob_regs[16].iobf0/IBUF
                                                       ProtoComp102.IMUX.12
    ILOGIC_X23Y1.D       net (fanout=1)        0.303   host/iobf0_o<16>
    ILOGIC_X23Y1.CLK0    Tidock                1.723   host/okHC<21>
                                                       ProtoComp106.D2OFFBYP_SRC.12
                                                       host/iob_regs[16].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[16].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.433   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X23Y1.CLK0    net (fanout=393)      1.963   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (-3.849ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point host/iob_regs[25].regin0 (ILOGIC_X19Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<25> (PAD)
  Destination:          host/iob_regs[25].regin0 (FF)
  Destination Clock:    host/okHC<0> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.789ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<25> to host/iob_regs[25].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y17.I                Tiopi                 1.397   okUHU<25>
                                                       okUHU<25>
                                                       host/iob_regs[25].iobf0/IBUF
                                                       ProtoComp102.IMUX.15
    ILOGIC_X19Y1.D       net (fanout=1)        0.303   host/iobf0_o<25>
    ILOGIC_X19Y1.CLK0    Tidock                1.723   host/okHC<30>
                                                       ProtoComp106.D2OFFBYP_SRC.15
                                                       host/iob_regs[25].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[25].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.433   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X19Y1.CLK0    net (fanout=393)      1.963   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (-3.849ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/iob_regs[28].regin0 (ILOGIC_X7Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.124ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<28> (PAD)
  Destination:          host/iob_regs[28].regin0 (FF)
  Destination Clock:    host/okHC<0> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.883ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<28> to host/iob_regs[28].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 0.627   okUHU<28>
                                                       okUHU<28>
                                                       host/iob_regs[28].iobf0/IBUF
                                                       ProtoComp102.IMUX.20
    ILOGIC_X7Y2.D        net (fanout=1)        0.095   host/iobf0_o<28>
    ILOGIC_X7Y2.CLK0     Tiockd      (-Th)    -0.630   host/okHC<33>
                                                       ProtoComp106.D2OFFBYP_SRC.20
                                                       host/iob_regs[28].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[28].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.293   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X7Y2.CLK0     net (fanout=393)      1.009   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (-1.373ns logic, 3.256ns route)

--------------------------------------------------------------------------------

Paths for end point host/iob_regs[29].regin0 (ILOGIC_X16Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.143ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<29> (PAD)
  Destination:          host/iob_regs[29].regin0 (FF)
  Destination Clock:    host/okHC<0> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.864ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<29> to host/iob_regs[29].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB15.I               Tiopi                 0.627   okUHU<29>
                                                       okUHU<29>
                                                       host/iob_regs[29].iobf0/IBUF
                                                       ProtoComp102.IMUX.21
    ILOGIC_X16Y2.D       net (fanout=1)        0.095   host/iobf0_o<29>
    ILOGIC_X16Y2.CLK0    Tiockd      (-Th)    -0.630   host/okHC<34>
                                                       ProtoComp106.D2OFFBYP_SRC.21
                                                       host/iob_regs[29].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[29].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.293   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X16Y2.CLK0    net (fanout=393)      0.990   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (-1.373ns logic, 3.237ns route)

--------------------------------------------------------------------------------

Paths for end point host/iob_regs[18].regin0 (ILOGIC_X23Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.145ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<18> (PAD)
  Destination:          host/iob_regs[18].regin0 (FF)
  Destination Clock:    host/okHC<0> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.862ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<18> to host/iob_regs[18].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U16.I                Tiopi                 0.627   okUHU<18>
                                                       okUHU<18>
                                                       host/iob_regs[18].iobf0/IBUF
                                                       ProtoComp102.IMUX.16
    ILOGIC_X23Y2.D       net (fanout=1)        0.095   host/iobf0_o<18>
    ILOGIC_X23Y2.CLK0    Tiockd      (-Th)    -0.630   host/okHC<23>
                                                       ProtoComp106.D2OFFBYP_SRC.16
                                                       host/iob_regs[18].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[18].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.293   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X23Y2.CLK0    net (fanout=393)      0.988   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (-1.373ns logic, 3.235ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.144ns.
--------------------------------------------------------------------------------

Paths for end point okUHU<17> (AA10.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.856ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[17].regout0 (FF)
  Destination:          okUHU<17> (PAD)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.239ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[17].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.334   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X12Y3.CLK0    net (fanout=393)      2.405   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (-4.538ns logic, 7.777ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[17].regout0 to okUHU<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X12Y3.OQ      Tockq                 1.080   host/regout0_q<17>
                                                       host/iob_regs[17].regout0
    AA10.O               net (fanout=1)        0.438   host/regout0_q<17>
    AA10.PAD             Tioop                 2.042   okUHU<17>
                                                       host/iob_regs[17].iobf0/OBUFT
                                                       okUHU<17>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.237ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[17].regvalid (FF)
  Destination:          okUHU<17> (PAD)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.239ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[17].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.334   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X12Y3.CLK0    net (fanout=393)      2.405   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (-4.538ns logic, 7.777ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[17].regvalid to okUHU<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X12Y3.TQ      Tockq                 0.699   host/regout0_q<17>
                                                       host/iob_regs[17].regvalid
    AA10.T               net (fanout=1)        0.438   host/regvalid_q<17>
    AA10.PAD             Tiotp                 2.042   okUHU<17>
                                                       host/iob_regs[17].iobf0/OBUFT
                                                       okUHU<17>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<30> (Y5.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.859ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[30].regout0 (FF)
  Destination:          okUHU<30> (PAD)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.236ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[30].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.334   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X5Y3.CLK0     net (fanout=393)      2.402   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (-4.538ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[30].regout0 to okUHU<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y3.OQ       Tockq                 1.080   host/regout0_q<30>
                                                       host/iob_regs[30].regout0
    Y5.O                 net (fanout=1)        0.438   host/regout0_q<30>
    Y5.PAD               Tioop                 2.042   okUHU<30>
                                                       host/iob_regs[30].iobf0/OBUFT
                                                       okUHU<30>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.240ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[30].regvalid (FF)
  Destination:          okUHU<30> (PAD)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.236ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[30].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.334   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X5Y3.CLK0     net (fanout=393)      2.402   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (-4.538ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[30].regvalid to okUHU<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y3.TQ       Tockq                 0.699   host/regout0_q<30>
                                                       host/iob_regs[30].regvalid
    Y5.T                 net (fanout=1)        0.438   host/regvalid_q<30>
    Y5.PAD               Tiotp                 2.042   okUHU<30>
                                                       host/iob_regs[30].iobf0/OBUFT
                                                       okUHU<30>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<24> (T10.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.859ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[24].regout0 (FF)
  Destination:          okUHU<24> (PAD)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.236ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[24].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.334   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X6Y3.CLK0     net (fanout=393)      2.402   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (-4.538ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[24].regout0 to okUHU<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y3.OQ       Tockq                 1.080   host/regout0_q<24>
                                                       host/iob_regs[24].regout0
    T10.O                net (fanout=1)        0.438   host/regout0_q<24>
    T10.PAD              Tioop                 2.042   okUHU<24>
                                                       host/iob_regs[24].iobf0/OBUFT
                                                       okUHU<24>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.240ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[24].regvalid (FF)
  Destination:          okUHU<24> (PAD)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.236ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[24].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.334   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X6Y3.CLK0     net (fanout=393)      2.402   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (-4.538ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[24].regvalid to okUHU<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y3.TQ       Tockq                 0.699   host/regout0_q<24>
                                                       host/iob_regs[24].regvalid
    T10.T                net (fanout=1)        0.438   host/regvalid_q<24>
    T10.PAD              Tiotp                 2.042   okUHU<24>
                                                       host/iob_regs[24].iobf0/OBUFT
                                                       okUHU<24>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okUHU<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.874ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[15].regout0 (FF)
  Destination:          okUHU<15> (PAD)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.719ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[15].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.115   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X25Y1.CLK0    net (fanout=393)      0.933   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.719ns (-1.307ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[15].regout0 to okUHU<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.OQ      Tockq                 0.336   host/regout0_q<15>
                                                       host/iob_regs[15].regout0
    AA20.O               net (fanout=1)        0.268   host/regout0_q<15>
    AA20.PAD             Tioop                 0.756   okUHU<15>
                                                       host/iob_regs[15].iobf0/OBUFT
                                                       okUHU<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.766ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[15].regvalid (FF)
  Destination:          okUHU<15> (PAD)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.719ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[15].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.115   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X25Y1.CLK0    net (fanout=393)      0.933   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.719ns (-1.307ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[15].regvalid to okUHU<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.TQ      Tockq                 0.228   host/regout0_q<15>
                                                       host/iob_regs[15].regvalid
    AA20.T               net (fanout=1)        0.268   host/regvalid_q<15>
    AA20.PAD             Tiotp                 0.756   okUHU<15>
                                                       host/iob_regs[15].iobf0/OBUFT
                                                       okUHU<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<23> (T15.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.875ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[23].regout0 (FF)
  Destination:          okUHU<23> (PAD)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[23].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.115   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X23Y0.CLK0    net (fanout=393)      0.934   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.307ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[23].regout0 to okUHU<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y0.OQ      Tockq                 0.336   host/regout0_q<23>
                                                       host/iob_regs[23].regout0
    T15.O                net (fanout=1)        0.268   host/regout0_q<23>
    T15.PAD              Tioop                 0.756   okUHU<23>
                                                       host/iob_regs[23].iobf0/OBUFT
                                                       okUHU<23>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.767ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[23].regvalid (FF)
  Destination:          okUHU<23> (PAD)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[23].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.115   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X23Y0.CLK0    net (fanout=393)      0.934   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.307ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[23].regvalid to okUHU<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y0.TQ      Tockq                 0.228   host/regout0_q<23>
                                                       host/iob_regs[23].regvalid
    T15.T                net (fanout=1)        0.268   host/regvalid_q<23>
    T15.PAD              Tiotp                 0.756   okUHU<23>
                                                       host/iob_regs[23].iobf0/OBUFT
                                                       okUHU<23>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<16> (T16.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.875ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[16].regout0 (FF)
  Destination:          okUHU<16> (PAD)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[16].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.115   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X23Y1.CLK0    net (fanout=393)      0.934   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.307ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[16].regout0 to okUHU<16>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y1.OQ      Tockq                 0.336   host/regout0_q<16>
                                                       host/iob_regs[16].regout0
    T16.O                net (fanout=1)        0.268   host/regout0_q<16>
    T16.PAD              Tioop                 0.756   okUHU<16>
                                                       host/iob_regs[16].iobf0/OBUFT
                                                       okUHU<16>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.767ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[16].regvalid (FF)
  Destination:          okUHU<16> (PAD)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[16].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.115   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X23Y1.CLK0    net (fanout=393)      0.934   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.307ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[16].regvalid to okUHU<16>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y1.TQ      Tockq                 0.228   host/regout0_q<16>
                                                       host/iob_regs[16].regvalid
    T16.T                net (fanout=1)        0.268   host/regvalid_q<16>
    T16.PAD              Tiotp                 0.756   okUHU<16>
                                                       host/iob_regs[16].iobf0/OBUFT
                                                       okUHU<16>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.141ns.
--------------------------------------------------------------------------------

Paths for end point okHU<2> (AB5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.859ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.236ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/regctrlout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.334   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X5Y2.CLK0     net (fanout=393)      2.402   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (-4.538ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: host/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y2.OQ       Tockq                 1.080   okHU_2_OBUF
                                                       host/regctrlout0
    AB5.O                net (fanout=1)        0.438   okHU_2_OBUF
    AB5.PAD              Tioop                 2.042   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHU<2> (AB5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.946ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         host/okHC<0> rising at -0.930ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Delay:     1.740ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/regctrlout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.115   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X5Y2.CLK0     net (fanout=393)      0.954   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.740ns (-1.307ns logic, 3.047ns route)

  Minimum Data Path at Fast Process Corner: host/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y2.OQ       Tockq                 0.336   okHU_2_OBUF
                                                       host/regctrlout0
    AB5.O                net (fanout=1)        0.319   okHU_2_OBUF
    AB5.PAD              Tioop                 0.756   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (1.092ns logic, 0.319ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.818ns.
--------------------------------------------------------------------------------

Paths for end point host/regctrlin0a (ILOGIC_X4Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<1> (PAD)
  Destination:          host/regctrlin0a (FF)
  Destination Clock:    host/okHC<0> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.810ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<1> to host/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.397   okUH<1>
                                                       okUH<1>
                                                       okUH_1_IBUF
                                                       ProtoComp101.IMUX.2
    ILOGIC_X4Y1.D        net (fanout=1)        0.303   okUH_1_IBUF
    ILOGIC_X4Y1.CLK0     Tidock                1.723   host/okHC<1>
                                                       ProtoComp106.D2OFFBYP_SRC.22
                                                       host/regctrlin0a
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.433   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X4Y1.CLK0     net (fanout=393)      1.984   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.810ns (-3.849ns logic, 6.659ns route)

--------------------------------------------------------------------------------

Paths for end point host/regctrlin2a (ILOGIC_X5Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.252ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<3> (PAD)
  Destination:          host/regctrlin2a (FF)
  Destination Clock:    host/okHC<0> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Delay:     2.810ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<3> to host/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 1.397   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
                                                       ProtoComp101.IMUX.4
    ILOGIC_X5Y0.D        net (fanout=1)        0.233   okUH_3_IBUF
    ILOGIC_X5Y0.CLK0     Tidock                1.723   host/okHC<3>
                                                       ProtoComp106.D2OFFBYP_SRC.24
                                                       host/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (3.120ns logic, 0.233ns route)
                                                       (93.1% logic, 6.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.433   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X5Y0.CLK0     net (fanout=393)      1.984   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.810ns (-3.849ns logic, 6.659ns route)

--------------------------------------------------------------------------------

Paths for end point host/regctrlin3a (ILOGIC_X26Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<4> (PAD)
  Destination:          host/regctrlin3a (FF)
  Destination Clock:    host/okHC<0> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.292ns (Levels of Logic = 2)
  Clock Path Delay:     2.788ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<4> to host/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB21.I               Tiopi                 1.397   okUH<4>
                                                       okUH<4>
                                                       okUH_4_IBUF
                                                       ProtoComp101.IMUX.5
    ILOGIC_X26Y2.D       net (fanout=1)        0.172   okUH_4_IBUF
    ILOGIC_X26Y2.CLK0    Tidock                1.723   host/okHC<4>
                                                       ProtoComp106.D2OFFBYP_SRC.25
                                                       host/regctrlin3a
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (3.120ns logic, 0.172ns route)
                                                       (94.8% logic, 5.2% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.433   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X26Y2.CLK0    net (fanout=393)      1.962   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.788ns (-3.849ns logic, 6.637ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/regctrlin1a (ILOGIC_X4Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<2> (PAD)
  Destination:          host/regctrlin1a (FF)
  Destination Clock:    host/okHC<0> rising at -0.930ns
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.882ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<2> to host/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.627   okUH<2>
                                                       okUH<2>
                                                       okUH_2_IBUF
                                                       ProtoComp101.IMUX.3
    ILOGIC_X4Y2.D        net (fanout=1)        0.095   okUH_2_IBUF
    ILOGIC_X4Y2.CLK0     Tiockd      (-Th)    -0.630   host/okHC<2>
                                                       ProtoComp106.D2OFFBYP_SRC.23
                                                       host/regctrlin1a
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.293   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X4Y2.CLK0     net (fanout=393)      1.008   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.882ns (-1.373ns logic, 3.255ns route)

--------------------------------------------------------------------------------

Paths for end point host/regctrlin3a (ILOGIC_X26Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<4> (PAD)
  Destination:          host/regctrlin3a (FF)
  Destination Clock:    host/okHC<0> rising at -0.930ns
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.861ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<4> to host/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB21.I               Tiopi                 0.627   okUH<4>
                                                       okUH<4>
                                                       okUH_4_IBUF
                                                       ProtoComp101.IMUX.5
    ILOGIC_X26Y2.D       net (fanout=1)        0.095   okUH_4_IBUF
    ILOGIC_X26Y2.CLK0    Tiockd      (-Th)    -0.630   host/okHC<4>
                                                       ProtoComp106.D2OFFBYP_SRC.25
                                                       host/regctrlin3a
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.293   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X26Y2.CLK0    net (fanout=393)      0.987   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.861ns (-1.373ns logic, 3.234ns route)

--------------------------------------------------------------------------------

Paths for end point host/regctrlin2a (ILOGIC_X5Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.185ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<3> (PAD)
  Destination:          host/regctrlin2a (FF)
  Destination Clock:    host/okHC<0> rising at -0.930ns
  Requirement:          0.000ns
  Data Path Delay:      1.413ns (Levels of Logic = 2)
  Clock Path Delay:     1.883ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<3> to host/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 0.627   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
                                                       ProtoComp101.IMUX.4
    ILOGIC_X5Y0.D        net (fanout=1)        0.156   okUH_3_IBUF
    ILOGIC_X5Y0.CLK0     Tiockd      (-Th)    -0.630   host/okHC<3>
                                                       ProtoComp106.D2OFFBYP_SRC.24
                                                       host/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (1.257ns logic, 0.156ns route)
                                                       (89.0% logic, 11.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp101.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.293   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X5Y0.CLK0     net (fanout=393)      1.009   host/okHC<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (-1.373ns logic, 3.256ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |      9.920ns|      5.340ns|      9.335ns|            0|            0|            0|        29134|
| TS_host_dcm0_clk0             |      9.920ns|      9.335ns|          N/A|            0|            0|        29134|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock okUH<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
okUH<1>     |    1.818(R)|      SLOW  |   -0.214(R)|      FAST  |host/okHC<0>      |  -0.930|
okUH<2>     |    1.688(R)|      SLOW  |   -0.125(R)|      FAST  |host/okHC<0>      |  -0.930|
okUH<3>     |    1.748(R)|      SLOW  |   -0.185(R)|      FAST  |host/okHC<0>      |  -0.930|
okUH<4>     |    1.709(R)|      SLOW  |   -0.146(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<0>    |    1.744(R)|      SLOW  |   -0.181(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<1>    |    1.814(R)|      SLOW  |   -0.210(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<2>    |    1.776(R)|      SLOW  |   -0.172(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<3>    |    1.709(R)|      SLOW  |   -0.146(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<4>    |    1.779(R)|      SLOW  |   -0.175(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<5>    |    1.769(R)|      SLOW  |   -0.206(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<6>    |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<7>    |    1.817(R)|      SLOW  |   -0.213(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<8>    |    1.758(R)|      SLOW  |   -0.154(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<9>    |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<10>   |    1.817(R)|      SLOW  |   -0.213(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<11>   |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<12>   |    1.817(R)|      SLOW  |   -0.213(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<13>   |    1.709(R)|      SLOW  |   -0.146(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<14>   |    1.779(R)|      SLOW  |   -0.175(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<15>   |    1.839(R)|      SLOW  |   -0.235(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<16>   |    1.839(R)|      SLOW  |   -0.235(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<17>   |    1.754(R)|      SLOW  |   -0.150(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<18>   |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<19>   |    1.776(R)|      SLOW  |   -0.172(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<20>   |    1.709(R)|      SLOW  |   -0.146(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<21>   |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<22>   |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<23>   |    1.769(R)|      SLOW  |   -0.206(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<24>   |    1.758(R)|      SLOW  |   -0.154(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<25>   |    1.839(R)|      SLOW  |   -0.235(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<26>   |    1.777(R)|      SLOW  |   -0.173(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<27>   |    1.779(R)|      SLOW  |   -0.175(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<28>   |    1.687(R)|      SLOW  |   -0.124(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<29>   |    1.706(R)|      SLOW  |   -0.143(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<30>   |    1.758(R)|      SLOW  |   -0.154(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<31>   |    1.748(R)|      SLOW  |   -0.185(R)|      FAST  |host/okHC<0>      |  -0.930|
------------+------------+------------+------------+------------+------------------+--------+

Clock okUH<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
okHU<2>     |         6.141(R)|      SLOW  |         1.946(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<0>    |         6.094(R)|      SLOW  |         1.791(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<1>    |         6.094(R)|      SLOW  |         1.791(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<2>    |         6.122(R)|      SLOW  |         1.819(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<3>    |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<4>    |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<5>    |         6.070(R)|      SLOW  |         1.767(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<6>    |         6.092(R)|      SLOW  |         1.789(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<7>    |         6.092(R)|      SLOW  |         1.789(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<8>    |         6.141(R)|      SLOW  |         1.838(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<9>    |         6.092(R)|      SLOW  |         1.789(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<10>   |         6.092(R)|      SLOW  |         1.789(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<11>   |         6.091(R)|      SLOW  |         1.788(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<12>   |         6.091(R)|      SLOW  |         1.788(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<13>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<14>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<15>   |         6.069(R)|      SLOW  |         1.766(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<16>   |         6.070(R)|      SLOW  |         1.767(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<17>   |         6.144(R)|      SLOW  |         1.841(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<18>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<19>   |         6.122(R)|      SLOW  |         1.819(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<20>   |         6.119(R)|      SLOW  |         1.816(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<21>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<22>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<23>   |         6.070(R)|      SLOW  |         1.767(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<24>   |         6.141(R)|      SLOW  |         1.838(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<25>   |         6.070(R)|      SLOW  |         1.767(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<26>   |         6.122(R)|      SLOW  |         1.819(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<27>   |         6.119(R)|      SLOW  |         1.816(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<28>   |         6.141(R)|      SLOW  |         1.838(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<29>   |         6.122(R)|      SLOW  |         1.819(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<30>   |         6.141(R)|      SLOW  |         1.838(R)|      FAST  |host/okHC<0>      |  -0.930|
okUHU<31>   |         6.090(R)|      SLOW  |         1.787(R)|      FAST  |host/okHC<0>      |  -0.930|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock okUH<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
okUH<0>        |    9.335|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clkn       |    4.251|         |         |         |
sys_clkp       |    4.251|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clkn       |    4.251|         |         |         |
sys_clkp       |    4.251|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.715; Ideal Clock Offset To Actual Clock 0.982; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUHU<0>          |    1.744(R)|      SLOW  |   -0.181(R)|      FAST  |    0.256|    2.181|       -0.963|
okUHU<1>          |    1.814(R)|      SLOW  |   -0.210(R)|      FAST  |    0.186|    2.210|       -1.012|
okUHU<2>          |    1.776(R)|      SLOW  |   -0.172(R)|      FAST  |    0.224|    2.172|       -0.974|
okUHU<3>          |    1.709(R)|      SLOW  |   -0.146(R)|      FAST  |    0.291|    2.146|       -0.928|
okUHU<4>          |    1.779(R)|      SLOW  |   -0.175(R)|      FAST  |    0.221|    2.175|       -0.977|
okUHU<5>          |    1.769(R)|      SLOW  |   -0.206(R)|      FAST  |    0.231|    2.206|       -0.988|
okUHU<6>          |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |    0.253|    2.184|       -0.966|
okUHU<7>          |    1.817(R)|      SLOW  |   -0.213(R)|      FAST  |    0.183|    2.213|       -1.015|
okUHU<8>          |    1.758(R)|      SLOW  |   -0.154(R)|      FAST  |    0.242|    2.154|       -0.956|
okUHU<9>          |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |    0.253|    2.184|       -0.966|
okUHU<10>         |    1.817(R)|      SLOW  |   -0.213(R)|      FAST  |    0.183|    2.213|       -1.015|
okUHU<11>         |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |    0.253|    2.184|       -0.966|
okUHU<12>         |    1.817(R)|      SLOW  |   -0.213(R)|      FAST  |    0.183|    2.213|       -1.015|
okUHU<13>         |    1.709(R)|      SLOW  |   -0.146(R)|      FAST  |    0.291|    2.146|       -0.928|
okUHU<14>         |    1.779(R)|      SLOW  |   -0.175(R)|      FAST  |    0.221|    2.175|       -0.977|
okUHU<15>         |    1.839(R)|      SLOW  |   -0.235(R)|      FAST  |    0.161|    2.235|       -1.037|
okUHU<16>         |    1.839(R)|      SLOW  |   -0.235(R)|      FAST  |    0.161|    2.235|       -1.037|
okUHU<17>         |    1.754(R)|      SLOW  |   -0.150(R)|      FAST  |    0.246|    2.150|       -0.952|
okUHU<18>         |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |    0.292|    2.145|       -0.927|
okUHU<19>         |    1.776(R)|      SLOW  |   -0.172(R)|      FAST  |    0.224|    2.172|       -0.974|
okUHU<20>         |    1.709(R)|      SLOW  |   -0.146(R)|      FAST  |    0.291|    2.146|       -0.928|
okUHU<21>         |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |    0.222|    2.174|       -0.976|
okUHU<22>         |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |    0.222|    2.174|       -0.976|
okUHU<23>         |    1.769(R)|      SLOW  |   -0.206(R)|      FAST  |    0.231|    2.206|       -0.988|
okUHU<24>         |    1.758(R)|      SLOW  |   -0.154(R)|      FAST  |    0.242|    2.154|       -0.956|
okUHU<25>         |    1.839(R)|      SLOW  |   -0.235(R)|      FAST  |    0.161|    2.235|       -1.037|
okUHU<26>         |    1.777(R)|      SLOW  |   -0.173(R)|      FAST  |    0.223|    2.173|       -0.975|
okUHU<27>         |    1.779(R)|      SLOW  |   -0.175(R)|      FAST  |    0.221|    2.175|       -0.977|
okUHU<28>         |    1.687(R)|      SLOW  |   -0.124(R)|      FAST  |    0.313|    2.124|       -0.906|
okUHU<29>         |    1.706(R)|      SLOW  |   -0.143(R)|      FAST  |    0.294|    2.143|       -0.924|
okUHU<30>         |    1.758(R)|      SLOW  |   -0.154(R)|      FAST  |    0.242|    2.154|       -0.956|
okUHU<31>         |    1.748(R)|      SLOW  |   -0.185(R)|      FAST  |    0.252|    2.185|       -0.967|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.839|         -  |      -0.124|         -  |    0.161|    2.124|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.693; Ideal Clock Offset To Actual Clock -0.029; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUH<1>           |    1.818(R)|      SLOW  |   -0.214(R)|      FAST  |    0.182|    0.214|       -0.016|
okUH<2>           |    1.688(R)|      SLOW  |   -0.125(R)|      FAST  |    0.312|    0.125|        0.094|
okUH<3>           |    1.748(R)|      SLOW  |   -0.185(R)|      FAST  |    0.252|    0.185|        0.034|
okUH<4>           |    1.709(R)|      SLOW  |   -0.146(R)|      FAST  |    0.291|    0.146|        0.073|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.818|         -  |      -0.125|         -  |    0.182|    0.125|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.075 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okUHU<0>                                       |        6.094|      SLOW  |        1.791|      FAST  |         0.025|
okUHU<1>                                       |        6.094|      SLOW  |        1.791|      FAST  |         0.025|
okUHU<2>                                       |        6.122|      SLOW  |        1.819|      FAST  |         0.053|
okUHU<3>                                       |        6.120|      SLOW  |        1.817|      FAST  |         0.051|
okUHU<4>                                       |        6.120|      SLOW  |        1.817|      FAST  |         0.051|
okUHU<5>                                       |        6.070|      SLOW  |        1.767|      FAST  |         0.001|
okUHU<6>                                       |        6.092|      SLOW  |        1.789|      FAST  |         0.023|
okUHU<7>                                       |        6.092|      SLOW  |        1.789|      FAST  |         0.023|
okUHU<8>                                       |        6.141|      SLOW  |        1.838|      FAST  |         0.072|
okUHU<9>                                       |        6.092|      SLOW  |        1.789|      FAST  |         0.023|
okUHU<10>                                      |        6.092|      SLOW  |        1.789|      FAST  |         0.023|
okUHU<11>                                      |        6.091|      SLOW  |        1.788|      FAST  |         0.022|
okUHU<12>                                      |        6.091|      SLOW  |        1.788|      FAST  |         0.022|
okUHU<13>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.051|
okUHU<14>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.051|
okUHU<15>                                      |        6.069|      SLOW  |        1.766|      FAST  |         0.000|
okUHU<16>                                      |        6.070|      SLOW  |        1.767|      FAST  |         0.001|
okUHU<17>                                      |        6.144|      SLOW  |        1.841|      FAST  |         0.075|
okUHU<18>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.051|
okUHU<19>                                      |        6.122|      SLOW  |        1.819|      FAST  |         0.053|
okUHU<20>                                      |        6.119|      SLOW  |        1.816|      FAST  |         0.050|
okUHU<21>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.051|
okUHU<22>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.051|
okUHU<23>                                      |        6.070|      SLOW  |        1.767|      FAST  |         0.001|
okUHU<24>                                      |        6.141|      SLOW  |        1.838|      FAST  |         0.072|
okUHU<25>                                      |        6.070|      SLOW  |        1.767|      FAST  |         0.001|
okUHU<26>                                      |        6.122|      SLOW  |        1.819|      FAST  |         0.053|
okUHU<27>                                      |        6.119|      SLOW  |        1.816|      FAST  |         0.050|
okUHU<28>                                      |        6.141|      SLOW  |        1.838|      FAST  |         0.072|
okUHU<29>                                      |        6.122|      SLOW  |        1.819|      FAST  |         0.053|
okUHU<30>                                      |        6.141|      SLOW  |        1.838|      FAST  |         0.072|
okUHU<31>                                      |        6.090|      SLOW  |        1.787|      FAST  |         0.021|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okHU<2>                                        |        6.141|      SLOW  |        1.946|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 30820 paths, 0 nets, and 6118 connections

Design statistics:
   Minimum period:   9.335ns{1}   (Maximum frequency: 107.124MHz)
   Minimum input required time before clock:   1.839ns
   Minimum output required time after clock:   6.144ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 18 10:16:59 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 306 MB



