// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "IMAGEN_LCD")
  (DATE "12/10/2021 13:18:40")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1919:1919:1919) (1908:1908:1908))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE GREST\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4012:4012:4012) (4297:4297:4297))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HD\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3239:3239:3239) (3348:3348:3348))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VD\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4903:4903:4903) (4794:4794:4794))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE DEN\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2580:2580:2580) (2466:2466:2466))
        (IOPATH i o (2826:2826:2826) (2868:2868:2868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2411:2411:2411) (2368:2368:2368))
        (IOPATH i o (2928:2928:2928) (2886:2886:2886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2479:2479:2479) (2558:2558:2558))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2992:2992:2992) (3042:3042:3042))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5460:5460:5460) (5314:5314:5314))
        (IOPATH i o (2928:2928:2928) (2886:2886:2886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5505:5505:5505) (5356:5356:5356))
        (IOPATH i o (2928:2928:2928) (2886:2886:2886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2723:2723:2723) (2688:2688:2688))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2409:2409:2409) (2472:2472:2472))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2962:2962:2962) (3015:3015:3015))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2735:2735:2735) (2846:2846:2846))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3875:3875:3875) (3915:3915:3915))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4062:4062:4062) (4116:4116:4116))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4802:4802:4802) (4738:4738:4738))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2179:2179:2179) (2284:2284:2284))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2744:2744:2744) (2825:2825:2825))
        (IOPATH i o (2928:2928:2928) (2886:2886:2886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2724:2724:2724) (2831:2831:2831))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4485:4485:4485) (4543:4543:4543))
        (IOPATH i o (2938:2938:2938) (2896:2896:2896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4177:4177:4177) (4201:4201:4201))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4452:4452:4452) (4604:4604:4604))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5366:5366:5366) (5223:5223:5223))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2724:2724:2724) (2808:2808:2808))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1832:1832:1832) (1805:1805:1805))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3744:3744:3744) (3723:3723:3723))
        (IOPATH i o (2928:2928:2928) (2886:2886:2886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5044:5044:5044) (5205:5205:5205))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5065:5065:5065) (4986:4986:4986))
        (IOPATH i o (2938:2938:2938) (2896:2896:2896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (720:720:720) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE control_LCD\|PLL\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2221:2221:2221) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE control_LCD\|PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE RST_n\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (832:832:832))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[8\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1618:1618:1618) (1624:1624:1624))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2645:2645:2645) (2658:2658:2658))
        (PORT asdata (1904:1904:1904) (1909:1909:1909))
        (PORT sclr (1004:1004:1004) (1048:1048:1048))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[9\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (820:820:820) (861:861:861))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2645:2645:2645) (2658:2658:2658))
        (PORT asdata (1376:1376:1376) (1354:1354:1354))
        (PORT sclr (1004:1004:1004) (1048:1048:1048))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|HCOUNT\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1622:1622:1622) (1629:1629:1629))
        (PORT datab (538:538:538) (592:592:592))
        (PORT datac (743:743:743) (782:782:782))
        (PORT datad (775:775:775) (819:819:819))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|HCOUNT\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (540:540:540))
        (PORT datab (291:291:291) (378:378:378))
        (PORT datac (711:711:711) (746:746:746))
        (PORT datad (1279:1279:1279) (1297:1297:1297))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (836:836:836))
        (PORT datab (772:772:772) (811:811:811))
        (PORT datad (738:738:738) (737:737:737))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1120:1120:1120))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (814:814:814) (874:874:874))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (526:526:526))
        (PORT datab (4486:4486:4486) (4802:4802:4802))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (277:277:277) (350:350:350))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (814:814:814) (874:874:874))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (745:745:745) (782:782:782))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2645:2645:2645) (2658:2658:2658))
        (PORT asdata (778:778:778) (773:773:773))
        (PORT sclr (1004:1004:1004) (1048:1048:1048))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (542:542:542))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2645:2645:2645) (2658:2658:2658))
        (PORT asdata (1124:1124:1124) (1112:1112:1112))
        (PORT sclr (1004:1004:1004) (1048:1048:1048))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (824:824:824))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2195:2195:2195))
        (PORT asdata (1037:1037:1037) (1014:1014:1014))
        (PORT sclr (1004:1004:1004) (1048:1048:1048))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (540:540:540) (595:595:595))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2195:2195:2195))
        (PORT asdata (1326:1326:1326) (1290:1290:1290))
        (PORT sclr (1004:1004:1004) (1048:1048:1048))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1346:1346:1346))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2195:2195:2195))
        (PORT asdata (2056:2056:2056) (2008:2008:2008))
        (PORT sclr (1004:1004:1004) (1048:1048:1048))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (772:772:772) (811:811:811))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2195:2195:2195))
        (PORT asdata (814:814:814) (817:817:817))
        (PORT sclr (1004:1004:1004) (1048:1048:1048))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|HCOUNT\|oCOUNT\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2195:2195:2195))
        (PORT asdata (1077:1077:1077) (1050:1050:1050))
        (PORT sclr (1004:1004:1004) (1048:1048:1048))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|HCOUNT\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (838:838:838))
        (PORT datab (575:575:575) (644:644:644))
        (PORT datad (1277:1277:1277) (1271:1271:1271))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|HCOUNT\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (457:457:457) (482:482:482))
        (PORT datad (424:424:424) (446:446:446))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1277:1277:1277) (1269:1269:1269))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (636:636:636) (633:633:633))
        (PORT datad (4438:4438:4438) (4758:4758:4758))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2626:2626) (2653:2653:2653))
        (PORT asdata (1266:1266:1266) (1232:1232:1232))
        (PORT sclr (2370:2370:2370) (2395:2395:2395))
        (PORT ena (1372:1372:1372) (1325:1325:1325))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1040:1040:1040) (1071:1071:1071))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2212:2212:2212))
        (PORT asdata (784:784:784) (797:797:797))
        (PORT sclr (2370:2370:2370) (2395:2395:2395))
        (PORT ena (1414:1414:1414) (1378:1378:1378))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (763:763:763) (793:793:793))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2212:2212:2212))
        (PORT asdata (1710:1710:1710) (1683:1683:1683))
        (PORT sclr (2370:2370:2370) (2395:2395:2395))
        (PORT ena (1414:1414:1414) (1378:1378:1378))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (483:483:483) (550:550:550))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2626:2626) (2653:2653:2653))
        (PORT asdata (815:815:815) (819:819:819))
        (PORT sclr (2370:2370:2370) (2395:2395:2395))
        (PORT ena (1372:1372:1372) (1325:1325:1325))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|VCOUNT\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (563:563:563))
        (PORT datab (314:314:314) (401:401:401))
        (PORT datad (283:283:283) (358:358:358))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (480:480:480) (544:544:544))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2626:2626) (2653:2653:2653))
        (PORT asdata (1721:1721:1721) (1699:1699:1699))
        (PORT sclr (2370:2370:2370) (2395:2395:2395))
        (PORT ena (1372:1372:1372) (1325:1325:1325))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (425:425:425))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2623:2623:2623) (2641:2641:2641))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1329:1329:1329) (1369:1369:1369))
        (PORT ena (1358:1358:1358) (1304:1304:1304))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (414:414:414))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2623:2623:2623) (2641:2641:2641))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1329:1329:1329) (1369:1369:1369))
        (PORT ena (1358:1358:1358) (1304:1304:1304))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (427:427:427))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2623:2623:2623) (2641:2641:2641))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1329:1329:1329) (1369:1369:1369))
        (PORT ena (1358:1358:1358) (1304:1304:1304))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[8\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (417:417:417))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2623:2623:2623) (2641:2641:2641))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1329:1329:1329) (1369:1369:1369))
        (PORT ena (1358:1358:1358) (1304:1304:1304))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (426:426:426))
        (PORT datab (325:325:325) (418:418:418))
        (PORT datac (443:443:443) (505:505:505))
        (PORT datad (293:293:293) (373:373:373))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (413:413:413))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE control_LCD\|VCOUNT\|oCOUNT\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1329:1329:1329) (1369:1369:1369))
        (PORT ena (1391:1391:1391) (1350:1350:1350))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|VCOUNT\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (423:423:423))
        (PORT datab (241:241:241) (280:280:280))
        (PORT datac (278:278:278) (371:371:371))
        (PORT datad (302:302:302) (385:385:385))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|always0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (305:305:305) (387:387:387))
        (PORT datac (276:276:276) (356:356:356))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|always0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (306:306:306) (389:389:389))
        (PORT datad (376:376:376) (381:381:381))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (543:543:543))
        (PORT datab (314:314:314) (401:401:401))
        (PORT datac (274:274:274) (353:353:353))
        (PORT datad (284:284:284) (358:358:358))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (423:423:423))
        (PORT datab (321:321:321) (413:413:413))
        (PORT datac (272:272:272) (365:365:365))
        (PORT datad (291:291:291) (371:371:371))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (430:430:430))
        (PORT datab (477:477:477) (540:540:540))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (301:301:301) (385:385:385))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (429:429:429))
        (PORT datab (242:242:242) (280:280:280))
        (PORT datac (277:277:277) (370:370:370))
        (PORT datad (301:301:301) (385:385:385))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|always0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (832:832:832) (884:884:884))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE control_LCD\|always0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (629:629:629))
        (PORT datab (757:757:757) (800:800:800))
        (PORT datac (593:593:593) (580:580:580))
        (PORT datad (424:424:424) (475:475:475))
        (IOPATH dataa combout (400:400:400) (382:382:382))
        (IOPATH datab combout (402:402:402) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4046:4046:4046) (4134:4134:4134))
        (PORT datab (4129:4129:4129) (4331:4331:4331))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4479:4479:4479) (4556:4556:4556))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4408:4408:4408) (4618:4618:4618))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (4640:4640:4640) (4623:4623:4623))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (3622:3622:3622) (3594:3594:3594))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE control_LCD\|always0\~6clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1960:1960:1960) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE posY\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (477:477:477))
        (PORT datac (4923:4923:4923) (4915:4915:4915))
        (PORT datad (1964:1964:1964) (1958:1958:1958))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2624:2624:2624) (2642:2642:2642))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (4034:4034:4034) (4199:4199:4199))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (4040:4040:4040) (4276:4276:4276))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE posY\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datab (455:455:455) (472:472:472))
        (PORT datac (4679:4679:4679) (4825:4825:4825))
        (PORT datad (1964:1964:1964) (1957:1957:1957))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE posY\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4594:4594:4594) (4609:4609:4609))
        (PORT datac (317:317:317) (392:392:392))
        (PORT datad (1965:1965:1965) (1959:1959:1959))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (4327:4327:4327) (4510:4510:4510))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE posY\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4427:4427:4427) (4514:4514:4514))
        (PORT datab (351:351:351) (422:422:422))
        (PORT datad (1965:1965:1965) (1959:1959:1959))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1142w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (723:723:723))
        (PORT datab (452:452:452) (475:475:475))
        (PORT datac (425:425:425) (445:445:445))
        (PORT datad (446:446:446) (460:460:460))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE posX\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2042:2042:2042) (2064:2064:2064))
        (PORT datab (1721:1721:1721) (1705:1705:1705))
        (PORT datad (8900:8900:8900) (8796:8796:8796))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE posX\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (256:256:256) (290:290:290))
        (PORT datad (2008:2008:2008) (2017:2017:2017))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE posX\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (723:723:723))
        (PORT datab (8905:8905:8905) (8902:8902:8902))
        (PORT datad (1976:1976:1976) (1972:1972:1972))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4094:4094:4094) (4142:4142:4142))
        (PORT datab (4202:4202:4202) (4136:4136:4136))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE posX\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (691:691:691))
        (PORT datab (2003:2003:2003) (2006:2006:2006))
        (PORT datad (4640:4640:4640) (4663:4663:4663))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (4255:4255:4255) (4295:4295:4295))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE posX\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2040:2040:2040) (2063:2063:2063))
        (PORT datab (257:257:257) (291:291:291))
        (PORT datad (4491:4491:4491) (4477:4477:4477))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (4311:4311:4311) (4348:4348:4348))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE posX\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2041:2041:2041) (2063:2063:2063))
        (PORT datab (681:681:681) (685:685:685))
        (PORT datad (4305:4305:4305) (4350:4350:4350))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4632:4632:4632) (4643:4643:4643))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE posX\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4010:4010:4010) (4069:4069:4069))
        (PORT datab (660:660:660) (668:668:668))
        (PORT datad (2009:2009:2009) (2017:2017:2017))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4491:4491:4491) (4576:4576:4576))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE posX\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (297:297:297))
        (PORT datab (2004:2004:2004) (2007:2007:2007))
        (PORT datad (4271:4271:4271) (4260:4260:4260))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (5008:5008:5008) (5196:5196:5196))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE posX\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2042:2042:2042) (2064:2064:2064))
        (PORT datab (705:705:705) (714:714:714))
        (PORT datad (3909:3909:3909) (3930:3930:3930))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE posY\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (314:314:314))
        (PORT datac (4499:4499:4499) (4418:4418:4418))
        (PORT datad (1976:1976:1976) (1972:1972:1972))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE posY\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (764:764:764))
        (PORT datab (4132:4132:4132) (4087:4087:4087))
        (PORT datad (1974:1974:1974) (1971:1971:1971))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE posY\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4305:4305:4305) (4317:4317:4317))
        (PORT datab (410:410:410) (429:429:429))
        (PORT datad (1976:1976:1976) (1972:1972:1972))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE posY\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (298:298:298))
        (PORT datab (3956:3956:3956) (3942:3942:3942))
        (PORT datad (1974:1974:1974) (1971:1971:1971))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2772:2772:2772) (2827:2827:2827))
        (PORT d[1] (2486:2486:2486) (2535:2535:2535))
        (PORT d[2] (2504:2504:2504) (2551:2551:2551))
        (PORT d[3] (2520:2520:2520) (2488:2488:2488))
        (PORT d[4] (2612:2612:2612) (2702:2702:2702))
        (PORT d[5] (2624:2624:2624) (2718:2718:2718))
        (PORT d[6] (2597:2597:2597) (2666:2666:2666))
        (PORT d[7] (2882:2882:2882) (2946:2946:2946))
        (PORT d[8] (2254:2254:2254) (2348:2348:2348))
        (PORT d[9] (2717:2717:2717) (2704:2704:2704))
        (PORT d[10] (2310:2310:2310) (2410:2410:2410))
        (PORT d[11] (2664:2664:2664) (2644:2644:2644))
        (PORT d[12] (2212:2212:2212) (2277:2277:2277))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (PORT d[0] (1787:1787:1787) (1815:1815:1815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2624:2624:2624) (2642:2642:2642))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1112w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (438:438:438))
        (PORT datab (342:342:342) (423:423:423))
        (PORT datac (318:318:318) (392:392:392))
        (PORT datad (318:318:318) (376:376:376))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2935:2935:2935))
        (PORT d[1] (2502:2502:2502) (2566:2566:2566))
        (PORT d[2] (2653:2653:2653) (2622:2622:2622))
        (PORT d[3] (2522:2522:2522) (2578:2578:2578))
        (PORT d[4] (2643:2643:2643) (2734:2734:2734))
        (PORT d[5] (2289:2289:2289) (2395:2395:2395))
        (PORT d[6] (2579:2579:2579) (2646:2646:2646))
        (PORT d[7] (2845:2845:2845) (2906:2906:2906))
        (PORT d[8] (2305:2305:2305) (2405:2405:2405))
        (PORT d[9] (2799:2799:2799) (2952:2952:2952))
        (PORT d[10] (2282:2282:2282) (2377:2377:2377))
        (PORT d[11] (2642:2642:2642) (2626:2626:2626))
        (PORT d[12] (2238:2238:2238) (2312:2312:2312))
        (PORT clk (2499:2499:2499) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2520:2520:2520))
        (PORT d[0] (2256:2256:2256) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1132w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (441:441:441))
        (PORT datab (350:350:350) (421:421:421))
        (PORT datac (316:316:316) (391:391:391))
        (PORT datad (421:421:421) (435:435:435))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2225:2225:2225))
        (PORT d[1] (2139:2139:2139) (2113:2113:2113))
        (PORT d[2] (2161:2161:2161) (2136:2136:2136))
        (PORT d[3] (2115:2115:2115) (2088:2088:2088))
        (PORT d[4] (2490:2490:2490) (2490:2490:2490))
        (PORT d[5] (2096:2096:2096) (2083:2083:2083))
        (PORT d[6] (2172:2172:2172) (2151:2151:2151))
        (PORT d[7] (2400:2400:2400) (2357:2357:2357))
        (PORT d[8] (2248:2248:2248) (2237:2237:2237))
        (PORT d[9] (2124:2124:2124) (2108:2108:2108))
        (PORT d[10] (2211:2211:2211) (2209:2209:2209))
        (PORT d[11] (2198:2198:2198) (2183:2183:2183))
        (PORT d[12] (2133:2133:2133) (2106:2106:2106))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (PORT d[0] (1529:1529:1529) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3920:3920:3920) (3930:3930:3930))
        (PORT datab (1435:1435:1435) (1375:1375:1375))
        (PORT datac (3112:3112:3112) (3127:3127:3127))
        (PORT datad (1407:1407:1407) (1382:1382:1382))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1122w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (441:441:441))
        (PORT datab (345:345:345) (427:427:427))
        (PORT datac (316:316:316) (390:390:390))
        (PORT datad (315:315:315) (373:373:373))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3032:3032:3032) (3053:3053:3053))
        (PORT d[1] (2585:2585:2585) (2621:2621:2621))
        (PORT d[2] (2737:2737:2737) (2750:2750:2750))
        (PORT d[3] (2222:2222:2222) (2287:2287:2287))
        (PORT d[4] (2966:2966:2966) (3024:3024:3024))
        (PORT d[5] (2617:2617:2617) (2698:2698:2698))
        (PORT d[6] (2512:2512:2512) (2566:2566:2566))
        (PORT d[7] (3064:3064:3064) (3220:3220:3220))
        (PORT d[8] (2714:2714:2714) (2888:2888:2888))
        (PORT d[9] (2829:2829:2829) (2856:2856:2856))
        (PORT d[10] (2288:2288:2288) (2375:2375:2375))
        (PORT d[11] (2720:2720:2720) (2877:2877:2877))
        (PORT d[12] (2941:2941:2941) (3001:3001:3001))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (PORT d[0] (2405:2405:2405) (2393:2393:2393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3166:3166:3166) (3178:3178:3178))
        (PORT datab (1740:1740:1740) (1663:1663:1663))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1738:1738:1738) (1749:1749:1749))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1102w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (437:437:437))
        (PORT datab (342:342:342) (423:423:423))
        (PORT datac (318:318:318) (393:393:393))
        (PORT datad (318:318:318) (377:377:377))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2902:2902:2902) (2996:2996:2996))
        (PORT d[1] (2942:2942:2942) (3030:3030:3030))
        (PORT d[2] (2882:2882:2882) (2942:2942:2942))
        (PORT d[3] (2718:2718:2718) (2825:2825:2825))
        (PORT d[4] (2704:2704:2704) (2747:2747:2747))
        (PORT d[5] (2681:2681:2681) (2782:2782:2782))
        (PORT d[6] (2613:2613:2613) (2682:2682:2682))
        (PORT d[7] (2609:2609:2609) (2684:2684:2684))
        (PORT d[8] (2401:2401:2401) (2510:2510:2510))
        (PORT d[9] (2395:2395:2395) (2506:2506:2506))
        (PORT d[10] (2720:2720:2720) (2813:2813:2813))
        (PORT d[11] (2055:2055:2055) (2163:2163:2163))
        (PORT d[12] (2780:2780:2780) (2943:2943:2943))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (PORT d[0] (2068:2068:2068) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1594:1594:1594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1595:1595:1595))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1595:1595:1595))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1082w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (442:442:442))
        (PORT datab (346:346:346) (427:427:427))
        (PORT datac (315:315:315) (389:389:389))
        (PORT datad (315:315:315) (373:373:373))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2698:2698:2698) (2725:2725:2725))
        (PORT d[1] (2568:2568:2568) (2615:2615:2615))
        (PORT d[2] (2538:2538:2538) (2542:2542:2542))
        (PORT d[3] (2158:2158:2158) (2184:2184:2184))
        (PORT d[4] (2576:2576:2576) (2625:2625:2625))
        (PORT d[5] (2398:2398:2398) (2397:2397:2397))
        (PORT d[6] (2217:2217:2217) (2244:2244:2244))
        (PORT d[7] (2756:2756:2756) (2746:2746:2746))
        (PORT d[8] (2618:2618:2618) (2732:2732:2732))
        (PORT d[9] (2413:2413:2413) (2419:2419:2419))
        (PORT d[10] (1912:1912:1912) (1974:1974:1974))
        (PORT d[11] (2561:2561:2561) (2620:2620:2620))
        (PORT d[12] (2863:2863:2863) (2876:2876:2876))
        (PORT clk (2501:2501:2501) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2522:2522:2522))
        (PORT d[0] (1613:1613:1613) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1065w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (925:925:925))
        (PORT datab (454:454:454) (477:477:477))
        (PORT datac (699:699:699) (685:685:685))
        (PORT datad (449:449:449) (463:463:463))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2518:2518:2518))
        (PORT d[1] (2445:2445:2445) (2468:2468:2468))
        (PORT d[2] (2524:2524:2524) (2579:2579:2579))
        (PORT d[3] (2508:2508:2508) (2537:2537:2537))
        (PORT d[4] (2516:2516:2516) (2558:2558:2558))
        (PORT d[5] (2471:2471:2471) (2465:2465:2465))
        (PORT d[6] (2307:2307:2307) (2400:2400:2400))
        (PORT d[7] (2206:2206:2206) (2263:2263:2263))
        (PORT d[8] (2291:2291:2291) (2388:2388:2388))
        (PORT d[9] (2440:2440:2440) (2434:2434:2434))
        (PORT d[10] (1752:1752:1752) (1808:1808:1808))
        (PORT d[11] (2359:2359:2359) (2438:2438:2438))
        (PORT d[12] (2290:2290:2290) (2282:2282:2282))
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (PORT d[0] (1758:1758:1758) (1767:1767:1767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1092w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (429:429:429))
        (PORT datab (335:335:335) (414:414:414))
        (PORT datac (324:324:324) (399:399:399))
        (PORT datad (325:325:325) (384:384:384))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3007:3007:3007) (3024:3024:3024))
        (PORT d[1] (2545:2545:2545) (2588:2588:2588))
        (PORT d[2] (2519:2519:2519) (2528:2528:2528))
        (PORT d[3] (2500:2500:2500) (2558:2558:2558))
        (PORT d[4] (2565:2565:2565) (2599:2599:2599))
        (PORT d[5] (2924:2924:2924) (2992:2992:2992))
        (PORT d[6] (2585:2585:2585) (2654:2654:2654))
        (PORT d[7] (2795:2795:2795) (2784:2784:2784))
        (PORT d[8] (2733:2733:2733) (2907:2907:2907))
        (PORT d[9] (2633:2633:2633) (2668:2668:2668))
        (PORT d[10] (2263:2263:2263) (2318:2318:2318))
        (PORT d[11] (2715:2715:2715) (2849:2849:2849))
        (PORT d[12] (2780:2780:2780) (2769:2769:2769))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (PORT d[0] (1987:1987:1987) (1976:1976:1976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3635:3635:3635) (3641:3641:3641))
        (PORT datab (1778:1778:1778) (1807:1807:1807))
        (PORT datac (3922:3922:3922) (3932:3932:3932))
        (PORT datad (962:962:962) (938:938:938))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3634:3634:3634) (3640:3640:3640))
        (PORT datab (3681:3681:3681) (3583:3583:3583))
        (PORT datac (1547:1547:1547) (1498:1498:1498))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2624:2624:2624) (2642:2642:2642))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1213w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (437:437:437))
        (PORT datab (341:341:341) (422:422:422))
        (PORT datac (319:319:319) (393:393:393))
        (PORT datad (319:319:319) (377:377:377))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a237.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (3036:3036:3036))
        (PORT d[1] (2954:2954:2954) (3054:3054:3054))
        (PORT d[2] (2934:2934:2934) (2993:2993:2993))
        (PORT d[3] (2687:2687:2687) (2826:2826:2826))
        (PORT d[4] (2990:2990:2990) (3094:3094:3094))
        (PORT d[5] (2865:2865:2865) (2942:2942:2942))
        (PORT d[6] (2612:2612:2612) (2688:2688:2688))
        (PORT d[7] (2979:2979:2979) (3102:3102:3102))
        (PORT d[8] (2602:2602:2602) (2706:2706:2706))
        (PORT d[9] (2692:2692:2692) (2795:2795:2795))
        (PORT d[10] (2624:2624:2624) (2709:2709:2709))
        (PORT d[11] (2692:2692:2692) (2852:2852:2852))
        (PORT d[12] (3080:3080:3080) (3218:3218:3218))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a237.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2511:2511:2511))
        (PORT d[0] (2128:2128:2128) (2190:2190:2190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a237.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a237.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a237.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a237.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a237.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1193w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (435:435:435))
        (PORT datab (340:340:340) (420:420:420))
        (PORT datac (320:320:320) (395:395:395))
        (PORT datad (320:320:320) (379:379:379))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a205.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (2898:2898:2898))
        (PORT d[1] (2758:2758:2758) (2780:2780:2780))
        (PORT d[2] (2915:2915:2915) (2976:2976:2976))
        (PORT d[3] (2607:2607:2607) (2724:2724:2724))
        (PORT d[4] (2859:2859:2859) (2912:2912:2912))
        (PORT d[5] (3056:3056:3056) (3172:3172:3172))
        (PORT d[6] (2607:2607:2607) (2718:2718:2718))
        (PORT d[7] (2586:2586:2586) (2676:2676:2676))
        (PORT d[8] (2600:2600:2600) (2717:2717:2717))
        (PORT d[9] (2731:2731:2731) (2878:2878:2878))
        (PORT d[10] (2506:2506:2506) (2574:2574:2574))
        (PORT d[11] (2896:2896:2896) (2981:2981:2981))
        (PORT d[12] (3055:3055:3055) (3193:3193:3193))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a205.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2545:2545:2545))
        (PORT d[0] (2239:2239:2239) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a205.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a205.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a205.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a205.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a205.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3634:3634:3634) (3640:3640:3640))
        (PORT datab (1494:1494:1494) (1534:1534:1534))
        (PORT datac (3919:3919:3919) (3928:3928:3928))
        (PORT datad (1843:1843:1843) (1778:1778:1778))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1163w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (720:720:720))
        (PORT datab (455:455:455) (478:478:478))
        (PORT datac (420:420:420) (440:440:440))
        (PORT datad (450:450:450) (464:464:464))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2663:2663:2663))
        (PORT d[1] (2469:2469:2469) (2494:2494:2494))
        (PORT d[2] (2434:2434:2434) (2454:2454:2454))
        (PORT d[3] (2325:2325:2325) (2403:2403:2403))
        (PORT d[4] (2630:2630:2630) (2706:2706:2706))
        (PORT d[5] (2619:2619:2619) (2760:2760:2760))
        (PORT d[6] (2329:2329:2329) (2349:2349:2349))
        (PORT d[7] (2544:2544:2544) (2633:2633:2633))
        (PORT d[8] (2607:2607:2607) (2732:2732:2732))
        (PORT d[9] (2528:2528:2528) (2611:2611:2611))
        (PORT d[10] (2057:2057:2057) (2106:2106:2106))
        (PORT d[11] (2379:2379:2379) (2462:2462:2462))
        (PORT d[12] (2320:2320:2320) (2315:2315:2315))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (PORT d[0] (1919:1919:1919) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1152w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (430:430:430))
        (PORT datab (336:336:336) (415:415:415))
        (PORT datac (323:323:323) (398:398:398))
        (PORT datad (324:324:324) (383:383:383))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (3052:3052:3052))
        (PORT d[1] (2486:2486:2486) (2544:2544:2544))
        (PORT d[2] (2554:2554:2554) (2628:2628:2628))
        (PORT d[3] (2738:2738:2738) (2846:2846:2846))
        (PORT d[4] (2490:2490:2490) (2546:2546:2546))
        (PORT d[5] (2632:2632:2632) (2729:2729:2729))
        (PORT d[6] (2677:2677:2677) (2757:2757:2757))
        (PORT d[7] (2510:2510:2510) (2581:2581:2581))
        (PORT d[8] (2036:2036:2036) (2150:2150:2150))
        (PORT d[9] (2465:2465:2465) (2587:2587:2587))
        (PORT d[10] (2502:2502:2502) (2585:2585:2585))
        (PORT d[11] (2046:2046:2046) (2153:2153:2153))
        (PORT d[12] (2589:2589:2589) (2641:2641:2641))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (PORT d[0] (1839:1839:1839) (1890:1890:1890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (801:801:801))
        (PORT datab (3074:3074:3074) (3140:3140:3140))
        (PORT datac (2492:2492:2492) (2571:2571:2571))
        (PORT datad (2568:2568:2568) (2654:2654:2654))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1203w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (433:433:433))
        (PORT datab (339:339:339) (419:419:419))
        (PORT datac (321:321:321) (396:396:396))
        (PORT datad (322:322:322) (380:380:380))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a221.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3137:3137:3137) (3204:3204:3204))
        (PORT d[1] (2757:2757:2757) (2776:2776:2776))
        (PORT d[2] (2928:2928:2928) (2988:2988:2988))
        (PORT d[3] (2863:2863:2863) (2889:2889:2889))
        (PORT d[4] (3041:3041:3041) (3048:3048:3048))
        (PORT d[5] (3086:3086:3086) (3206:3206:3206))
        (PORT d[6] (2694:2694:2694) (2786:2786:2786))
        (PORT d[7] (2633:2633:2633) (2728:2728:2728))
        (PORT d[8] (2614:2614:2614) (2738:2738:2738))
        (PORT d[9] (3061:3061:3061) (3199:3199:3199))
        (PORT d[10] (2178:2178:2178) (2254:2254:2254))
        (PORT d[11] (2636:2636:2636) (2733:2733:2733))
        (PORT d[12] (2617:2617:2617) (2646:2646:2646))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a221.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2540:2540:2540))
        (PORT d[0] (2294:2294:2294) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a221.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a221.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a221.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a221.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a221.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1223w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (434:434:434))
        (PORT datab (339:339:339) (419:419:419))
        (PORT datac (321:321:321) (395:395:395))
        (PORT datad (321:321:321) (380:380:380))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a253.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2634:2634:2634))
        (PORT d[1] (2549:2549:2549) (2618:2618:2618))
        (PORT d[2] (2594:2594:2594) (2720:2720:2720))
        (PORT d[3] (2667:2667:2667) (2805:2805:2805))
        (PORT d[4] (2581:2581:2581) (2660:2660:2660))
        (PORT d[5] (2871:2871:2871) (2959:2959:2959))
        (PORT d[6] (2558:2558:2558) (2629:2629:2629))
        (PORT d[7] (2613:2613:2613) (2697:2697:2697))
        (PORT d[8] (2364:2364:2364) (2474:2474:2474))
        (PORT d[9] (2343:2343:2343) (2455:2455:2455))
        (PORT d[10] (2589:2589:2589) (2678:2678:2678))
        (PORT d[11] (2356:2356:2356) (2483:2483:2483))
        (PORT d[12] (2498:2498:2498) (2561:2561:2561))
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a253.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (PORT d[0] (2327:2327:2327) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a253.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a253.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a253.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a253.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a253.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1964:1964:1964) (1898:1898:1898))
        (PORT datab (3078:3078:3078) (3146:3146:3146))
        (PORT datac (2493:2493:2493) (2572:2572:2572))
        (PORT datad (1834:1834:1834) (1754:1754:1754))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1183w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (448:448:448))
        (PORT datab (455:455:455) (472:472:472))
        (PORT datac (299:299:299) (375:375:375))
        (PORT datad (322:322:322) (381:381:381))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2970:2970:2970))
        (PORT d[1] (2988:2988:2988) (3095:3095:3095))
        (PORT d[2] (2869:2869:2869) (2926:2926:2926))
        (PORT d[3] (2642:2642:2642) (2785:2785:2785))
        (PORT d[4] (2590:2590:2590) (2672:2672:2672))
        (PORT d[5] (2541:2541:2541) (2635:2635:2635))
        (PORT d[6] (2625:2625:2625) (2694:2694:2694))
        (PORT d[7] (2641:2641:2641) (2718:2718:2718))
        (PORT d[8] (2382:2382:2382) (2490:2490:2490))
        (PORT d[9] (2379:2379:2379) (2485:2485:2485))
        (PORT d[10] (2715:2715:2715) (2807:2807:2807))
        (PORT d[11] (2374:2374:2374) (2470:2470:2470))
        (PORT d[12] (2795:2795:2795) (2961:2961:2961))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (PORT d[0] (2187:2187:2187) (2213:2213:2213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1594:1594:1594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1594:1594:1594))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1594:1594:1594))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1173w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (722:722:722))
        (PORT datab (454:454:454) (477:477:477))
        (PORT datac (423:423:423) (443:443:443))
        (PORT datad (448:448:448) (462:462:462))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2483:2483:2483))
        (PORT d[1] (2450:2450:2450) (2472:2472:2472))
        (PORT d[2] (2365:2365:2365) (2337:2337:2337))
        (PORT d[3] (2222:2222:2222) (2308:2308:2308))
        (PORT d[4] (2471:2471:2471) (2467:2467:2467))
        (PORT d[5] (1954:1954:1954) (1925:1925:1925))
        (PORT d[6] (2209:2209:2209) (2289:2289:2289))
        (PORT d[7] (2215:2215:2215) (2273:2273:2273))
        (PORT d[8] (2227:2227:2227) (2311:2311:2311))
        (PORT d[9] (2075:2075:2075) (2066:2066:2066))
        (PORT d[10] (2088:2088:2088) (2125:2125:2125))
        (PORT d[11] (2374:2374:2374) (2454:2454:2454))
        (PORT d[12] (2357:2357:2357) (2352:2352:2352))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT d[0] (1858:1858:1858) (1813:1813:1813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3835:3835:3835) (3917:3917:3917))
        (PORT datab (3083:3083:3083) (3152:3152:3152))
        (PORT datac (2493:2493:2493) (2572:2572:2572))
        (PORT datad (1281:1281:1281) (1244:1244:1244))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (3059:3059:3059) (3149:3149:3149))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|address_reg_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2624:2624:2624) (2642:2642:2642))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3023:3023:3023) (3061:3061:3061))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1722:1722:1722) (1636:1636:1636))
        (PORT datad (3357:3357:3357) (3365:3365:3365))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1199:1199:1199))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (3356:3356:3356) (3364:3364:3364))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2628:2628:2628))
        (PORT d[1] (2221:2221:2221) (2242:2242:2242))
        (PORT d[2] (2497:2497:2497) (2526:2526:2526))
        (PORT d[3] (1943:1943:1943) (2008:2008:2008))
        (PORT d[4] (2556:2556:2556) (2582:2582:2582))
        (PORT d[5] (1900:1900:1900) (1963:1963:1963))
        (PORT d[6] (2426:2426:2426) (2431:2431:2431))
        (PORT d[7] (2446:2446:2446) (2480:2480:2480))
        (PORT d[8] (2288:2288:2288) (2382:2382:2382))
        (PORT d[9] (2334:2334:2334) (2371:2371:2371))
        (PORT d[10] (2560:2560:2560) (2649:2649:2649))
        (PORT d[11] (2557:2557:2557) (2582:2582:2582))
        (PORT d[12] (2147:2147:2147) (2214:2214:2214))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (PORT d[0] (1765:1765:1765) (1802:1802:1802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1980:1980:1980) (1949:1949:1949))
        (PORT d[1] (1766:1766:1766) (1738:1738:1738))
        (PORT d[2] (1741:1741:1741) (1701:1701:1701))
        (PORT d[3] (1755:1755:1755) (1733:1733:1733))
        (PORT d[4] (2081:2081:2081) (2054:2054:2054))
        (PORT d[5] (1689:1689:1689) (1657:1657:1657))
        (PORT d[6] (1814:1814:1814) (1797:1797:1797))
        (PORT d[7] (1757:1757:1757) (1737:1737:1737))
        (PORT d[8] (1857:1857:1857) (1851:1851:1851))
        (PORT d[9] (1864:1864:1864) (1857:1857:1857))
        (PORT d[10] (1546:1546:1546) (1557:1557:1557))
        (PORT d[11] (1789:1789:1789) (1768:1768:1768))
        (PORT d[12] (1804:1804:1804) (1779:1779:1779))
        (PORT clk (2574:2574:2574) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2602:2602:2602))
        (PORT d[0] (1301:1301:1301) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2575:2575:2575) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1601:1601:1601) (1603:1603:1603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1604:1604:1604))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1604:1604:1604))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2775:2775:2775))
        (PORT d[1] (2471:2471:2471) (2540:2540:2540))
        (PORT d[2] (2490:2490:2490) (2534:2534:2534))
        (PORT d[3] (2264:2264:2264) (2243:2243:2243))
        (PORT d[4] (3037:3037:3037) (3113:3113:3113))
        (PORT d[5] (2662:2662:2662) (2757:2757:2757))
        (PORT d[6] (2530:2530:2530) (2595:2595:2595))
        (PORT d[7] (2509:2509:2509) (2576:2576:2576))
        (PORT d[8] (2242:2242:2242) (2335:2335:2335))
        (PORT d[9] (2318:2318:2318) (2379:2379:2379))
        (PORT d[10] (2295:2295:2295) (2393:2393:2393))
        (PORT d[11] (2684:2684:2684) (2666:2666:2666))
        (PORT d[12] (1842:1842:1842) (1917:1917:1917))
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
        (PORT d[0] (2160:2160:2160) (2196:2196:2196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (728:728:728))
        (PORT datab (1778:1778:1778) (1740:1740:1740))
        (PORT datac (2059:2059:2059) (2066:2066:2066))
        (PORT datad (2061:2061:2061) (2095:2095:2095))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3352:3352:3352) (3437:3437:3437))
        (PORT d[1] (2688:2688:2688) (2836:2836:2836))
        (PORT d[2] (2901:2901:2901) (2972:2972:2972))
        (PORT d[3] (2878:2878:2878) (2932:2932:2932))
        (PORT d[4] (3017:3017:3017) (3114:3114:3114))
        (PORT d[5] (2872:2872:2872) (2960:2960:2960))
        (PORT d[6] (2567:2567:2567) (2634:2634:2634))
        (PORT d[7] (2886:2886:2886) (2951:2951:2951))
        (PORT d[8] (2633:2633:2633) (2727:2727:2727))
        (PORT d[9] (2779:2779:2779) (2931:2931:2931))
        (PORT d[10] (2651:2651:2651) (2793:2793:2793))
        (PORT d[11] (2770:2770:2770) (2788:2788:2788))
        (PORT d[12] (2263:2263:2263) (2368:2368:2368))
        (PORT clk (2492:2492:2492) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2511:2511:2511))
        (PORT d[0] (2204:2204:2204) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1180:1180:1180))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2525:2525:2525) (2545:2545:2545))
        (PORT datad (2064:2064:2064) (2099:2099:2099))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a238.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2941:2941:2941) (3056:3056:3056))
        (PORT d[1] (2774:2774:2774) (2906:2906:2906))
        (PORT d[2] (2900:2900:2900) (2960:2960:2960))
        (PORT d[3] (2675:2675:2675) (2815:2815:2815))
        (PORT d[4] (2817:2817:2817) (2914:2914:2914))
        (PORT d[5] (2599:2599:2599) (2695:2695:2695))
        (PORT d[6] (2631:2631:2631) (2701:2701:2701))
        (PORT d[7] (2616:2616:2616) (2738:2738:2738))
        (PORT d[8] (2393:2393:2393) (2504:2504:2504))
        (PORT d[9] (2421:2421:2421) (2531:2531:2531))
        (PORT d[10] (2734:2734:2734) (2827:2827:2827))
        (PORT d[11] (2385:2385:2385) (2482:2482:2482))
        (PORT d[12] (2804:2804:2804) (2967:2967:2967))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a238.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2591:2591:2591))
        (PORT d[0] (2077:2077:2077) (2094:2094:2094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a238.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a238.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a238.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a238.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a238.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a206.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (2749:2749:2749))
        (PORT d[1] (2243:2243:2243) (2265:2265:2265))
        (PORT d[2] (2378:2378:2378) (2394:2394:2394))
        (PORT d[3] (2183:2183:2183) (2248:2248:2248))
        (PORT d[4] (2540:2540:2540) (2580:2580:2580))
        (PORT d[5] (2242:2242:2242) (2299:2299:2299))
        (PORT d[6] (2532:2532:2532) (2599:2599:2599))
        (PORT d[7] (2654:2654:2654) (2718:2718:2718))
        (PORT d[8] (2215:2215:2215) (2308:2308:2308))
        (PORT d[9] (2322:2322:2322) (2386:2386:2386))
        (PORT d[10] (2267:2267:2267) (2361:2361:2361))
        (PORT d[11] (2286:2286:2286) (2278:2278:2278))
        (PORT d[12] (1872:1872:1872) (1940:1940:1940))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a206.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT d[0] (2085:2085:2085) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a206.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a206.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a206.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a206.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a206.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3256:3256:3256) (3323:3323:3323))
        (PORT datab (2113:2113:2113) (2144:2144:2144))
        (PORT datac (2058:2058:2058) (2064:2064:2064))
        (PORT datad (1399:1399:1399) (1354:1354:1354))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2603:2603:2603))
        (PORT d[1] (2551:2551:2551) (2661:2661:2661))
        (PORT d[2] (2422:2422:2422) (2445:2445:2445))
        (PORT d[3] (2589:2589:2589) (2669:2669:2669))
        (PORT d[4] (2580:2580:2580) (2653:2653:2653))
        (PORT d[5] (2295:2295:2295) (2397:2397:2397))
        (PORT d[6] (2443:2443:2443) (2479:2479:2479))
        (PORT d[7] (2594:2594:2594) (2678:2678:2678))
        (PORT d[8] (2531:2531:2531) (2555:2555:2555))
        (PORT d[9] (2902:2902:2902) (2950:2950:2950))
        (PORT d[10] (2254:2254:2254) (2348:2348:2348))
        (PORT d[11] (2763:2763:2763) (2934:2934:2934))
        (PORT d[12] (1930:1930:1930) (2010:2010:2010))
        (PORT clk (2496:2496:2496) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2519:2519:2519))
        (PORT d[0] (2005:2005:2005) (2006:2006:2006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2110:2110:2110) (2010:2010:2010))
        (PORT d[1] (1866:1866:1866) (1890:1890:1890))
        (PORT d[2] (2241:2241:2241) (2174:2174:2174))
        (PORT d[3] (1869:1869:1869) (1924:1924:1924))
        (PORT d[4] (2189:2189:2189) (2228:2228:2228))
        (PORT d[5] (1777:1777:1777) (1836:1836:1836))
        (PORT d[6] (2279:2279:2279) (2215:2215:2215))
        (PORT d[7] (2238:2238:2238) (2269:2269:2269))
        (PORT d[8] (1863:1863:1863) (1919:1919:1919))
        (PORT d[9] (1983:1983:1983) (2024:2024:2024))
        (PORT d[10] (1954:1954:1954) (2015:2015:2015))
        (PORT d[11] (2227:2227:2227) (2165:2165:2165))
        (PORT d[12] (1771:1771:1771) (1807:1807:1807))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (PORT d[0] (1774:1774:1774) (1805:1805:1805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2232:2232:2232) (2213:2213:2213))
        (PORT datab (1508:1508:1508) (1531:1531:1531))
        (PORT datac (2060:2060:2060) (2066:2066:2066))
        (PORT datad (2059:2059:2059) (2093:2093:2093))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a222.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2995:2995:2995) (3068:3068:3068))
        (PORT d[1] (2539:2539:2539) (2642:2642:2642))
        (PORT d[2] (2877:2877:2877) (2918:2918:2918))
        (PORT d[3] (2628:2628:2628) (2714:2714:2714))
        (PORT d[4] (2612:2612:2612) (2698:2698:2698))
        (PORT d[5] (2671:2671:2671) (2762:2762:2762))
        (PORT d[6] (2792:2792:2792) (2821:2821:2821))
        (PORT d[7] (2888:2888:2888) (2955:2955:2955))
        (PORT d[8] (2593:2593:2593) (2703:2703:2703))
        (PORT d[9] (2704:2704:2704) (2774:2774:2774))
        (PORT d[10] (2915:2915:2915) (2983:2983:2983))
        (PORT d[11] (2976:2976:2976) (3036:3036:3036))
        (PORT d[12] (2772:2772:2772) (2924:2924:2924))
        (PORT clk (2558:2558:2558) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a222.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2587:2587:2587))
        (PORT d[0] (2312:2312:2312) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a222.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a222.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a222.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a222.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1589:1589:1589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a222.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1589:1589:1589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a254.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3030:3030:3030) (3119:3119:3119))
        (PORT d[1] (2477:2477:2477) (2544:2544:2544))
        (PORT d[2] (2502:2502:2502) (2547:2547:2547))
        (PORT d[3] (2246:2246:2246) (2226:2226:2226))
        (PORT d[4] (3011:3011:3011) (3071:3071:3071))
        (PORT d[5] (2643:2643:2643) (2737:2737:2737))
        (PORT d[6] (2560:2560:2560) (2626:2626:2626))
        (PORT d[7] (2864:2864:2864) (2927:2927:2927))
        (PORT d[8] (2293:2293:2293) (2390:2390:2390))
        (PORT d[9] (2831:2831:2831) (2989:2989:2989))
        (PORT d[10] (2298:2298:2298) (2397:2397:2397))
        (PORT d[11] (2383:2383:2383) (2377:2377:2377))
        (PORT d[12] (1910:1910:1910) (1987:1987:1987))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a254.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (PORT d[0] (1942:1942:1942) (1951:1951:1951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a254.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a254.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a254.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a254.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a254.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2823:2823:2823) (2772:2772:2772))
        (PORT datab (1786:1786:1786) (1830:1830:1830))
        (PORT datac (2060:2060:2060) (2066:2066:2066))
        (PORT datad (2059:2059:2059) (2093:2093:2093))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (2741:2741:2741))
        (PORT d[1] (2601:2601:2601) (2650:2650:2650))
        (PORT d[2] (2717:2717:2717) (2707:2707:2707))
        (PORT d[3] (2222:2222:2222) (2285:2285:2285))
        (PORT d[4] (2579:2579:2579) (2631:2631:2631))
        (PORT d[5] (2927:2927:2927) (2992:2992:2992))
        (PORT d[6] (2672:2672:2672) (2742:2742:2742))
        (PORT d[7] (2844:2844:2844) (2846:2846:2846))
        (PORT d[8] (2766:2766:2766) (2943:2943:2943))
        (PORT d[9] (2542:2542:2542) (2567:2567:2567))
        (PORT d[10] (2298:2298:2298) (2388:2388:2388))
        (PORT d[11] (2536:2536:2536) (2595:2595:2595))
        (PORT d[12] (2891:2891:2891) (2962:2962:2962))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (PORT d[0] (1690:1690:1690) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1633:1633:1633) (1605:1605:1605))
        (PORT d[1] (1392:1392:1392) (1355:1355:1355))
        (PORT d[2] (1412:1412:1412) (1378:1378:1378))
        (PORT d[3] (1368:1368:1368) (1343:1343:1343))
        (PORT d[4] (1788:1788:1788) (1758:1758:1758))
        (PORT d[5] (1361:1361:1361) (1345:1345:1345))
        (PORT d[6] (1439:1439:1439) (1422:1422:1422))
        (PORT d[7] (1410:1410:1410) (1388:1388:1388))
        (PORT d[8] (1492:1492:1492) (1492:1492:1492))
        (PORT d[9] (1383:1383:1383) (1346:1346:1346))
        (PORT d[10] (1205:1205:1205) (1222:1222:1222))
        (PORT d[11] (1473:1473:1473) (1457:1457:1457))
        (PORT d[12] (1786:1786:1786) (1767:1767:1767))
        (PORT clk (2578:2578:2578) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2605:2605:2605))
        (PORT d[0] (1018:1018:1018) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1606:1606:1606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1607:1607:1607))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1607:1607:1607))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2641:2641:2641) (2592:2592:2592))
        (PORT datab (2109:2109:2109) (2139:2139:2139))
        (PORT datac (2059:2059:2059) (2066:2066:2066))
        (PORT datad (1330:1330:1330) (1283:1283:1283))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2586:2586:2586) (2594:2594:2594))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2586:2586:2586) (2594:2594:2594))
        (PORT datab (2221:2221:2221) (2236:2236:2236))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (3113:3113:3113))
        (PORT d[1] (2543:2543:2543) (2615:2615:2615))
        (PORT d[2] (2942:2942:2942) (3010:3010:3010))
        (PORT d[3] (2873:2873:2873) (2924:2924:2924))
        (PORT d[4] (3055:3055:3055) (3166:3166:3166))
        (PORT d[5] (2645:2645:2645) (2745:2745:2745))
        (PORT d[6] (2566:2566:2566) (2633:2633:2633))
        (PORT d[7] (2891:2891:2891) (2957:2957:2957))
        (PORT d[8] (2635:2635:2635) (2732:2732:2732))
        (PORT d[9] (2766:2766:2766) (2916:2916:2916))
        (PORT d[10] (2308:2308:2308) (2407:2407:2407))
        (PORT d[11] (2934:2934:2934) (2911:2911:2911))
        (PORT d[12] (2543:2543:2543) (2644:2644:2644))
        (PORT clk (2485:2485:2485) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2505:2505:2505))
        (PORT d[0] (2081:2081:2081) (2094:2094:2094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2345:2345:2345))
        (PORT d[1] (2177:2177:2177) (2185:2185:2185))
        (PORT d[2] (2401:2401:2401) (2366:2366:2366))
        (PORT d[3] (1816:1816:1816) (1855:1855:1855))
        (PORT d[4] (2506:2506:2506) (2542:2542:2542))
        (PORT d[5] (2260:2260:2260) (2296:2296:2296))
        (PORT d[6] (2158:2158:2158) (2193:2193:2193))
        (PORT d[7] (2414:2414:2414) (2380:2380:2380))
        (PORT d[8] (2317:2317:2317) (2280:2280:2280))
        (PORT d[9] (2211:2211:2211) (2196:2196:2196))
        (PORT d[10] (2291:2291:2291) (2340:2340:2340))
        (PORT d[11] (2501:2501:2501) (2481:2481:2481))
        (PORT d[12] (2433:2433:2433) (2402:2402:2402))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (PORT d[0] (1667:1667:1667) (1626:1626:1626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2317:2317:2317))
        (PORT d[1] (2114:2114:2114) (2087:2087:2087))
        (PORT d[2] (2145:2145:2145) (2120:2120:2120))
        (PORT d[3] (1866:1866:1866) (1903:1903:1903))
        (PORT d[4] (2180:2180:2180) (2198:2198:2198))
        (PORT d[5] (2072:2072:2072) (2055:2055:2055))
        (PORT d[6] (2173:2173:2173) (2151:2151:2151))
        (PORT d[7] (2433:2433:2433) (2393:2393:2393))
        (PORT d[8] (2046:2046:2046) (2020:2020:2020))
        (PORT d[9] (2283:2283:2283) (2277:2277:2277))
        (PORT d[10] (1812:1812:1812) (1820:1820:1820))
        (PORT d[11] (2138:2138:2138) (2121:2121:2121))
        (PORT d[12] (2158:2158:2158) (2126:2126:2126))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (PORT d[0] (1914:1914:1914) (1822:1822:1822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (3090:3090:3090))
        (PORT d[1] (2512:2512:2512) (2614:2614:2614))
        (PORT d[2] (2573:2573:2573) (2628:2628:2628))
        (PORT d[3] (2568:2568:2568) (2650:2650:2650))
        (PORT d[4] (2927:2927:2927) (3005:3005:3005))
        (PORT d[5] (2650:2650:2650) (2740:2740:2740))
        (PORT d[6] (2792:2792:2792) (2822:2822:2822))
        (PORT d[7] (2556:2556:2556) (2629:2629:2629))
        (PORT d[8] (2636:2636:2636) (2748:2748:2748))
        (PORT d[9] (2705:2705:2705) (2775:2775:2775))
        (PORT d[10] (2580:2580:2580) (2704:2704:2704))
        (PORT d[11] (2918:2918:2918) (2968:2968:2968))
        (PORT d[12] (2766:2766:2766) (2926:2926:2926))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (PORT d[0] (2096:2096:2096) (2112:2112:2112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3920:3920:3920) (3930:3930:3930))
        (PORT datab (1395:1395:1395) (1381:1381:1381))
        (PORT datac (3115:3115:3115) (3131:3131:3131))
        (PORT datad (3267:3267:3267) (3331:3331:3331))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1487:1487:1487))
        (PORT datab (1082:1082:1082) (1063:1063:1063))
        (PORT datac (3107:3107:3107) (3123:3123:3123))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1313:1313:1313) (1319:1319:1319))
        (PORT datad (2190:2190:2190) (2197:2197:2197))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (2864:2864:2864))
        (PORT d[1] (2541:2541:2541) (2585:2585:2585))
        (PORT d[2] (2441:2441:2441) (2497:2497:2497))
        (PORT d[3] (2271:2271:2271) (2351:2351:2351))
        (PORT d[4] (2793:2793:2793) (2819:2819:2819))
        (PORT d[5] (2676:2676:2676) (2761:2761:2761))
        (PORT d[6] (3020:3020:3020) (3042:3042:3042))
        (PORT d[7] (2917:2917:2917) (2973:2973:2973))
        (PORT d[8] (2569:2569:2569) (2635:2635:2635))
        (PORT d[9] (2697:2697:2697) (2706:2706:2706))
        (PORT d[10] (2491:2491:2491) (2553:2553:2553))
        (PORT d[11] (2831:2831:2831) (2880:2880:2880))
        (PORT d[12] (2338:2338:2338) (2416:2416:2416))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (PORT d[0] (2058:2058:2058) (2046:2046:2046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2688:2688:2688))
        (PORT d[1] (2162:2162:2162) (2183:2183:2183))
        (PORT d[2] (2404:2404:2404) (2399:2399:2399))
        (PORT d[3] (1844:1844:1844) (1887:1887:1887))
        (PORT d[4] (2181:2181:2181) (2196:2196:2196))
        (PORT d[5] (2232:2232:2232) (2267:2267:2267))
        (PORT d[6] (2326:2326:2326) (2300:2300:2300))
        (PORT d[7] (2559:2559:2559) (2579:2579:2579))
        (PORT d[8] (2168:2168:2168) (2188:2188:2188))
        (PORT d[9] (2311:2311:2311) (2290:2290:2290))
        (PORT d[10] (2418:2418:2418) (2440:2440:2440))
        (PORT d[11] (2448:2448:2448) (2463:2463:2463))
        (PORT d[12] (1911:1911:1911) (1942:1942:1942))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2517:2517:2517))
        (PORT d[0] (1315:1315:1315) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2649:2649:2649) (2622:2622:2622))
        (PORT datab (1374:1374:1374) (1368:1368:1368))
        (PORT datac (2940:2940:2940) (3092:3092:3092))
        (PORT datad (1968:1968:1968) (1970:1970:1970))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (2672:2672:2672))
        (PORT d[1] (2389:2389:2389) (2482:2482:2482))
        (PORT d[2] (2645:2645:2645) (2727:2727:2727))
        (PORT d[3] (2589:2589:2589) (2669:2669:2669))
        (PORT d[4] (2582:2582:2582) (2663:2663:2663))
        (PORT d[5] (2733:2733:2733) (2766:2766:2766))
        (PORT d[6] (2874:2874:2874) (2926:2926:2926))
        (PORT d[7] (2581:2581:2581) (2664:2664:2664))
        (PORT d[8] (2314:2314:2314) (2430:2430:2430))
        (PORT d[9] (2666:2666:2666) (2803:2803:2803))
        (PORT d[10] (2648:2648:2648) (2745:2745:2745))
        (PORT d[11] (2196:2196:2196) (2281:2281:2281))
        (PORT d[12] (2005:2005:2005) (2095:2095:2095))
        (PORT clk (2460:2460:2460) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2482:2482:2482))
        (PORT d[0] (2033:2033:2033) (2041:2041:2041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1669:1669:1669) (1612:1612:1612))
        (PORT d[1] (1443:1443:1443) (1419:1419:1419))
        (PORT d[2] (1148:1148:1148) (1146:1146:1146))
        (PORT d[3] (1034:1034:1034) (1030:1030:1030))
        (PORT d[4] (1429:1429:1429) (1404:1404:1404))
        (PORT d[5] (1406:1406:1406) (1382:1382:1382))
        (PORT d[6] (1489:1489:1489) (1465:1465:1465))
        (PORT d[7] (1392:1392:1392) (1363:1363:1363))
        (PORT d[8] (1512:1512:1512) (1499:1499:1499))
        (PORT d[9] (1741:1741:1741) (1722:1722:1722))
        (PORT d[10] (1212:1212:1212) (1226:1226:1226))
        (PORT d[11] (1452:1452:1452) (1436:1436:1436))
        (PORT d[12] (1409:1409:1409) (1383:1383:1383))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2594:2594:2594))
        (PORT d[0] (938:938:938) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1357:1357:1357))
        (PORT datab (1358:1358:1358) (1352:1352:1352))
        (PORT datac (1866:1866:1866) (1926:1926:1926))
        (PORT datad (404:404:404) (406:406:406))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (1965:1965:1965))
        (PORT d[1] (1423:1423:1423) (1399:1399:1399))
        (PORT d[2] (1488:1488:1488) (1478:1478:1478))
        (PORT d[3] (1416:1416:1416) (1395:1395:1395))
        (PORT d[4] (2021:2021:2021) (1982:1982:1982))
        (PORT d[5] (1384:1384:1384) (1371:1371:1371))
        (PORT d[6] (1800:1800:1800) (1781:1781:1781))
        (PORT d[7] (2029:2029:2029) (1984:1984:1984))
        (PORT d[8] (1517:1517:1517) (1520:1520:1520))
        (PORT d[9] (1468:1468:1468) (1466:1466:1466))
        (PORT d[10] (1190:1190:1190) (1209:1209:1209))
        (PORT d[11] (1463:1463:1463) (1449:1449:1449))
        (PORT d[12] (1790:1790:1790) (1764:1764:1764))
        (PORT clk (2575:2575:2575) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2575:2575:2575) (2603:2603:2603))
        (PORT d[0] (1253:1253:1253) (1176:1176:1176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1588:1588:1588))
        (PORT d[1] (1448:1448:1448) (1425:1425:1425))
        (PORT d[2] (1482:1482:1482) (1468:1468:1468))
        (PORT d[3] (1442:1442:1442) (1424:1424:1424))
        (PORT d[4] (2069:2069:2069) (2035:2035:2035))
        (PORT d[5] (1383:1383:1383) (1370:1370:1370))
        (PORT d[6] (1463:1463:1463) (1448:1448:1448))
        (PORT d[7] (1439:1439:1439) (1426:1426:1426))
        (PORT d[8] (1516:1516:1516) (1519:1519:1519))
        (PORT d[9] (1451:1451:1451) (1442:1442:1442))
        (PORT d[10] (1476:1476:1476) (1478:1478:1478))
        (PORT d[11] (1466:1466:1466) (1456:1456:1456))
        (PORT d[12] (1515:1515:1515) (1501:1501:1501))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2604:2604:2604))
        (PORT d[0] (1030:1030:1030) (971:971:971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1606:1606:1606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2344:2344:2344) (2370:2370:2370))
        (PORT datab (1800:1800:1800) (1836:1836:1836))
        (PORT datac (944:944:944) (918:918:918))
        (PORT datad (638:638:638) (617:617:617))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a223.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2489:2489:2489))
        (PORT d[1] (2361:2361:2361) (2454:2454:2454))
        (PORT d[2] (2824:2824:2824) (2901:2901:2901))
        (PORT d[3] (2521:2521:2521) (2571:2571:2571))
        (PORT d[4] (2549:2549:2549) (2580:2580:2580))
        (PORT d[5] (2862:2862:2862) (2906:2906:2906))
        (PORT d[6] (2623:2623:2623) (2613:2613:2613))
        (PORT d[7] (2477:2477:2477) (2507:2507:2507))
        (PORT d[8] (2523:2523:2523) (2601:2601:2601))
        (PORT d[9] (2485:2485:2485) (2518:2518:2518))
        (PORT d[10] (2587:2587:2587) (2682:2682:2682))
        (PORT d[11] (2707:2707:2707) (2828:2828:2828))
        (PORT d[12] (2587:2587:2587) (2701:2701:2701))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a223.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (PORT d[0] (1912:1912:1912) (1878:1878:1878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a223.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a223.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a223.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a223.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a223.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a255.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2656:2656:2656))
        (PORT d[1] (2429:2429:2429) (2539:2539:2539))
        (PORT d[2] (2609:2609:2609) (2739:2739:2739))
        (PORT d[3] (2332:2332:2332) (2439:2439:2439))
        (PORT d[4] (2638:2638:2638) (2715:2715:2715))
        (PORT d[5] (2293:2293:2293) (2346:2346:2346))
        (PORT d[6] (2480:2480:2480) (2555:2555:2555))
        (PORT d[7] (2583:2583:2583) (2666:2666:2666))
        (PORT d[8] (2303:2303:2303) (2412:2412:2412))
        (PORT d[9] (2680:2680:2680) (2784:2784:2784))
        (PORT d[10] (2298:2298:2298) (2394:2394:2394))
        (PORT d[11] (2347:2347:2347) (2475:2475:2475))
        (PORT d[12] (2494:2494:2494) (2557:2557:2557))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a255.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT d[0] (1820:1820:1820) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a255.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a255.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a255.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a255.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a255.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1796:1796:1796))
        (PORT datab (2185:2185:2185) (2189:2189:2189))
        (PORT datac (2432:2432:2432) (2443:2443:2443))
        (PORT datad (2471:2471:2471) (2547:2547:2547))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (2993:2993:2993))
        (PORT d[1] (2508:2508:2508) (2548:2548:2548))
        (PORT d[2] (2755:2755:2755) (2803:2803:2803))
        (PORT d[3] (2268:2268:2268) (2353:2353:2353))
        (PORT d[4] (2501:2501:2501) (2537:2537:2537))
        (PORT d[5] (2660:2660:2660) (2741:2741:2741))
        (PORT d[6] (2707:2707:2707) (2738:2738:2738))
        (PORT d[7] (2894:2894:2894) (2948:2948:2948))
        (PORT d[8] (2301:2301:2301) (2375:2375:2375))
        (PORT d[9] (2879:2879:2879) (2889:2889:2889))
        (PORT d[10] (2478:2478:2478) (2537:2537:2537))
        (PORT d[11] (2841:2841:2841) (2893:2893:2893))
        (PORT d[12] (1958:1958:1958) (2043:2043:2043))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (PORT d[0] (1790:1790:1790) (1797:1797:1797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (1792:1792:1792))
        (PORT d[1] (1750:1750:1750) (1749:1749:1749))
        (PORT d[2] (1733:1733:1733) (1715:1715:1715))
        (PORT d[3] (1715:1715:1715) (1706:1706:1706))
        (PORT d[4] (1713:1713:1713) (1710:1710:1710))
        (PORT d[5] (1696:1696:1696) (1696:1696:1696))
        (PORT d[6] (1811:1811:1811) (1764:1764:1764))
        (PORT d[7] (1495:1495:1495) (1507:1507:1507))
        (PORT d[8] (1653:1653:1653) (1648:1648:1648))
        (PORT d[9] (1752:1752:1752) (1746:1746:1746))
        (PORT d[10] (1700:1700:1700) (1686:1686:1686))
        (PORT d[11] (1939:1939:1939) (1991:1991:1991))
        (PORT d[12] (1675:1675:1675) (1668:1668:1668))
        (PORT clk (2569:2569:2569) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2595:2595:2595))
        (PORT d[0] (1514:1514:1514) (1435:1435:1435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2344:2344:2344) (2371:2371:2371))
        (PORT datab (1810:1810:1810) (1849:1849:1849))
        (PORT datac (3538:3538:3538) (3517:3517:3517))
        (PORT datad (1385:1385:1385) (1404:1404:1404))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1886:1886:1886) (1974:1974:1974))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1985:1985:1985) (2018:2018:2018))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a239.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2549:2549:2549) (2627:2627:2627))
        (PORT d[1] (2581:2581:2581) (2654:2654:2654))
        (PORT d[2] (2794:2794:2794) (2855:2855:2855))
        (PORT d[3] (2306:2306:2306) (2410:2410:2410))
        (PORT d[4] (2913:2913:2913) (3022:3022:3022))
        (PORT d[5] (2746:2746:2746) (2790:2790:2790))
        (PORT d[6] (2914:2914:2914) (2975:2975:2975))
        (PORT d[7] (2650:2650:2650) (2733:2733:2733))
        (PORT d[8] (2334:2334:2334) (2480:2480:2480))
        (PORT d[9] (2876:2876:2876) (2987:2987:2987))
        (PORT d[10] (2518:2518:2518) (2639:2639:2639))
        (PORT d[11] (2351:2351:2351) (2439:2439:2439))
        (PORT d[12] (2450:2450:2450) (2588:2588:2588))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a239.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (PORT d[0] (2122:2122:2122) (2139:2139:2139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a239.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a239.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a239.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a239.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a239.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a207.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2493:2493:2493))
        (PORT d[1] (2341:2341:2341) (2434:2434:2434))
        (PORT d[2] (2504:2504:2504) (2587:2587:2587))
        (PORT d[3] (2575:2575:2575) (2639:2639:2639))
        (PORT d[4] (2438:2438:2438) (2461:2461:2461))
        (PORT d[5] (2710:2710:2710) (2741:2741:2741))
        (PORT d[6] (2533:2533:2533) (2597:2597:2597))
        (PORT d[7] (2315:2315:2315) (2329:2329:2329))
        (PORT d[8] (2447:2447:2447) (2612:2612:2612))
        (PORT d[9] (2446:2446:2446) (2475:2475:2475))
        (PORT d[10] (2356:2356:2356) (2389:2389:2389))
        (PORT d[11] (2533:2533:2533) (2591:2591:2591))
        (PORT d[12] (2288:2288:2288) (2357:2357:2357))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a207.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (PORT d[0] (1977:1977:1977) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a207.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a207.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a207.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a207.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a207.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2154:2154:2154) (2206:2206:2206))
        (PORT datab (1292:1292:1292) (1345:1345:1345))
        (PORT datac (1141:1141:1141) (1217:1217:1217))
        (PORT datad (2082:2082:2082) (2173:2173:2173))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (685:685:685))
        (PORT datab (1373:1373:1373) (1423:1423:1423))
        (PORT datac (1578:1578:1578) (1525:1525:1525))
        (PORT datad (1984:1984:1984) (2017:2017:2017))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2648:2648:2648))
        (PORT d[1] (2451:2451:2451) (2462:2462:2462))
        (PORT d[2] (2520:2520:2520) (2547:2547:2547))
        (PORT d[3] (2275:2275:2275) (2377:2377:2377))
        (PORT d[4] (2598:2598:2598) (2671:2671:2671))
        (PORT d[5] (2258:2258:2258) (2321:2321:2321))
        (PORT d[6] (2533:2533:2533) (2602:2602:2602))
        (PORT d[7] (2532:2532:2532) (2613:2613:2613))
        (PORT d[8] (1956:1956:1956) (2022:2022:2022))
        (PORT d[9] (2191:2191:2191) (2249:2249:2249))
        (PORT d[10] (2253:2253:2253) (2301:2301:2301))
        (PORT d[11] (2323:2323:2323) (2447:2447:2447))
        (PORT d[12] (2475:2475:2475) (2538:2538:2538))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (PORT d[0] (1991:1991:1991) (1968:1968:1968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2490:2490:2490))
        (PORT d[1] (2198:2198:2198) (2240:2240:2240))
        (PORT d[2] (2431:2431:2431) (2447:2447:2447))
        (PORT d[3] (2247:2247:2247) (2345:2345:2345))
        (PORT d[4] (2425:2425:2425) (2461:2461:2461))
        (PORT d[5] (2272:2272:2272) (2339:2339:2339))
        (PORT d[6] (2160:2160:2160) (2186:2186:2186))
        (PORT d[7] (2239:2239:2239) (2282:2282:2282))
        (PORT d[8] (1589:1589:1589) (1656:1656:1656))
        (PORT d[9] (2197:2197:2197) (2255:2255:2255))
        (PORT d[10] (2170:2170:2170) (2220:2220:2220))
        (PORT d[11] (1786:1786:1786) (1836:1836:1836))
        (PORT d[12] (2238:2238:2238) (2263:2263:2263))
        (PORT clk (2553:2553:2553) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2578:2578:2578))
        (PORT d[0] (1661:1661:1661) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1295:1295:1295))
        (PORT d[1] (1401:1401:1401) (1372:1372:1372))
        (PORT d[2] (1102:1102:1102) (1097:1097:1097))
        (PORT d[3] (1371:1371:1371) (1336:1336:1336))
        (PORT d[4] (1736:1736:1736) (1702:1702:1702))
        (PORT d[5] (1370:1370:1370) (1344:1344:1344))
        (PORT d[6] (1418:1418:1418) (1387:1387:1387))
        (PORT d[7] (1411:1411:1411) (1383:1383:1383))
        (PORT d[8] (1467:1467:1467) (1447:1447:1447))
        (PORT d[9] (1755:1755:1755) (1736:1736:1736))
        (PORT d[10] (1111:1111:1111) (1117:1117:1117))
        (PORT d[11] (1440:1440:1440) (1423:1423:1423))
        (PORT d[12] (1429:1429:1429) (1404:1404:1404))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2594:2594:2594))
        (PORT d[0] (640:640:640) (583:583:583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2692:2692:2692))
        (PORT d[1] (1917:1917:1917) (1949:1949:1949))
        (PORT d[2] (2251:2251:2251) (2190:2190:2190))
        (PORT d[3] (1628:1628:1628) (1699:1699:1699))
        (PORT d[4] (2530:2530:2530) (2568:2568:2568))
        (PORT d[5] (1892:1892:1892) (1955:1955:1955))
        (PORT d[6] (2273:2273:2273) (2210:2210:2210))
        (PORT d[7] (2136:2136:2136) (2173:2173:2173))
        (PORT d[8] (1880:1880:1880) (1938:1938:1938))
        (PORT d[9] (2314:2314:2314) (2348:2348:2348))
        (PORT d[10] (2577:2577:2577) (2667:2667:2667))
        (PORT d[11] (2242:2242:2242) (2179:2179:2179))
        (PORT d[12] (1884:1884:1884) (1920:1920:1920))
        (PORT clk (2562:2562:2562) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2587:2587:2587))
        (PORT d[0] (1991:1991:1991) (1846:1846:1846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1589:1589:1589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1589:1589:1589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2345:2345:2345) (2372:2372:2372))
        (PORT datab (1812:1812:1812) (1851:1851:1851))
        (PORT datac (1230:1230:1230) (1200:1200:1200))
        (PORT datad (1404:1404:1404) (1358:1358:1358))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1475:1475:1475))
        (PORT datab (1803:1803:1803) (1840:1840:1840))
        (PORT datac (2283:2283:2283) (2146:2146:2146))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1089:1089:1089))
        (PORT datab (1373:1373:1373) (1423:1423:1423))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2710:2710:2710))
        (PORT d[1] (2345:2345:2345) (2456:2456:2456))
        (PORT d[2] (2443:2443:2443) (2507:2507:2507))
        (PORT d[3] (2263:2263:2263) (2324:2324:2324))
        (PORT d[4] (2570:2570:2570) (2642:2642:2642))
        (PORT d[5] (2693:2693:2693) (2791:2791:2791))
        (PORT d[6] (2901:2901:2901) (2981:2981:2981))
        (PORT d[7] (2627:2627:2627) (2687:2687:2687))
        (PORT d[8] (2176:2176:2176) (2250:2250:2250))
        (PORT d[9] (2337:2337:2337) (2401:2401:2401))
        (PORT d[10] (2572:2572:2572) (2640:2640:2640))
        (PORT d[11] (2910:2910:2910) (2957:2957:2957))
        (PORT d[12] (2343:2343:2343) (2469:2469:2469))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2576:2576:2576))
        (PORT d[0] (1851:1851:1851) (1883:1883:1883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2216:2216:2216))
        (PORT d[1] (2264:2264:2264) (2305:2305:2305))
        (PORT d[2] (2484:2484:2484) (2492:2492:2492))
        (PORT d[3] (2617:2617:2617) (2677:2677:2677))
        (PORT d[4] (2453:2453:2453) (2526:2526:2526))
        (PORT d[5] (2474:2474:2474) (2495:2495:2495))
        (PORT d[6] (2844:2844:2844) (2866:2866:2866))
        (PORT d[7] (2204:2204:2204) (2249:2249:2249))
        (PORT d[8] (1918:1918:1918) (1980:1980:1980))
        (PORT d[9] (2398:2398:2398) (2464:2464:2464))
        (PORT d[10] (2259:2259:2259) (2350:2350:2350))
        (PORT d[11] (2200:2200:2200) (2277:2277:2277))
        (PORT d[12] (1997:1997:1997) (2091:2091:2091))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT d[0] (1780:1780:1780) (1792:1792:1792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1795:1795:1795))
        (PORT datab (2519:2519:2519) (2524:2524:2524))
        (PORT datac (1795:1795:1795) (1705:1705:1705))
        (PORT datad (2471:2471:2471) (2546:2546:2546))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2612:2612:2612))
        (PORT d[1] (2959:2959:2959) (3027:3027:3027))
        (PORT d[2] (2918:2918:2918) (3019:3019:3019))
        (PORT d[3] (2748:2748:2748) (2876:2876:2876))
        (PORT d[4] (2495:2495:2495) (2547:2547:2547))
        (PORT d[5] (2958:2958:2958) (3080:3080:3080))
        (PORT d[6] (2713:2713:2713) (2742:2742:2742))
        (PORT d[7] (2533:2533:2533) (2612:2612:2612))
        (PORT d[8] (2553:2553:2553) (2680:2680:2680))
        (PORT d[9] (2797:2797:2797) (2859:2859:2859))
        (PORT d[10] (2424:2424:2424) (2502:2502:2502))
        (PORT d[11] (2305:2305:2305) (2434:2434:2434))
        (PORT d[12] (2434:2434:2434) (2486:2486:2486))
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (PORT d[0] (2072:2072:2072) (2105:2105:2105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2156:2156:2156))
        (PORT d[1] (2049:2049:2049) (2119:2119:2119))
        (PORT d[2] (2063:2063:2063) (2047:2047:2047))
        (PORT d[3] (2220:2220:2220) (2298:2298:2298))
        (PORT d[4] (2413:2413:2413) (2391:2391:2391))
        (PORT d[5] (2636:2636:2636) (2636:2636:2636))
        (PORT d[6] (2278:2278:2278) (2274:2274:2274))
        (PORT d[7] (2138:2138:2138) (2147:2147:2147))
        (PORT d[8] (2116:2116:2116) (2110:2110:2110))
        (PORT d[9] (2146:2146:2146) (2144:2144:2144))
        (PORT d[10] (2051:2051:2051) (2083:2083:2083))
        (PORT d[11] (2194:2194:2194) (2272:2272:2272))
        (PORT d[12] (2115:2115:2115) (2105:2105:2105))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (PORT d[0] (1591:1591:1591) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1673:1673:1673) (1724:1724:1724))
        (PORT datab (1815:1815:1815) (1828:1828:1828))
        (PORT datac (692:692:692) (677:677:677))
        (PORT datad (2714:2714:2714) (2790:2790:2790))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1322:1322:1322) (1305:1305:1305))
        (PORT datad (3795:3795:3795) (3937:3937:3937))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2637:2637:2637))
        (PORT d[1] (2413:2413:2413) (2510:2510:2510))
        (PORT d[2] (2923:2923:2923) (3003:3003:3003))
        (PORT d[3] (2255:2255:2255) (2341:2341:2341))
        (PORT d[4] (2461:2461:2461) (2526:2526:2526))
        (PORT d[5] (2768:2768:2768) (2802:2802:2802))
        (PORT d[6] (2775:2775:2775) (2807:2807:2807))
        (PORT d[7] (2562:2562:2562) (2644:2644:2644))
        (PORT d[8] (2016:2016:2016) (2126:2126:2126))
        (PORT d[9] (2760:2760:2760) (2825:2825:2825))
        (PORT d[10] (2598:2598:2598) (2689:2689:2689))
        (PORT d[11] (1938:1938:1938) (2032:2032:2032))
        (PORT d[12] (2023:2023:2023) (2117:2117:2117))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2496:2496:2496))
        (PORT d[0] (1757:1757:1757) (1778:1778:1778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2495:2495:2495))
        (PORT d[1] (2177:2177:2177) (2215:2215:2215))
        (PORT d[2] (2425:2425:2425) (2406:2406:2406))
        (PORT d[3] (2325:2325:2325) (2420:2420:2420))
        (PORT d[4] (2403:2403:2403) (2465:2465:2465))
        (PORT d[5] (2336:2336:2336) (2337:2337:2337))
        (PORT d[6] (2676:2676:2676) (2739:2739:2739))
        (PORT d[7] (2117:2117:2117) (2127:2127:2127))
        (PORT d[8] (2117:2117:2117) (2106:2106:2106))
        (PORT d[9] (2314:2314:2314) (2418:2418:2418))
        (PORT d[10] (2265:2265:2265) (2285:2285:2285))
        (PORT d[11] (2270:2270:2270) (2356:2356:2356))
        (PORT d[12] (2267:2267:2267) (2345:2345:2345))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT d[0] (1831:1831:1831) (1867:1867:1867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2429:2429:2429) (2467:2467:2467))
        (PORT d[1] (2231:2231:2231) (2278:2278:2278))
        (PORT d[2] (2120:2120:2120) (2128:2128:2128))
        (PORT d[3] (1920:1920:1920) (1989:1989:1989))
        (PORT d[4] (2176:2176:2176) (2219:2219:2219))
        (PORT d[5] (2387:2387:2387) (2391:2391:2391))
        (PORT d[6] (2504:2504:2504) (2529:2529:2529))
        (PORT d[7] (2190:2190:2190) (2235:2235:2235))
        (PORT d[8] (1546:1546:1546) (1609:1609:1609))
        (PORT d[9] (2059:2059:2059) (2064:2064:2064))
        (PORT d[10] (2150:2150:2150) (2200:2200:2200))
        (PORT d[11] (1796:1796:1796) (1841:1841:1841))
        (PORT d[12] (2163:2163:2163) (2178:2178:2178))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2568:2568:2568))
        (PORT d[0] (1715:1715:1715) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1665:1665:1665) (1728:1728:1728))
        (PORT datab (1579:1579:1579) (1553:1553:1553))
        (PORT datac (1753:1753:1753) (1776:1776:1776))
        (PORT datad (2508:2508:2508) (2595:2595:2595))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2356:2356:2356))
        (PORT d[1] (2278:2278:2278) (2304:2304:2304))
        (PORT d[2] (2423:2423:2423) (2430:2430:2430))
        (PORT d[3] (1977:1977:1977) (2044:2044:2044))
        (PORT d[4] (2558:2558:2558) (2599:2599:2599))
        (PORT d[5] (2256:2256:2256) (2314:2314:2314))
        (PORT d[6] (2427:2427:2427) (2431:2431:2431))
        (PORT d[7] (2453:2453:2453) (2487:2487:2487))
        (PORT d[8] (2281:2281:2281) (2375:2375:2375))
        (PORT d[9] (2303:2303:2303) (2336:2336:2336))
        (PORT d[10] (2222:2222:2222) (2320:2320:2320))
        (PORT d[11] (2483:2483:2483) (2504:2504:2504))
        (PORT d[12] (1867:1867:1867) (1938:1938:1938))
        (PORT clk (2555:2555:2555) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (PORT d[0] (1942:1942:1942) (1916:1916:1916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1586:1586:1586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1586:1586:1586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1898:1898:1898) (1865:1865:1865))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2843:2843:2843) (2801:2801:2801))
        (PORT datad (2504:2504:2504) (2589:2589:2589))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2146:2146:2146))
        (PORT d[1] (2013:2013:2013) (2081:2081:2081))
        (PORT d[2] (2066:2066:2066) (2045:2045:2045))
        (PORT d[3] (2096:2096:2096) (2089:2089:2089))
        (PORT d[4] (2079:2079:2079) (2064:2064:2064))
        (PORT d[5] (1892:1892:1892) (1860:1860:1860))
        (PORT d[6] (2224:2224:2224) (2184:2184:2184))
        (PORT d[7] (1765:1765:1765) (1762:1762:1762))
        (PORT d[8] (1721:1721:1721) (1719:1719:1719))
        (PORT d[9] (1768:1768:1768) (1772:1772:1772))
        (PORT d[10] (1971:1971:1971) (1959:1959:1959))
        (PORT d[11] (2274:2274:2274) (2358:2358:2358))
        (PORT d[12] (1781:1781:1781) (1778:1778:1778))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2557:2557:2557))
        (PORT d[0] (1718:1718:1718) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (2912:2912:2912))
        (PORT d[1] (2407:2407:2407) (2502:2502:2502))
        (PORT d[2] (2864:2864:2864) (2935:2935:2935))
        (PORT d[3] (2602:2602:2602) (2680:2680:2680))
        (PORT d[4] (2830:2830:2830) (2922:2922:2922))
        (PORT d[5] (2714:2714:2714) (2754:2754:2754))
        (PORT d[6] (2543:2543:2543) (2601:2601:2601))
        (PORT d[7] (2585:2585:2585) (2667:2667:2667))
        (PORT d[8] (2739:2739:2739) (2886:2886:2886))
        (PORT d[9] (2790:2790:2790) (2899:2899:2899))
        (PORT d[10] (2627:2627:2627) (2735:2735:2735))
        (PORT d[11] (2598:2598:2598) (2709:2709:2709))
        (PORT d[12] (2374:2374:2374) (2460:2460:2460))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2504:2504:2504))
        (PORT d[0] (2063:2063:2063) (2065:2065:2065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1781:1781:1781))
        (PORT d[1] (1946:1946:1946) (2003:2003:2003))
        (PORT d[2] (1731:1731:1731) (1717:1717:1717))
        (PORT d[3] (2096:2096:2096) (2086:2086:2086))
        (PORT d[4] (2147:2147:2147) (2143:2143:2143))
        (PORT d[5] (2070:2070:2070) (2064:2064:2064))
        (PORT d[6] (2208:2208:2208) (2169:2169:2169))
        (PORT d[7] (1783:1783:1783) (1781:1781:1781))
        (PORT d[8] (1741:1741:1741) (1739:1739:1739))
        (PORT d[9] (1739:1739:1739) (1734:1734:1734))
        (PORT d[10] (1972:1972:1972) (1944:1944:1944))
        (PORT d[11] (2287:2287:2287) (2367:2367:2367))
        (PORT d[12] (1774:1774:1774) (1770:1770:1770))
        (PORT clk (2550:2550:2550) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2580:2580:2580))
        (PORT d[0] (1477:1477:1477) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (2806:2806:2806))
        (PORT d[1] (2434:2434:2434) (2538:2538:2538))
        (PORT d[2] (2856:2856:2856) (2934:2934:2934))
        (PORT d[3] (2626:2626:2626) (2748:2748:2748))
        (PORT d[4] (2555:2555:2555) (2584:2584:2584))
        (PORT d[5] (2945:2945:2945) (2956:2956:2956))
        (PORT d[6] (2648:2648:2648) (2640:2640:2640))
        (PORT d[7] (2685:2685:2685) (2725:2725:2725))
        (PORT d[8] (2531:2531:2531) (2610:2610:2610))
        (PORT d[9] (2695:2695:2695) (2830:2830:2830))
        (PORT d[10] (2763:2763:2763) (2820:2820:2820))
        (PORT d[11] (2611:2611:2611) (2730:2730:2730))
        (PORT d[12] (2595:2595:2595) (2712:2712:2712))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (PORT d[0] (2023:2023:2023) (2038:2038:2038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (642:642:642))
        (PORT datab (1755:1755:1755) (1751:1751:1751))
        (PORT datac (1893:1893:1893) (1901:1901:1901))
        (PORT datad (2507:2507:2507) (2594:2594:2594))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2560:2560:2560) (2645:2645:2645))
        (PORT datab (1025:1025:1025) (990:990:990))
        (PORT datac (2364:2364:2364) (2391:2391:2391))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3548:3548:3548) (3703:3703:3703))
        (PORT datad (1944:1944:1944) (1972:1972:1972))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a235.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2543:2543:2543) (2619:2619:2619))
        (PORT d[1] (2332:2332:2332) (2391:2391:2391))
        (PORT d[2] (2149:2149:2149) (2163:2163:2163))
        (PORT d[3] (1940:1940:1940) (2012:2012:2012))
        (PORT d[4] (2522:2522:2522) (2598:2598:2598))
        (PORT d[5] (2396:2396:2396) (2417:2417:2417))
        (PORT d[6] (2522:2522:2522) (2551:2551:2551))
        (PORT d[7] (2203:2203:2203) (2248:2248:2248))
        (PORT d[8] (1917:1917:1917) (1979:1979:1979))
        (PORT d[9] (2321:2321:2321) (2422:2422:2422))
        (PORT d[10] (2303:2303:2303) (2397:2397:2397))
        (PORT d[11] (2141:2141:2141) (2222:2222:2222))
        (PORT d[12] (2018:2018:2018) (2110:2110:2110))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a235.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT d[0] (1692:1692:1692) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a235.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a235.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a235.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a235.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a235.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2494:2494:2494))
        (PORT d[1] (2191:2191:2191) (2227:2227:2227))
        (PORT d[2] (2164:2164:2164) (2202:2202:2202))
        (PORT d[3] (2324:2324:2324) (2395:2395:2395))
        (PORT d[4] (2475:2475:2475) (2511:2511:2511))
        (PORT d[5] (2254:2254:2254) (2320:2320:2320))
        (PORT d[6] (2467:2467:2467) (2499:2499:2499))
        (PORT d[7] (2161:2161:2161) (2198:2198:2198))
        (PORT d[8] (1611:1611:1611) (1686:1686:1686))
        (PORT d[9] (2214:2214:2214) (2272:2272:2272))
        (PORT d[10] (2151:2151:2151) (2198:2198:2198))
        (PORT d[11] (1940:1940:1940) (1992:1992:1992))
        (PORT d[12] (2232:2232:2232) (2257:2257:2257))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (1746:1746:1746) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (1882:1882:1882) (1911:1911:1911))
        (PORT datac (2147:2147:2147) (2056:2056:2056))
        (PORT datad (1631:1631:1631) (1678:1678:1678))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (3058:3058:3058))
        (PORT d[1] (2713:2713:2713) (2865:2865:2865))
        (PORT d[2] (2835:2835:2835) (2912:2912:2912))
        (PORT d[3] (2709:2709:2709) (2838:2838:2838))
        (PORT d[4] (2929:2929:2929) (2987:2987:2987))
        (PORT d[5] (2696:2696:2696) (2835:2835:2835))
        (PORT d[6] (3128:3128:3128) (3198:3198:3198))
        (PORT d[7] (2925:2925:2925) (2990:2990:2990))
        (PORT d[8] (2553:2553:2553) (2613:2613:2613))
        (PORT d[9] (2967:2967:2967) (3024:3024:3024))
        (PORT d[10] (2635:2635:2635) (2759:2759:2759))
        (PORT d[11] (2984:2984:2984) (3133:3133:3133))
        (PORT d[12] (2369:2369:2369) (2493:2493:2493))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (PORT d[0] (2313:2313:2313) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a251.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2719:2719:2719))
        (PORT d[1] (2355:2355:2355) (2465:2465:2465))
        (PORT d[2] (2797:2797:2797) (2846:2846:2846))
        (PORT d[3] (2289:2289:2289) (2353:2353:2353))
        (PORT d[4] (2678:2678:2678) (2762:2762:2762))
        (PORT d[5] (2312:2312:2312) (2416:2416:2416))
        (PORT d[6] (2877:2877:2877) (2953:2953:2953))
        (PORT d[7] (2896:2896:2896) (2949:2949:2949))
        (PORT d[8] (2530:2530:2530) (2606:2606:2606))
        (PORT d[9] (2298:2298:2298) (2358:2358:2358))
        (PORT d[10] (2502:2502:2502) (2560:2560:2560))
        (PORT d[11] (2696:2696:2696) (2716:2716:2716))
        (PORT d[12] (2215:2215:2215) (2278:2278:2278))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a251.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2577:2577:2577))
        (PORT d[0] (1985:1985:1985) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a251.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a251.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a251.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a251.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a251.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2454:2454:2454) (2391:2391:2391))
        (PORT datab (2154:2154:2154) (2228:2228:2228))
        (PORT datac (2943:2943:2943) (3094:3094:3094))
        (PORT datad (1968:1968:1968) (1970:1970:1970))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1811:1811:1811) (1848:1848:1848))
        (PORT datac (3551:3551:3551) (3707:3707:3707))
        (PORT datad (2503:2503:2503) (2588:2588:2588))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (702:702:702))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1944:1944:1944) (1972:1972:1972))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (1764:1764:1764))
        (PORT d[1] (1791:1791:1791) (1795:1795:1795))
        (PORT d[2] (1700:1700:1700) (1679:1679:1679))
        (PORT d[3] (1714:1714:1714) (1702:1702:1702))
        (PORT d[4] (1773:1773:1773) (1772:1772:1772))
        (PORT d[5] (1369:1369:1369) (1380:1380:1380))
        (PORT d[6] (1835:1835:1835) (1786:1786:1786))
        (PORT d[7] (1404:1404:1404) (1407:1407:1407))
        (PORT d[8] (1682:1682:1682) (1677:1677:1677))
        (PORT d[9] (1747:1747:1747) (1739:1739:1739))
        (PORT d[10] (1689:1689:1689) (1685:1685:1685))
        (PORT d[11] (1845:1845:1845) (1894:1894:1894))
        (PORT d[12] (1686:1686:1686) (1660:1660:1660))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2595:2595:2595))
        (PORT d[0] (1480:1480:1480) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2127:2127:2127))
        (PORT d[1] (2110:2110:2110) (2105:2105:2105))
        (PORT d[2] (2006:2006:2006) (1996:1996:1996))
        (PORT d[3] (2105:2105:2105) (2098:2098:2098))
        (PORT d[4] (2076:2076:2076) (2071:2071:2071))
        (PORT d[5] (1715:1715:1715) (1715:1715:1715))
        (PORT d[6] (2270:2270:2270) (2305:2305:2305))
        (PORT d[7] (1828:1828:1828) (1829:1829:1829))
        (PORT d[8] (2029:2029:2029) (2012:2012:2012))
        (PORT d[9] (1734:1734:1734) (1732:1732:1732))
        (PORT d[10] (1714:1714:1714) (1767:1767:1767))
        (PORT d[11] (2318:2318:2318) (2408:2408:2408))
        (PORT d[12] (2031:2031:2031) (2009:2009:2009))
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (PORT d[0] (1553:1553:1553) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2680:2680:2680))
        (PORT d[1] (2508:2508:2508) (2621:2621:2621))
        (PORT d[2] (2527:2527:2527) (2598:2598:2598))
        (PORT d[3] (2546:2546:2546) (2632:2632:2632))
        (PORT d[4] (2539:2539:2539) (2612:2612:2612))
        (PORT d[5] (2306:2306:2306) (2409:2409:2409))
        (PORT d[6] (2799:2799:2799) (2867:2867:2867))
        (PORT d[7] (2603:2603:2603) (2674:2674:2674))
        (PORT d[8] (2228:2228:2228) (2299:2299:2299))
        (PORT d[9] (2921:2921:2921) (2970:2970:2970))
        (PORT d[10] (2289:2289:2289) (2385:2385:2385))
        (PORT d[11] (2834:2834:2834) (3013:3013:3013))
        (PORT d[12] (1986:1986:1986) (2074:2074:2074))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (PORT d[0] (1728:1728:1728) (1749:1749:1749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2014:2014:2014) (2078:2078:2078))
        (PORT datab (787:787:787) (779:779:779))
        (PORT datac (2459:2459:2459) (2535:2535:2535))
        (PORT datad (3681:3681:3681) (3656:3656:3656))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (2788:2788:2788))
        (PORT d[1] (2401:2401:2401) (2524:2524:2524))
        (PORT d[2] (2850:2850:2850) (2900:2900:2900))
        (PORT d[3] (2298:2298:2298) (2273:2273:2273))
        (PORT d[4] (2653:2653:2653) (2719:2719:2719))
        (PORT d[5] (2294:2294:2294) (2398:2398:2398))
        (PORT d[6] (2713:2713:2713) (2833:2833:2833))
        (PORT d[7] (2520:2520:2520) (2566:2566:2566))
        (PORT d[8] (2245:2245:2245) (2339:2339:2339))
        (PORT d[9] (2297:2297:2297) (2359:2359:2359))
        (PORT d[10] (2347:2347:2347) (2448:2448:2448))
        (PORT d[11] (2681:2681:2681) (2658:2658:2658))
        (PORT d[12] (1855:1855:1855) (1931:1931:1931))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2537:2537:2537))
        (PORT d[0] (2056:2056:2056) (2061:2061:2061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1318:1318:1318))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2463:2463:2463) (2539:2539:2539))
        (PORT datad (3127:3127:3127) (3060:3060:3060))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2359:2359:2359))
        (PORT d[1] (2444:2444:2444) (2433:2433:2433))
        (PORT d[2] (2401:2401:2401) (2388:2388:2388))
        (PORT d[3] (2398:2398:2398) (2381:2381:2381))
        (PORT d[4] (2459:2459:2459) (2453:2453:2453))
        (PORT d[5] (2131:2131:2131) (2133:2133:2133))
        (PORT d[6] (2241:2241:2241) (2325:2325:2325))
        (PORT d[7] (2179:2179:2179) (2245:2245:2245))
        (PORT d[8] (2220:2220:2220) (2311:2311:2311))
        (PORT d[9] (2090:2090:2090) (2080:2080:2080))
        (PORT d[10] (2088:2088:2088) (2134:2134:2134))
        (PORT d[11] (2352:2352:2352) (2431:2431:2431))
        (PORT d[12] (2325:2325:2325) (2320:2320:2320))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (PORT d[0] (1987:1987:1987) (1958:1958:1958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2850:2850:2850) (2966:2966:2966))
        (PORT d[1] (2431:2431:2431) (2541:2541:2541))
        (PORT d[2] (2595:2595:2595) (2723:2723:2723))
        (PORT d[3] (2310:2310:2310) (2415:2415:2415))
        (PORT d[4] (2343:2343:2343) (2429:2429:2429))
        (PORT d[5] (2231:2231:2231) (2293:2293:2293))
        (PORT d[6] (2541:2541:2541) (2625:2625:2625))
        (PORT d[7] (2246:2246:2246) (2344:2344:2344))
        (PORT d[8] (1988:1988:1988) (2058:2058:2058))
        (PORT d[9] (2264:2264:2264) (2316:2316:2316))
        (PORT d[10] (2235:2235:2235) (2331:2331:2331))
        (PORT d[11] (2310:2310:2310) (2434:2434:2434))
        (PORT d[12] (2520:2520:2520) (2585:2585:2585))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT d[0] (1732:1732:1732) (1755:1755:1755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2208:2208:2208))
        (PORT d[1] (2229:2229:2229) (2274:2274:2274))
        (PORT d[2] (2507:2507:2507) (2534:2534:2534))
        (PORT d[3] (2260:2260:2260) (2326:2326:2326))
        (PORT d[4] (2315:2315:2315) (2376:2376:2376))
        (PORT d[5] (2255:2255:2255) (2321:2321:2321))
        (PORT d[6] (2528:2528:2528) (2556:2556:2556))
        (PORT d[7] (2193:2193:2193) (2235:2235:2235))
        (PORT d[8] (1592:1592:1592) (1657:1657:1657))
        (PORT d[9] (2194:2194:2194) (2253:2253:2253))
        (PORT d[10] (2312:2312:2312) (2342:2342:2342))
        (PORT d[11] (2190:2190:2190) (2229:2229:2229))
        (PORT d[12] (2247:2247:2247) (2271:2271:2271))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (1670:1670:1670) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2029:2029:2029))
        (PORT d[1] (2119:2119:2119) (2114:2114:2114))
        (PORT d[2] (2011:2011:2011) (2004:2004:2004))
        (PORT d[3] (2051:2051:2051) (2037:2037:2037))
        (PORT d[4] (2051:2051:2051) (2045:2045:2045))
        (PORT d[5] (2122:2122:2122) (2123:2123:2123))
        (PORT d[6] (2291:2291:2291) (2377:2377:2377))
        (PORT d[7] (1809:1809:1809) (1811:1811:1811))
        (PORT d[8] (2012:2012:2012) (2002:2002:2002))
        (PORT d[9] (1701:1701:1701) (1701:1701:1701))
        (PORT d[10] (2064:2064:2064) (2108:2108:2108))
        (PORT d[11] (2333:2333:2333) (2411:2411:2411))
        (PORT d[12] (1977:1977:1977) (1962:1962:1962))
        (PORT clk (2551:2551:2551) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2572:2572:2572))
        (PORT d[0] (1449:1449:1449) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2015:2015:2015) (2078:2078:2078))
        (PORT datab (1763:1763:1763) (1766:1766:1766))
        (PORT datac (2461:2461:2461) (2536:2536:2536))
        (PORT datad (964:964:964) (937:937:937))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (804:804:804))
        (PORT datab (1787:1787:1787) (1713:1713:1713))
        (PORT datac (2459:2459:2459) (2534:2534:2534))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1984:1984:1984) (2024:2024:2024))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (3208:3208:3208) (3324:3324:3324))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (3000:3000:3000))
        (PORT d[1] (3189:3189:3189) (3325:3325:3325))
        (PORT d[2] (2928:2928:2928) (2987:2987:2987))
        (PORT d[3] (2679:2679:2679) (2818:2818:2818))
        (PORT d[4] (2666:2666:2666) (2759:2759:2759))
        (PORT d[5] (2584:2584:2584) (2670:2670:2670))
        (PORT d[6] (2623:2623:2623) (2700:2700:2700))
        (PORT d[7] (2895:2895:2895) (3004:3004:3004))
        (PORT d[8] (2687:2687:2687) (2827:2827:2827))
        (PORT d[9] (2701:2701:2701) (2806:2806:2806))
        (PORT d[10] (2582:2582:2582) (2661:2661:2661))
        (PORT d[11] (2724:2724:2724) (2887:2887:2887))
        (PORT d[12] (3087:3087:3087) (3226:3226:3226))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2496:2496:2496))
        (PORT d[0] (2115:2115:2115) (2172:2172:2172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2155:2155:2155))
        (PORT d[1] (2095:2095:2095) (2087:2087:2087))
        (PORT d[2] (2016:2016:2016) (1988:1988:1988))
        (PORT d[3] (2037:2037:2037) (2021:2021:2021))
        (PORT d[4] (2106:2106:2106) (2102:2102:2102))
        (PORT d[5] (1725:1725:1725) (1725:1725:1725))
        (PORT d[6] (2270:2270:2270) (2305:2305:2305))
        (PORT d[7] (1801:1801:1801) (1803:1803:1803))
        (PORT d[8] (1960:1960:1960) (1948:1948:1948))
        (PORT d[9] (1772:1772:1772) (1766:1766:1766))
        (PORT d[10] (1930:1930:1930) (1909:1909:1909))
        (PORT d[11] (2323:2323:2323) (2398:2398:2398))
        (PORT d[12] (2020:2020:2020) (1997:1997:1997))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (PORT d[0] (1811:1811:1811) (1729:1729:1729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1594:1594:1594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1595:1595:1595))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1595:1595:1595))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2015:2015:2015) (2079:2079:2079))
        (PORT datab (2818:2818:2818) (2723:2723:2723))
        (PORT datac (2461:2461:2461) (2537:2537:2537))
        (PORT datad (402:402:402) (404:404:404))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2603:2603:2603))
        (PORT d[1] (2612:2612:2612) (2681:2681:2681))
        (PORT d[2] (2648:2648:2648) (2781:2781:2781))
        (PORT d[3] (2313:2313:2313) (2417:2417:2417))
        (PORT d[4] (2601:2601:2601) (2675:2675:2675))
        (PORT d[5] (2913:2913:2913) (2992:2992:2992))
        (PORT d[6] (2557:2557:2557) (2642:2642:2642))
        (PORT d[7] (2532:2532:2532) (2613:2613:2613))
        (PORT d[8] (2415:2415:2415) (2529:2529:2529))
        (PORT d[9] (2384:2384:2384) (2496:2496:2496))
        (PORT d[10] (2298:2298:2298) (2392:2392:2392))
        (PORT d[11] (2612:2612:2612) (2725:2725:2725))
        (PORT d[12] (2506:2506:2506) (2568:2568:2568))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT d[0] (1802:1802:1802) (1842:1842:1842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1665:1665:1665))
        (PORT d[1] (1722:1722:1722) (1718:1718:1718))
        (PORT d[2] (1716:1716:1716) (1696:1696:1696))
        (PORT d[3] (1693:1693:1693) (1680:1680:1680))
        (PORT d[4] (1762:1762:1762) (1759:1759:1759))
        (PORT d[5] (1326:1326:1326) (1324:1324:1324))
        (PORT d[6] (1786:1786:1786) (1734:1734:1734))
        (PORT d[7] (1467:1467:1467) (1468:1468:1468))
        (PORT d[8] (1642:1642:1642) (1639:1639:1639))
        (PORT d[9] (1345:1345:1345) (1346:1346:1346))
        (PORT d[10] (1704:1704:1704) (1700:1700:1700))
        (PORT d[11] (1866:1866:1866) (1917:1917:1917))
        (PORT d[12] (1692:1692:1692) (1677:1677:1677))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (PORT d[0] (1468:1468:1468) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1598:1598:1598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1598:1598:1598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1598:1598:1598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2015:2015:2015) (2078:2078:2078))
        (PORT datab (1817:1817:1817) (1852:1852:1852))
        (PORT datac (2462:2462:2462) (2537:2537:2537))
        (PORT datad (1035:1035:1035) (1025:1025:1025))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (3209:3209:3209) (3325:3325:3325))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (2671:2671:2671))
        (PORT d[1] (2577:2577:2577) (2614:2614:2614))
        (PORT d[2] (2627:2627:2627) (2706:2706:2706))
        (PORT d[3] (2255:2255:2255) (2342:2342:2342))
        (PORT d[4] (2596:2596:2596) (2674:2674:2674))
        (PORT d[5] (2793:2793:2793) (2847:2847:2847))
        (PORT d[6] (2659:2659:2659) (2734:2734:2734))
        (PORT d[7] (2648:2648:2648) (2735:2735:2735))
        (PORT d[8] (2031:2031:2031) (2157:2157:2157))
        (PORT d[9] (2816:2816:2816) (2918:2918:2918))
        (PORT d[10] (2498:2498:2498) (2568:2568:2568))
        (PORT d[11] (2193:2193:2193) (2269:2269:2269))
        (PORT d[12] (2008:2008:2008) (2098:2098:2098))
        (PORT clk (2487:2487:2487) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2510:2510:2510))
        (PORT d[0] (1729:1729:1729) (1749:1749:1749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a252.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (2908:2908:2908))
        (PORT d[1] (2527:2527:2527) (2557:2557:2557))
        (PORT d[2] (2913:2913:2913) (2974:2974:2974))
        (PORT d[3] (2548:2548:2548) (2565:2565:2565))
        (PORT d[4] (2755:2755:2755) (2772:2772:2772))
        (PORT d[5] (2599:2599:2599) (2692:2692:2692))
        (PORT d[6] (2344:2344:2344) (2441:2441:2441))
        (PORT d[7] (2529:2529:2529) (2623:2623:2623))
        (PORT d[8] (2608:2608:2608) (2725:2725:2725))
        (PORT d[9] (2685:2685:2685) (2785:2785:2785))
        (PORT d[10] (2465:2465:2465) (2541:2541:2541))
        (PORT d[11] (2675:2675:2675) (2807:2807:2807))
        (PORT d[12] (2634:2634:2634) (2657:2657:2657))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a252.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (PORT d[0] (2262:2262:2262) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a252.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a252.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a252.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a252.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a252.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2015:2015:2015) (2078:2078:2078))
        (PORT datab (3140:3140:3140) (3026:3026:3026))
        (PORT datac (2462:2462:2462) (2538:2538:2538))
        (PORT datad (1925:1925:1925) (1874:1874:1874))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a236.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (2838:2838:2838))
        (PORT d[1] (2245:2245:2245) (2291:2291:2291))
        (PORT d[2] (2519:2519:2519) (2546:2546:2546))
        (PORT d[3] (2319:2319:2319) (2424:2424:2424))
        (PORT d[4] (2234:2234:2234) (2257:2257:2257))
        (PORT d[5] (2238:2238:2238) (2289:2289:2289))
        (PORT d[6] (2576:2576:2576) (2616:2616:2616))
        (PORT d[7] (2267:2267:2267) (2315:2315:2315))
        (PORT d[8] (1979:1979:1979) (2049:2049:2049))
        (PORT d[9] (2222:2222:2222) (2273:2273:2273))
        (PORT d[10] (2551:2551:2551) (2625:2625:2625))
        (PORT d[11] (2342:2342:2342) (2468:2468:2468))
        (PORT d[12] (2536:2536:2536) (2608:2608:2608))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a236.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (PORT d[0] (1704:1704:1704) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a236.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a236.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a236.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a236.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a236.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a204.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2582:2582:2582) (2677:2677:2677))
        (PORT d[1] (2976:2976:2976) (3042:3042:3042))
        (PORT d[2] (2610:2610:2610) (2685:2685:2685))
        (PORT d[3] (2336:2336:2336) (2445:2445:2445))
        (PORT d[4] (2742:2742:2742) (2781:2781:2781))
        (PORT d[5] (2643:2643:2643) (2742:2742:2742))
        (PORT d[6] (2636:2636:2636) (2709:2709:2709))
        (PORT d[7] (2582:2582:2582) (2657:2657:2657))
        (PORT d[8] (2334:2334:2334) (2442:2442:2442))
        (PORT d[9] (2441:2441:2441) (2556:2556:2556))
        (PORT d[10] (2561:2561:2561) (2643:2643:2643))
        (PORT d[11] (2002:2002:2002) (2099:2099:2099))
        (PORT d[12] (2612:2612:2612) (2655:2655:2655))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a204.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2595:2595:2595))
        (PORT d[0] (2111:2111:2111) (2134:2134:2134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a204.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a204.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a204.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a204.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a204.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (1889:1889:1889) (1789:1789:1789))
        (PORT datac (3014:3014:3014) (2830:2830:2830))
        (PORT datad (1983:1983:1983) (2031:2031:2031))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (428:428:428))
        (PORT datab (3249:3249:3249) (3358:3358:3358))
        (PORT datac (2458:2458:2458) (2533:2533:2533))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1986:1986:1986) (2026:2026:2026))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a201.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (3058:3058:3058))
        (PORT d[1] (2894:2894:2894) (3033:3033:3033))
        (PORT d[2] (2548:2548:2548) (2628:2628:2628))
        (PORT d[3] (2637:2637:2637) (2730:2730:2730))
        (PORT d[4] (2883:2883:2883) (2926:2926:2926))
        (PORT d[5] (2704:2704:2704) (2845:2845:2845))
        (PORT d[6] (3117:3117:3117) (3185:3185:3185))
        (PORT d[7] (2906:2906:2906) (2969:2969:2969))
        (PORT d[8] (2576:2576:2576) (2636:2636:2636))
        (PORT d[9] (2972:2972:2972) (3040:3040:3040))
        (PORT d[10] (2655:2655:2655) (2785:2785:2785))
        (PORT d[11] (3229:3229:3229) (3266:3266:3266))
        (PORT d[12] (2330:2330:2330) (2454:2454:2454))
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a201.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2524:2524:2524))
        (PORT d[0] (2147:2147:2147) (2185:2185:2185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a201.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a201.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a201.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a201.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a201.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a233.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2647:2647:2647))
        (PORT d[1] (2431:2431:2431) (2536:2536:2536))
        (PORT d[2] (2528:2528:2528) (2605:2605:2605))
        (PORT d[3] (2274:2274:2274) (2386:2386:2386))
        (PORT d[4] (2509:2509:2509) (2575:2575:2575))
        (PORT d[5] (2900:2900:2900) (2959:2959:2959))
        (PORT d[6] (2807:2807:2807) (2863:2863:2863))
        (PORT d[7] (2520:2520:2520) (2591:2591:2591))
        (PORT d[8] (2027:2027:2027) (2137:2137:2137))
        (PORT d[9] (2472:2472:2472) (2518:2518:2518))
        (PORT d[10] (2600:2600:2600) (2719:2719:2719))
        (PORT d[11] (1992:1992:1992) (2086:2086:2086))
        (PORT d[12] (2784:2784:2784) (2914:2914:2914))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a233.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2577:2577:2577))
        (PORT d[0] (1763:1763:1763) (1789:1789:1789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a233.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a233.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a233.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a233.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a233.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2402:2402:2402) (2377:2377:2377))
        (PORT datab (2036:2036:2036) (2047:2047:2047))
        (PORT datac (3412:3412:3412) (3310:3310:3310))
        (PORT datad (3188:3188:3188) (3351:3351:3351))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a249.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2222:2222:2222))
        (PORT d[1] (2344:2344:2344) (2404:2404:2404))
        (PORT d[2] (2392:2392:2392) (2371:2371:2371))
        (PORT d[3] (2626:2626:2626) (2693:2693:2693))
        (PORT d[4] (2110:2110:2110) (2146:2146:2146))
        (PORT d[5] (2654:2654:2654) (2656:2656:2656))
        (PORT d[6] (2278:2278:2278) (2274:2274:2274))
        (PORT d[7] (2144:2144:2144) (2154:2154:2154))
        (PORT d[8] (2141:2141:2141) (2136:2136:2136))
        (PORT d[9] (2104:2104:2104) (2102:2102:2102))
        (PORT d[10] (1990:1990:1990) (2032:2032:2032))
        (PORT d[11] (1947:1947:1947) (2039:2039:2039))
        (PORT d[12] (2122:2122:2122) (2113:2113:2113))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a249.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2541:2541:2541))
        (PORT d[0] (1838:1838:1838) (1772:1772:1772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a249.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a249.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a249.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a249.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a249.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a217.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2639:2639:2639))
        (PORT d[1] (2415:2415:2415) (2517:2517:2517))
        (PORT d[2] (2803:2803:2803) (2869:2869:2869))
        (PORT d[3] (2614:2614:2614) (2679:2679:2679))
        (PORT d[4] (2488:2488:2488) (2547:2547:2547))
        (PORT d[5] (2603:2603:2603) (2619:2619:2619))
        (PORT d[6] (2864:2864:2864) (2918:2918:2918))
        (PORT d[7] (2482:2482:2482) (2509:2509:2509))
        (PORT d[8] (2644:2644:2644) (2771:2771:2771))
        (PORT d[9] (2729:2729:2729) (2862:2862:2862))
        (PORT d[10] (2456:2456:2456) (2530:2530:2530))
        (PORT d[11] (2371:2371:2371) (2502:2502:2502))
        (PORT d[12] (2391:2391:2391) (2506:2506:2506))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a217.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT d[0] (2065:2065:2065) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a217.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a217.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a217.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a217.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a217.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1603:1603:1603))
        (PORT datab (3233:3233:3233) (3393:3393:3393))
        (PORT datac (1993:1993:1993) (2013:2013:2013))
        (PORT datad (2048:2048:2048) (2074:2074:2074))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (3039:3039:3039))
        (PORT d[1] (2152:2152:2152) (2167:2167:2167))
        (PORT d[2] (2359:2359:2359) (2370:2370:2370))
        (PORT d[3] (1892:1892:1892) (1940:1940:1940))
        (PORT d[4] (2440:2440:2440) (2436:2436:2436))
        (PORT d[5] (2242:2242:2242) (2279:2279:2279))
        (PORT d[6] (2400:2400:2400) (2358:2358:2358))
        (PORT d[7] (2511:2511:2511) (2531:2531:2531))
        (PORT d[8] (2118:2118:2118) (2141:2141:2141))
        (PORT d[9] (2201:2201:2201) (2261:2261:2261))
        (PORT d[10] (2048:2048:2048) (2074:2074:2074))
        (PORT d[11] (2442:2442:2442) (2455:2455:2455))
        (PORT d[12] (1880:1880:1880) (1901:1901:1901))
        (PORT clk (2508:2508:2508) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2530:2530:2530))
        (PORT d[0] (1604:1604:1604) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1579:1579:1579))
        (PORT d[1] (762:762:762) (749:749:749))
        (PORT d[2] (797:797:797) (796:796:796))
        (PORT d[3] (1066:1066:1066) (1053:1053:1053))
        (PORT d[4] (1726:1726:1726) (1693:1693:1693))
        (PORT d[5] (1021:1021:1021) (1003:1003:1003))
        (PORT d[6] (1114:1114:1114) (1094:1094:1094))
        (PORT d[7] (1359:1359:1359) (1330:1330:1330))
        (PORT d[8] (1126:1126:1126) (1118:1118:1118))
        (PORT d[9] (878:878:878) (876:876:876))
        (PORT d[10] (869:869:869) (881:881:881))
        (PORT d[11] (1076:1076:1076) (1062:1062:1062))
        (PORT d[12] (1077:1077:1077) (1060:1060:1060))
        (PORT clk (2564:2564:2564) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2594:2594:2594))
        (PORT d[0] (1001:1001:1001) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1402:1402:1402) (1393:1393:1393))
        (PORT datab (1393:1393:1393) (1383:1383:1383))
        (PORT datac (1993:1993:1993) (2013:2013:2013))
        (PORT datad (3184:3184:3184) (3346:3346:3346))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2853:2853:2853) (2916:2916:2916))
        (PORT d[1] (2143:2143:2143) (2163:2163:2163))
        (PORT d[2] (2385:2385:2385) (2404:2404:2404))
        (PORT d[3] (1902:1902:1902) (1957:1957:1957))
        (PORT d[4] (2178:2178:2178) (2199:2199:2199))
        (PORT d[5] (2607:2607:2607) (2684:2684:2684))
        (PORT d[6] (2669:2669:2669) (2645:2645:2645))
        (PORT d[7] (2583:2583:2583) (2605:2605:2605))
        (PORT d[8] (2291:2291:2291) (2363:2363:2363))
        (PORT d[9] (2481:2481:2481) (2508:2508:2508))
        (PORT d[10] (2322:2322:2322) (2331:2331:2331))
        (PORT d[11] (2458:2458:2458) (2472:2472:2472))
        (PORT d[12] (1901:1901:1901) (1933:1933:1933))
        (PORT clk (2501:2501:2501) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2521:2521:2521))
        (PORT d[0] (1403:1403:1403) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2355:2355:2355))
        (PORT d[1] (2200:2200:2200) (2220:2220:2220))
        (PORT d[2] (2104:2104:2104) (2135:2135:2135))
        (PORT d[3] (1905:1905:1905) (1952:1952:1952))
        (PORT d[4] (2237:2237:2237) (2253:2253:2253))
        (PORT d[5] (2613:2613:2613) (2690:2690:2690))
        (PORT d[6] (2357:2357:2357) (2337:2337:2337))
        (PORT d[7] (2587:2587:2587) (2613:2613:2613))
        (PORT d[8] (2461:2461:2461) (2626:2626:2626))
        (PORT d[9] (2519:2519:2519) (2569:2569:2569))
        (PORT d[10] (2366:2366:2366) (2391:2391:2391))
        (PORT d[11] (2457:2457:2457) (2473:2473:2473))
        (PORT d[12] (1955:1955:1955) (1988:1988:1988))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2517:2517:2517))
        (PORT d[0] (1813:1813:1813) (1763:1763:1763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1681:1681:1681) (1668:1668:1668))
        (PORT datab (1717:1717:1717) (1698:1698:1698))
        (PORT datac (1992:1992:1992) (2012:2012:2012))
        (PORT datad (3187:3187:3187) (3349:3349:3349))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (3569:3569:3569) (3747:3747:3747))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3887:3887:3887) (4073:4073:4073))
        (PORT datab (1949:1949:1949) (1956:1956:1956))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (3016:3016:3016))
        (PORT d[1] (2665:2665:2665) (2767:2767:2767))
        (PORT d[2] (2408:2408:2408) (2479:2479:2479))
        (PORT d[3] (2597:2597:2597) (2686:2686:2686))
        (PORT d[4] (2783:2783:2783) (2834:2834:2834))
        (PORT d[5] (2665:2665:2665) (2803:2803:2803))
        (PORT d[6] (2813:2813:2813) (2859:2859:2859))
        (PORT d[7] (2933:2933:2933) (2994:2994:2994))
        (PORT d[8] (2562:2562:2562) (2621:2621:2621))
        (PORT d[9] (2917:2917:2917) (2971:2971:2971))
        (PORT d[10] (2667:2667:2667) (2799:2799:2799))
        (PORT d[11] (3223:3223:3223) (3261:3261:3261))
        (PORT d[12] (2346:2346:2346) (2427:2427:2427))
        (PORT clk (2490:2490:2490) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2513:2513:2513))
        (PORT d[0] (2107:2107:2107) (2136:2136:2136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2154:2154:2154) (2155:2155:2155))
        (PORT d[1] (2021:2021:2021) (2089:2089:2089))
        (PORT d[2] (2009:2009:2009) (1994:1994:1994))
        (PORT d[3] (2095:2095:2095) (2088:2088:2088))
        (PORT d[4] (2082:2082:2082) (2102:2102:2102))
        (PORT d[5] (1903:1903:1903) (1869:1869:1869))
        (PORT d[6] (2225:2225:2225) (2185:2185:2185))
        (PORT d[7] (1788:1788:1788) (1805:1805:1805))
        (PORT d[8] (1801:1801:1801) (1797:1797:1797))
        (PORT d[9] (1766:1766:1766) (1759:1759:1759))
        (PORT d[10] (2024:2024:2024) (2060:2060:2060))
        (PORT d[11] (1961:1961:1961) (2050:2050:2050))
        (PORT d[12] (1774:1774:1774) (1767:1767:1767))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT d[0] (1549:1549:1549) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2165:2165:2165))
        (PORT d[1] (1755:1755:1755) (1743:1743:1743))
        (PORT d[2] (1966:1966:1966) (1940:1940:1940))
        (PORT d[3] (1844:1844:1844) (1889:1889:1889))
        (PORT d[4] (2177:2177:2177) (2180:2180:2180))
        (PORT d[5] (2186:2186:2186) (2218:2218:2218))
        (PORT d[6] (2068:2068:2068) (2031:2031:2031))
        (PORT d[7] (2154:2154:2154) (2124:2124:2124))
        (PORT d[8] (2163:2163:2163) (2182:2182:2182))
        (PORT d[9] (2133:2133:2133) (2119:2119:2119))
        (PORT d[10] (1796:1796:1796) (1804:1804:1804))
        (PORT d[11] (2465:2465:2465) (2478:2478:2478))
        (PORT d[12] (1794:1794:1794) (1821:1821:1821))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (PORT d[0] (1678:1678:1678) (1608:1608:1608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1542:1542:1542))
        (PORT datab (1092:1092:1092) (1074:1074:1074))
        (PORT datac (1991:1991:1991) (2011:2011:2011))
        (PORT datad (3189:3189:3189) (3353:3353:3353))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (2981:2981:2981))
        (PORT d[1] (2717:2717:2717) (2835:2835:2835))
        (PORT d[2] (2836:2836:2836) (2887:2887:2887))
        (PORT d[3] (2660:2660:2660) (2751:2751:2751))
        (PORT d[4] (2888:2888:2888) (2945:2945:2945))
        (PORT d[5] (2672:2672:2672) (2810:2810:2810))
        (PORT d[6] (2838:2838:2838) (2914:2914:2914))
        (PORT d[7] (2779:2779:2779) (2816:2816:2816))
        (PORT d[8] (2558:2558:2558) (2618:2618:2618))
        (PORT d[9] (2929:2929:2929) (2984:2984:2984))
        (PORT d[10] (2635:2635:2635) (2766:2766:2766))
        (PORT d[11] (2960:2960:2960) (3009:3009:3009))
        (PORT d[12] (2320:2320:2320) (2438:2438:2438))
        (PORT clk (2496:2496:2496) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2519:2519:2519))
        (PORT d[0] (2105:2105:2105) (2116:2116:2116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2212:2212:2212) (2320:2320:2320))
        (PORT datab (3234:3234:3234) (3394:3394:3394))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (2470:2470:2470) (2453:2453:2453))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2600:2600:2600) (2694:2694:2694))
        (PORT d[1] (2406:2406:2406) (2521:2521:2521))
        (PORT d[2] (2866:2866:2866) (2929:2929:2929))
        (PORT d[3] (2613:2613:2613) (2666:2666:2666))
        (PORT d[4] (2663:2663:2663) (2734:2734:2734))
        (PORT d[5] (2666:2666:2666) (2764:2764:2764))
        (PORT d[6] (2888:2888:2888) (2966:2966:2966))
        (PORT d[7] (2561:2561:2561) (2625:2625:2625))
        (PORT d[8] (2225:2225:2225) (2303:2303:2303))
        (PORT d[9] (2318:2318:2318) (2381:2381:2381))
        (PORT d[10] (2592:2592:2592) (2664:2664:2664))
        (PORT d[11] (2898:2898:2898) (2944:2944:2944))
        (PORT d[12] (2332:2332:2332) (2456:2456:2456))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (PORT d[0] (1793:1793:1793) (1820:1820:1820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2842:2842:2842) (2914:2914:2914))
        (PORT d[1] (2710:2710:2710) (2795:2795:2795))
        (PORT d[2] (2859:2859:2859) (2929:2929:2929))
        (PORT d[3] (2677:2677:2677) (2804:2804:2804))
        (PORT d[4] (2976:2976:2976) (3090:3090:3090))
        (PORT d[5] (2809:2809:2809) (2864:2864:2864))
        (PORT d[6] (2576:2576:2576) (2636:2636:2636))
        (PORT d[7] (2625:2625:2625) (2710:2710:2710))
        (PORT d[8] (2341:2341:2341) (2484:2484:2484))
        (PORT d[9] (2842:2842:2842) (2948:2948:2948))
        (PORT d[10] (2634:2634:2634) (2726:2726:2726))
        (PORT d[11] (2261:2261:2261) (2386:2386:2386))
        (PORT d[12] (2356:2356:2356) (2441:2441:2441))
        (PORT clk (2487:2487:2487) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2510:2510:2510))
        (PORT d[0] (2064:2064:2064) (2065:2065:2065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2699:2699:2699))
        (PORT d[1] (2381:2381:2381) (2496:2496:2496))
        (PORT d[2] (2854:2854:2854) (2909:2909:2909))
        (PORT d[3] (2662:2662:2662) (2720:2720:2720))
        (PORT d[4] (2691:2691:2691) (2775:2775:2775))
        (PORT d[5] (2647:2647:2647) (2747:2747:2747))
        (PORT d[6] (2822:2822:2822) (2887:2887:2887))
        (PORT d[7] (2570:2570:2570) (2628:2628:2628))
        (PORT d[8] (2270:2270:2270) (2350:2350:2350))
        (PORT d[9] (2670:2670:2670) (2728:2728:2728))
        (PORT d[10] (2599:2599:2599) (2672:2672:2672))
        (PORT d[11] (2846:2846:2846) (2884:2884:2884))
        (PORT d[12] (2303:2303:2303) (2425:2425:2425))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (PORT d[0] (2059:2059:2059) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2460:2460:2460))
        (PORT d[1] (2157:2157:2157) (2173:2173:2173))
        (PORT d[2] (2062:2062:2062) (2090:2090:2090))
        (PORT d[3] (1872:1872:1872) (1915:1915:1915))
        (PORT d[4] (2433:2433:2433) (2438:2438:2438))
        (PORT d[5] (2256:2256:2256) (2295:2295:2295))
        (PORT d[6] (2387:2387:2387) (2342:2342:2342))
        (PORT d[7] (2416:2416:2416) (2404:2404:2404))
        (PORT d[8] (2173:2173:2173) (2190:2190:2190))
        (PORT d[9] (2203:2203:2203) (2263:2263:2263))
        (PORT d[10] (2175:2175:2175) (2262:2262:2262))
        (PORT d[11] (2437:2437:2437) (2448:2448:2448))
        (PORT d[12] (1895:1895:1895) (1926:1926:1926))
        (PORT clk (2501:2501:2501) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2521:2521:2521))
        (PORT d[0] (1612:1612:1612) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2785:2785:2785) (2740:2740:2740))
        (PORT datab (2038:2038:2038) (2050:2050:2050))
        (PORT datac (1351:1351:1351) (1324:1324:1324))
        (PORT datad (3183:3183:3183) (3344:3344:3344))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3097:3097:3097) (3027:3027:3027))
        (PORT datab (3238:3238:3238) (3399:3399:3399))
        (PORT datac (3345:3345:3345) (3375:3375:3375))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (373:373:373) (378:378:378))
        (PORT datad (1918:1918:1918) (1916:1916:1916))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2305:2305:2305))
        (PORT d[1] (1759:1759:1759) (1747:1747:1747))
        (PORT d[2] (1758:1758:1758) (1747:1747:1747))
        (PORT d[3] (1841:1841:1841) (1884:1884:1884))
        (PORT d[4] (2108:2108:2108) (2072:2072:2072))
        (PORT d[5] (2195:2195:2195) (2227:2227:2227))
        (PORT d[6] (2046:2046:2046) (2013:2013:2013))
        (PORT d[7] (2151:2151:2151) (2124:2124:2124))
        (PORT d[8] (2202:2202:2202) (2222:2222:2222))
        (PORT d[9] (2156:2156:2156) (2146:2146:2146))
        (PORT d[10] (1822:1822:1822) (1825:1825:1825))
        (PORT d[11] (2096:2096:2096) (2063:2063:2063))
        (PORT d[12] (1855:1855:1855) (1891:1891:1891))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (PORT d[0] (1669:1669:1669) (1598:1598:1598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2605:2605:2605))
        (PORT d[1] (2506:2506:2506) (2545:2545:2545))
        (PORT d[2] (2470:2470:2470) (2505:2505:2505))
        (PORT d[3] (2235:2235:2235) (2252:2252:2252))
        (PORT d[4] (2237:2237:2237) (2270:2270:2270))
        (PORT d[5] (2299:2299:2299) (2367:2367:2367))
        (PORT d[6] (2864:2864:2864) (2904:2904:2904))
        (PORT d[7] (2259:2259:2259) (2294:2294:2294))
        (PORT d[8] (2128:2128:2128) (2151:2151:2151))
        (PORT d[9] (2599:2599:2599) (2633:2633:2633))
        (PORT d[10] (2163:2163:2163) (2197:2197:2197))
        (PORT d[11] (2503:2503:2503) (2516:2516:2516))
        (PORT d[12] (1935:1935:1935) (2023:2023:2023))
        (PORT clk (2538:2538:2538) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2565:2565:2565))
        (PORT d[0] (1961:1961:1961) (1928:1928:1928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1084:1084:1084))
        (PORT datab (1511:1511:1511) (1467:1467:1467))
        (PORT datac (2932:2932:2932) (3082:3082:3082))
        (PORT datad (1967:1967:1967) (1969:1969:1969))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2693:2693:2693))
        (PORT d[1] (2661:2661:2661) (2776:2776:2776))
        (PORT d[2] (2566:2566:2566) (2649:2649:2649))
        (PORT d[3] (2274:2274:2274) (2359:2359:2359))
        (PORT d[4] (2563:2563:2563) (2639:2639:2639))
        (PORT d[5] (2357:2357:2357) (2466:2466:2466))
        (PORT d[6] (2806:2806:2806) (2852:2852:2852))
        (PORT d[7] (2571:2571:2571) (2652:2652:2652))
        (PORT d[8] (2553:2553:2553) (2611:2611:2611))
        (PORT d[9] (2709:2709:2709) (2811:2811:2811))
        (PORT d[10] (2256:2256:2256) (2347:2347:2347))
        (PORT d[11] (3031:3031:3031) (3044:3044:3044))
        (PORT d[12] (2371:2371:2371) (2452:2452:2452))
        (PORT clk (2477:2477:2477) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2500:2500:2500))
        (PORT d[0] (2097:2097:2097) (2125:2125:2125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (2953:2953:2953))
        (PORT d[1] (2360:2360:2360) (2484:2484:2484))
        (PORT d[2] (2568:2568:2568) (2694:2694:2694))
        (PORT d[3] (2486:2486:2486) (2536:2536:2536))
        (PORT d[4] (2642:2642:2642) (2722:2722:2722))
        (PORT d[5] (2261:2261:2261) (2363:2363:2363))
        (PORT d[6] (2757:2757:2757) (2755:2755:2755))
        (PORT d[7] (2485:2485:2485) (2538:2538:2538))
        (PORT d[8] (2265:2265:2265) (2359:2359:2359))
        (PORT d[9] (2282:2282:2282) (2352:2352:2352))
        (PORT d[10] (2271:2271:2271) (2364:2364:2364))
        (PORT d[11] (2592:2592:2592) (2655:2655:2655))
        (PORT d[12] (2172:2172:2172) (2232:2232:2232))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT d[0] (2169:2169:2169) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (429:429:429))
        (PORT datab (2084:2084:2084) (2027:2027:2027))
        (PORT datac (2945:2945:2945) (3097:3097:3097))
        (PORT datad (2790:2790:2790) (2717:2717:2717))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a234.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2054:2054:2054) (1952:1952:1952))
        (PORT d[1] (1930:1930:1930) (2021:2021:2021))
        (PORT d[2] (2240:2240:2240) (2157:2157:2157))
        (PORT d[3] (1824:1824:1824) (1844:1844:1844))
        (PORT d[4] (2116:2116:2116) (2144:2144:2144))
        (PORT d[5] (2297:2297:2297) (2401:2401:2401))
        (PORT d[6] (2189:2189:2189) (2111:2111:2111))
        (PORT d[7] (2224:2224:2224) (2256:2256:2256))
        (PORT d[8] (1902:1902:1902) (1961:1961:1961))
        (PORT d[9] (1882:1882:1882) (1907:1907:1907))
        (PORT d[10] (1805:1805:1805) (1853:1853:1853))
        (PORT d[11] (2383:2383:2383) (2378:2378:2378))
        (PORT d[12] (1741:1741:1741) (1769:1769:1769))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a234.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2577:2577:2577))
        (PORT d[0] (1831:1831:1831) (1767:1767:1767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a234.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a234.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a234.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a234.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a234.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a202.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2801:2801:2801))
        (PORT d[1] (2512:2512:2512) (2525:2525:2525))
        (PORT d[2] (2460:2460:2460) (2488:2488:2488))
        (PORT d[3] (2266:2266:2266) (2319:2319:2319))
        (PORT d[4] (2520:2520:2520) (2530:2530:2530))
        (PORT d[5] (2616:2616:2616) (2695:2695:2695))
        (PORT d[6] (2709:2709:2709) (2736:2736:2736))
        (PORT d[7] (2818:2818:2818) (2805:2805:2805))
        (PORT d[8] (2579:2579:2579) (2642:2642:2642))
        (PORT d[9] (2683:2683:2683) (2692:2692:2692))
        (PORT d[10] (2466:2466:2466) (2530:2530:2530))
        (PORT d[11] (2759:2759:2759) (2928:2928:2928))
        (PORT d[12] (2262:2262:2262) (2340:2340:2340))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a202.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (PORT d[0] (2005:2005:2005) (1971:1971:1971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a202.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a202.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a202.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a202.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a202.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1812:1812:1812) (1775:1775:1775))
        (PORT datab (1529:1529:1529) (1546:1546:1546))
        (PORT datac (2935:2935:2935) (3086:3086:3086))
        (PORT datad (1967:1967:1967) (1969:1969:1969))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a218.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (2181:2181:2181))
        (PORT d[1] (2414:2414:2414) (2515:2515:2515))
        (PORT d[2] (2383:2383:2383) (2388:2388:2388))
        (PORT d[3] (2651:2651:2651) (2648:2648:2648))
        (PORT d[4] (2124:2124:2124) (2160:2160:2160))
        (PORT d[5] (2676:2676:2676) (2750:2750:2750))
        (PORT d[6] (2541:2541:2541) (2601:2601:2601))
        (PORT d[7] (2314:2314:2314) (2328:2328:2328))
        (PORT d[8] (2270:2270:2270) (2340:2340:2340))
        (PORT d[9] (2430:2430:2430) (2460:2460:2460))
        (PORT d[10] (2290:2290:2290) (2314:2314:2314))
        (PORT d[11] (1990:1990:1990) (2087:2087:2087))
        (PORT d[12] (2201:2201:2201) (2255:2255:2255))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a218.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2512:2512:2512))
        (PORT d[0] (1904:1904:1904) (1869:1869:1869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a218.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a218.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a218.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a218.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a218.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a250.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2532:2532:2532))
        (PORT d[1] (2362:2362:2362) (2483:2483:2483))
        (PORT d[2] (2519:2519:2519) (2589:2589:2589))
        (PORT d[3] (2212:2212:2212) (2299:2299:2299))
        (PORT d[4] (2483:2483:2483) (2536:2536:2536))
        (PORT d[5] (2273:2273:2273) (2375:2375:2375))
        (PORT d[6] (2492:2492:2492) (2538:2538:2538))
        (PORT d[7] (2280:2280:2280) (2318:2318:2318))
        (PORT d[8] (2220:2220:2220) (2253:2253:2253))
        (PORT d[9] (2559:2559:2559) (2607:2607:2607))
        (PORT d[10] (2582:2582:2582) (2671:2671:2671))
        (PORT d[11] (2555:2555:2555) (2571:2571:2571))
        (PORT d[12] (1995:1995:1995) (2083:2083:2083))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a250.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (PORT d[0] (2071:2071:2071) (2102:2102:2102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a250.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a250.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a250.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a250.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a250.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2067:2067:2067) (2085:2085:2085))
        (PORT datab (1510:1510:1510) (1451:1451:1451))
        (PORT datac (2934:2934:2934) (3085:3085:3085))
        (PORT datad (1967:1967:1967) (1969:1969:1969))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2602:2602:2602))
        (PORT d[1] (2563:2563:2563) (2620:2620:2620))
        (PORT d[2] (2615:2615:2615) (2745:2745:2745))
        (PORT d[3] (2296:2296:2296) (2393:2393:2393))
        (PORT d[4] (2302:2302:2302) (2402:2402:2402))
        (PORT d[5] (2313:2313:2313) (2370:2370:2370))
        (PORT d[6] (2245:2245:2245) (2333:2333:2333))
        (PORT d[7] (2551:2551:2551) (2632:2632:2632))
        (PORT d[8] (2258:2258:2258) (2365:2365:2365))
        (PORT d[9] (2648:2648:2648) (2750:2750:2750))
        (PORT d[10] (2286:2286:2286) (2381:2381:2381))
        (PORT d[11] (2651:2651:2651) (2769:2769:2769))
        (PORT d[12] (2527:2527:2527) (2593:2593:2593))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT d[0] (1771:1771:1771) (1809:1809:1809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2919:2919:2919))
        (PORT d[1] (2270:2270:2270) (2294:2294:2294))
        (PORT d[2] (2507:2507:2507) (2534:2534:2534))
        (PORT d[3] (1950:1950:1950) (2016:2016:2016))
        (PORT d[4] (2567:2567:2567) (2608:2608:2608))
        (PORT d[5] (2237:2237:2237) (2293:2293:2293))
        (PORT d[6] (2569:2569:2569) (2637:2637:2637))
        (PORT d[7] (2454:2454:2454) (2488:2488:2488))
        (PORT d[8] (2299:2299:2299) (2395:2395:2395))
        (PORT d[9] (2291:2291:2291) (2353:2353:2353))
        (PORT d[10] (2278:2278:2278) (2373:2373:2373))
        (PORT d[11] (2514:2514:2514) (2574:2574:2574))
        (PORT d[12] (2210:2210:2210) (2271:2271:2271))
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (PORT d[0] (1837:1837:1837) (1873:1873:1873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3242:3242:3242) (3306:3306:3306))
        (PORT datab (2304:2304:2304) (2275:2275:2275))
        (PORT datac (2939:2939:2939) (3090:3090:3090))
        (PORT datad (1968:1968:1968) (1970:1970:1970))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2809:2809:2809) (2869:2869:2869))
        (PORT d[1] (2446:2446:2446) (2457:2457:2457))
        (PORT d[2] (2433:2433:2433) (2459:2459:2459))
        (PORT d[3] (2255:2255:2255) (2309:2309:2309))
        (PORT d[4] (2556:2556:2556) (2562:2562:2562))
        (PORT d[5] (2614:2614:2614) (2692:2692:2692))
        (PORT d[6] (2752:2752:2752) (2771:2771:2771))
        (PORT d[7] (2788:2788:2788) (2771:2771:2771))
        (PORT d[8] (2265:2265:2265) (2336:2336:2336))
        (PORT d[9] (2534:2534:2534) (2559:2559:2559))
        (PORT d[10] (2471:2471:2471) (2523:2523:2523))
        (PORT d[11] (2816:2816:2816) (2863:2863:2863))
        (PORT d[12] (2267:2267:2267) (2343:2343:2343))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT d[0] (1965:1965:1965) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (2890:2890:2890))
        (PORT d[1] (2538:2538:2538) (2583:2583:2583))
        (PORT d[2] (2454:2454:2454) (2497:2497:2497))
        (PORT d[3] (2288:2288:2288) (2344:2344:2344))
        (PORT d[4] (2531:2531:2531) (2539:2539:2539))
        (PORT d[5] (2608:2608:2608) (2688:2688:2688))
        (PORT d[6] (2708:2708:2708) (2734:2734:2734))
        (PORT d[7] (2898:2898:2898) (2954:2954:2954))
        (PORT d[8] (2594:2594:2594) (2659:2659:2659))
        (PORT d[9] (2590:2590:2590) (2681:2681:2681))
        (PORT d[10] (2444:2444:2444) (2510:2510:2510))
        (PORT d[11] (2825:2825:2825) (2874:2874:2874))
        (PORT d[12] (1926:1926:1926) (2013:2013:2013))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT d[0] (1739:1739:1739) (1750:1750:1750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1436:1436:1436))
        (PORT datab (2979:2979:2979) (3133:3133:3133))
        (PORT datac (2053:2053:2053) (2062:2062:2062))
        (PORT datad (1968:1968:1968) (1970:1970:1970))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (3586:3586:3586) (3767:3767:3767))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (1848:1848:1848) (1835:1835:1835))
        (PORT datad (3586:3586:3586) (3767:3767:3767))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2689:2689:2689))
        (PORT d[1] (2677:2677:2677) (2789:2789:2789))
        (PORT d[2] (2574:2574:2574) (2659:2659:2659))
        (PORT d[3] (2639:2639:2639) (2714:2714:2714))
        (PORT d[4] (2580:2580:2580) (2651:2651:2651))
        (PORT d[5] (2318:2318:2318) (2422:2422:2422))
        (PORT d[6] (2414:2414:2414) (2457:2457:2457))
        (PORT d[7] (2570:2570:2570) (2647:2647:2647))
        (PORT d[8] (2196:2196:2196) (2271:2271:2271))
        (PORT d[9] (2623:2623:2623) (2690:2690:2690))
        (PORT d[10] (2268:2268:2268) (2360:2360:2360))
        (PORT d[11] (2812:2812:2812) (2991:2991:2991))
        (PORT d[12] (2017:2017:2017) (2108:2108:2108))
        (PORT clk (2477:2477:2477) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2500:2500:2500))
        (PORT d[0] (1671:1671:1671) (1679:1679:1679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2945:2945:2945) (3056:3056:3056))
        (PORT d[1] (2918:2918:2918) (3058:3058:3058))
        (PORT d[2] (2852:2852:2852) (2917:2917:2917))
        (PORT d[3] (2690:2690:2690) (2818:2818:2818))
        (PORT d[4] (2905:2905:2905) (2962:2962:2962))
        (PORT d[5] (2642:2642:2642) (2778:2778:2778))
        (PORT d[6] (2968:2968:2968) (2960:2960:2960))
        (PORT d[7] (2914:2914:2914) (2978:2978:2978))
        (PORT d[8] (2591:2591:2591) (2652:2652:2652))
        (PORT d[9] (3062:3062:3062) (3076:3076:3076))
        (PORT d[10] (2652:2652:2652) (2777:2777:2777))
        (PORT d[11] (3181:3181:3181) (3224:3224:3224))
        (PORT d[12] (2359:2359:2359) (2467:2467:2467))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (PORT d[0] (2101:2101:2101) (2149:2149:2149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2148:2148:2148) (2060:2060:2060))
        (PORT datab (2111:2111:2111) (2214:2214:2214))
        (PORT datac (2933:2933:2933) (3084:3084:3084))
        (PORT datad (1967:1967:1967) (1969:1969:1969))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2641:2641:2641))
        (PORT d[1] (2273:2273:2273) (2343:2343:2343))
        (PORT d[2] (2405:2405:2405) (2427:2427:2427))
        (PORT d[3] (2200:2200:2200) (2215:2215:2215))
        (PORT d[4] (2132:2132:2132) (2166:2166:2166))
        (PORT d[5] (2293:2293:2293) (2360:2360:2360))
        (PORT d[6] (2526:2526:2526) (2546:2546:2546))
        (PORT d[7] (2177:2177:2177) (2203:2203:2203))
        (PORT d[8] (2146:2146:2146) (2173:2173:2173))
        (PORT d[9] (1960:1960:1960) (1992:1992:1992))
        (PORT d[10] (2182:2182:2182) (2217:2217:2217))
        (PORT d[11] (2390:2390:2390) (2385:2385:2385))
        (PORT d[12] (1967:1967:1967) (2054:2054:2054))
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (PORT d[0] (1415:1415:1415) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2911:2911:2911) (3024:3024:3024))
        (PORT d[1] (2473:2473:2473) (2531:2531:2531))
        (PORT d[2] (2579:2579:2579) (2663:2663:2663))
        (PORT d[3] (2613:2613:2613) (2702:2702:2702))
        (PORT d[4] (2884:2884:2884) (2940:2940:2940))
        (PORT d[5] (2643:2643:2643) (2779:2779:2779))
        (PORT d[6] (2813:2813:2813) (2859:2859:2859))
        (PORT d[7] (2789:2789:2789) (2823:2823:2823))
        (PORT d[8] (2597:2597:2597) (2656:2656:2656))
        (PORT d[9] (2981:2981:2981) (3037:3037:3037))
        (PORT d[10] (2257:2257:2257) (2348:2348:2348))
        (PORT d[11] (3210:3210:3210) (3247:3247:3247))
        (PORT d[12] (2377:2377:2377) (2458:2458:2458))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2504:2504:2504))
        (PORT d[0] (1933:1933:1933) (1928:1928:1928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (695:695:695))
        (PORT datab (1534:1534:1534) (1478:1478:1478))
        (PORT datac (2940:2940:2940) (3091:3091:3091))
        (PORT datad (2183:2183:2183) (2148:2148:2148))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (275:275:275))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1845:1845:1845) (1832:1832:1832))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a197.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3177:3177:3177) (3250:3250:3250))
        (PORT d[1] (2747:2747:2747) (2765:2765:2765))
        (PORT d[2] (2769:2769:2769) (2817:2817:2817))
        (PORT d[3] (2598:2598:2598) (2712:2712:2712))
        (PORT d[4] (2874:2874:2874) (2926:2926:2926))
        (PORT d[5] (3074:3074:3074) (3190:3190:3190))
        (PORT d[6] (2697:2697:2697) (2787:2787:2787))
        (PORT d[7] (2601:2601:2601) (2692:2692:2692))
        (PORT d[8] (2295:2295:2295) (2420:2420:2420))
        (PORT d[9] (2692:2692:2692) (2830:2830:2830))
        (PORT d[10] (2499:2499:2499) (2567:2567:2567))
        (PORT d[11] (2585:2585:2585) (2676:2676:2676))
        (PORT d[12] (2644:2644:2644) (2668:2668:2668))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a197.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (PORT d[0] (2298:2298:2298) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a197.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a197.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a197.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a197.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a197.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a229.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (2994:2994:2994))
        (PORT d[1] (2610:2610:2610) (2680:2680:2680))
        (PORT d[2] (2655:2655:2655) (2790:2790:2790))
        (PORT d[3] (2675:2675:2675) (2814:2814:2814))
        (PORT d[4] (2373:2373:2373) (2474:2474:2474))
        (PORT d[5] (2542:2542:2542) (2634:2634:2634))
        (PORT d[6] (2578:2578:2578) (2652:2652:2652))
        (PORT d[7] (2558:2558:2558) (2641:2641:2641))
        (PORT d[8] (2367:2367:2367) (2476:2476:2476))
        (PORT d[9] (2688:2688:2688) (2787:2787:2787))
        (PORT d[10] (2580:2580:2580) (2671:2671:2671))
        (PORT d[11] (2352:2352:2352) (2479:2479:2479))
        (PORT d[12] (2549:2549:2549) (2616:2616:2616))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a229.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2502:2502:2502))
        (PORT d[0] (2051:2051:2051) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a229.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a229.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a229.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a229.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a229.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (1697:1697:1697) (1657:1657:1657))
        (PORT datac (2492:2492:2492) (2571:2571:2571))
        (PORT datad (1782:1782:1782) (1685:1685:1685))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a245.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2938:2938:2938))
        (PORT d[1] (2548:2548:2548) (2616:2616:2616))
        (PORT d[2] (2532:2532:2532) (2602:2602:2602))
        (PORT d[3] (2576:2576:2576) (2654:2654:2654))
        (PORT d[4] (2382:2382:2382) (2487:2487:2487))
        (PORT d[5] (2581:2581:2581) (2670:2670:2670))
        (PORT d[6] (2595:2595:2595) (2684:2684:2684))
        (PORT d[7] (2529:2529:2529) (2610:2610:2610))
        (PORT d[8] (1952:1952:1952) (2070:2070:2070))
        (PORT d[9] (2716:2716:2716) (2818:2818:2818))
        (PORT d[10] (2310:2310:2310) (2407:2407:2407))
        (PORT d[11] (2572:2572:2572) (2682:2682:2682))
        (PORT d[12] (2525:2525:2525) (2589:2589:2589))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a245.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (PORT d[0] (2204:2204:2204) (2206:2206:2206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a245.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a245.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a245.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a245.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a245.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a213.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (3020:3020:3020))
        (PORT d[1] (2584:2584:2584) (2653:2653:2653))
        (PORT d[2] (2635:2635:2635) (2768:2768:2768))
        (PORT d[3] (2693:2693:2693) (2831:2831:2831))
        (PORT d[4] (2361:2361:2361) (2462:2462:2462))
        (PORT d[5] (2542:2542:2542) (2635:2635:2635))
        (PORT d[6] (2505:2505:2505) (2564:2564:2564))
        (PORT d[7] (2495:2495:2495) (2537:2537:2537))
        (PORT d[8] (2012:2012:2012) (2131:2131:2131))
        (PORT d[9] (2736:2736:2736) (2840:2840:2840))
        (PORT d[10] (2627:2627:2627) (2763:2763:2763))
        (PORT d[11] (2344:2344:2344) (2471:2471:2471))
        (PORT d[12] (2542:2542:2542) (2608:2608:2608))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a213.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (PORT d[0] (2002:2002:2002) (2007:2007:2007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a213.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a213.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a213.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a213.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a213.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1821:1821:1821) (1731:1731:1731))
        (PORT datab (3073:3073:3073) (3139:3139:3139))
        (PORT datac (2492:2492:2492) (2571:2571:2571))
        (PORT datad (1787:1787:1787) (1701:1701:1701))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (3080:3080:3080) (3148:3148:3148))
        (PORT datac (3060:3060:3060) (3150:3150:3150))
        (PORT datad (374:374:374) (377:377:377))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2501:2501:2501))
        (PORT d[1] (2204:2204:2204) (2243:2243:2243))
        (PORT d[2] (2402:2402:2402) (2377:2377:2377))
        (PORT d[3] (2279:2279:2279) (2370:2370:2370))
        (PORT d[4] (2425:2425:2425) (2419:2419:2419))
        (PORT d[5] (2439:2439:2439) (2466:2466:2466))
        (PORT d[6] (2552:2552:2552) (2619:2619:2619))
        (PORT d[7] (2111:2111:2111) (2120:2120:2120))
        (PORT d[8] (2090:2090:2090) (2076:2076:2076))
        (PORT d[9] (2115:2115:2115) (2118:2118:2118))
        (PORT d[10] (2335:2335:2335) (2354:2354:2354))
        (PORT d[11] (2272:2272:2272) (2346:2346:2346))
        (PORT d[12] (2153:2153:2153) (2147:2147:2147))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (PORT d[0] (1891:1891:1891) (1860:1860:1860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2884:2884:2884) (3004:3004:3004))
        (PORT d[1] (2813:2813:2813) (2955:2955:2955))
        (PORT d[2] (2856:2856:2856) (2910:2910:2910))
        (PORT d[3] (2713:2713:2713) (2855:2855:2855))
        (PORT d[4] (2745:2745:2745) (2839:2839:2839))
        (PORT d[5] (2821:2821:2821) (2895:2895:2895))
        (PORT d[6] (2579:2579:2579) (2665:2665:2665))
        (PORT d[7] (2622:2622:2622) (2747:2747:2747))
        (PORT d[8] (2313:2313:2313) (2457:2457:2457))
        (PORT d[9] (2670:2670:2670) (2773:2773:2773))
        (PORT d[10] (2609:2609:2609) (2743:2743:2743))
        (PORT d[11] (2750:2750:2750) (2912:2912:2912))
        (PORT d[12] (3021:3021:3021) (3163:3163:3163))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2502:2502:2502))
        (PORT d[0] (2119:2119:2119) (2167:2167:2167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1847:1847:1847) (1900:1900:1900))
        (PORT datab (3081:3081:3081) (3149:3149:3149))
        (PORT datac (2493:2493:2493) (2572:2572:2572))
        (PORT datad (2167:2167:2167) (2084:2084:2084))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2576:2576:2576))
        (PORT d[1] (2600:2600:2600) (2664:2664:2664))
        (PORT d[2] (2612:2612:2612) (2704:2704:2704))
        (PORT d[3] (2633:2633:2633) (2714:2714:2714))
        (PORT d[4] (2530:2530:2530) (2604:2604:2604))
        (PORT d[5] (2736:2736:2736) (2771:2771:2771))
        (PORT d[6] (2865:2865:2865) (2918:2918:2918))
        (PORT d[7] (2647:2647:2647) (2735:2735:2735))
        (PORT d[8] (2292:2292:2292) (2391:2391:2391))
        (PORT d[9] (2790:2790:2790) (2856:2856:2856))
        (PORT d[10] (2497:2497:2497) (2569:2569:2569))
        (PORT d[11] (2204:2204:2204) (2281:2281:2281))
        (PORT d[12] (2050:2050:2050) (2144:2144:2144))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2504:2504:2504))
        (PORT d[0] (1799:1799:1799) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2603:2603:2603) (2655:2655:2655))
        (PORT d[1] (2388:2388:2388) (2408:2408:2408))
        (PORT d[2] (2428:2428:2428) (2447:2447:2447))
        (PORT d[3] (2383:2383:2383) (2515:2515:2515))
        (PORT d[4] (2553:2553:2553) (2604:2604:2604))
        (PORT d[5] (2278:2278:2278) (2241:2241:2241))
        (PORT d[6] (2630:2630:2630) (2713:2713:2713))
        (PORT d[7] (2238:2238:2238) (2298:2298:2298))
        (PORT d[8] (2257:2257:2257) (2353:2353:2353))
        (PORT d[9] (2409:2409:2409) (2401:2401:2401))
        (PORT d[10] (1766:1766:1766) (1823:1823:1823))
        (PORT d[11] (2268:2268:2268) (2340:2340:2340))
        (PORT d[12] (2107:2107:2107) (2130:2130:2130))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2545:2545:2545))
        (PORT d[0] (1815:1815:1815) (1779:1779:1779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4131:4131:4131) (4007:4007:4007))
        (PORT datab (3081:3081:3081) (3150:3150:3150))
        (PORT datac (2493:2493:2493) (2572:2572:2572))
        (PORT datad (404:404:404) (406:406:406))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (3117:3117:3117) (3224:3224:3224))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2638:2638:2638))
        (PORT d[1] (2584:2584:2584) (2653:2653:2653))
        (PORT d[2] (2627:2627:2627) (2757:2757:2757))
        (PORT d[3] (2299:2299:2299) (2403:2403:2403))
        (PORT d[4] (2635:2635:2635) (2713:2713:2713))
        (PORT d[5] (2642:2642:2642) (2689:2689:2689))
        (PORT d[6] (2593:2593:2593) (2663:2663:2663))
        (PORT d[7] (2592:2592:2592) (2676:2676:2676))
        (PORT d[8] (2377:2377:2377) (2487:2487:2487))
        (PORT d[9] (2729:2729:2729) (2833:2833:2833))
        (PORT d[10] (2348:2348:2348) (2447:2447:2447))
        (PORT d[11] (2342:2342:2342) (2469:2469:2469))
        (PORT d[12] (2558:2558:2558) (2631:2631:2631))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (PORT d[0] (1751:1751:1751) (1772:1772:1772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (2958:2958:2958))
        (PORT d[1] (2527:2527:2527) (2555:2555:2555))
        (PORT d[2] (2565:2565:2565) (2619:2619:2619))
        (PORT d[3] (2494:2494:2494) (2522:2522:2522))
        (PORT d[4] (2503:2503:2503) (2551:2551:2551))
        (PORT d[5] (2634:2634:2634) (2722:2722:2722))
        (PORT d[6] (2238:2238:2238) (2318:2318:2318))
        (PORT d[7] (2343:2343:2343) (2352:2352:2352))
        (PORT d[8] (2259:2259:2259) (2354:2354:2354))
        (PORT d[9] (2367:2367:2367) (2483:2483:2483))
        (PORT d[10] (2398:2398:2398) (2435:2435:2435))
        (PORT d[11] (2348:2348:2348) (2428:2428:2428))
        (PORT d[12] (2352:2352:2352) (2350:2350:2350))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2518:2518:2518))
        (PORT d[0] (1796:1796:1796) (1806:1806:1806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2736:2736:2736))
        (PORT d[1] (2510:2510:2510) (2537:2537:2537))
        (PORT d[2] (2431:2431:2431) (2451:2451:2451))
        (PORT d[3] (2216:2216:2216) (2281:2281:2281))
        (PORT d[4] (2785:2785:2785) (2773:2773:2773))
        (PORT d[5] (2712:2712:2712) (2852:2852:2852))
        (PORT d[6] (2648:2648:2648) (2732:2732:2732))
        (PORT d[7] (2201:2201:2201) (2257:2257:2257))
        (PORT d[8] (1939:1939:1939) (2042:2042:2042))
        (PORT d[9] (2661:2661:2661) (2770:2770:2770))
        (PORT d[10] (1760:1760:1760) (1816:1816:1816))
        (PORT d[11] (2366:2366:2366) (2446:2446:2446))
        (PORT d[12] (2314:2314:2314) (2308:2308:2308))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (PORT d[0] (1938:1938:1938) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (980:980:980))
        (PORT datab (3071:3071:3071) (3137:3137:3137))
        (PORT datac (2492:2492:2492) (2571:2571:2571))
        (PORT datad (1293:1293:1293) (1237:1237:1237))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2842:2842:2842) (2918:2918:2918))
        (PORT d[1] (2724:2724:2724) (2770:2770:2770))
        (PORT d[2] (2902:2902:2902) (3021:3021:3021))
        (PORT d[3] (2922:2922:2922) (3029:3029:3029))
        (PORT d[4] (2935:2935:2935) (3017:3017:3017))
        (PORT d[5] (3060:3060:3060) (3176:3176:3176))
        (PORT d[6] (2904:2904:2904) (3010:3010:3010))
        (PORT d[7] (2625:2625:2625) (2718:2718:2718))
        (PORT d[8] (2335:2335:2335) (2469:2469:2469))
        (PORT d[9] (2702:2702:2702) (2844:2844:2844))
        (PORT d[10] (2148:2148:2148) (2231:2231:2231))
        (PORT d[11] (2553:2553:2553) (2651:2651:2651))
        (PORT d[12] (2887:2887:2887) (2958:2958:2958))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2557:2557:2557))
        (PORT d[0] (2362:2362:2362) (2362:2362:2362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1394:1394:1394))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (2027:2027:2027) (2008:2008:2008))
        (PORT datad (3158:3158:3158) (3282:3282:3282))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2477:2477:2477))
        (PORT d[1] (2347:2347:2347) (2364:2364:2364))
        (PORT d[2] (2430:2430:2430) (2495:2495:2495))
        (PORT d[3] (2293:2293:2293) (2365:2365:2365))
        (PORT d[4] (2453:2453:2453) (2448:2448:2448))
        (PORT d[5] (2343:2343:2343) (2335:2335:2335))
        (PORT d[6] (2327:2327:2327) (2419:2419:2419))
        (PORT d[7] (2200:2200:2200) (2256:2256:2256))
        (PORT d[8] (2291:2291:2291) (2389:2389:2389))
        (PORT d[9] (2309:2309:2309) (2426:2426:2426))
        (PORT d[10] (2053:2053:2053) (2089:2089:2089))
        (PORT d[11] (2627:2627:2627) (2691:2691:2691))
        (PORT d[12] (2311:2311:2311) (2304:2304:2304))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2557:2557:2557))
        (PORT d[0] (1674:1674:1674) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (2953:2953:2953))
        (PORT d[1] (3049:3049:3049) (3065:3065:3065))
        (PORT d[2] (2889:2889:2889) (2999:2999:2999))
        (PORT d[3] (2908:2908:2908) (3004:3004:3004))
        (PORT d[4] (2880:2880:2880) (2926:2926:2926))
        (PORT d[5] (2916:2916:2916) (3035:3035:3035))
        (PORT d[6] (2634:2634:2634) (2746:2746:2746))
        (PORT d[7] (2589:2589:2589) (2679:2679:2679))
        (PORT d[8] (2298:2298:2298) (2429:2429:2429))
        (PORT d[9] (2756:2756:2756) (2899:2899:2899))
        (PORT d[10] (2443:2443:2443) (2508:2508:2508))
        (PORT d[11] (2585:2585:2585) (2685:2685:2685))
        (PORT d[12] (2891:2891:2891) (2971:2971:2971))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (PORT d[0] (2224:2224:2224) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2374:2374:2374) (2360:2360:2360))
        (PORT d[1] (2463:2463:2463) (2454:2454:2454))
        (PORT d[2] (2414:2414:2414) (2389:2389:2389))
        (PORT d[3] (2228:2228:2228) (2307:2307:2307))
        (PORT d[4] (2374:2374:2374) (2357:2357:2357))
        (PORT d[5] (2464:2464:2464) (2458:2458:2458))
        (PORT d[6] (2282:2282:2282) (2368:2368:2368))
        (PORT d[7] (2135:2135:2135) (2130:2130:2130))
        (PORT d[8] (2273:2273:2273) (2356:2356:2356))
        (PORT d[9] (1990:1990:1990) (1983:1983:1983))
        (PORT d[10] (1786:1786:1786) (1836:1836:1836))
        (PORT d[11] (2374:2374:2374) (2453:2453:2453))
        (PORT d[12] (2330:2330:2330) (2325:2325:2325))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (PORT d[0] (1868:1868:1868) (1796:1796:1796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (3086:3086:3086))
        (PORT d[1] (2519:2519:2519) (2560:2560:2560))
        (PORT d[2] (2721:2721:2721) (2767:2767:2767))
        (PORT d[3] (2246:2246:2246) (2323:2323:2323))
        (PORT d[4] (2539:2539:2539) (2573:2573:2573))
        (PORT d[5] (2678:2678:2678) (2760:2760:2760))
        (PORT d[6] (3006:3006:3006) (3023:3023:3023))
        (PORT d[7] (3053:3053:3053) (3078:3078:3078))
        (PORT d[8] (2556:2556:2556) (2623:2623:2623))
        (PORT d[9] (2692:2692:2692) (2700:2700:2700))
        (PORT d[10] (2775:2775:2775) (2831:2831:2831))
        (PORT d[11] (2814:2814:2814) (2862:2862:2862))
        (PORT d[12] (2302:2302:2302) (2375:2375:2375))
        (PORT clk (2551:2551:2551) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (PORT d[0] (2025:2025:2025) (2017:2017:2017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1001:1001:1001))
        (PORT datab (3074:3074:3074) (3141:3141:3141))
        (PORT datac (2492:2492:2492) (2571:2571:2571))
        (PORT datad (3183:3183:3183) (3297:3297:3297))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (766:766:766))
        (PORT datab (1822:1822:1822) (1801:1801:1801))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (3161:3161:3161) (3285:3285:3285))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2491:2491:2491) (2537:2537:2537))
        (PORT datab (3163:3163:3163) (3267:3267:3267))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2489:2489:2489) (2535:2535:2535))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2905:2905:2905))
        (PORT d[1] (2547:2547:2547) (2618:2618:2618))
        (PORT d[2] (2845:2845:2845) (2909:2909:2909))
        (PORT d[3] (3088:3088:3088) (3209:3209:3209))
        (PORT d[4] (2847:2847:2847) (2904:2904:2904))
        (PORT d[5] (2913:2913:2913) (2994:2994:2994))
        (PORT d[6] (2897:2897:2897) (2952:2952:2952))
        (PORT d[7] (2816:2816:2816) (2886:2886:2886))
        (PORT d[8] (2569:2569:2569) (2690:2690:2690))
        (PORT d[9] (2696:2696:2696) (2829:2829:2829))
        (PORT d[10] (2756:2756:2756) (2834:2834:2834))
        (PORT d[11] (2620:2620:2620) (2734:2734:2734))
        (PORT d[12] (2633:2633:2633) (2745:2745:2745))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (PORT d[0] (2189:2189:2189) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (1750:1750:1750))
        (PORT d[1] (1698:1698:1698) (1674:1674:1674))
        (PORT d[2] (1655:1655:1655) (1641:1641:1641))
        (PORT d[3] (1734:1734:1734) (1729:1729:1729))
        (PORT d[4] (1767:1767:1767) (1756:1756:1756))
        (PORT d[5] (2056:2056:2056) (2050:2050:2050))
        (PORT d[6] (1755:1755:1755) (1709:1709:1709))
        (PORT d[7] (1438:1438:1438) (1452:1452:1452))
        (PORT d[8] (1743:1743:1743) (1734:1734:1734))
        (PORT d[9] (1387:1387:1387) (1379:1379:1379))
        (PORT d[10] (1727:1727:1727) (1728:1728:1728))
        (PORT d[11] (1842:1842:1842) (1892:1892:1892))
        (PORT d[12] (1433:1433:1433) (1428:1428:1428))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (PORT d[0] (1476:1476:1476) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1586:1586:1586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1586:1586:1586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2137:2137:2137) (2136:2136:2136))
        (PORT d[1] (1777:1777:1777) (1780:1780:1780))
        (PORT d[2] (1635:1635:1635) (1629:1629:1629))
        (PORT d[3] (1725:1725:1725) (1722:1722:1722))
        (PORT d[4] (1681:1681:1681) (1660:1660:1660))
        (PORT d[5] (1709:1709:1709) (1708:1708:1708))
        (PORT d[6] (1879:1879:1879) (1825:1825:1825))
        (PORT d[7] (1465:1465:1465) (1469:1469:1469))
        (PORT d[8] (1693:1693:1693) (1689:1689:1689))
        (PORT d[9] (1765:1765:1765) (1759:1759:1759))
        (PORT d[10] (1727:1727:1727) (1726:1726:1726))
        (PORT d[11] (1851:1851:1851) (1901:1901:1901))
        (PORT d[12] (1727:1727:1727) (1707:1707:1707))
        (PORT clk (2565:2565:2565) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2594:2594:2594))
        (PORT d[0] (1627:1627:1627) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (456:456:456))
        (PORT datab (2148:2148:2148) (2209:2209:2209))
        (PORT datac (1358:1358:1358) (1337:1337:1337))
        (PORT datad (1600:1600:1600) (1629:1629:1629))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2639:2639:2639))
        (PORT d[1] (2381:2381:2381) (2475:2475:2475))
        (PORT d[2] (2481:2481:2481) (2560:2560:2560))
        (PORT d[3] (2285:2285:2285) (2355:2355:2355))
        (PORT d[4] (2554:2554:2554) (2665:2665:2665))
        (PORT d[5] (2767:2767:2767) (2783:2783:2783))
        (PORT d[6] (2827:2827:2827) (2861:2861:2861))
        (PORT d[7] (2542:2542:2542) (2621:2621:2621))
        (PORT d[8] (2009:2009:2009) (2118:2118:2118))
        (PORT d[9] (2436:2436:2436) (2508:2508:2508))
        (PORT d[10] (2281:2281:2281) (2378:2378:2378))
        (PORT d[11] (2209:2209:2209) (2299:2299:2299))
        (PORT d[12] (1961:1961:1961) (2049:2049:2049))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (PORT d[0] (1714:1714:1714) (1734:1734:1734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1530:1530:1530) (1575:1575:1575))
        (PORT datab (738:738:738) (756:756:756))
        (PORT datac (2223:2223:2223) (2141:2141:2141))
        (PORT datad (2506:2506:2506) (2593:2593:2593))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2518:2518:2518))
        (PORT d[1] (2583:2583:2583) (2632:2632:2632))
        (PORT d[2] (2453:2453:2453) (2513:2513:2513))
        (PORT d[3] (2199:2199:2199) (2271:2271:2271))
        (PORT d[4] (2542:2542:2542) (2578:2578:2578))
        (PORT d[5] (2679:2679:2679) (2761:2761:2761))
        (PORT d[6] (3007:3007:3007) (3024:3024:3024))
        (PORT d[7] (2923:2923:2923) (2979:2979:2979))
        (PORT d[8] (2633:2633:2633) (2698:2698:2698))
        (PORT d[9] (2687:2687:2687) (2695:2695:2695))
        (PORT d[10] (2737:2737:2737) (2779:2779:2779))
        (PORT d[11] (2862:2862:2862) (2907:2907:2907))
        (PORT d[12] (2306:2306:2306) (2380:2380:2380))
        (PORT clk (2552:2552:2552) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2576:2576:2576))
        (PORT d[0] (1970:1970:1970) (1956:1956:1956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2420:2420:2420) (2456:2456:2456))
        (PORT d[1] (2422:2422:2422) (2524:2524:2524))
        (PORT d[2] (2390:2390:2390) (2384:2384:2384))
        (PORT d[3] (2673:2673:2673) (2672:2672:2672))
        (PORT d[4] (2473:2473:2473) (2497:2497:2497))
        (PORT d[5] (2474:2474:2474) (2532:2532:2532))
        (PORT d[6] (2515:2515:2515) (2571:2571:2571))
        (PORT d[7] (2446:2446:2446) (2477:2477:2477))
        (PORT d[8] (2441:2441:2441) (2606:2606:2606))
        (PORT d[9] (2433:2433:2433) (2462:2462:2462))
        (PORT d[10] (2392:2392:2392) (2425:2425:2425))
        (PORT d[11] (2268:2268:2268) (2348:2348:2348))
        (PORT d[12] (2292:2292:2292) (2377:2377:2377))
        (PORT clk (2477:2477:2477) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2499:2499:2499))
        (PORT d[0] (1890:1890:1890) (1855:1855:1855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2863:2863:2863) (2818:2818:2818))
        (PORT datab (1290:1290:1290) (1343:1343:1343))
        (PORT datac (1140:1140:1140) (1216:1216:1216))
        (PORT datad (1743:1743:1743) (1742:1742:1742))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2522:2522:2522))
        (PORT d[1] (2573:2573:2573) (2622:2622:2622))
        (PORT d[2] (2913:2913:2913) (3010:3010:3010))
        (PORT d[3] (2752:2752:2752) (2796:2796:2796))
        (PORT d[4] (2800:2800:2800) (2842:2842:2842))
        (PORT d[5] (2895:2895:2895) (2958:2958:2958))
        (PORT d[6] (2266:2266:2266) (2345:2345:2345))
        (PORT d[7] (3390:3390:3390) (3544:3544:3544))
        (PORT d[8] (2767:2767:2767) (2944:2944:2944))
        (PORT d[9] (2537:2537:2537) (2559:2559:2559))
        (PORT d[10] (2588:2588:2588) (2667:2667:2667))
        (PORT d[11] (3007:3007:3007) (3163:3163:3163))
        (PORT d[12] (2761:2761:2761) (2777:2777:2777))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (PORT d[0] (2068:2068:2068) (2058:2058:2058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2942:2942:2942) (3021:3021:3021))
        (PORT d[1] (2119:2119:2119) (2154:2154:2154))
        (PORT d[2] (2836:2836:2836) (2861:2861:2861))
        (PORT d[3] (2123:2123:2123) (2159:2159:2159))
        (PORT d[4] (2700:2700:2700) (2786:2786:2786))
        (PORT d[5] (2265:2265:2265) (2355:2355:2355))
        (PORT d[6] (2825:2825:2825) (2858:2858:2858))
        (PORT d[7] (2598:2598:2598) (2660:2660:2660))
        (PORT d[8] (2231:2231:2231) (2307:2307:2307))
        (PORT d[9] (2340:2340:2340) (2405:2405:2405))
        (PORT d[10] (2337:2337:2337) (2428:2428:2428))
        (PORT d[11] (2812:2812:2812) (2841:2841:2841))
        (PORT d[12] (1869:1869:1869) (1943:1943:1943))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (PORT d[0] (1795:1795:1795) (1822:1822:1822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (2077:2077:2077) (2108:2108:2108))
        (PORT datac (3200:3200:3200) (3118:3118:3118))
        (PORT datad (1854:1854:1854) (1875:1875:1875))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a230.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2581:2581:2581))
        (PORT d[1] (2417:2417:2417) (2520:2520:2520))
        (PORT d[2] (2802:2802:2802) (2859:2859:2859))
        (PORT d[3] (2648:2648:2648) (2739:2739:2739))
        (PORT d[4] (2806:2806:2806) (2864:2864:2864))
        (PORT d[5] (2741:2741:2741) (2785:2785:2785))
        (PORT d[6] (2934:2934:2934) (2995:2995:2995))
        (PORT d[7] (2639:2639:2639) (2722:2722:2722))
        (PORT d[8] (2323:2323:2323) (2422:2422:2422))
        (PORT d[9] (2882:2882:2882) (2993:2993:2993))
        (PORT d[10] (2864:2864:2864) (2974:2974:2974))
        (PORT d[11] (2345:2345:2345) (2433:2433:2433))
        (PORT d[12] (2457:2457:2457) (2595:2595:2595))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a230.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT d[0] (1801:1801:1801) (1829:1829:1829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a230.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a230.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a230.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a230.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a230.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a198.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2594:2594:2594))
        (PORT d[1] (2415:2415:2415) (2517:2517:2517))
        (PORT d[2] (2885:2885:2885) (2984:2984:2984))
        (PORT d[3] (2623:2623:2623) (2744:2744:2744))
        (PORT d[4] (2475:2475:2475) (2543:2543:2543))
        (PORT d[5] (3047:3047:3047) (3167:3167:3167))
        (PORT d[6] (2665:2665:2665) (2696:2696:2696))
        (PORT d[7] (2518:2518:2518) (2596:2596:2596))
        (PORT d[8] (2552:2552:2552) (2679:2679:2679))
        (PORT d[9] (2690:2690:2690) (2823:2823:2823))
        (PORT d[10] (2454:2454:2454) (2522:2522:2522))
        (PORT d[11] (2684:2684:2684) (2797:2797:2797))
        (PORT d[12] (2390:2390:2390) (2433:2433:2433))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a198.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2541:2541:2541))
        (PORT d[0] (1967:1967:1967) (1990:1990:1990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a198.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a198.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a198.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a198.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a198.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2395:2395:2395) (2338:2338:2338))
        (PORT datab (1294:1294:1294) (1348:1348:1348))
        (PORT datac (1144:1144:1144) (1220:1220:1220))
        (PORT datad (2098:2098:2098) (2177:2177:2177))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2595:2595:2595))
        (PORT d[1] (2625:2625:2625) (2690:2690:2690))
        (PORT d[2] (2752:2752:2752) (2816:2816:2816))
        (PORT d[3] (2587:2587:2587) (2673:2673:2673))
        (PORT d[4] (2577:2577:2577) (2658:2658:2658))
        (PORT d[5] (2535:2535:2535) (2596:2596:2596))
        (PORT d[6] (2778:2778:2778) (2822:2822:2822))
        (PORT d[7] (2579:2579:2579) (2661:2661:2661))
        (PORT d[8] (2285:2285:2285) (2380:2380:2380))
        (PORT d[9] (2340:2340:2340) (2443:2443:2443))
        (PORT d[10] (2289:2289:2289) (2386:2386:2386))
        (PORT d[11] (2164:2164:2164) (2247:2247:2247))
        (PORT d[12] (2047:2047:2047) (2143:2143:2143))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (PORT d[0] (1785:1785:1785) (1824:1824:1824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1601:1601:1601))
        (PORT d[1] (1051:1051:1051) (1044:1044:1044))
        (PORT d[2] (1367:1367:1367) (1329:1329:1329))
        (PORT d[3] (1417:1417:1417) (1386:1386:1386))
        (PORT d[4] (1664:1664:1664) (1618:1618:1618))
        (PORT d[5] (1413:1413:1413) (1389:1389:1389))
        (PORT d[6] (1465:1465:1465) (1438:1438:1438))
        (PORT d[7] (1398:1398:1398) (1370:1370:1370))
        (PORT d[8] (1546:1546:1546) (1534:1534:1534))
        (PORT d[9] (1417:1417:1417) (1406:1406:1406))
        (PORT d[10] (1194:1194:1194) (1200:1200:1200))
        (PORT d[11] (1689:1689:1689) (1658:1658:1658))
        (PORT d[12] (1560:1560:1560) (1538:1538:1538))
        (PORT clk (2562:2562:2562) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2593:2593:2593))
        (PORT d[0] (999:999:999) (936:936:936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1594:1594:1594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1595:1595:1595))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1595:1595:1595))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2409:2409:2409) (2434:2434:2434))
        (PORT datab (1289:1289:1289) (1257:1257:1257))
        (PORT datac (1141:1141:1141) (1217:1217:1217))
        (PORT datad (1857:1857:1857) (1878:1878:1878))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2626:2626:2626))
        (PORT d[1] (2566:2566:2566) (2636:2636:2636))
        (PORT d[2] (2946:2946:2946) (2967:2967:2967))
        (PORT d[3] (3071:3071:3071) (3191:3191:3191))
        (PORT d[4] (2531:2531:2531) (2582:2582:2582))
        (PORT d[5] (2915:2915:2915) (2996:2996:2996))
        (PORT d[6] (2922:2922:2922) (3005:3005:3005))
        (PORT d[7] (2888:2888:2888) (2961:2961:2961))
        (PORT d[8] (2637:2637:2637) (2762:2762:2762))
        (PORT d[9] (2769:2769:2769) (2899:2899:2899))
        (PORT d[10] (2778:2778:2778) (2852:2852:2852))
        (PORT d[11] (2331:2331:2331) (2453:2453:2453))
        (PORT d[12] (2382:2382:2382) (2491:2491:2491))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT d[0] (2009:2009:2009) (2022:2022:2022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2677:2677:2677))
        (PORT d[1] (2423:2423:2423) (2518:2518:2518))
        (PORT d[2] (2507:2507:2507) (2589:2589:2589))
        (PORT d[3] (2299:2299:2299) (2387:2387:2387))
        (PORT d[4] (2590:2590:2590) (2671:2671:2671))
        (PORT d[5] (2744:2744:2744) (2778:2778:2778))
        (PORT d[6] (2589:2589:2589) (2652:2652:2652))
        (PORT d[7] (2559:2559:2559) (2638:2638:2638))
        (PORT d[8] (2323:2323:2323) (2422:2422:2422))
        (PORT d[9] (2828:2828:2828) (2930:2930:2930))
        (PORT d[10] (2667:2667:2667) (2765:2765:2765))
        (PORT d[11] (2235:2235:2235) (2313:2313:2313))
        (PORT d[12] (2013:2013:2013) (2103:2103:2103))
        (PORT clk (2468:2468:2468) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2492:2492:2492))
        (PORT d[0] (2116:2116:2116) (2129:2129:2129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2916:2916:2916) (2997:2997:2997))
        (PORT datab (1291:1291:1291) (1344:1344:1344))
        (PORT datac (1141:1141:1141) (1217:1217:1217))
        (PORT datad (3003:3003:3003) (3004:3004:3004))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a246.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2620:2620:2620))
        (PORT d[1] (2246:2246:2246) (2287:2287:2287))
        (PORT d[2] (2489:2489:2489) (2497:2497:2497))
        (PORT d[3] (2309:2309:2309) (2375:2375:2375))
        (PORT d[4] (2583:2583:2583) (2663:2663:2663))
        (PORT d[5] (2587:2587:2587) (2652:2652:2652))
        (PORT d[6] (2849:2849:2849) (2872:2872:2872))
        (PORT d[7] (2537:2537:2537) (2615:2615:2615))
        (PORT d[8] (2365:2365:2365) (2480:2480:2480))
        (PORT d[9] (2318:2318:2318) (2419:2419:2419))
        (PORT d[10] (2248:2248:2248) (2351:2351:2351))
        (PORT d[11] (2223:2223:2223) (2301:2301:2301))
        (PORT d[12] (1977:1977:1977) (2065:2065:2065))
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a246.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (PORT d[0] (1953:1953:1953) (1931:1931:1931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a246.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a246.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a246.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a246.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a246.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a214.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2995:2995:2995) (3074:3074:3074))
        (PORT d[1] (2254:2254:2254) (2307:2307:2307))
        (PORT d[2] (2508:2508:2508) (2553:2553:2553))
        (PORT d[3] (2523:2523:2523) (2561:2561:2561))
        (PORT d[4] (2596:2596:2596) (2683:2683:2683))
        (PORT d[5] (2490:2490:2490) (2557:2557:2557))
        (PORT d[6] (2711:2711:2711) (2737:2737:2737))
        (PORT d[7] (2608:2608:2608) (2671:2671:2671))
        (PORT d[8] (2583:2583:2583) (2662:2662:2662))
        (PORT d[9] (2369:2369:2369) (2445:2445:2445))
        (PORT d[10] (2379:2379:2379) (2476:2476:2476))
        (PORT d[11] (3160:3160:3160) (3184:3184:3184))
        (PORT d[12] (1977:1977:1977) (2063:2063:2063))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a214.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (PORT d[0] (2122:2122:2122) (2144:2144:2144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a214.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a214.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a214.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1591:1591:1591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a214.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1591:1591:1591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a214.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1591:1591:1591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2236:2236:2236) (2220:2220:2220))
        (PORT datab (1293:1293:1293) (1347:1347:1347))
        (PORT datac (1143:1143:1143) (1219:1219:1219))
        (PORT datad (4033:4033:4033) (4056:4056:4056))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (3427:3427:3427) (3545:3545:3545))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (4288:4288:4288) (4405:4405:4405))
        (PORT datac (1668:1668:1668) (1693:1693:1693))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (963:963:963))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (1668:1668:1668) (1693:1693:1693))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2639:2639:2639))
        (PORT d[1] (2893:2893:2893) (2958:2958:2958))
        (PORT d[2] (2842:2842:2842) (2905:2905:2905))
        (PORT d[3] (3030:3030:3030) (3147:3147:3147))
        (PORT d[4] (2506:2506:2506) (2572:2572:2572))
        (PORT d[5] (2675:2675:2675) (2711:2711:2711))
        (PORT d[6] (2864:2864:2864) (2920:2920:2920))
        (PORT d[7] (2863:2863:2863) (2935:2935:2935))
        (PORT d[8] (2562:2562:2562) (2689:2689:2689))
        (PORT d[9] (2776:2776:2776) (2803:2803:2803))
        (PORT d[10] (2415:2415:2415) (2494:2494:2494))
        (PORT d[11] (2283:2283:2283) (2403:2403:2403))
        (PORT d[12] (2469:2469:2469) (2516:2516:2516))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (PORT d[0] (2166:2166:2166) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2115:2115:2115))
        (PORT d[1] (2173:2173:2173) (2190:2190:2190))
        (PORT d[2] (2069:2069:2069) (2094:2094:2094))
        (PORT d[3] (1864:1864:1864) (1913:1913:1913))
        (PORT d[4] (2168:2168:2168) (2184:2184:2184))
        (PORT d[5] (2259:2259:2259) (2295:2295:2295))
        (PORT d[6] (2670:2670:2670) (2638:2638:2638))
        (PORT d[7] (2579:2579:2579) (2605:2605:2605))
        (PORT d[8] (2201:2201:2201) (2221:2221:2221))
        (PORT d[9] (2307:2307:2307) (2286:2286:2286))
        (PORT d[10] (2424:2424:2424) (2447:2447:2447))
        (PORT d[11] (2483:2483:2483) (2498:2498:2498))
        (PORT d[12] (1853:1853:1853) (1888:1888:1888))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT d[0] (1789:1789:1789) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1935:1935:1935) (2000:2000:2000))
        (PORT datab (2038:2038:2038) (2050:2050:2050))
        (PORT datac (1747:1747:1747) (1715:1715:1715))
        (PORT datad (3183:3183:3183) (3345:3345:3345))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (1977:1977:1977))
        (PORT d[1] (1414:1414:1414) (1403:1403:1403))
        (PORT d[2] (1654:1654:1654) (1636:1636:1636))
        (PORT d[3] (1744:1744:1744) (1716:1716:1716))
        (PORT d[4] (1777:1777:1777) (1746:1746:1746))
        (PORT d[5] (1774:1774:1774) (1746:1746:1746))
        (PORT d[6] (1736:1736:1736) (1701:1701:1701))
        (PORT d[7] (1735:1735:1735) (1712:1712:1712))
        (PORT d[8] (1797:1797:1797) (1768:1768:1768))
        (PORT d[9] (1773:1773:1773) (1761:1761:1761))
        (PORT d[10] (1475:1475:1475) (1491:1491:1491))
        (PORT d[11] (2125:2125:2125) (2091:2091:2091))
        (PORT d[12] (1874:1874:1874) (1844:1844:1844))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (PORT d[0] (1373:1373:1373) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2574:2574:2574))
        (PORT d[1] (2148:2148:2148) (2168:2168:2168))
        (PORT d[2] (2068:2068:2068) (2047:2047:2047))
        (PORT d[3] (1918:1918:1918) (1969:1969:1969))
        (PORT d[4] (2141:2141:2141) (2157:2157:2157))
        (PORT d[5] (2222:2222:2222) (2255:2255:2255))
        (PORT d[6] (2299:2299:2299) (2299:2299:2299))
        (PORT d[7] (2510:2510:2510) (2530:2530:2530))
        (PORT d[8] (2091:2091:2091) (2110:2110:2110))
        (PORT d[9] (2489:2489:2489) (2470:2470:2470))
        (PORT d[10] (2058:2058:2058) (2079:2079:2079))
        (PORT d[11] (2456:2456:2456) (2469:2469:2469))
        (PORT d[12] (1535:1535:1535) (1578:1578:1578))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT d[0] (1924:1924:1924) (1861:1861:1861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (756:756:756))
        (PORT datab (1421:1421:1421) (1397:1397:1397))
        (PORT datac (1991:1991:1991) (2010:2010:2010))
        (PORT datad (3190:3190:3190) (3354:3354:3354))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datad (3568:3568:3568) (3747:3747:3747))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2875:2875:2875) (2944:2944:2944))
        (PORT d[1] (2337:2337:2337) (2459:2459:2459))
        (PORT d[2] (2579:2579:2579) (2651:2651:2651))
        (PORT d[3] (2616:2616:2616) (2697:2697:2697))
        (PORT d[4] (2597:2597:2597) (2670:2670:2670))
        (PORT d[5] (2312:2312:2312) (2415:2415:2415))
        (PORT d[6] (2839:2839:2839) (2888:2888:2888))
        (PORT d[7] (2588:2588:2588) (2671:2671:2671))
        (PORT d[8] (2500:2500:2500) (2550:2550:2550))
        (PORT d[9] (2525:2525:2525) (2575:2575:2575))
        (PORT d[10] (2271:2271:2271) (2367:2367:2367))
        (PORT d[11] (2824:2824:2824) (3004:3004:3004))
        (PORT d[12] (1965:1965:1965) (2049:2049:2049))
        (PORT clk (2490:2490:2490) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2513:2513:2513))
        (PORT d[0] (1756:1756:1756) (1777:1777:1777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2404:2404:2404))
        (PORT d[1] (1892:1892:1892) (1920:1920:1920))
        (PORT d[2] (2065:2065:2065) (2073:2073:2073))
        (PORT d[3] (1601:1601:1601) (1670:1670:1670))
        (PORT d[4] (2430:2430:2430) (2463:2463:2463))
        (PORT d[5] (2138:2138:2138) (2188:2188:2188))
        (PORT d[6] (2269:2269:2269) (2202:2202:2202))
        (PORT d[7] (2432:2432:2432) (2464:2464:2464))
        (PORT d[8] (2288:2288:2288) (2383:2383:2383))
        (PORT d[9] (2296:2296:2296) (2328:2328:2328))
        (PORT d[10] (2267:2267:2267) (2324:2324:2324))
        (PORT d[11] (2242:2242:2242) (2179:2179:2179))
        (PORT d[12] (1854:1854:1854) (1886:1886:1886))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (PORT d[0] (1713:1713:1713) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2609:2609:2609) (2619:2619:2619))
        (PORT datab (2095:2095:2095) (2104:2104:2104))
        (PORT datac (1423:1423:1423) (1370:1370:1370))
        (PORT datad (2065:2065:2065) (2100:2100:2100))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (2835:2835:2835))
        (PORT d[1] (2740:2740:2740) (2892:2892:2892))
        (PORT d[2] (2963:2963:2963) (3084:3084:3084))
        (PORT d[3] (2858:2858:2858) (2910:2910:2910))
        (PORT d[4] (2697:2697:2697) (2795:2795:2795))
        (PORT d[5] (2842:2842:2842) (2934:2934:2934))
        (PORT d[6] (2672:2672:2672) (2757:2757:2757))
        (PORT d[7] (2844:2844:2844) (2941:2941:2941))
        (PORT d[8] (2666:2666:2666) (2781:2781:2781))
        (PORT d[9] (2786:2786:2786) (2938:2938:2938))
        (PORT d[10] (2973:2973:2973) (3106:3106:3106))
        (PORT d[11] (2967:2967:2967) (2947:2947:2947))
        (PORT d[12] (2719:2719:2719) (2879:2879:2879))
        (PORT clk (2499:2499:2499) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2520:2520:2520))
        (PORT d[0] (2110:2110:2110) (2121:2121:2121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1581:1581:1581))
        (PORT d[1] (1378:1378:1378) (1341:1341:1341))
        (PORT d[2] (1474:1474:1474) (1454:1454:1454))
        (PORT d[3] (1407:1407:1407) (1386:1386:1386))
        (PORT d[4] (1698:1698:1698) (1668:1668:1668))
        (PORT d[5] (1449:1449:1449) (1441:1441:1441))
        (PORT d[6] (1455:1455:1455) (1440:1440:1440))
        (PORT d[7] (1367:1367:1367) (1350:1350:1350))
        (PORT d[8] (1477:1477:1477) (1469:1469:1469))
        (PORT d[9] (1438:1438:1438) (1425:1425:1425))
        (PORT d[10] (1432:1432:1432) (1432:1432:1432))
        (PORT d[11] (1749:1749:1749) (1734:1734:1734))
        (PORT d[12] (1751:1751:1751) (1718:1718:1718))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2604:2604:2604))
        (PORT d[0] (1029:1029:1029) (985:985:985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1606:1606:1606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (2756:2756:2756) (2672:2672:2672))
        (PORT datac (1053:1053:1053) (1043:1043:1043))
        (PORT datad (2066:2066:2066) (2101:2101:2101))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2426:2426:2426))
        (PORT d[1] (2579:2579:2579) (2647:2647:2647))
        (PORT d[2] (2439:2439:2439) (2464:2464:2464))
        (PORT d[3] (1901:1901:1901) (1957:1957:1957))
        (PORT d[4] (2190:2190:2190) (2207:2207:2207))
        (PORT d[5] (2606:2606:2606) (2684:2684:2684))
        (PORT d[6] (2669:2669:2669) (2698:2698:2698))
        (PORT d[7] (2740:2740:2740) (2721:2721:2721))
        (PORT d[8] (2442:2442:2442) (2491:2491:2491))
        (PORT d[9] (2570:2570:2570) (2659:2659:2659))
        (PORT d[10] (2477:2477:2477) (2530:2530:2530))
        (PORT d[11] (2493:2493:2493) (2508:2508:2508))
        (PORT d[12] (2185:2185:2185) (2241:2241:2241))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT d[0] (2009:2009:2009) (2007:2007:2007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2543:2543:2543))
        (PORT d[1] (2211:2211:2211) (2261:2261:2261))
        (PORT d[2] (2376:2376:2376) (2404:2404:2404))
        (PORT d[3] (1948:1948:1948) (2032:2032:2032))
        (PORT d[4] (2538:2538:2538) (2611:2611:2611))
        (PORT d[5] (2257:2257:2257) (2357:2357:2357))
        (PORT d[6] (2863:2863:2863) (2903:2903:2903))
        (PORT d[7] (2242:2242:2242) (2275:2275:2275))
        (PORT d[8] (2168:2168:2168) (2194:2194:2194))
        (PORT d[9] (2598:2598:2598) (2639:2639:2639))
        (PORT d[10] (2467:2467:2467) (2494:2494:2494))
        (PORT d[11] (2548:2548:2548) (2563:2563:2563))
        (PORT d[12] (1972:1972:1972) (2063:2063:2063))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2547:2547:2547))
        (PORT d[0] (1943:1943:1943) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1637:1637:1637))
        (PORT d[1] (1080:1080:1080) (1070:1070:1070))
        (PORT d[2] (1453:1453:1453) (1441:1441:1441))
        (PORT d[3] (1390:1390:1390) (1358:1358:1358))
        (PORT d[4] (1492:1492:1492) (1474:1474:1474))
        (PORT d[5] (1609:1609:1609) (1569:1569:1569))
        (PORT d[6] (1466:1466:1466) (1438:1438:1438))
        (PORT d[7] (1399:1399:1399) (1370:1370:1370))
        (PORT d[8] (1490:1490:1490) (1472:1472:1472))
        (PORT d[9] (1415:1415:1415) (1405:1405:1405))
        (PORT d[10] (1159:1159:1159) (1164:1164:1164))
        (PORT d[11] (1459:1459:1459) (1443:1443:1443))
        (PORT d[12] (1529:1529:1529) (1504:1504:1504))
        (PORT clk (2561:2561:2561) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2591:2591:2591))
        (PORT d[0] (1039:1039:1039) (982:982:982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2071:2071:2071) (1970:1970:1970))
        (PORT d[1] (2194:2194:2194) (2207:2207:2207))
        (PORT d[2] (2146:2146:2146) (2192:2192:2192))
        (PORT d[3] (1861:1861:1861) (1884:1884:1884))
        (PORT d[4] (2121:2121:2121) (2145:2145:2145))
        (PORT d[5] (2249:2249:2249) (2314:2314:2314))
        (PORT d[6] (2467:2467:2467) (2510:2510:2510))
        (PORT d[7] (2171:2171:2171) (2197:2197:2197))
        (PORT d[8] (1769:1769:1769) (1818:1818:1818))
        (PORT d[9] (1947:1947:1947) (1978:1978:1978))
        (PORT d[10] (2175:2175:2175) (2209:2209:2209))
        (PORT d[11] (2378:2378:2378) (2372:2372:2372))
        (PORT d[12] (1783:1783:1783) (1815:1815:1815))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (PORT d[0] (1941:1941:1941) (1802:1802:1802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1099:1099:1099))
        (PORT datab (3238:3238:3238) (3399:3399:3399))
        (PORT datac (1991:1991:1991) (2010:2010:2010))
        (PORT datad (1647:1647:1647) (1651:1651:1651))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2107:2107:2107) (2071:2071:2071))
        (PORT datab (3234:3234:3234) (3394:3394:3394))
        (PORT datac (1130:1130:1130) (1093:1093:1093))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2587:2587:2587) (2596:2596:2596))
        (PORT datab (2221:2221:2221) (2236:2236:2236))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1932:1932:1932) (1873:1873:1873))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a247.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2561:2561:2561))
        (PORT d[1] (2247:2247:2247) (2288:2288:2288))
        (PORT d[2] (2489:2489:2489) (2497:2497:2497))
        (PORT d[3] (2308:2308:2308) (2374:2374:2374))
        (PORT d[4] (2571:2571:2571) (2652:2652:2652))
        (PORT d[5] (2612:2612:2612) (2679:2679:2679))
        (PORT d[6] (2780:2780:2780) (2813:2813:2813))
        (PORT d[7] (2586:2586:2586) (2667:2667:2667))
        (PORT d[8] (2288:2288:2288) (2400:2400:2400))
        (PORT d[9] (2324:2324:2324) (2425:2425:2425))
        (PORT d[10] (2299:2299:2299) (2397:2397:2397))
        (PORT d[11] (2226:2226:2226) (2304:2304:2304))
        (PORT d[12] (2338:2338:2338) (2421:2421:2421))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a247.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (PORT d[0] (1956:1956:1956) (1972:1972:1972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a247.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a247.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a247.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a247.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a247.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a215.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (3082:3082:3082))
        (PORT d[1] (2437:2437:2437) (2466:2466:2466))
        (PORT d[2] (2562:2562:2562) (2614:2614:2614))
        (PORT d[3] (2223:2223:2223) (2276:2276:2276))
        (PORT d[4] (2925:2925:2925) (2991:2991:2991))
        (PORT d[5] (2329:2329:2329) (2429:2429:2429))
        (PORT d[6] (2520:2520:2520) (2586:2586:2586))
        (PORT d[7] (2539:2539:2539) (2610:2610:2610))
        (PORT d[8] (2622:2622:2622) (2706:2706:2706))
        (PORT d[9] (2695:2695:2695) (2763:2763:2763))
        (PORT d[10] (2882:2882:2882) (2949:2949:2949))
        (PORT d[11] (3020:3020:3020) (3082:3082:3082))
        (PORT d[12] (1954:1954:1954) (2035:2035:2035))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a215.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (PORT d[0] (2313:2313:2313) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a215.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a215.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a215.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a215.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a215.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3797:3797:3797) (3830:3830:3830))
        (PORT datab (2095:2095:2095) (2104:2104:2104))
        (PORT datac (2128:2128:2128) (2106:2106:2106))
        (PORT datad (2067:2067:2067) (2103:2103:2103))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a199.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2848:2848:2848) (2911:2911:2911))
        (PORT d[1] (2472:2472:2472) (2523:2523:2523))
        (PORT d[2] (2779:2779:2779) (2819:2819:2819))
        (PORT d[3] (2262:2262:2262) (2316:2316:2316))
        (PORT d[4] (2547:2547:2547) (2592:2592:2592))
        (PORT d[5] (2622:2622:2622) (2701:2701:2701))
        (PORT d[6] (2744:2744:2744) (2766:2766:2766))
        (PORT d[7] (2913:2913:2913) (2969:2969:2969))
        (PORT d[8] (2589:2589:2589) (2649:2649:2649))
        (PORT d[9] (2565:2565:2565) (2593:2593:2593))
        (PORT d[10] (2447:2447:2447) (2501:2501:2501))
        (PORT d[11] (2827:2827:2827) (2876:2876:2876))
        (PORT d[12] (2252:2252:2252) (2321:2321:2321))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a199.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (PORT d[0] (1969:1969:1969) (1922:1922:1922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a199.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a199.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a199.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a199.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a199.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a231.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2515:2515:2515))
        (PORT d[1] (2217:2217:2217) (2262:2262:2262))
        (PORT d[2] (2514:2514:2514) (2542:2542:2542))
        (PORT d[3] (2322:2322:2322) (2427:2427:2427))
        (PORT d[4] (2237:2237:2237) (2274:2274:2274))
        (PORT d[5] (2188:2188:2188) (2245:2245:2245))
        (PORT d[6] (2423:2423:2423) (2430:2430:2430))
        (PORT d[7] (2235:2235:2235) (2279:2279:2279))
        (PORT d[8] (1964:1964:1964) (2032:2032:2032))
        (PORT d[9] (2211:2211:2211) (2260:2260:2260))
        (PORT d[10] (2177:2177:2177) (2228:2228:2228))
        (PORT d[11] (2101:2101:2101) (2143:2143:2143))
        (PORT d[12] (2445:2445:2445) (2456:2456:2456))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a231.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (PORT d[0] (1733:1733:1733) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a231.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a231.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a231.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a231.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a231.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT datab (2096:2096:2096) (2105:2105:2105))
        (PORT datac (2049:2049:2049) (2085:2085:2085))
        (PORT datad (2104:2104:2104) (2057:2057:2057))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2587:2587:2587) (2596:2596:2596))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (2057:2057:2057) (2090:2090:2090))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1606:1606:1606) (1598:1598:1598))
        (PORT datab (2222:2222:2222) (2237:2237:2237))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (3198:3198:3198))
        (PORT d[1] (2699:2699:2699) (2708:2708:2708))
        (PORT d[2] (2921:2921:2921) (2983:2983:2983))
        (PORT d[3] (2605:2605:2605) (2712:2712:2712))
        (PORT d[4] (2916:2916:2916) (2985:2985:2985))
        (PORT d[5] (3092:3092:3092) (3210:3210:3210))
        (PORT d[6] (2924:2924:2924) (3030:3030:3030))
        (PORT d[7] (2624:2624:2624) (2717:2717:2717))
        (PORT d[8] (2650:2650:2650) (2770:2770:2770))
        (PORT d[9] (3011:3011:3011) (3147:3147:3147))
        (PORT d[10] (2141:2141:2141) (2223:2223:2223))
        (PORT d[11] (2550:2550:2550) (2647:2647:2647))
        (PORT d[12] (2862:2862:2862) (2941:2941:2941))
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (PORT d[0] (2268:2268:2268) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2976:2976:2976))
        (PORT d[1] (2518:2518:2518) (2547:2547:2547))
        (PORT d[2] (2915:2915:2915) (2976:2976:2976))
        (PORT d[3] (2293:2293:2293) (2370:2370:2370))
        (PORT d[4] (2575:2575:2575) (2621:2621:2621))
        (PORT d[5] (2680:2680:2680) (2757:2757:2757))
        (PORT d[6] (2362:2362:2362) (2459:2459:2459))
        (PORT d[7] (2565:2565:2565) (2652:2652:2652))
        (PORT d[8] (2246:2246:2246) (2378:2378:2378))
        (PORT d[9] (2631:2631:2631) (2739:2739:2739))
        (PORT d[10] (2417:2417:2417) (2457:2457:2457))
        (PORT d[11] (2572:2572:2572) (2663:2663:2663))
        (PORT d[12] (2419:2419:2419) (2439:2439:2439))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2504:2504:2504))
        (PORT d[0] (1988:1988:1988) (1969:1969:1969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2994:2994:2994) (3081:3081:3081))
        (PORT d[1] (2510:2510:2510) (2580:2580:2580))
        (PORT d[2] (2912:2912:2912) (2979:2979:2979))
        (PORT d[3] (2558:2558:2558) (2526:2526:2526))
        (PORT d[4] (3047:3047:3047) (3149:3149:3149))
        (PORT d[5] (2606:2606:2606) (2702:2702:2702))
        (PORT d[6] (2547:2547:2547) (2613:2613:2613))
        (PORT d[7] (2851:2851:2851) (2913:2913:2913))
        (PORT d[8] (2313:2313:2313) (2420:2420:2420))
        (PORT d[9] (2777:2777:2777) (2928:2928:2928))
        (PORT d[10] (2302:2302:2302) (2401:2401:2401))
        (PORT d[11] (2653:2653:2653) (2643:2643:2643))
        (PORT d[12] (2260:2260:2260) (2335:2335:2335))
        (PORT clk (2485:2485:2485) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2505:2505:2505))
        (PORT d[0] (1764:1764:1764) (1778:1778:1778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3631:3631:3631) (3637:3637:3637))
        (PORT datab (1559:1559:1559) (1489:1489:1489))
        (PORT datac (3913:3913:3913) (3922:3922:3922))
        (PORT datad (1617:1617:1617) (1563:1563:1563))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2987:2987:2987) (3119:3119:3119))
        (PORT d[1] (2897:2897:2897) (2999:2999:2999))
        (PORT d[2] (2923:2923:2923) (2991:2991:2991))
        (PORT d[3] (2859:2859:2859) (2910:2910:2910))
        (PORT d[4] (2749:2749:2749) (2847:2847:2847))
        (PORT d[5] (2881:2881:2881) (2970:2970:2970))
        (PORT d[6] (2641:2641:2641) (2725:2725:2725))
        (PORT d[7] (2981:2981:2981) (3071:3071:3071))
        (PORT d[8] (2665:2665:2665) (2780:2780:2780))
        (PORT d[9] (2786:2786:2786) (2938:2938:2938))
        (PORT d[10] (2991:2991:2991) (3123:3123:3123))
        (PORT d[11] (2676:2676:2676) (2697:2697:2697))
        (PORT d[12] (2729:2729:2729) (2887:2887:2887))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (PORT d[0] (2120:2120:2120) (2184:2184:2184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3633:3633:3633) (3638:3638:3638))
        (PORT datab (1883:1883:1883) (1815:1815:1815))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1774:1774:1774) (1816:1816:1816))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2521:2521:2521))
        (PORT d[1] (2446:2446:2446) (2468:2468:2468))
        (PORT d[2] (2425:2425:2425) (2502:2502:2502))
        (PORT d[3] (2511:2511:2511) (2540:2540:2540))
        (PORT d[4] (2551:2551:2551) (2594:2594:2594))
        (PORT d[5] (2717:2717:2717) (2857:2857:2857))
        (PORT d[6] (2299:2299:2299) (2386:2386:2386))
        (PORT d[7] (2367:2367:2367) (2370:2370:2370))
        (PORT d[8] (2243:2243:2243) (2337:2337:2337))
        (PORT d[9] (2640:2640:2640) (2750:2750:2750))
        (PORT d[10] (2021:2021:2021) (2063:2063:2063))
        (PORT d[11] (2571:2571:2571) (2624:2624:2624))
        (PORT d[12] (2300:2300:2300) (2293:2293:2293))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2540:2540:2540))
        (PORT d[0] (1673:1673:1673) (1657:1657:1657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3092:3092:3092))
        (PORT d[1] (2566:2566:2566) (2615:2615:2615))
        (PORT d[2] (2685:2685:2685) (2703:2703:2703))
        (PORT d[3] (2176:2176:2176) (2237:2237:2237))
        (PORT d[4] (2891:2891:2891) (2930:2930:2930))
        (PORT d[5] (2915:2915:2915) (2984:2984:2984))
        (PORT d[6] (2556:2556:2556) (2624:2624:2624))
        (PORT d[7] (2863:2863:2863) (2892:2892:2892))
        (PORT d[8] (2812:2812:2812) (2991:2991:2991))
        (PORT d[9] (2796:2796:2796) (2832:2832:2832))
        (PORT d[10] (2254:2254:2254) (2340:2340:2340))
        (PORT d[11] (2277:2277:2277) (2346:2346:2346))
        (PORT d[12] (2734:2734:2734) (2884:2884:2884))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (PORT d[0] (2372:2372:2372) (2347:2347:2347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (2767:2767:2767))
        (PORT d[1] (2371:2371:2371) (2495:2495:2495))
        (PORT d[2] (2595:2595:2595) (2685:2685:2685))
        (PORT d[3] (2488:2488:2488) (2539:2539:2539))
        (PORT d[4] (2690:2690:2690) (2776:2776:2776))
        (PORT d[5] (2267:2267:2267) (2371:2371:2371))
        (PORT d[6] (2572:2572:2572) (2652:2652:2652))
        (PORT d[7] (2494:2494:2494) (2558:2558:2558))
        (PORT d[8] (2261:2261:2261) (2355:2355:2355))
        (PORT d[9] (2606:2606:2606) (2672:2672:2672))
        (PORT d[10] (2326:2326:2326) (2426:2426:2426))
        (PORT d[11] (2580:2580:2580) (2642:2642:2642))
        (PORT d[12] (2256:2256:2256) (2325:2325:2325))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (PORT d[0] (2055:2055:2055) (1944:1944:1944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2722:2722:2722))
        (PORT d[1] (2478:2478:2478) (2504:2504:2504))
        (PORT d[2] (2438:2438:2438) (2459:2459:2459))
        (PORT d[3] (2320:2320:2320) (2399:2399:2399))
        (PORT d[4] (2806:2806:2806) (2832:2832:2832))
        (PORT d[5] (2673:2673:2673) (2751:2751:2751))
        (PORT d[6] (2316:2316:2316) (2406:2406:2406))
        (PORT d[7] (2554:2554:2554) (2640:2640:2640))
        (PORT d[8] (2297:2297:2297) (2394:2394:2394))
        (PORT d[9] (2627:2627:2627) (2739:2739:2739))
        (PORT d[10] (2071:2071:2071) (2122:2122:2122))
        (PORT d[11] (2485:2485:2485) (2538:2538:2538))
        (PORT d[12] (2567:2567:2567) (2539:2539:2539))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (PORT d[0] (1972:1972:1972) (1934:1934:1934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3636:3636:3636) (3643:3643:3643))
        (PORT datab (2299:2299:2299) (2307:2307:2307))
        (PORT datac (3924:3924:3924) (3935:3935:3935))
        (PORT datad (949:949:949) (920:920:920))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3632:3632:3632) (3637:3637:3637))
        (PORT datab (1595:1595:1595) (1537:1537:1537))
        (PORT datac (1910:1910:1910) (1864:1864:1864))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a232.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (2705:2705:2705))
        (PORT d[1] (2525:2525:2525) (2569:2569:2569))
        (PORT d[2] (2350:2350:2350) (2354:2354:2354))
        (PORT d[3] (2212:2212:2212) (2274:2274:2274))
        (PORT d[4] (2586:2586:2586) (2623:2623:2623))
        (PORT d[5] (2688:2688:2688) (2678:2678:2678))
        (PORT d[6] (2186:2186:2186) (2212:2212:2212))
        (PORT d[7] (2486:2486:2486) (2493:2493:2493))
        (PORT d[8] (2705:2705:2705) (2693:2693:2693))
        (PORT d[9] (2626:2626:2626) (2661:2661:2661))
        (PORT d[10] (2262:2262:2262) (2317:2317:2317))
        (PORT d[11] (2490:2490:2490) (2537:2537:2537))
        (PORT d[12] (2525:2525:2525) (2548:2548:2548))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a232.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2528:2528:2528))
        (PORT d[0] (2227:2227:2227) (2175:2175:2175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a232.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a232.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a232.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a232.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a232.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (2735:2735:2735))
        (PORT d[1] (2573:2573:2573) (2620:2620:2620))
        (PORT d[2] (2546:2546:2546) (2561:2561:2561))
        (PORT d[3] (2608:2608:2608) (2668:2668:2668))
        (PORT d[4] (3100:3100:3100) (3264:3264:3264))
        (PORT d[5] (2949:2949:2949) (3013:3013:3013))
        (PORT d[6] (2311:2311:2311) (2392:2392:2392))
        (PORT d[7] (2843:2843:2843) (2845:2845:2845))
        (PORT d[8] (2791:2791:2791) (2971:2971:2971))
        (PORT d[9] (2617:2617:2617) (2691:2691:2691))
        (PORT d[10] (2314:2314:2314) (2385:2385:2385))
        (PORT d[11] (2773:2773:2773) (2781:2781:2781))
        (PORT d[12] (3069:3069:3069) (3075:3075:3075))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2554:2554:2554))
        (PORT d[0] (2255:2255:2255) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1212:1212:1212))
        (PORT datab (1677:1677:1677) (1646:1646:1646))
        (PORT datac (3921:3921:3921) (3931:3931:3931))
        (PORT datad (3716:3716:3716) (3647:3647:3647))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (3032:3032:3032))
        (PORT d[1] (2545:2545:2545) (2590:2590:2590))
        (PORT d[2] (2497:2497:2497) (2507:2507:2507))
        (PORT d[3] (2217:2217:2217) (2279:2279:2279))
        (PORT d[4] (2480:2480:2480) (2502:2502:2502))
        (PORT d[5] (2543:2543:2543) (2576:2576:2576))
        (PORT d[6] (2219:2219:2219) (2246:2246:2246))
        (PORT d[7] (2444:2444:2444) (2444:2444:2444))
        (PORT d[8] (2323:2323:2323) (2320:2320:2320))
        (PORT d[9] (2272:2272:2272) (2320:2320:2320))
        (PORT d[10] (2243:2243:2243) (2296:2296:2296))
        (PORT d[11] (2582:2582:2582) (2642:2642:2642))
        (PORT d[12] (2776:2776:2776) (2765:2765:2765))
        (PORT clk (2493:2493:2493) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2513:2513:2513))
        (PORT d[0] (2045:2045:2045) (2037:2037:2037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2720:2720:2720))
        (PORT d[1] (2532:2532:2532) (2575:2575:2575))
        (PORT d[2] (2528:2528:2528) (2538:2538:2538))
        (PORT d[3] (2532:2532:2532) (2593:2593:2593))
        (PORT d[4] (2563:2563:2563) (2598:2598:2598))
        (PORT d[5] (2433:2433:2433) (2437:2437:2437))
        (PORT d[6] (2193:2193:2193) (2221:2221:2221))
        (PORT d[7] (2805:2805:2805) (2798:2798:2798))
        (PORT d[8] (2328:2328:2328) (2332:2332:2332))
        (PORT d[9] (2637:2637:2637) (2672:2672:2672))
        (PORT d[10] (2256:2256:2256) (2311:2311:2311))
        (PORT d[11] (2544:2544:2544) (2602:2602:2602))
        (PORT d[12] (2523:2523:2523) (2547:2547:2547))
        (PORT clk (2501:2501:2501) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2522:2522:2522))
        (PORT d[0] (1962:1962:1962) (1946:1946:1946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3635:3635:3635) (3641:3641:3641))
        (PORT datab (949:949:949) (942:942:942))
        (PORT datac (3922:3922:3922) (3933:3933:3933))
        (PORT datad (1218:1218:1218) (1163:1163:1163))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3167:3167:3167) (3238:3238:3238))
        (PORT d[1] (2763:2763:2763) (2810:2810:2810))
        (PORT d[2] (2908:2908:2908) (3027:3027:3027))
        (PORT d[3] (2929:2929:2929) (3036:3036:3036))
        (PORT d[4] (3180:3180:3180) (3226:3226:3226))
        (PORT d[5] (3061:3061:3061) (3189:3189:3189))
        (PORT d[6] (2942:2942:2942) (3051:3051:3051))
        (PORT d[7] (2622:2622:2622) (2713:2713:2713))
        (PORT d[8] (2328:2328:2328) (2459:2459:2459))
        (PORT d[9] (3056:3056:3056) (3194:3194:3194))
        (PORT d[10] (2156:2156:2156) (2239:2239:2239))
        (PORT d[11] (2658:2658:2658) (2756:2756:2756))
        (PORT d[12] (2883:2883:2883) (2961:2961:2961))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT d[0] (2252:2252:2252) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2294:2294:2294))
        (PORT d[1] (1758:1758:1758) (1728:1728:1728))
        (PORT d[2] (1784:1784:1784) (1767:1767:1767))
        (PORT d[3] (1778:1778:1778) (1759:1759:1759))
        (PORT d[4] (2197:2197:2197) (2215:2215:2215))
        (PORT d[5] (1715:1715:1715) (1702:1702:1702))
        (PORT d[6] (2152:2152:2152) (2129:2129:2129))
        (PORT d[7] (2029:2029:2029) (2005:2005:2005))
        (PORT d[8] (1853:1853:1853) (1845:1845:1845))
        (PORT d[9] (1914:1914:1914) (1911:1911:1911))
        (PORT d[10] (1526:1526:1526) (1540:1540:1540))
        (PORT d[11] (2161:2161:2161) (2148:2148:2148))
        (PORT d[12] (2122:2122:2122) (2112:2112:2112))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (PORT d[0] (1630:1630:1630) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3637:3637:3637) (3644:3644:3644))
        (PORT datab (2140:2140:2140) (2146:2146:2146))
        (PORT datac (3926:3926:3926) (3937:3937:3937))
        (PORT datad (1863:1863:1863) (1812:1812:1812))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a248.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2866:2866:2866) (2985:2985:2985))
        (PORT d[1] (2621:2621:2621) (2704:2704:2704))
        (PORT d[2] (2863:2863:2863) (2917:2917:2917))
        (PORT d[3] (2690:2690:2690) (2829:2829:2829))
        (PORT d[4] (2724:2724:2724) (2819:2819:2819))
        (PORT d[5] (2871:2871:2871) (2947:2947:2947))
        (PORT d[6] (2593:2593:2593) (2662:2662:2662))
        (PORT d[7] (2549:2549:2549) (2668:2668:2668))
        (PORT d[8] (2332:2332:2332) (2476:2476:2476))
        (PORT d[9] (2357:2357:2357) (2470:2470:2470))
        (PORT d[10] (2606:2606:2606) (2686:2686:2686))
        (PORT d[11] (2705:2705:2705) (2866:2866:2866))
        (PORT d[12] (3099:3099:3099) (3238:3238:3238))
        (PORT clk (2467:2467:2467) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a248.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2487:2487:2487))
        (PORT d[0] (2190:2190:2190) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a248.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a248.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a248.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a248.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a248.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (2949:2949:2949))
        (PORT d[1] (2610:2610:2610) (2692:2692:2692))
        (PORT d[2] (2684:2684:2684) (2820:2820:2820))
        (PORT d[3] (2653:2653:2653) (2787:2787:2787))
        (PORT d[4] (2712:2712:2712) (2806:2806:2806))
        (PORT d[5] (2589:2589:2589) (2680:2680:2680))
        (PORT d[6] (2511:2511:2511) (2570:2570:2570))
        (PORT d[7] (2572:2572:2572) (2655:2655:2655))
        (PORT d[8] (2336:2336:2336) (2448:2448:2448))
        (PORT d[9] (2676:2676:2676) (2774:2774:2774))
        (PORT d[10] (2585:2585:2585) (2675:2675:2675))
        (PORT d[11] (2710:2710:2710) (2872:2872:2872))
        (PORT d[12] (2755:2755:2755) (2919:2919:2919))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2496:2496:2496))
        (PORT d[0] (2047:2047:2047) (2053:2053:2053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3636:3636:3636) (3643:3643:3643))
        (PORT datab (2034:2034:2034) (2037:2037:2037))
        (PORT datac (3925:3925:3925) (3935:3935:3935))
        (PORT datad (2024:2024:2024) (1909:1909:1909))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (2970:2970:2970) (3010:3010:3010))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3021:3021:3021) (3059:3059:3059))
        (PORT datab (3541:3541:3541) (3507:3507:3507))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (606:606:606) (589:589:589))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (424:424:424))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (3352:3352:3352) (3360:3360:3360))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1771:1771:1771))
        (PORT d[1] (1657:1657:1657) (1631:1631:1631))
        (PORT d[2] (1634:1634:1634) (1620:1620:1620))
        (PORT d[3] (1743:1743:1743) (1739:1739:1739))
        (PORT d[4] (1735:1735:1735) (1721:1721:1721))
        (PORT d[5] (1560:1560:1560) (1530:1530:1530))
        (PORT d[6] (1769:1769:1769) (1724:1724:1724))
        (PORT d[7] (1447:1447:1447) (1447:1447:1447))
        (PORT d[8] (1370:1370:1370) (1369:1369:1369))
        (PORT d[9] (1406:1406:1406) (1412:1412:1412))
        (PORT d[10] (1619:1619:1619) (1617:1617:1617))
        (PORT d[11] (1870:1870:1870) (1916:1916:1916))
        (PORT d[12] (1472:1472:1472) (1474:1474:1474))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (1504:1504:1504) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2162:2162:2162) (2209:2209:2209))
        (PORT d[1] (2226:2226:2226) (2270:2270:2270))
        (PORT d[2] (2121:2121:2121) (2133:2133:2133))
        (PORT d[3] (1941:1941:1941) (2013:2013:2013))
        (PORT d[4] (2588:2588:2588) (2668:2668:2668))
        (PORT d[5] (2413:2413:2413) (2434:2434:2434))
        (PORT d[6] (2732:2732:2732) (2855:2855:2855))
        (PORT d[7] (2197:2197:2197) (2241:2241:2241))
        (PORT d[8] (1885:1885:1885) (1946:1946:1946))
        (PORT d[9] (2451:2451:2451) (2520:2520:2520))
        (PORT d[10] (2160:2160:2160) (2242:2242:2242))
        (PORT d[11] (1856:1856:1856) (1952:1952:1952))
        (PORT d[12] (1975:1975:1975) (2064:2064:2064))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (PORT d[0] (1719:1719:1719) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1795:1795:1795))
        (PORT datab (791:791:791) (784:784:784))
        (PORT datac (1817:1817:1817) (1720:1720:1720))
        (PORT datad (2472:2472:2472) (2548:2548:2548))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2875:2875:2875))
        (PORT d[1] (2582:2582:2582) (2650:2650:2650))
        (PORT d[2] (2979:2979:2979) (3001:3001:3001))
        (PORT d[3] (2689:2689:2689) (2813:2813:2813))
        (PORT d[4] (2822:2822:2822) (2881:2881:2881))
        (PORT d[5] (2890:2890:2890) (2973:2973:2973))
        (PORT d[6] (2724:2724:2724) (2754:2754:2754))
        (PORT d[7] (2580:2580:2580) (2658:2658:2658))
        (PORT d[8] (2589:2589:2589) (2713:2713:2713))
        (PORT d[9] (2798:2798:2798) (2860:2860:2860))
        (PORT d[10] (2664:2664:2664) (2729:2729:2729))
        (PORT d[11] (2644:2644:2644) (2759:2759:2759))
        (PORT d[12] (2603:2603:2603) (2717:2717:2717))
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
        (PORT d[0] (2168:2168:2168) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2620:2620:2620))
        (PORT d[1] (2615:2615:2615) (2684:2684:2684))
        (PORT d[2] (2527:2527:2527) (2556:2556:2556))
        (PORT d[3] (2282:2282:2282) (2384:2384:2384))
        (PORT d[4] (2488:2488:2488) (2525:2525:2525))
        (PORT d[5] (2289:2289:2289) (2358:2358:2358))
        (PORT d[6] (2112:2112:2112) (2139:2139:2139))
        (PORT d[7] (2228:2228:2228) (2271:2271:2271))
        (PORT d[8] (1620:1620:1620) (1696:1696:1696))
        (PORT d[9] (1912:1912:1912) (1974:1974:1974))
        (PORT d[10] (2145:2145:2145) (2192:2192:2192))
        (PORT d[11] (1868:1868:1868) (1914:1914:1914))
        (PORT d[12] (2463:2463:2463) (2526:2526:2526))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (PORT d[0] (1693:1693:1693) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2481:2481:2481) (2482:2482:2482))
        (PORT datac (2123:2123:2123) (2059:2059:2059))
        (PORT datad (2472:2472:2472) (2548:2548:2548))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2308:2308:2308))
        (PORT d[1] (2147:2147:2147) (2144:2144:2144))
        (PORT d[2] (1985:1985:1985) (1975:1975:1975))
        (PORT d[3] (2056:2056:2056) (2046:2046:2046))
        (PORT d[4] (2100:2100:2100) (2097:2097:2097))
        (PORT d[5] (2104:2104:2104) (2105:2105:2105))
        (PORT d[6] (2254:2254:2254) (2337:2337:2337))
        (PORT d[7] (1803:1803:1803) (1802:1802:1802))
        (PORT d[8] (1899:1899:1899) (1993:1993:1993))
        (PORT d[9] (1706:1706:1706) (1708:1708:1708))
        (PORT d[10] (1781:1781:1781) (1830:1830:1830))
        (PORT d[11] (2340:2340:2340) (2417:2417:2417))
        (PORT d[12] (2101:2101:2101) (2125:2125:2125))
        (PORT clk (2548:2548:2548) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2570:2570:2570))
        (PORT d[0] (1909:1909:1909) (1839:1839:1839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2125:2125:2125))
        (PORT d[1] (2105:2105:2105) (2093:2093:2093))
        (PORT d[2] (2050:2050:2050) (2014:2014:2014))
        (PORT d[3] (2089:2089:2089) (2081:2081:2081))
        (PORT d[4] (2102:2102:2102) (2085:2085:2085))
        (PORT d[5] (1874:1874:1874) (1837:1837:1837))
        (PORT d[6] (2248:2248:2248) (2212:2212:2212))
        (PORT d[7] (1790:1790:1790) (1788:1788:1788))
        (PORT d[8] (1659:1659:1659) (1644:1644:1644))
        (PORT d[9] (1782:1782:1782) (1790:1790:1790))
        (PORT d[10] (1947:1947:1947) (1928:1928:1928))
        (PORT d[11] (2282:2282:2282) (2361:2361:2361))
        (PORT d[12] (1768:1768:1768) (1761:1761:1761))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
        (PORT d[0] (1661:1661:1661) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2637:2637:2637))
        (PORT d[1] (2345:2345:2345) (2471:2471:2471))
        (PORT d[2] (2444:2444:2444) (2461:2461:2461))
        (PORT d[3] (1925:1925:1925) (2020:2020:2020))
        (PORT d[4] (2574:2574:2574) (2642:2642:2642))
        (PORT d[5] (2303:2303:2303) (2406:2406:2406))
        (PORT d[6] (2598:2598:2598) (2543:2543:2543))
        (PORT d[7] (2574:2574:2574) (2656:2656:2656))
        (PORT d[8] (2235:2235:2235) (2317:2317:2317))
        (PORT d[9] (2538:2538:2538) (2591:2591:2591))
        (PORT d[10] (2237:2237:2237) (2321:2321:2321))
        (PORT d[11] (2806:2806:2806) (2984:2984:2984))
        (PORT d[12] (1979:1979:1979) (2065:2065:2065))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2504:2504:2504))
        (PORT d[0] (1774:1774:1774) (1793:1793:1793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1796:1796:1796))
        (PORT datab (803:803:803) (798:798:798))
        (PORT datac (2578:2578:2578) (2598:2598:2598))
        (PORT datad (2474:2474:2474) (2550:2550:2550))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (2988:2988:2988))
        (PORT d[1] (2247:2247:2247) (2295:2295:2295))
        (PORT d[2] (2838:2838:2838) (2880:2880:2880))
        (PORT d[3] (2236:2236:2236) (2294:2294:2294))
        (PORT d[4] (2699:2699:2699) (2785:2785:2785))
        (PORT d[5] (2276:2276:2276) (2368:2368:2368))
        (PORT d[6] (2805:2805:2805) (2837:2837:2837))
        (PORT d[7] (2581:2581:2581) (2642:2642:2642))
        (PORT d[8] (2493:2493:2493) (2560:2560:2560))
        (PORT d[9] (2307:2307:2307) (2373:2373:2373))
        (PORT d[10] (2319:2319:2319) (2408:2408:2408))
        (PORT d[11] (2830:2830:2830) (2859:2859:2859))
        (PORT d[12] (1931:1931:1931) (2006:2006:2006))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (PORT d[0] (1682:1682:1682) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1638:1638:1638) (1605:1605:1605))
        (PORT datab (2725:2725:2725) (2761:2761:2761))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2542:2542:2542) (2669:2669:2669))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2253:2253:2253))
        (PORT d[1] (2238:2238:2238) (2251:2251:2251))
        (PORT d[2] (2254:2254:2254) (2169:2169:2169))
        (PORT d[3] (1858:1858:1858) (1880:1880:1880))
        (PORT d[4] (2115:2115:2115) (2147:2147:2147))
        (PORT d[5] (1955:1955:1955) (2033:2033:2033))
        (PORT d[6] (2474:2474:2474) (2517:2517:2517))
        (PORT d[7] (2223:2223:2223) (2255:2255:2255))
        (PORT d[8] (1903:1903:1903) (1960:1960:1960))
        (PORT d[9] (1909:1909:1909) (1938:1938:1938))
        (PORT d[10] (2135:2135:2135) (2162:2162:2162))
        (PORT d[11] (2393:2393:2393) (2390:2390:2390))
        (PORT d[12] (1792:1792:1792) (1816:1816:1816))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2576:2576:2576))
        (PORT d[0] (1653:1653:1653) (1636:1636:1636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (1780:1780:1780))
        (PORT d[1] (1677:1677:1677) (1656:1656:1656))
        (PORT d[2] (1700:1700:1700) (1693:1693:1693))
        (PORT d[3] (1742:1742:1742) (1738:1738:1738))
        (PORT d[4] (1704:1704:1704) (1695:1695:1695))
        (PORT d[5] (1576:1576:1576) (1549:1549:1549))
        (PORT d[6] (1875:1875:1875) (1837:1837:1837))
        (PORT d[7] (1450:1450:1450) (1465:1465:1465))
        (PORT d[8] (1439:1439:1439) (1434:1434:1434))
        (PORT d[9] (1433:1433:1433) (1433:1433:1433))
        (PORT d[10] (1765:1765:1765) (1769:1769:1769))
        (PORT d[11] (1816:1816:1816) (1865:1865:1865))
        (PORT d[12] (1442:1442:1442) (1439:1439:1439))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (PORT d[0] (1242:1242:1242) (1183:1183:1183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1726:1726:1726) (1796:1796:1796))
        (PORT datab (2455:2455:2455) (2431:2431:2431))
        (PORT datac (1041:1041:1041) (1027:1027:1027))
        (PORT datad (2474:2474:2474) (2550:2550:2550))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2447:2447:2447))
        (PORT d[1] (2195:2195:2195) (2235:2235:2235))
        (PORT d[2] (2461:2461:2461) (2493:2493:2493))
        (PORT d[3] (2600:2600:2600) (2724:2724:2724))
        (PORT d[4] (2512:2512:2512) (2542:2542:2542))
        (PORT d[5] (2509:2509:2509) (2563:2563:2563))
        (PORT d[6] (2511:2511:2511) (2567:2567:2567))
        (PORT d[7] (2476:2476:2476) (2508:2508:2508))
        (PORT d[8] (2148:2148:2148) (2236:2236:2236))
        (PORT d[9] (2401:2401:2401) (2429:2429:2429))
        (PORT d[10] (2034:2034:2034) (2074:2074:2074))
        (PORT d[11] (2278:2278:2278) (2363:2363:2363))
        (PORT d[12] (2308:2308:2308) (2395:2395:2395))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (PORT d[0] (1604:1604:1604) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1782:1782:1782) (1783:1783:1783))
        (PORT d[1] (1333:1333:1333) (1317:1317:1317))
        (PORT d[2] (1301:1301:1301) (1284:1284:1284))
        (PORT d[3] (1356:1356:1356) (1336:1336:1336))
        (PORT d[4] (1336:1336:1336) (1309:1309:1309))
        (PORT d[5] (1609:1609:1609) (1599:1599:1599))
        (PORT d[6] (1573:1573:1573) (1533:1533:1533))
        (PORT d[7] (1081:1081:1081) (1084:1084:1084))
        (PORT d[8] (1045:1045:1045) (1043:1043:1043))
        (PORT d[9] (1694:1694:1694) (1680:1680:1680))
        (PORT d[10] (1424:1424:1424) (1427:1427:1427))
        (PORT d[11] (1573:1573:1573) (1630:1630:1630))
        (PORT d[12] (1048:1048:1048) (1052:1052:1052))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (PORT d[0] (1227:1227:1227) (1169:1169:1169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1796:1796:1796))
        (PORT datab (1759:1759:1759) (1723:1723:1723))
        (PORT datac (769:769:769) (771:771:771))
        (PORT datad (2473:2473:2473) (2549:2549:2549))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a210.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2180:2180:2180))
        (PORT d[1] (2259:2259:2259) (2310:2310:2310))
        (PORT d[2] (2103:2103:2103) (2114:2114:2114))
        (PORT d[3] (2186:2186:2186) (2250:2250:2250))
        (PORT d[4] (2183:2183:2183) (2226:2226:2226))
        (PORT d[5] (2337:2337:2337) (2335:2335:2335))
        (PORT d[6] (2559:2559:2559) (2590:2590:2590))
        (PORT d[7] (2220:2220:2220) (2272:2272:2272))
        (PORT d[8] (1586:1586:1586) (1655:1655:1655))
        (PORT d[9] (2077:2077:2077) (2082:2082:2082))
        (PORT d[10] (2405:2405:2405) (2478:2478:2478))
        (PORT d[11] (1839:1839:1839) (1875:1875:1875))
        (PORT d[12] (2014:2014:2014) (2107:2107:2107))
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a210.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (PORT d[0] (1609:1609:1609) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a210.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a210.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a210.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a210.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a210.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a242.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2196:2196:2196))
        (PORT d[1] (2141:2141:2141) (2099:2099:2099))
        (PORT d[2] (2051:2051:2051) (2005:2005:2005))
        (PORT d[3] (2298:2298:2298) (2357:2357:2357))
        (PORT d[4] (2045:2045:2045) (2077:2077:2077))
        (PORT d[5] (2391:2391:2391) (2404:2404:2404))
        (PORT d[6] (2612:2612:2612) (2656:2656:2656))
        (PORT d[7] (1888:1888:1888) (1933:1933:1933))
        (PORT d[8] (1523:1523:1523) (1581:1581:1581))
        (PORT d[9] (2057:2057:2057) (2061:2061:2061))
        (PORT d[10] (2129:2129:2129) (2101:2101:2101))
        (PORT d[11] (1499:1499:1499) (1544:1544:1544))
        (PORT d[12] (1878:1878:1878) (1910:1910:1910))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a242.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (PORT d[0] (2000:2000:2000) (1979:1979:1979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a242.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a242.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a242.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a242.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a242.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1796:1796:1796))
        (PORT datab (1511:1511:1511) (1421:1421:1421))
        (PORT datac (1778:1778:1778) (1707:1707:1707))
        (PORT datad (2472:2472:2472) (2547:2547:2547))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (3796:3796:3796) (3939:3939:3939))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a226.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2638:2638:2638))
        (PORT d[1] (2749:2749:2749) (2835:2835:2835))
        (PORT d[2] (2500:2500:2500) (2570:2570:2570))
        (PORT d[3] (2610:2610:2610) (2699:2699:2699))
        (PORT d[4] (2510:2510:2510) (2576:2576:2576))
        (PORT d[5] (2577:2577:2577) (2644:2644:2644))
        (PORT d[6] (2932:2932:2932) (2989:2989:2989))
        (PORT d[7] (2579:2579:2579) (2646:2646:2646))
        (PORT d[8] (2344:2344:2344) (2444:2444:2444))
        (PORT d[9] (2478:2478:2478) (2524:2524:2524))
        (PORT d[10] (2593:2593:2593) (2712:2712:2712))
        (PORT d[11] (2366:2366:2366) (2453:2453:2453))
        (PORT d[12] (2458:2458:2458) (2596:2596:2596))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a226.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2576:2576:2576))
        (PORT d[0] (1800:1800:1800) (1828:1828:1828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a226.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a226.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a226.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a226.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a226.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a194.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2651:2651:2651))
        (PORT d[1] (2407:2407:2407) (2508:2508:2508))
        (PORT d[2] (2741:2741:2741) (2733:2733:2733))
        (PORT d[3] (2570:2570:2570) (2634:2634:2634))
        (PORT d[4] (2521:2521:2521) (2589:2589:2589))
        (PORT d[5] (2812:2812:2812) (2859:2859:2859))
        (PORT d[6] (2623:2623:2623) (2611:2611:2611))
        (PORT d[7] (2483:2483:2483) (2513:2513:2513))
        (PORT d[8] (2258:2258:2258) (2394:2394:2394))
        (PORT d[9] (2423:2423:2423) (2455:2455:2455))
        (PORT d[10] (2438:2438:2438) (2513:2513:2513))
        (PORT d[11] (2700:2700:2700) (2821:2821:2821))
        (PORT d[12] (2320:2320:2320) (2445:2445:2445))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a194.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT d[0] (2058:2058:2058) (2113:2113:2113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a194.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a194.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a194.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a194.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a194.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1796:1796:1796))
        (PORT datab (1882:1882:1882) (1972:1972:1972))
        (PORT datac (1479:1479:1479) (1508:1508:1508))
        (PORT datad (2473:2473:2473) (2549:2549:2549))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2261:2261:2261) (2281:2281:2281))
        (PORT datad (3797:3797:3797) (3939:3939:3939))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (2264:2264:2264) (2284:2284:2284))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2677:2677:2677))
        (PORT d[1] (2389:2389:2389) (2485:2485:2485))
        (PORT d[2] (2646:2646:2646) (2716:2716:2716))
        (PORT d[3] (2648:2648:2648) (2737:2737:2737))
        (PORT d[4] (2585:2585:2585) (2699:2699:2699))
        (PORT d[5] (2542:2542:2542) (2614:2614:2614))
        (PORT d[6] (2648:2648:2648) (2723:2723:2723))
        (PORT d[7] (2559:2559:2559) (2640:2640:2640))
        (PORT d[8] (2014:2014:2014) (2139:2139:2139))
        (PORT d[9] (2715:2715:2715) (2779:2779:2779))
        (PORT d[10] (2321:2321:2321) (2421:2421:2421))
        (PORT d[11] (1923:1923:1923) (2019:2019:2019))
        (PORT d[12] (2015:2015:2015) (2106:2106:2106))
        (PORT clk (2493:2493:2493) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2516:2516:2516))
        (PORT d[0] (2113:2113:2113) (2129:2129:2129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1379:1379:1379))
        (PORT d[1] (1718:1718:1718) (1707:1707:1707))
        (PORT d[2] (1617:1617:1617) (1602:1602:1602))
        (PORT d[3] (1625:1625:1625) (1603:1603:1603))
        (PORT d[4] (1713:1713:1713) (1705:1705:1705))
        (PORT d[5] (1740:1740:1740) (1736:1736:1736))
        (PORT d[6] (1882:1882:1882) (1834:1834:1834))
        (PORT d[7] (1451:1451:1451) (1470:1470:1470))
        (PORT d[8] (1402:1402:1402) (1405:1405:1405))
        (PORT d[9] (1776:1776:1776) (1773:1773:1773))
        (PORT d[10] (1714:1714:1714) (1716:1716:1716))
        (PORT d[11] (1797:1797:1797) (1846:1846:1846))
        (PORT d[12] (1417:1417:1417) (1410:1410:1410))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (PORT d[0] (1147:1147:1147) (1070:1070:1070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2120:2120:2120))
        (PORT d[1] (2232:2232:2232) (2280:2280:2280))
        (PORT d[2] (2107:2107:2107) (2116:2116:2116))
        (PORT d[3] (1936:1936:1936) (2006:2006:2006))
        (PORT d[4] (2186:2186:2186) (2228:2228:2228))
        (PORT d[5] (2392:2392:2392) (2396:2396:2396))
        (PORT d[6] (2551:2551:2551) (2581:2581:2581))
        (PORT d[7] (2196:2196:2196) (2241:2241:2241))
        (PORT d[8] (1769:1769:1769) (1807:1807:1807))
        (PORT d[9] (2140:2140:2140) (2158:2158:2158))
        (PORT d[10] (2143:2143:2143) (2193:2193:2193))
        (PORT d[11] (1775:1775:1775) (1815:1815:1815))
        (PORT d[12] (2160:2160:2160) (2174:2174:2174))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2568:2568:2568))
        (PORT d[0] (1644:1644:1644) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1665:1665:1665) (1728:1728:1728))
        (PORT datab (1171:1171:1171) (1156:1156:1156))
        (PORT datac (1869:1869:1869) (1794:1794:1794))
        (PORT datad (2508:2508:2508) (2595:2595:2595))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2611:2611:2611))
        (PORT d[1] (2657:2657:2657) (2740:2740:2740))
        (PORT d[2] (2801:2801:2801) (2871:2871:2871))
        (PORT d[3] (2633:2633:2633) (2708:2708:2708))
        (PORT d[4] (2589:2589:2589) (2669:2669:2669))
        (PORT d[5] (2801:2801:2801) (2855:2855:2855))
        (PORT d[6] (2776:2776:2776) (2814:2814:2814))
        (PORT d[7] (2570:2570:2570) (2651:2651:2651))
        (PORT d[8] (2605:2605:2605) (2715:2715:2715))
        (PORT d[9] (2769:2769:2769) (2869:2869:2869))
        (PORT d[10] (2627:2627:2627) (2722:2722:2722))
        (PORT d[11] (2294:2294:2294) (2410:2410:2410))
        (PORT d[12] (2014:2014:2014) (2104:2104:2104))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2496:2496:2496))
        (PORT d[0] (2083:2083:2083) (2096:2096:2096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2558:2558:2558) (2643:2643:2643))
        (PORT datab (2151:2151:2151) (2056:2056:2056))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (2512:2512:2512) (2453:2453:2453))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2172:2172:2172))
        (PORT d[1] (2409:2409:2409) (2510:2510:2510))
        (PORT d[2] (2365:2365:2365) (2386:2386:2386))
        (PORT d[3] (2613:2613:2613) (2697:2697:2697))
        (PORT d[4] (2123:2123:2123) (2160:2160:2160))
        (PORT d[5] (2540:2540:2540) (2617:2617:2617))
        (PORT d[6] (2361:2361:2361) (2366:2366:2366))
        (PORT d[7] (2444:2444:2444) (2473:2473:2473))
        (PORT d[8] (2161:2161:2161) (2250:2250:2250))
        (PORT d[9] (2477:2477:2477) (2469:2469:2469))
        (PORT d[10] (2003:2003:2003) (2045:2045:2045))
        (PORT d[11] (1898:1898:1898) (1988:1988:1988))
        (PORT d[12] (2050:2050:2050) (2056:2056:2056))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT d[0] (1641:1641:1641) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2182:2182:2182))
        (PORT d[1] (2372:2372:2372) (2468:2468:2468))
        (PORT d[2] (2426:2426:2426) (2407:2407:2407))
        (PORT d[3] (2403:2403:2403) (2413:2413:2413))
        (PORT d[4] (2123:2123:2123) (2162:2162:2162))
        (PORT d[5] (2292:2292:2292) (2302:2302:2302))
        (PORT d[6] (2650:2650:2650) (2632:2632:2632))
        (PORT d[7] (2437:2437:2437) (2466:2466:2466))
        (PORT d[8] (2399:2399:2399) (2382:2382:2382))
        (PORT d[9] (2420:2420:2420) (2450:2450:2450))
        (PORT d[10] (2003:2003:2003) (2049:2049:2049))
        (PORT d[11] (1891:1891:1891) (1981:1981:1981))
        (PORT d[12] (2325:2325:2325) (2412:2412:2412))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (PORT d[0] (1867:1867:1867) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1664:1664:1664) (1726:1726:1726))
        (PORT datab (1635:1635:1635) (1596:1596:1596))
        (PORT datac (1376:1376:1376) (1349:1349:1349))
        (PORT datad (2505:2505:2505) (2591:2591:2591))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (2700:2700:2700))
        (PORT d[1] (2914:2914:2914) (2977:2977:2977))
        (PORT d[2] (2522:2522:2522) (2600:2600:2600))
        (PORT d[3] (2614:2614:2614) (2721:2721:2721))
        (PORT d[4] (2399:2399:2399) (2433:2433:2433))
        (PORT d[5] (2895:2895:2895) (2954:2954:2954))
        (PORT d[6] (2647:2647:2647) (2721:2721:2721))
        (PORT d[7] (2235:2235:2235) (2311:2311:2311))
        (PORT d[8] (1971:1971:1971) (2075:2075:2075))
        (PORT d[9] (2476:2476:2476) (2600:2600:2600))
        (PORT d[10] (2585:2585:2585) (2674:2674:2674))
        (PORT d[11] (2104:2104:2104) (2175:2175:2175))
        (PORT d[12] (2379:2379:2379) (2456:2456:2456))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (PORT d[0] (2187:2187:2187) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (1911:1911:1911))
        (PORT d[1] (1837:1837:1837) (1848:1848:1848))
        (PORT d[2] (2214:2214:2214) (2129:2129:2129))
        (PORT d[3] (1833:1833:1833) (1852:1852:1852))
        (PORT d[4] (2274:2274:2274) (2308:2308:2308))
        (PORT d[5] (1947:1947:1947) (2023:2023:2023))
        (PORT d[6] (2185:2185:2185) (2101:2101:2101))
        (PORT d[7] (2098:2098:2098) (2132:2132:2132))
        (PORT d[8] (1857:1857:1857) (1911:1911:1911))
        (PORT d[9] (1954:1954:1954) (1991:1991:1991))
        (PORT d[10] (1954:1954:1954) (2019:2019:2019))
        (PORT d[11] (2157:2157:2157) (2087:2087:2087))
        (PORT d[12] (1731:1731:1731) (1758:1758:1758))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2577:2577:2577))
        (PORT d[0] (1275:1275:1275) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2557:2557:2557) (2642:2642:2642))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3021:3021:3021) (2940:2940:2940))
        (PORT datad (2645:2645:2645) (2604:2604:2604))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a227.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2929:2929:2929) (3046:3046:3046))
        (PORT d[1] (2831:2831:2831) (2976:2976:2976))
        (PORT d[2] (2883:2883:2883) (2949:2949:2949))
        (PORT d[3] (2650:2650:2650) (2783:2783:2783))
        (PORT d[4] (2757:2757:2757) (2877:2877:2877))
        (PORT d[5] (2839:2839:2839) (2913:2913:2913))
        (PORT d[6] (2613:2613:2613) (2689:2689:2689))
        (PORT d[7] (2646:2646:2646) (2776:2776:2776))
        (PORT d[8] (2398:2398:2398) (2544:2544:2544))
        (PORT d[9] (3049:3049:3049) (3142:3142:3142))
        (PORT d[10] (2965:2965:2965) (3038:3038:3038))
        (PORT d[11] (2704:2704:2704) (2866:2866:2866))
        (PORT d[12] (3091:3091:3091) (3231:3231:3231))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a227.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (PORT d[0] (2093:2093:2093) (2152:2152:2152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a227.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a227.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a227.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a227.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a227.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a195.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (2934:2934:2934))
        (PORT d[1] (2738:2738:2738) (2827:2827:2827))
        (PORT d[2] (2867:2867:2867) (2976:2976:2976))
        (PORT d[3] (3017:3017:3017) (3136:3136:3136))
        (PORT d[4] (2842:2842:2842) (2941:2941:2941))
        (PORT d[5] (2814:2814:2814) (2852:2852:2852))
        (PORT d[6] (3213:3213:3213) (3303:3303:3303))
        (PORT d[7] (2638:2638:2638) (2726:2726:2726))
        (PORT d[8] (2517:2517:2517) (2643:2643:2643))
        (PORT d[9] (2673:2673:2673) (2809:2809:2809))
        (PORT d[10] (2612:2612:2612) (2709:2709:2709))
        (PORT d[11] (2596:2596:2596) (2707:2707:2707))
        (PORT d[12] (2363:2363:2363) (2448:2448:2448))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a195.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (PORT d[0] (2166:2166:2166) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a195.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a195.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a195.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a195.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a195.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1666:1666:1666) (1729:1729:1729))
        (PORT datab (3261:3261:3261) (3289:3289:3289))
        (PORT datac (2493:2493:2493) (2434:2434:2434))
        (PORT datad (2509:2509:2509) (2596:2596:2596))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2558:2558:2558) (2643:2643:2643))
        (PORT d[1] (2437:2437:2437) (2543:2543:2543))
        (PORT d[2] (2901:2901:2901) (2962:2962:2962))
        (PORT d[3] (2377:2377:2377) (2489:2489:2489))
        (PORT d[4] (2466:2466:2466) (2521:2521:2521))
        (PORT d[5] (2894:2894:2894) (2954:2954:2954))
        (PORT d[6] (2647:2647:2647) (2721:2721:2721))
        (PORT d[7] (2497:2497:2497) (2565:2565:2565))
        (PORT d[8] (2007:2007:2007) (2115:2115:2115))
        (PORT d[9] (2798:2798:2798) (2910:2910:2910))
        (PORT d[10] (2564:2564:2564) (2651:2651:2651))
        (PORT d[11] (2244:2244:2244) (2325:2325:2325))
        (PORT d[12] (2797:2797:2797) (2928:2928:2928))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (PORT d[0] (1800:1800:1800) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (2686:2686:2686))
        (PORT d[1] (2303:2303:2303) (2402:2402:2402))
        (PORT d[2] (2831:2831:2831) (2872:2872:2872))
        (PORT d[3] (2227:2227:2227) (2286:2286:2286))
        (PORT d[4] (2730:2730:2730) (2804:2804:2804))
        (PORT d[5] (2283:2283:2283) (2375:2375:2375))
        (PORT d[6] (2909:2909:2909) (2989:2989:2989))
        (PORT d[7] (2539:2539:2539) (2590:2590:2590))
        (PORT d[8] (2557:2557:2557) (2634:2634:2634))
        (PORT d[9] (2293:2293:2293) (2345:2345:2345))
        (PORT d[10] (2240:2240:2240) (2317:2317:2317))
        (PORT d[11] (2816:2816:2816) (2848:2848:2848))
        (PORT d[12] (1942:1942:1942) (2018:2018:2018))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (PORT d[0] (1839:1839:1839) (1873:1873:1873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2765:2765:2765) (2798:2798:2798))
        (PORT datab (1460:1460:1460) (1511:1511:1511))
        (PORT datac (3078:3078:3078) (3169:3169:3169))
        (PORT datad (2824:2824:2824) (2910:2910:2910))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2901:2901:2901) (2979:2979:2979))
        (PORT d[1] (2699:2699:2699) (2807:2807:2807))
        (PORT d[2] (2873:2873:2873) (2939:2939:2939))
        (PORT d[3] (2610:2610:2610) (2665:2665:2665))
        (PORT d[4] (2653:2653:2653) (2723:2723:2723))
        (PORT d[5] (2647:2647:2647) (2748:2748:2748))
        (PORT d[6] (2831:2831:2831) (2906:2906:2906))
        (PORT d[7] (2587:2587:2587) (2649:2649:2649))
        (PORT d[8] (2275:2275:2275) (2356:2356:2356))
        (PORT d[9] (2655:2655:2655) (2712:2712:2712))
        (PORT d[10] (2569:2569:2569) (2638:2638:2638))
        (PORT d[11] (2883:2883:2883) (2930:2930:2930))
        (PORT d[12] (2316:2316:2316) (2441:2441:2441))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
        (PORT d[0] (2027:2027:2027) (2026:2026:2026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2394:2394:2394))
        (PORT d[1] (2541:2541:2541) (2608:2608:2608))
        (PORT d[2] (2107:2107:2107) (2138:2138:2138))
        (PORT d[3] (1892:1892:1892) (1948:1948:1948))
        (PORT d[4] (2176:2176:2176) (2194:2194:2194))
        (PORT d[5] (2596:2596:2596) (2674:2674:2674))
        (PORT d[6] (2713:2713:2713) (2691:2691:2691))
        (PORT d[7] (2437:2437:2437) (2427:2427:2427))
        (PORT d[8] (2556:2556:2556) (2614:2614:2614))
        (PORT d[9] (2627:2627:2627) (2590:2590:2590))
        (PORT d[10] (2499:2499:2499) (2546:2546:2546))
        (PORT d[11] (2492:2492:2492) (2507:2507:2507))
        (PORT d[12] (2256:2256:2256) (2312:2312:2312))
        (PORT clk (2508:2508:2508) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2530:2530:2530))
        (PORT d[0] (1801:1801:1801) (1747:1747:1747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2793:2793:2793) (2862:2862:2862))
        (PORT datab (1460:1460:1460) (1512:1512:1512))
        (PORT datac (2555:2555:2555) (2511:2511:2511))
        (PORT datad (1913:1913:1913) (1870:1870:1870))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a211.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2585:2585:2585))
        (PORT d[1] (2210:2210:2210) (2239:2239:2239))
        (PORT d[2] (2735:2735:2735) (2737:2737:2737))
        (PORT d[3] (2619:2619:2619) (2681:2681:2681))
        (PORT d[4] (2569:2569:2569) (2600:2600:2600))
        (PORT d[5] (2483:2483:2483) (2541:2541:2541))
        (PORT d[6] (2585:2585:2585) (2571:2571:2571))
        (PORT d[7] (2444:2444:2444) (2473:2473:2473))
        (PORT d[8] (2523:2523:2523) (2600:2600:2600))
        (PORT d[9] (2453:2453:2453) (2482:2482:2482))
        (PORT d[10] (2325:2325:2325) (2346:2346:2346))
        (PORT d[11] (2707:2707:2707) (2829:2829:2829))
        (PORT d[12] (2298:2298:2298) (2385:2385:2385))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a211.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2512:2512:2512))
        (PORT d[0] (2075:2075:2075) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a211.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a211.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a211.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a211.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a211.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a243.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2946:2946:2946) (3005:3005:3005))
        (PORT d[1] (2500:2500:2500) (2529:2529:2529))
        (PORT d[2] (2906:2906:2906) (2967:2967:2967))
        (PORT d[3] (2828:2828:2828) (2851:2851:2851))
        (PORT d[4] (2850:2850:2850) (2892:2892:2892))
        (PORT d[5] (2868:2868:2868) (2950:2950:2950))
        (PORT d[6] (2674:2674:2674) (2764:2764:2764))
        (PORT d[7] (2581:2581:2581) (2670:2670:2670))
        (PORT d[8] (2316:2316:2316) (2444:2444:2444))
        (PORT d[9] (2677:2677:2677) (2777:2777:2777))
        (PORT d[10] (2138:2138:2138) (2223:2223:2223))
        (PORT d[11] (2529:2529:2529) (2634:2634:2634))
        (PORT d[12] (2784:2784:2784) (2799:2799:2799))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a243.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2518:2518:2518))
        (PORT d[0] (2128:2128:2128) (2170:2170:2170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a243.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a243.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a243.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a243.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a243.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2143:2143:2143) (2093:2093:2093))
        (PORT datab (1458:1458:1458) (1510:1510:1510))
        (PORT datac (3854:3854:3854) (3768:3768:3768))
        (PORT datad (2821:2821:2821) (2905:2905:2905))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (3827:3827:3827) (3959:3959:3959))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datab (1530:1530:1530) (1507:1507:1507))
        (PORT datac (3553:3553:3553) (3709:3709:3709))
        (PORT datad (1944:1944:1944) (1972:1972:1972))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (400:400:400) (408:408:408))
        (PORT datad (1944:1944:1944) (1972:1972:1972))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a228.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2549:2549:2549) (2608:2608:2608))
        (PORT d[1] (2256:2256:2256) (2323:2323:2323))
        (PORT d[2] (2540:2540:2540) (2585:2585:2585))
        (PORT d[3] (1900:1900:1900) (1995:1995:1995))
        (PORT d[4] (2464:2464:2464) (2481:2481:2481))
        (PORT d[5] (2303:2303:2303) (2364:2364:2364))
        (PORT d[6] (2436:2436:2436) (2476:2476:2476))
        (PORT d[7] (2176:2176:2176) (2206:2206:2206))
        (PORT d[8] (2215:2215:2215) (2293:2293:2293))
        (PORT d[9] (1929:1929:1929) (1959:1959:1959))
        (PORT d[10] (2212:2212:2212) (2244:2244:2244))
        (PORT d[11] (2405:2405:2405) (2413:2413:2413))
        (PORT d[12] (1920:1920:1920) (2006:2006:2006))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a228.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (PORT d[0] (1963:1963:1963) (1954:1954:1954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a228.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a228.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a228.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a228.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a228.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2328:2328:2328))
        (PORT d[1] (2129:2129:2129) (2107:2107:2107))
        (PORT d[2] (2048:2048:2048) (2070:2070:2070))
        (PORT d[3] (1858:1858:1858) (1905:1905:1905))
        (PORT d[4] (2149:2149:2149) (2165:2165:2165))
        (PORT d[5] (2180:2180:2180) (2210:2210:2210))
        (PORT d[6] (2421:2421:2421) (2378:2378:2378))
        (PORT d[7] (2447:2447:2447) (2431:2431:2431))
        (PORT d[8] (2125:2125:2125) (2148:2148:2148))
        (PORT d[9] (2190:2190:2190) (2249:2249:2249))
        (PORT d[10] (2081:2081:2081) (2100:2100:2100))
        (PORT d[11] (2438:2438:2438) (2451:2451:2451))
        (PORT d[12] (1547:1547:1547) (1591:1591:1591))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT d[0] (1609:1609:1609) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2001:2001:2001) (2020:2020:2020))
        (PORT datab (1463:1463:1463) (1422:1422:1422))
        (PORT datac (2932:2932:2932) (3083:3083:3083))
        (PORT datad (1033:1033:1033) (1013:1013:1013))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2643:2643:2643))
        (PORT d[1] (2532:2532:2532) (2584:2584:2584))
        (PORT d[2] (2739:2739:2739) (2786:2786:2786))
        (PORT d[3] (2295:2295:2295) (2381:2381:2381))
        (PORT d[4] (2517:2517:2517) (2567:2567:2567))
        (PORT d[5] (2662:2662:2662) (2745:2745:2745))
        (PORT d[6] (3020:3020:3020) (3041:3041:3041))
        (PORT d[7] (2905:2905:2905) (2961:2961:2961))
        (PORT d[8] (2550:2550:2550) (2612:2612:2612))
        (PORT d[9] (2695:2695:2695) (2705:2705:2705))
        (PORT d[10] (2753:2753:2753) (2805:2805:2805))
        (PORT d[11] (2829:2829:2829) (2878:2878:2878))
        (PORT d[12] (2295:2295:2295) (2366:2366:2366))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT d[0] (1748:1748:1748) (1758:1758:1758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2829:2829:2829) (2891:2891:2891))
        (PORT d[1] (2533:2533:2533) (2584:2584:2584))
        (PORT d[2] (2773:2773:2773) (2821:2821:2821))
        (PORT d[3] (2247:2247:2247) (2330:2330:2330))
        (PORT d[4] (2595:2595:2595) (2641:2641:2641))
        (PORT d[5] (2615:2615:2615) (2694:2694:2694))
        (PORT d[6] (2737:2737:2737) (2770:2770:2770))
        (PORT d[7] (2882:2882:2882) (2938:2938:2938))
        (PORT d[8] (2458:2458:2458) (2510:2510:2510))
        (PORT d[9] (2567:2567:2567) (2591:2591:2591))
        (PORT d[10] (2522:2522:2522) (2580:2580:2580))
        (PORT d[11] (2869:2869:2869) (2920:2920:2920))
        (PORT d[12] (2260:2260:2260) (2313:2313:2313))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (PORT d[0] (1941:1941:1941) (1930:1930:1930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2270:2270:2270) (2274:2274:2274))
        (PORT datab (1458:1458:1458) (1510:1510:1510))
        (PORT datac (2283:2283:2283) (2237:2237:2237))
        (PORT datad (2821:2821:2821) (2906:2906:2906))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a244.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2549:2549:2549) (2631:2631:2631))
        (PORT d[1] (2225:2225:2225) (2274:2274:2274))
        (PORT d[2] (2519:2519:2519) (2574:2574:2574))
        (PORT d[3] (1914:1914:1914) (2009:2009:2009))
        (PORT d[4] (2538:2538:2538) (2612:2612:2612))
        (PORT d[5] (2306:2306:2306) (2410:2410:2410))
        (PORT d[6] (2522:2522:2522) (2573:2573:2573))
        (PORT d[7] (2476:2476:2476) (2543:2543:2543))
        (PORT d[8] (2190:2190:2190) (2219:2219:2219))
        (PORT d[9] (2648:2648:2648) (2693:2693:2693))
        (PORT d[10] (2240:2240:2240) (2327:2327:2327))
        (PORT d[11] (2840:2840:2840) (3020:3020:3020))
        (PORT d[12] (2025:2025:2025) (2118:2118:2118))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a244.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (PORT d[0] (2005:2005:2005) (2025:2025:2025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a244.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a244.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a244.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a244.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a244.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a212.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (2966:2966:2966))
        (PORT d[1] (2777:2777:2777) (2863:2863:2863))
        (PORT d[2] (2868:2868:2868) (2940:2940:2940))
        (PORT d[3] (2696:2696:2696) (2826:2826:2826))
        (PORT d[4] (2911:2911:2911) (3020:3020:3020))
        (PORT d[5] (2772:2772:2772) (2809:2809:2809))
        (PORT d[6] (2583:2583:2583) (2645:2645:2645))
        (PORT d[7] (2632:2632:2632) (2717:2717:2717))
        (PORT d[8] (2689:2689:2689) (2834:2834:2834))
        (PORT d[9] (2712:2712:2712) (2842:2842:2842))
        (PORT d[10] (2851:2851:2851) (2919:2919:2919))
        (PORT d[11] (2576:2576:2576) (2685:2685:2685))
        (PORT d[12] (2362:2362:2362) (2447:2447:2447))
        (PORT clk (2493:2493:2493) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a212.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2516:2516:2516))
        (PORT d[0] (2112:2112:2112) (2165:2165:2165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a212.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a212.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a212.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a212.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a212.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2026:2026:2026) (1963:1963:1963))
        (PORT datab (1457:1457:1457) (1509:1509:1509))
        (PORT datac (3091:3091:3091) (3144:3144:3144))
        (PORT datad (2819:2819:2819) (2904:2904:2904))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2420:2420:2420) (2457:2457:2457))
        (PORT d[1] (2291:2291:2291) (2344:2344:2344))
        (PORT d[2] (2098:2098:2098) (2113:2113:2113))
        (PORT d[3] (1875:1875:1875) (1950:1950:1950))
        (PORT d[4] (2184:2184:2184) (2227:2227:2227))
        (PORT d[5] (2598:2598:2598) (2662:2662:2662))
        (PORT d[6] (2431:2431:2431) (2459:2459:2459))
        (PORT d[7] (2235:2235:2235) (2282:2282:2282))
        (PORT d[8] (1580:1580:1580) (1646:1646:1646))
        (PORT d[9] (2072:2072:2072) (2076:2076:2076))
        (PORT d[10] (2151:2151:2151) (2201:2201:2201))
        (PORT d[11] (2099:2099:2099) (2132:2132:2132))
        (PORT d[12] (2210:2210:2210) (2219:2219:2219))
        (PORT clk (2536:2536:2536) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2567:2567:2567))
        (PORT d[0] (1433:1433:1433) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (1975:1975:1975))
        (PORT d[1] (1708:1708:1708) (1697:1697:1697))
        (PORT d[2] (1639:1639:1639) (1614:1614:1614))
        (PORT d[3] (1850:1850:1850) (1896:1896:1896))
        (PORT d[4] (2129:2129:2129) (2095:2095:2095))
        (PORT d[5] (2175:2175:2175) (2205:2205:2205))
        (PORT d[6] (2090:2090:2090) (2054:2054:2054))
        (PORT d[7] (2105:2105:2105) (2072:2072:2072))
        (PORT d[8] (2081:2081:2081) (2043:2043:2043))
        (PORT d[9] (2142:2142:2142) (2129:2129:2129))
        (PORT d[10] (1788:1788:1788) (1797:1797:1797))
        (PORT d[11] (2157:2157:2157) (2125:2125:2125))
        (PORT d[12] (1856:1856:1856) (1892:1892:1892))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT d[0] (1375:1375:1375) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2795:2795:2795) (2865:2865:2865))
        (PORT datab (1459:1459:1459) (1511:1511:1511))
        (PORT datac (2114:2114:2114) (2127:2127:2127))
        (PORT datad (643:643:643) (628:628:628))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (3825:3825:3825) (3957:3957:3957))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (945:945:945))
        (PORT datab (3824:3824:3824) (3956:3956:3956))
        (PORT datac (2094:2094:2094) (2086:2086:2086))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2894:2894:2894))
        (PORT d[1] (2559:2559:2559) (2626:2626:2626))
        (PORT d[2] (2425:2425:2425) (2451:2451:2451))
        (PORT d[3] (1901:1901:1901) (1958:1958:1958))
        (PORT d[4] (2176:2176:2176) (2190:2190:2190))
        (PORT d[5] (2616:2616:2616) (2694:2694:2694))
        (PORT d[6] (2688:2688:2688) (2663:2663:2663))
        (PORT d[7] (2931:2931:2931) (2989:2989:2989))
        (PORT d[8] (2548:2548:2548) (2611:2611:2611))
        (PORT d[9] (2653:2653:2653) (2619:2619:2619))
        (PORT d[10] (2442:2442:2442) (2499:2499:2499))
        (PORT d[11] (2798:2798:2798) (2847:2847:2847))
        (PORT d[12] (2263:2263:2263) (2341:2341:2341))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT d[0] (1997:1997:1997) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2542:2542:2542))
        (PORT d[1] (2527:2527:2527) (2636:2636:2636))
        (PORT d[2] (2539:2539:2539) (2596:2596:2596))
        (PORT d[3] (2269:2269:2269) (2353:2353:2353))
        (PORT d[4] (2576:2576:2576) (2649:2649:2649))
        (PORT d[5] (2305:2305:2305) (2407:2407:2407))
        (PORT d[6] (2856:2856:2856) (2895:2895:2895))
        (PORT d[7] (2280:2280:2280) (2317:2317:2317))
        (PORT d[8] (2182:2182:2182) (2210:2210:2210))
        (PORT d[9] (2642:2642:2642) (2686:2686:2686))
        (PORT d[10] (2614:2614:2614) (2704:2704:2704))
        (PORT d[11] (2805:2805:2805) (2817:2817:2817))
        (PORT d[12] (2304:2304:2304) (2387:2387:2387))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT d[0] (1935:1935:1935) (1904:1904:1904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2323:2323:2323))
        (PORT d[1] (1730:1730:1730) (1722:1722:1722))
        (PORT d[2] (1768:1768:1768) (1757:1757:1757))
        (PORT d[3] (1821:1821:1821) (1863:1863:1863))
        (PORT d[4] (2096:2096:2096) (2066:2066:2066))
        (PORT d[5] (2114:2114:2114) (2083:2083:2083))
        (PORT d[6] (2096:2096:2096) (2062:2062:2062))
        (PORT d[7] (2184:2184:2184) (2159:2159:2159))
        (PORT d[8] (2134:2134:2134) (2102:2102:2102))
        (PORT d[9] (2124:2124:2124) (2110:2110:2110))
        (PORT d[10] (2144:2144:2144) (2141:2141:2141))
        (PORT d[11] (2371:2371:2371) (2328:2328:2328))
        (PORT d[12] (1491:1491:1491) (1531:1531:1531))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT d[0] (1638:1638:1638) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1747:1747:1747) (1674:1674:1674))
        (PORT datab (1458:1458:1458) (1510:1510:1510))
        (PORT datac (927:927:927) (905:905:905))
        (PORT datad (2822:2822:2822) (2907:2907:2907))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2627:2627:2627))
        (PORT d[1] (2569:2569:2569) (2638:2638:2638))
        (PORT d[2] (2852:2852:2852) (2917:2917:2917))
        (PORT d[3] (2957:2957:2957) (3063:3063:3063))
        (PORT d[4] (2529:2529:2529) (2600:2600:2600))
        (PORT d[5] (2911:2911:2911) (2993:2993:2993))
        (PORT d[6] (2727:2727:2727) (2760:2760:2760))
        (PORT d[7] (2855:2855:2855) (2927:2927:2927))
        (PORT d[8] (2584:2584:2584) (2708:2708:2708))
        (PORT d[9] (2816:2816:2816) (2879:2879:2879))
        (PORT d[10] (2428:2428:2428) (2513:2513:2513))
        (PORT d[11] (2299:2299:2299) (2426:2426:2426))
        (PORT d[12] (2460:2460:2460) (2506:2506:2506))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2557:2557:2557))
        (PORT d[0] (2211:2211:2211) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2055:2055:2055) (2050:2050:2050))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2850:2850:2850) (2772:2772:2772))
        (PORT datad (2826:2826:2826) (2911:2911:2911))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (2846:2846:2846))
        (PORT d[1] (2578:2578:2578) (2646:2646:2646))
        (PORT d[2] (2846:2846:2846) (2947:2947:2947))
        (PORT d[3] (2628:2628:2628) (2735:2735:2735))
        (PORT d[4] (2844:2844:2844) (2900:2900:2900))
        (PORT d[5] (2848:2848:2848) (2933:2933:2933))
        (PORT d[6] (2978:2978:2978) (3002:3002:3002))
        (PORT d[7] (2710:2710:2710) (2760:2760:2760))
        (PORT d[8] (2613:2613:2613) (2738:2738:2738))
        (PORT d[9] (2813:2813:2813) (2875:2875:2875))
        (PORT d[10] (2743:2743:2743) (2811:2811:2811))
        (PORT d[11] (2691:2691:2691) (2806:2806:2806))
        (PORT d[12] (2603:2603:2603) (2718:2718:2718))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (PORT d[0] (2064:2064:2064) (2077:2077:2077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2461:2461:2461))
        (PORT d[1] (2193:2193:2193) (2233:2233:2233))
        (PORT d[2] (2725:2725:2725) (2729:2729:2729))
        (PORT d[3] (2637:2637:2637) (2759:2759:2759))
        (PORT d[4] (2458:2458:2458) (2481:2481:2481))
        (PORT d[5] (2468:2468:2468) (2524:2524:2524))
        (PORT d[6] (2298:2298:2298) (2297:2297:2297))
        (PORT d[7] (2310:2310:2310) (2324:2324:2324))
        (PORT d[8] (2160:2160:2160) (2249:2249:2249))
        (PORT d[9] (2436:2436:2436) (2466:2466:2466))
        (PORT d[10] (2047:2047:2047) (2088:2088:2088))
        (PORT d[11] (2287:2287:2287) (2364:2364:2364))
        (PORT d[12] (2311:2311:2311) (2397:2397:2397))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (PORT d[0] (1813:1813:1813) (1776:1776:1776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1672:1672:1672) (1723:1723:1723))
        (PORT datab (2701:2701:2701) (2650:2650:2650))
        (PORT datac (1369:1369:1369) (1351:1351:1351))
        (PORT datad (2712:2712:2712) (2788:2788:2788))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (1948:1948:1948))
        (PORT d[1] (1499:1499:1499) (1491:1491:1491))
        (PORT d[2] (1437:1437:1437) (1429:1429:1429))
        (PORT d[3] (1372:1372:1372) (1364:1364:1364))
        (PORT d[4] (1792:1792:1792) (1763:1763:1763))
        (PORT d[5] (1765:1765:1765) (1737:1737:1737))
        (PORT d[6] (1783:1783:1783) (1750:1750:1750))
        (PORT d[7] (1852:1852:1852) (1832:1832:1832))
        (PORT d[8] (1791:1791:1791) (1761:1761:1761))
        (PORT d[9] (1797:1797:1797) (1772:1772:1772))
        (PORT d[10] (1500:1500:1500) (1509:1509:1509))
        (PORT d[11] (1813:1813:1813) (1788:1788:1788))
        (PORT d[12] (1840:1840:1840) (1808:1808:1808))
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (PORT d[0] (1291:1291:1291) (1231:1231:1231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1586:1586:1586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1586:1586:1586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2660:2660:2660))
        (PORT d[1] (2607:2607:2607) (2671:2671:2671))
        (PORT d[2] (2612:2612:2612) (2691:2691:2691))
        (PORT d[3] (2288:2288:2288) (2376:2376:2376))
        (PORT d[4] (2594:2594:2594) (2674:2674:2674))
        (PORT d[5] (2788:2788:2788) (2841:2841:2841))
        (PORT d[6] (2736:2736:2736) (2781:2781:2781))
        (PORT d[7] (2575:2575:2575) (2657:2657:2657))
        (PORT d[8] (2333:2333:2333) (2428:2428:2428))
        (PORT d[9] (2802:2802:2802) (2904:2904:2904))
        (PORT d[10] (2680:2680:2680) (2781:2781:2781))
        (PORT d[11] (2178:2178:2178) (2261:2261:2261))
        (PORT d[12] (2022:2022:2022) (2114:2114:2114))
        (PORT clk (2468:2468:2468) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2492:2492:2492))
        (PORT d[0] (2045:2045:2045) (2045:2045:2045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (872:872:872))
        (PORT datab (998:998:998) (991:991:991))
        (PORT datac (1810:1810:1810) (1856:1856:1856))
        (PORT datad (2820:2820:2820) (2904:2904:2904))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2125:2125:2125) (2118:2118:2118))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a224.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (2715:2715:2715))
        (PORT d[1] (2335:2335:2335) (2458:2458:2458))
        (PORT d[2] (2849:2849:2849) (2888:2888:2888))
        (PORT d[3] (2478:2478:2478) (2527:2527:2527))
        (PORT d[4] (2521:2521:2521) (2576:2576:2576))
        (PORT d[5] (2583:2583:2583) (2675:2675:2675))
        (PORT d[6] (2513:2513:2513) (2577:2577:2577))
        (PORT d[7] (2514:2514:2514) (2560:2560:2560))
        (PORT d[8] (2251:2251:2251) (2344:2344:2344))
        (PORT d[9] (2292:2292:2292) (2353:2353:2353))
        (PORT d[10] (2288:2288:2288) (2386:2386:2386))
        (PORT d[11] (2640:2640:2640) (2613:2613:2613))
        (PORT d[12] (2097:2097:2097) (2168:2168:2168))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a224.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2552:2552:2552))
        (PORT d[0] (2079:2079:2079) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a224.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a224.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a224.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a224.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a224.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (3068:3068:3068))
        (PORT d[1] (2313:2313:2313) (2370:2370:2370))
        (PORT d[2] (2605:2605:2605) (2663:2663:2663))
        (PORT d[3] (2442:2442:2442) (2475:2475:2475))
        (PORT d[4] (2893:2893:2893) (2957:2957:2957))
        (PORT d[5] (2323:2323:2323) (2422:2422:2422))
        (PORT d[6] (2806:2806:2806) (2836:2836:2836))
        (PORT d[7] (2509:2509:2509) (2576:2576:2576))
        (PORT d[8] (2590:2590:2590) (2669:2669:2669))
        (PORT d[9] (2658:2658:2658) (2724:2724:2724))
        (PORT d[10] (2790:2790:2790) (2882:2882:2882))
        (PORT d[11] (2994:2994:2994) (3056:3056:3056))
        (PORT d[12] (1953:1953:1953) (2034:2034:2034))
        (PORT clk (2563:2563:2563) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2589:2589:2589))
        (PORT d[0] (2055:2055:2055) (2053:2053:2053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1591:1591:1591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2345:2345:2345) (2371:2371:2371))
        (PORT datab (1806:1806:1806) (1843:1843:1843))
        (PORT datac (2115:2115:2115) (2059:2059:2059))
        (PORT datad (3142:3142:3142) (3093:3093:3093))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2327:2327:2327))
        (PORT d[1] (1907:1907:1907) (1935:1935:1935))
        (PORT d[2] (2103:2103:2103) (2118:2118:2118))
        (PORT d[3] (1593:1593:1593) (1660:1660:1660))
        (PORT d[4] (2190:2190:2190) (2229:2229:2229))
        (PORT d[5] (1911:1911:1911) (1975:1975:1975))
        (PORT d[6] (2261:2261:2261) (2193:2193:2193))
        (PORT d[7] (2239:2239:2239) (2270:2270:2270))
        (PORT d[8] (1874:1874:1874) (1932:1932:1932))
        (PORT d[9] (1953:1953:1953) (1989:1989:1989))
        (PORT d[10] (1955:1955:1955) (2016:2016:2016))
        (PORT d[11] (2208:2208:2208) (2143:2143:2143))
        (PORT d[12] (1877:1877:1877) (1913:1913:1913))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (PORT d[0] (1865:1865:1865) (1900:1900:1900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (1678:1678:1678))
        (PORT d[1] (1714:1714:1714) (1714:1714:1714))
        (PORT d[2] (1890:1890:1890) (1813:1813:1813))
        (PORT d[3] (1511:1511:1511) (1565:1565:1565))
        (PORT d[4] (2177:2177:2177) (2215:2215:2215))
        (PORT d[5] (1903:1903:1903) (1969:1969:1969))
        (PORT d[6] (1869:1869:1869) (1803:1803:1803))
        (PORT d[7] (2227:2227:2227) (2257:2257:2257))
        (PORT d[8] (2059:2059:2059) (2087:2087:2087))
        (PORT d[9] (1865:1865:1865) (1779:1779:1779))
        (PORT d[10] (1942:1942:1942) (2001:2001:2001))
        (PORT d[11] (1881:1881:1881) (1822:1822:1822))
        (PORT d[12] (1446:1446:1446) (1492:1492:1492))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (PORT d[0] (1866:1866:1866) (1798:1798:1798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2344:2344:2344) (2371:2371:2371))
        (PORT datab (1809:1809:1809) (1848:1848:1848))
        (PORT datac (1763:1763:1763) (1704:1704:1704))
        (PORT datad (1755:1755:1755) (1712:1712:1712))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2672:2672:2672))
        (PORT d[1] (2388:2388:2388) (2511:2511:2511))
        (PORT d[2] (2574:2574:2574) (2658:2658:2658))
        (PORT d[3] (2636:2636:2636) (2711:2711:2711))
        (PORT d[4] (2547:2547:2547) (2617:2617:2617))
        (PORT d[5] (2351:2351:2351) (2457:2457:2457))
        (PORT d[6] (2824:2824:2824) (2871:2871:2871))
        (PORT d[7] (2592:2592:2592) (2674:2674:2674))
        (PORT d[8] (2217:2217:2217) (2286:2286:2286))
        (PORT d[9] (2577:2577:2577) (2623:2623:2623))
        (PORT d[10] (2286:2286:2286) (2373:2373:2373))
        (PORT d[11] (2813:2813:2813) (2992:2992:2992))
        (PORT d[12] (1987:1987:1987) (2073:2073:2073))
        (PORT clk (2469:2469:2469) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2491:2491:2491))
        (PORT d[0] (2064:2064:2064) (2065:2065:2065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a240.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (2911:2911:2911))
        (PORT d[1] (2456:2456:2456) (2564:2564:2564))
        (PORT d[2] (2643:2643:2643) (2775:2775:2775))
        (PORT d[3] (2326:2326:2326) (2431:2431:2431))
        (PORT d[4] (2675:2675:2675) (2770:2770:2770))
        (PORT d[5] (2289:2289:2289) (2342:2342:2342))
        (PORT d[6] (2569:2569:2569) (2653:2653:2653))
        (PORT d[7] (2462:2462:2462) (2508:2508:2508))
        (PORT d[8] (2297:2297:2297) (2405:2405:2405))
        (PORT d[9] (2711:2711:2711) (2812:2812:2812))
        (PORT d[10] (2373:2373:2373) (2477:2477:2477))
        (PORT d[11] (2619:2619:2619) (2733:2733:2733))
        (PORT d[12] (2511:2511:2511) (2574:2574:2574))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a240.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (PORT d[0] (2078:2078:2078) (2096:2096:2096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a240.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a240.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a240.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a240.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a240.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2344:2344:2344) (2370:2370:2370))
        (PORT datab (1801:1801:1801) (1837:1837:1837))
        (PORT datac (2912:2912:2912) (2882:2882:2882))
        (PORT datad (1769:1769:1769) (1773:1773:1773))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2987:2987:2987) (3001:3001:3001))
        (PORT d[1] (2576:2576:2576) (2610:2610:2610))
        (PORT d[2] (2431:2431:2431) (2485:2485:2485))
        (PORT d[3] (2261:2261:2261) (2346:2346:2346))
        (PORT d[4] (2495:2495:2495) (2526:2526:2526))
        (PORT d[5] (2615:2615:2615) (2694:2694:2694))
        (PORT d[6] (2719:2719:2719) (2743:2743:2743))
        (PORT d[7] (2925:2925:2925) (2986:2986:2986))
        (PORT d[8] (2551:2551:2551) (2613:2613:2613))
        (PORT d[9] (2685:2685:2685) (2694:2694:2694))
        (PORT d[10] (2501:2501:2501) (2559:2559:2559))
        (PORT d[11] (2843:2843:2843) (2892:2892:2892))
        (PORT d[12] (1968:1968:1968) (2053:2053:2053))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (PORT d[0] (1968:1968:1968) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (2944:2944:2944))
        (PORT d[1] (2733:2733:2733) (2748:2748:2748))
        (PORT d[2] (2867:2867:2867) (2925:2925:2925))
        (PORT d[3] (2539:2539:2539) (2569:2569:2569))
        (PORT d[4] (2770:2770:2770) (2786:2786:2786))
        (PORT d[5] (3065:3065:3065) (3182:3182:3182))
        (PORT d[6] (2656:2656:2656) (2744:2744:2744))
        (PORT d[7] (2594:2594:2594) (2685:2685:2685))
        (PORT d[8] (2633:2633:2633) (2746:2746:2746))
        (PORT d[9] (2858:2858:2858) (2921:2921:2921))
        (PORT d[10] (2487:2487:2487) (2555:2555:2555))
        (PORT d[11] (2691:2691:2691) (2824:2824:2824))
        (PORT d[12] (2753:2753:2753) (2767:2767:2767))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (PORT d[0] (2152:2152:2152) (2173:2173:2173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2345:2345:2345) (2371:2371:2371))
        (PORT datab (1808:1808:1808) (1846:1846:1846))
        (PORT datac (2214:2214:2214) (2275:2275:2275))
        (PORT datad (2796:2796:2796) (2807:2807:2807))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1986:1986:1986) (2019:2019:2019))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1438:1438:1438))
        (PORT datab (1373:1373:1373) (1423:1423:1423))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2996:2996:2996) (3082:3082:3082))
        (PORT d[1] (2853:2853:2853) (2986:2986:2986))
        (PORT d[2] (2879:2879:2879) (2934:2934:2934))
        (PORT d[3] (2613:2613:2613) (2738:2738:2738))
        (PORT d[4] (2759:2759:2759) (2816:2816:2816))
        (PORT d[5] (2662:2662:2662) (2762:2762:2762))
        (PORT d[6] (2617:2617:2617) (2700:2700:2700))
        (PORT d[7] (2622:2622:2622) (2697:2697:2697))
        (PORT d[8] (2342:2342:2342) (2450:2450:2450))
        (PORT d[9] (2447:2447:2447) (2567:2567:2567))
        (PORT d[10] (2515:2515:2515) (2597:2597:2597))
        (PORT d[11] (2054:2054:2054) (2162:2162:2162))
        (PORT d[12] (2751:2751:2751) (2920:2920:2920))
        (PORT clk (2568:2568:2568) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
        (PORT d[0] (2065:2065:2065) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2611:2611:2611) (2707:2707:2707))
        (PORT d[1] (2557:2557:2557) (2598:2598:2598))
        (PORT d[2] (2780:2780:2780) (2814:2814:2814))
        (PORT d[3] (2423:2423:2423) (2453:2453:2453))
        (PORT d[4] (2626:2626:2626) (2701:2701:2701))
        (PORT d[5] (2257:2257:2257) (2336:2336:2336))
        (PORT d[6] (2780:2780:2780) (2811:2811:2811))
        (PORT d[7] (2607:2607:2607) (2671:2671:2671))
        (PORT d[8] (2602:2602:2602) (2684:2684:2684))
        (PORT d[9] (2317:2317:2317) (2379:2379:2379))
        (PORT d[10] (2379:2379:2379) (2476:2476:2476))
        (PORT d[11] (2816:2816:2816) (2846:2846:2846))
        (PORT d[12] (1934:1934:1934) (2014:2014:2014))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (PORT d[0] (1813:1813:1813) (1842:1842:1842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1591:1591:1591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1591:1591:1591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1591:1591:1591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (1929:1929:1929))
        (PORT d[1] (1777:1777:1777) (1756:1756:1756))
        (PORT d[2] (1792:1792:1792) (1766:1766:1766))
        (PORT d[3] (1805:1805:1805) (1788:1788:1788))
        (PORT d[4] (2398:2398:2398) (2357:2357:2357))
        (PORT d[5] (1705:1705:1705) (1675:1675:1675))
        (PORT d[6] (1823:1823:1823) (1806:1806:1806))
        (PORT d[7] (1775:1775:1775) (1765:1765:1765))
        (PORT d[8] (1897:1897:1897) (1896:1896:1896))
        (PORT d[9] (1944:1944:1944) (1945:1945:1945))
        (PORT d[10] (1527:1527:1527) (1540:1540:1540))
        (PORT d[11] (1821:1821:1821) (1813:1813:1813))
        (PORT d[12] (1842:1842:1842) (1820:1820:1820))
        (PORT clk (2560:2560:2560) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2581:2581:2581))
        (PORT d[0] (1582:1582:1582) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1583:1583:1583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1583:1583:1583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2764:2764:2764))
        (PORT d[1] (2489:2489:2489) (2553:2553:2553))
        (PORT d[2] (2526:2526:2526) (2569:2569:2569))
        (PORT d[3] (2471:2471:2471) (2520:2520:2520))
        (PORT d[4] (2658:2658:2658) (2738:2738:2738))
        (PORT d[5] (2605:2605:2605) (2699:2699:2699))
        (PORT d[6] (2782:2782:2782) (2822:2822:2822))
        (PORT d[7] (2682:2682:2682) (2746:2746:2746))
        (PORT d[8] (2245:2245:2245) (2338:2338:2338))
        (PORT d[9] (2280:2280:2280) (2341:2341:2341))
        (PORT d[10] (2521:2521:2521) (2571:2571:2571))
        (PORT d[11] (2573:2573:2573) (2635:2635:2635))
        (PORT d[12] (2193:2193:2193) (2252:2252:2252))
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2556:2556:2556))
        (PORT d[0] (2021:2021:2021) (2001:2001:2001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2344:2344:2344) (2371:2371:2371))
        (PORT datab (1811:1811:1811) (1850:1850:1850))
        (PORT datac (758:758:758) (757:757:757))
        (PORT datad (2109:2109:2109) (2045:2045:2045))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2524:2524:2524) (2529:2529:2529))
        (PORT datab (1799:1799:1799) (1835:1835:1835))
        (PORT datac (2852:2852:2852) (2798:2798:2798))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2194:2194:2194))
        (PORT d[1] (2014:2014:2014) (2091:2091:2091))
        (PORT d[2] (2141:2141:2141) (2154:2154:2154))
        (PORT d[3] (1905:1905:1905) (1974:1974:1974))
        (PORT d[4] (2443:2443:2443) (2447:2447:2447))
        (PORT d[5] (2397:2397:2397) (2416:2416:2416))
        (PORT d[6] (2541:2541:2541) (2571:2571:2571))
        (PORT d[7] (2215:2215:2215) (2261:2261:2261))
        (PORT d[8] (1929:1929:1929) (1988:1988:1988))
        (PORT d[9] (2483:2483:2483) (2555:2555:2555))
        (PORT d[10] (2205:2205:2205) (2285:2285:2285))
        (PORT d[11] (2163:2163:2163) (2247:2247:2247))
        (PORT d[12] (1981:1981:1981) (2071:2071:2071))
        (PORT clk (2533:2533:2533) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2564:2564:2564))
        (PORT d[0] (1936:1936:1936) (1908:1908:1908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (1939:1939:1939))
        (PORT d[1] (1389:1389:1389) (1382:1382:1382))
        (PORT d[2] (1651:1651:1651) (1630:1630:1630))
        (PORT d[3] (1426:1426:1426) (1412:1412:1412))
        (PORT d[4] (1796:1796:1796) (1768:1768:1768))
        (PORT d[5] (1773:1773:1773) (1746:1746:1746))
        (PORT d[6] (1723:1723:1723) (1691:1691:1691))
        (PORT d[7] (1821:1821:1821) (1798:1798:1798))
        (PORT d[8] (1707:1707:1707) (1681:1681:1681))
        (PORT d[9] (1804:1804:1804) (1796:1796:1796))
        (PORT d[10] (1785:1785:1785) (1764:1764:1764))
        (PORT d[11] (2081:2081:2081) (2044:2044:2044))
        (PORT d[12] (1904:1904:1904) (1877:1877:1877))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2582:2582:2582))
        (PORT d[0] (1216:1216:1216) (1129:1129:1129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1651:1651:1651) (1610:1610:1610))
        (PORT d[1] (1740:1740:1740) (1704:1704:1704))
        (PORT d[2] (1359:1359:1359) (1350:1350:1350))
        (PORT d[3] (1433:1433:1433) (1423:1423:1423))
        (PORT d[4] (1476:1476:1476) (1458:1458:1458))
        (PORT d[5] (1750:1750:1750) (1720:1720:1720))
        (PORT d[6] (1752:1752:1752) (1718:1718:1718))
        (PORT d[7] (1844:1844:1844) (1824:1824:1824))
        (PORT d[8] (1747:1747:1747) (1714:1714:1714))
        (PORT d[9] (1782:1782:1782) (1771:1771:1771))
        (PORT d[10] (1773:1773:1773) (1751:1751:1751))
        (PORT d[11] (1739:1739:1739) (1712:1712:1712))
        (PORT d[12] (1827:1827:1827) (1795:1795:1795))
        (PORT clk (2559:2559:2559) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (PORT d[0] (1012:1012:1012) (956:956:956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1591:1591:1591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1592:1592:1592))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1592:1592:1592))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3147:3147:3147) (3212:3212:3212))
        (PORT datab (1188:1188:1188) (1256:1256:1256))
        (PORT datac (1262:1262:1262) (1226:1226:1226))
        (PORT datad (923:923:923) (891:891:891))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2664:2664:2664))
        (PORT d[1] (2547:2547:2547) (2616:2616:2616))
        (PORT d[2] (2515:2515:2515) (2593:2593:2593))
        (PORT d[3] (2332:2332:2332) (2439:2439:2439))
        (PORT d[4] (2503:2503:2503) (2569:2569:2569))
        (PORT d[5] (2888:2888:2888) (2947:2947:2947))
        (PORT d[6] (2877:2877:2877) (2935:2935:2935))
        (PORT d[7] (2508:2508:2508) (2578:2578:2578))
        (PORT d[8] (2331:2331:2331) (2434:2434:2434))
        (PORT d[9] (2756:2756:2756) (2901:2901:2901))
        (PORT d[10] (2600:2600:2600) (2720:2720:2720))
        (PORT d[11] (2017:2017:2017) (2113:2113:2113))
        (PORT d[12] (2796:2796:2796) (2928:2928:2928))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (PORT d[0] (2087:2087:2087) (2114:2114:2114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2030:2030:2030) (1921:1921:1921))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2980:2980:2980) (2894:2894:2894))
        (PORT datad (1857:1857:1857) (1878:1878:1878))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (1538:1538:1538) (1481:1481:1481))
        (PORT datad (1341:1341:1341) (1384:1384:1384))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2759:2759:2759))
        (PORT d[1] (2577:2577:2577) (2626:2626:2626))
        (PORT d[2] (2881:2881:2881) (2973:2973:2973))
        (PORT d[3] (2223:2223:2223) (2289:2289:2289))
        (PORT d[4] (2846:2846:2846) (2901:2901:2901))
        (PORT d[5] (2606:2606:2606) (2684:2684:2684))
        (PORT d[6] (2291:2291:2291) (2369:2369:2369))
        (PORT d[7] (3169:3169:3169) (3161:3161:3161))
        (PORT d[8] (2817:2817:2817) (2997:2997:2997))
        (PORT d[9] (2594:2594:2594) (2612:2612:2612))
        (PORT d[10] (2709:2709:2709) (2773:2773:2773))
        (PORT d[11] (2520:2520:2520) (2576:2576:2576))
        (PORT d[12] (2917:2917:2917) (2984:2984:2984))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (PORT d[0] (1727:1727:1727) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2244:2244:2244))
        (PORT d[1] (2127:2127:2127) (2098:2098:2098))
        (PORT d[2] (2095:2095:2095) (2068:2068:2068))
        (PORT d[3] (2102:2102:2102) (2074:2074:2074))
        (PORT d[4] (2215:2215:2215) (2233:2233:2233))
        (PORT d[5] (2051:2051:2051) (2031:2031:2031))
        (PORT d[6] (2166:2166:2166) (2144:2144:2144))
        (PORT d[7] (2103:2103:2103) (2078:2078:2078))
        (PORT d[8] (2190:2190:2190) (2179:2179:2179))
        (PORT d[9] (2206:2206:2206) (2195:2195:2195))
        (PORT d[10] (1835:1835:1835) (1886:1886:1886))
        (PORT d[11] (2196:2196:2196) (2180:2180:2180))
        (PORT d[12] (2119:2119:2119) (2092:2092:2092))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (PORT d[0] (1664:1664:1664) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3922:3922:3922) (3932:3932:3932))
        (PORT datab (1691:1691:1691) (1671:1671:1671))
        (PORT datac (3104:3104:3104) (3119:3119:3119))
        (PORT datad (1363:1363:1363) (1339:1339:1339))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1980:1980:1980) (1945:1945:1945))
        (PORT d[1] (1802:1802:1802) (1782:1782:1782))
        (PORT d[2] (1797:1797:1797) (1769:1769:1769))
        (PORT d[3] (1770:1770:1770) (1750:1750:1750))
        (PORT d[4] (2183:2183:2183) (2187:2187:2187))
        (PORT d[5] (1707:1707:1707) (1688:1688:1688))
        (PORT d[6] (1822:1822:1822) (1805:1805:1805))
        (PORT d[7] (1756:1756:1756) (1738:1738:1738))
        (PORT d[8] (1815:1815:1815) (1805:1805:1805))
        (PORT d[9] (1905:1905:1905) (1901:1901:1901))
        (PORT d[10] (1527:1527:1527) (1545:1545:1545))
        (PORT d[11] (1897:1897:1897) (1887:1887:1887))
        (PORT d[12] (1868:1868:1868) (1849:1849:1849))
        (PORT clk (2572:2572:2572) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2601:2601:2601))
        (PORT d[0] (1380:1380:1380) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1602:1602:1602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1603:1603:1603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2691:2691:2691))
        (PORT d[1] (2532:2532:2532) (2578:2578:2578))
        (PORT d[2] (2544:2544:2544) (2555:2555:2555))
        (PORT d[3] (2112:2112:2112) (2134:2134:2134))
        (PORT d[4] (2617:2617:2617) (2668:2668:2668))
        (PORT d[5] (2484:2484:2484) (2511:2511:2511))
        (PORT d[6] (1894:1894:1894) (1934:1934:1934))
        (PORT d[7] (2464:2464:2464) (2465:2465:2465))
        (PORT d[8] (2634:2634:2634) (2747:2747:2747))
        (PORT d[9] (2259:2259:2259) (2306:2306:2306))
        (PORT d[10] (2247:2247:2247) (2301:2301:2301))
        (PORT d[11] (2177:2177:2177) (2206:2206:2206))
        (PORT d[12] (2871:2871:2871) (2884:2884:2884))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (PORT d[0] (1894:1894:1894) (1841:1841:1841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1730:1730:1730) (1713:1713:1713))
        (PORT datab (725:725:725) (713:713:713))
        (PORT datac (3105:3105:3105) (3120:3120:3120))
        (PORT datad (3889:3889:3889) (3880:3880:3880))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datad (2361:2361:2361) (2419:2419:2419))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3039:3039:3039))
        (PORT d[1] (2530:2530:2530) (2578:2578:2578))
        (PORT d[2] (2848:2848:2848) (2856:2856:2856))
        (PORT d[3] (2234:2234:2234) (2284:2284:2284))
        (PORT d[4] (2926:2926:2926) (2963:2963:2963))
        (PORT d[5] (2947:2947:2947) (3018:3018:3018))
        (PORT d[6] (2256:2256:2256) (2331:2331:2331))
        (PORT d[7] (2801:2801:2801) (2832:2832:2832))
        (PORT d[8] (2798:2798:2798) (2978:2978:2978))
        (PORT d[9] (2793:2793:2793) (2829:2829:2829))
        (PORT d[10] (2277:2277:2277) (2342:2342:2342))
        (PORT d[11] (2715:2715:2715) (2876:2876:2876))
        (PORT d[12] (2754:2754:2754) (2771:2771:2771))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (PORT d[0] (2289:2289:2289) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2678:2678:2678))
        (PORT d[1] (2171:2171:2171) (2180:2180:2180))
        (PORT d[2] (2449:2449:2449) (2507:2507:2507))
        (PORT d[3] (2146:2146:2146) (2165:2165:2165))
        (PORT d[4] (2438:2438:2438) (2466:2466:2466))
        (PORT d[5] (2479:2479:2479) (2508:2508:2508))
        (PORT d[6] (1864:1864:1864) (1909:1909:1909))
        (PORT d[7] (2425:2425:2425) (2399:2399:2399))
        (PORT d[8] (2321:2321:2321) (2319:2319:2319))
        (PORT d[9] (2584:2584:2584) (2617:2617:2617))
        (PORT d[10] (2285:2285:2285) (2342:2342:2342))
        (PORT d[11] (2178:2178:2178) (2203:2203:2203))
        (PORT d[12] (2367:2367:2367) (2350:2350:2350))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2549:2549:2549))
        (PORT d[0] (1381:1381:1381) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2732:2732:2732) (2759:2759:2759))
        (PORT d[1] (2555:2555:2555) (2602:2602:2602))
        (PORT d[2] (2390:2390:2390) (2395:2395:2395))
        (PORT d[3] (2227:2227:2227) (2293:2293:2293))
        (PORT d[4] (2601:2601:2601) (2653:2653:2653))
        (PORT d[5] (2485:2485:2485) (2492:2492:2492))
        (PORT d[6] (2249:2249:2249) (2324:2324:2324))
        (PORT d[7] (2790:2790:2790) (2784:2784:2784))
        (PORT d[8] (2715:2715:2715) (2889:2889:2889))
        (PORT d[9] (2659:2659:2659) (2696:2696:2696))
        (PORT d[10] (2266:2266:2266) (2330:2330:2330))
        (PORT d[11] (2590:2590:2590) (2650:2650:2650))
        (PORT d[12] (2526:2526:2526) (2550:2550:2550))
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (PORT d[0] (1919:1919:1919) (1906:1906:1906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3920:3920:3920) (3930:3930:3930))
        (PORT datab (1078:1078:1078) (1056:1056:1056))
        (PORT datac (3114:3114:3114) (3129:3129:3129))
        (PORT datad (1367:1367:1367) (1341:1341:1341))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2736:2736:2736) (2763:2763:2763))
        (PORT d[1] (2519:2519:2519) (2558:2558:2558))
        (PORT d[2] (2705:2705:2705) (2697:2697:2697))
        (PORT d[3] (2165:2165:2165) (2231:2231:2231))
        (PORT d[4] (2619:2619:2619) (2671:2671:2671))
        (PORT d[5] (2993:2993:2993) (3059:3059:3059))
        (PORT d[6] (2569:2569:2569) (2636:2636:2636))
        (PORT d[7] (2836:2836:2836) (2836:2836:2836))
        (PORT d[8] (2626:2626:2626) (2739:2739:2739))
        (PORT d[9] (2219:2219:2219) (2252:2252:2252))
        (PORT d[10] (2298:2298:2298) (2364:2364:2364))
        (PORT d[11] (2563:2563:2563) (2624:2624:2624))
        (PORT d[12] (2732:2732:2732) (2755:2755:2755))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2549:2549:2549))
        (PORT d[0] (2205:2205:2205) (2170:2170:2170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1733:1733:1733) (1697:1697:1697))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (3113:3113:3113) (3128:3128:3128))
        (PORT datad (1380:1380:1380) (1356:1356:1356))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (2785:2785:2785))
        (PORT d[1] (2569:2569:2569) (2643:2643:2643))
        (PORT d[2] (2639:2639:2639) (2608:2608:2608))
        (PORT d[3] (2519:2519:2519) (2577:2577:2577))
        (PORT d[4] (3066:3066:3066) (3155:3155:3155))
        (PORT d[5] (2639:2639:2639) (2736:2736:2736))
        (PORT d[6] (2560:2560:2560) (2626:2626:2626))
        (PORT d[7] (2879:2879:2879) (2943:2943:2943))
        (PORT d[8] (2282:2282:2282) (2386:2386:2386))
        (PORT d[9] (2627:2627:2627) (2696:2696:2696))
        (PORT d[10] (2688:2688:2688) (2826:2826:2826))
        (PORT d[11] (2658:2658:2658) (2676:2676:2676))
        (PORT d[12] (2266:2266:2266) (2344:2344:2344))
        (PORT clk (2476:2476:2476) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2496:2496:2496))
        (PORT d[0] (2080:2080:2080) (2094:2094:2094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2635:2635:2635))
        (PORT d[1] (2191:2191:2191) (2201:2201:2201))
        (PORT d[2] (2332:2332:2332) (2334:2334:2334))
        (PORT d[3] (1784:1784:1784) (1813:1813:1813))
        (PORT d[4] (2732:2732:2732) (2865:2865:2865))
        (PORT d[5] (2403:2403:2403) (2381:2381:2381))
        (PORT d[6] (2146:2146:2146) (2180:2180:2180))
        (PORT d[7] (2371:2371:2371) (2344:2344:2344))
        (PORT d[8] (2322:2322:2322) (2286:2286:2286))
        (PORT d[9] (1894:1894:1894) (1898:1898:1898))
        (PORT d[10] (1856:1856:1856) (1907:1907:1907))
        (PORT d[11] (2193:2193:2193) (2214:2214:2214))
        (PORT d[12] (2466:2466:2466) (2436:2436:2436))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2554:2554:2554))
        (PORT d[0] (1431:1431:1431) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2606:2606:2606))
        (PORT d[1] (2156:2156:2156) (2159:2159:2159))
        (PORT d[2] (2121:2121:2121) (2099:2099:2099))
        (PORT d[3] (2121:2121:2121) (2095:2095:2095))
        (PORT d[4] (2752:2752:2752) (2886:2886:2886))
        (PORT d[5] (2073:2073:2073) (2056:2056:2056))
        (PORT d[6] (2163:2163:2163) (2199:2199:2199))
        (PORT d[7] (2424:2424:2424) (2427:2427:2427))
        (PORT d[8] (2209:2209:2209) (2297:2297:2297))
        (PORT d[9] (2252:2252:2252) (2243:2243:2243))
        (PORT d[10] (1884:1884:1884) (1919:1919:1919))
        (PORT d[11] (2139:2139:2139) (2164:2164:2164))
        (PORT d[12] (2451:2451:2451) (2434:2434:2434))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (PORT d[0] (1893:1893:1893) (1814:1814:1814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3147:3147:3147))
        (PORT d[1] (2550:2550:2550) (2621:2621:2621))
        (PORT d[2] (2660:2660:2660) (2628:2628:2628))
        (PORT d[3] (2509:2509:2509) (2565:2565:2565))
        (PORT d[4] (2964:2964:2964) (3022:3022:3022))
        (PORT d[5] (2618:2618:2618) (2714:2714:2714))
        (PORT d[6] (2625:2625:2625) (2706:2706:2706))
        (PORT d[7] (2833:2833:2833) (2896:2896:2896))
        (PORT d[8] (2304:2304:2304) (2411:2411:2411))
        (PORT d[9] (2823:2823:2823) (2980:2980:2980))
        (PORT d[10] (2558:2558:2558) (2646:2646:2646))
        (PORT d[11] (2684:2684:2684) (2669:2669:2669))
        (PORT d[12] (2258:2258:2258) (2336:2336:2336))
        (PORT clk (2492:2492:2492) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2511:2511:2511))
        (PORT d[0] (2113:2113:2113) (2139:2139:2139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1364:1364:1364))
        (PORT datab (1672:1672:1672) (1690:1690:1690))
        (PORT datac (3104:3104:3104) (3118:3118:3118))
        (PORT datad (3889:3889:3889) (3880:3880:3880))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1646:1646:1646))
        (PORT datab (1143:1143:1143) (1120:1120:1120))
        (PORT datac (3106:3106:3106) (3121:3121:3121))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (3010:3010:3010) (3012:3012:3012))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2362:2362:2362) (2420:2420:2420))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a225.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2639:2639:2639))
        (PORT d[1] (2182:2182:2182) (2178:2178:2178))
        (PORT d[2] (2386:2386:2386) (2384:2384:2384))
        (PORT d[3] (1830:1830:1830) (1869:1869:1869))
        (PORT d[4] (2766:2766:2766) (2780:2780:2780))
        (PORT d[5] (2391:2391:2391) (2390:2390:2390))
        (PORT d[6] (2203:2203:2203) (2233:2233:2233))
        (PORT d[7] (2751:2751:2751) (2740:2740:2740))
        (PORT d[8] (2317:2317:2317) (2455:2455:2455))
        (PORT d[9] (2443:2443:2443) (2442:2442:2442))
        (PORT d[10] (1907:1907:1907) (1964:1964:1964))
        (PORT d[11] (2107:2107:2107) (2125:2125:2125))
        (PORT d[12] (2472:2472:2472) (2543:2543:2543))
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a225.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (PORT d[0] (1843:1843:1843) (1773:1773:1773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a225.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a225.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a225.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a225.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a225.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a193.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2927:2927:2927))
        (PORT d[1] (2554:2554:2554) (2600:2600:2600))
        (PORT d[2] (2510:2510:2510) (2519:2519:2519))
        (PORT d[3] (2189:2189:2189) (2212:2212:2212))
        (PORT d[4] (2486:2486:2486) (2510:2510:2510))
        (PORT d[5] (2527:2527:2527) (2558:2558:2558))
        (PORT d[6] (2197:2197:2197) (2227:2227:2227))
        (PORT d[7] (2768:2768:2768) (2759:2759:2759))
        (PORT d[8] (2394:2394:2394) (2531:2531:2531))
        (PORT d[9] (2262:2262:2262) (2307:2307:2307))
        (PORT d[10] (2235:2235:2235) (2289:2289:2289))
        (PORT d[11] (2397:2397:2397) (2402:2402:2402))
        (PORT d[12] (2871:2871:2871) (2884:2884:2884))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a193.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2528:2528:2528))
        (PORT d[0] (1563:1563:1563) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a193.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a193.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a193.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a193.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a193.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3921:3921:3921) (3931:3931:3931))
        (PORT datac (1025:1025:1025) (1006:1006:1006))
        (PORT datad (1051:1051:1051) (1028:1028:1028))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a241.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2648:2648:2648))
        (PORT d[1] (2760:2760:2760) (2885:2885:2885))
        (PORT d[2] (2649:2649:2649) (2784:2784:2784))
        (PORT d[3] (2321:2321:2321) (2424:2424:2424))
        (PORT d[4] (2611:2611:2611) (2691:2691:2691))
        (PORT d[5] (2830:2830:2830) (2905:2905:2905))
        (PORT d[6] (2610:2610:2610) (2685:2685:2685))
        (PORT d[7] (2525:2525:2525) (2608:2608:2608))
        (PORT d[8] (2388:2388:2388) (2498:2498:2498))
        (PORT d[9] (2693:2693:2693) (2792:2792:2792))
        (PORT d[10] (2626:2626:2626) (2717:2717:2717))
        (PORT d[11] (2382:2382:2382) (2513:2513:2513))
        (PORT d[12] (2517:2517:2517) (2581:2581:2581))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a241.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2511:2511:2511))
        (PORT d[0] (2072:2072:2072) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a241.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a241.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a241.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a241.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a241.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2496:2496:2496))
        (PORT d[1] (2360:2360:2360) (2484:2484:2484))
        (PORT d[2] (2455:2455:2455) (2479:2479:2479))
        (PORT d[3] (2582:2582:2582) (2662:2662:2662))
        (PORT d[4] (2614:2614:2614) (2685:2685:2685))
        (PORT d[5] (2299:2299:2299) (2402:2402:2402))
        (PORT d[6] (2499:2499:2499) (2456:2456:2456))
        (PORT d[7] (2595:2595:2595) (2678:2678:2678))
        (PORT d[8] (2292:2292:2292) (2377:2377:2377))
        (PORT d[9] (2548:2548:2548) (2591:2591:2591))
        (PORT d[10] (2288:2288:2288) (2384:2384:2384))
        (PORT d[11] (2826:2826:2826) (3006:3006:3006))
        (PORT d[12] (2003:2003:2003) (2092:2092:2092))
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2524:2524:2524))
        (PORT d[0] (2014:2014:2014) (2021:2021:2021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3921:3921:3921) (3931:3931:3931))
        (PORT datab (1658:1658:1658) (1651:1651:1651))
        (PORT datac (3111:3111:3111) (3125:3125:3125))
        (PORT datad (2610:2610:2610) (2741:2741:2741))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2995:2995:2995) (3013:3013:3013))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3108:3108:3108) (3122:3122:3122))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ROM_image_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (370:370:370) (373:373:373))
        (PORT datad (2934:2934:2934) (2935:2935:2935))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
)
