// Seed: 1462855658
module module_0 (
    input wand id_0,
    output supply0 id_1,
    output wor id_2,
    input wor id_3,
    output wor id_4,
    input wire id_5,
    output tri1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input wand id_10,
    input tri0 id_11,
    input tri0 id_12,
    input wand id_13
);
  assign id_4 = 1 == -1'b0;
  assign module_1.id_18 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri0 id_5,
    output wor id_6,
    input wand id_7,
    input tri0 id_8,
    input wor id_9,
    output tri1 id_10,
    output tri0 id_11,
    output tri1 id_12,
    input supply1 id_13,
    input tri0 id_14#(
        .id_22(~-1),
        .id_23(1),
        .id_24(-1'b0),
        .id_25(1)
    ),
    output wand id_15,
    input wor id_16,
    output tri1 id_17,
    output wand id_18,
    output uwire id_19,
    input tri1 id_20
);
  assign id_11 = -1;
  xor primCall (
      id_4,
      id_24,
      id_5,
      id_13,
      id_1,
      id_9,
      id_25,
      id_22,
      id_20,
      id_23,
      id_0,
      id_16,
      id_14,
      id_8,
      id_3,
      id_2
  );
  module_0 modCall_1 (
      id_20,
      id_6,
      id_18,
      id_8,
      id_10,
      id_9,
      id_4,
      id_0,
      id_16,
      id_19,
      id_3,
      id_5,
      id_16,
      id_7
  );
endmodule
