// Seed: 3688701241
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign id_1 = id_2;
  id_3 :
  assert property (@(posedge 1 & id_3) 1)
  else $display(id_2, id_2, id_3);
  assign id_1 = 1;
endmodule
module module_1;
  id_1(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1), .id_4(id_2), .id_5((1))
  );
  reg id_3;
  final begin : LABEL_0
    id_3 <= 1;
    id_2 += 1;
    id_3 <= 1 !== 1;
  end
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
