
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/Midterm2_LauroCabral.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/Midterm2_LauroCabral.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/Midterm2_LauroCabral.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/Midterm2_LauroCabral.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/Midterm2_LauroCabral.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/Midterm2_LauroCabral.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/Midterm2_LauroCabral.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/Midterm2_LauroCabral.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/Midterm2_LauroCabral.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/Midterm2_LauroCabral.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/Midterm2_LauroCabral.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/Midterm2_LauroCabral.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/Midterm2_LauroCabral.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/Midterm2_LauroCabral.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [C:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/CustomIP/lab3_zybo.xdc]
Finished Parsing XDC File [C:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/CustomIP/lab3_zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 485.070 ; gain = 267.672
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -93 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 489.094 ; gain = 0.109
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 147003f9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 950.594 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 8 cells.
Phase 2 Constant Propagation | Checksum: 1d6dc06c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.540 . Memory (MB): peak = 950.594 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 130 unconnected nets.
INFO: [Opt 31-11] Eliminated 207 unconnected cells.
Phase 3 Sweep | Checksum: e73eb5a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 950.594 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 950.594 ; gain = 0.000
Ending Logic Optimization Task | Checksum: e73eb5a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 950.594 ; gain = 0.000
Implement Debug Cores | Checksum: 143f7a2cb
Logic Optimization | Checksum: 143f7a2cb

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: e73eb5a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 950.594 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 950.594 ; gain = 465.523
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 950.594 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/Midterm2_LauroCabral.runs/impl_1/system_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -93 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: e52aff31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 950.594 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 950.594 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 950.594 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 61bfeb35

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 950.594 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 61bfeb35

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 61bfeb35

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: fc20a632

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 973.695 ; gain = 23.102
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c7f00491

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 22817c0e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 973.695 ; gain = 23.102
Phase 2.2.1 Place Init Design | Checksum: 2572be228

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 973.695 ; gain = 23.102
Phase 2.2 Build Placer Netlist Model | Checksum: 2572be228

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 2572be228

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 973.695 ; gain = 23.102
Phase 2.3 Constrain Clocks/Macros | Checksum: 2572be228

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 973.695 ; gain = 23.102
Phase 2 Placer Initialization | Checksum: 2572be228

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 24b41c48e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 24b41c48e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 18fa65740

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 113bdc86f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 113bdc86f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 194e12bdc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 19f3e63d6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 183e82249

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 973.695 ; gain = 23.102
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 183e82249

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 183e82249

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 183e82249

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 973.695 ; gain = 23.102
Phase 4.6 Small Shape Detail Placement | Checksum: 183e82249

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 183e82249

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 973.695 ; gain = 23.102
Phase 4 Detail Placement | Checksum: 183e82249

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 269510d84

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 269510d84

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.576. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 203df8af9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 973.695 ; gain = 23.102
Phase 5.2.2 Post Placement Optimization | Checksum: 203df8af9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 973.695 ; gain = 23.102
Phase 5.2 Post Commit Optimization | Checksum: 203df8af9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 203df8af9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 203df8af9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 203df8af9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 973.695 ; gain = 23.102
Phase 5.5 Placer Reporting | Checksum: 203df8af9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 973.695 ; gain = 23.102

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 207d63f4a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 973.695 ; gain = 23.102
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 207d63f4a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 973.695 ; gain = 23.102
Ending Placer Task | Checksum: 1a4707829

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 973.695 ; gain = 23.102
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 973.695 ; gain = 23.102
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.260 . Memory (MB): peak = 973.695 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 973.695 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 973.695 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 973.695 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -93 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11ee6ab73

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1007.641 ; gain = 33.945

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11ee6ab73

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1011.359 ; gain = 37.664

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11ee6ab73

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1017.496 ; gain = 43.801
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 111e9c0c5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1024.754 ; gain = 51.059
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.641  | TNS=0.000  | WHS=-0.184 | THS=-27.290|

Phase 2 Router Initialization | Checksum: 1e7f3e151

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1024.754 ; gain = 51.059

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2087b6af9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.754 ; gain = 51.059

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1c303e8e2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.754 ; gain = 51.059
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.279  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e707c8cb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.754 ; gain = 51.059
Phase 4 Rip-up And Reroute | Checksum: 1e707c8cb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.754 ; gain = 51.059

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 23671864f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.754 ; gain = 51.059
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.293  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 23671864f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.754 ; gain = 51.059

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23671864f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.754 ; gain = 51.059
Phase 5 Delay and Skew Optimization | Checksum: 23671864f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.754 ; gain = 51.059

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 236f0bac6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.754 ; gain = 51.059
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.293  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1ed8ba12b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.754 ; gain = 51.059

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.704251 %
  Global Horizontal Routing Utilization  = 0.884651 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e991075f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.754 ; gain = 51.059

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e991075f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.754 ; gain = 51.059

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11ce1b26b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.754 ; gain = 51.059

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.293  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11ce1b26b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1024.754 ; gain = 51.059
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1024.754 ; gain = 51.059

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1024.754 ; gain = 51.059
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.330 . Memory (MB): peak = 1024.754 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/Midterm2_LauroCabral.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -93 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Users/Lauro/Desktop/CECS-461/Midterm2_LauroCabral/Midterm2_LauroCabral.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Apr 03 17:17:05 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1361.660 ; gain = 325.426
INFO: [Common 17-206] Exiting Vivado at Tue Apr 03 17:17:05 2018...
