<profile>

<section name = "Vitis HLS Report for 'demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s'" level="0">
<item name = "Date">Thu Jan 27 12:47:03 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">fft2DKernel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgb2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 1.322 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">32, 33, 0.128 us, 0.132 us, 32, 32, loop rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- DEMUX_STREAMING_LOOP">32, 32, 2, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 45, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 384, -</column>
<column name="Register">-, -, 450, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="iter_fu_486_p2">+, 0, 0, 12, 5, 1</column>
<column name="ap_condition_217">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="io_acc_block_signal_op72">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op74">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln52_fu_498_p2">icmp, 0, 0, 9, 5, 2</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="outStreamPtr_fu_492_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_iter1_phi_fu_322_p6">14, 3, 5, 15</column>
<column name="ap_phi_mux_outStreamPtr2_phi_fu_307_p6">14, 3, 1, 3</column>
<column name="iter1_reg_318">9, 2, 5, 10</column>
<column name="l_transpBlkMatrixStream2_blk_n">9, 2, 1, 2</column>
<column name="outStreamPtr2_reg_303">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_0_0_0_0110_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_0_0_0_0111_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_0_0_0_0112_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_0_0_0_0113_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_0_0_0_0114_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_0_0_0_0115_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_0_0_0_018_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_0_0_0_019_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_0_0_0_01_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_0_0_0_02_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_0_0_0_03_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_0_0_0_04_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_0_0_0_05_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_0_0_0_06_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_0_0_0_07_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_0_0_0_0_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_1_0_0_016_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_1_0_0_017_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_1_0_0_018_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_1_0_0_019_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_1_0_0_020_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_1_0_0_021_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_1_0_0_0223_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_1_0_0_0224_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_1_0_0_0225_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_1_0_0_0226_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_1_0_0_0227_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_1_0_0_0228_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_1_0_0_0229_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_1_0_0_022_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_1_0_0_02_blk_n">9, 2, 1, 2</column>
<column name="p_outWideStream_0_0_1_0_0_0_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln52_reg_612">1, 0, 1, 0</column>
<column name="iter1_reg_318">5, 0, 5, 0</column>
<column name="iter_reg_602">5, 0, 5, 0</column>
<column name="outStreamPtr2_reg_303">1, 0, 1, 0</column>
<column name="outStreamPtr_reg_607">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln174_10_reg_572">27, 0, 27, 0</column>
<column name="trunc_ln174_11_reg_578">27, 0, 27, 0</column>
<column name="trunc_ln174_12_reg_584">27, 0, 27, 0</column>
<column name="trunc_ln174_13_reg_590">27, 0, 27, 0</column>
<column name="trunc_ln174_14_reg_596">27, 0, 27, 0</column>
<column name="trunc_ln174_1_reg_566">27, 0, 27, 0</column>
<column name="trunc_ln174_2_reg_512">27, 0, 27, 0</column>
<column name="trunc_ln174_3_reg_518">27, 0, 27, 0</column>
<column name="trunc_ln174_4_reg_524">27, 0, 27, 0</column>
<column name="trunc_ln174_5_reg_530">27, 0, 27, 0</column>
<column name="trunc_ln174_6_reg_536">27, 0, 27, 0</column>
<column name="trunc_ln174_7_reg_542">27, 0, 27, 0</column>
<column name="trunc_ln174_8_reg_548">27, 0, 27, 0</column>
<column name="trunc_ln174_9_reg_554">27, 0, 27, 0</column>
<column name="trunc_ln174_reg_506">27, 0, 27, 0</column>
<column name="trunc_ln174_s_reg_560">27, 0, 27, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="l_transpBlkMatrixStream2_dout">in, 512, ap_fifo, l_transpBlkMatrixStream2, pointer</column>
<column name="l_transpBlkMatrixStream2_empty_n">in, 1, ap_fifo, l_transpBlkMatrixStream2, pointer</column>
<column name="l_transpBlkMatrixStream2_read">out, 1, ap_fifo, l_transpBlkMatrixStream2, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0_din">out, 27, ap_fifo, p_outWideStream_0_0_0_0_0_0, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0_full_n">in, 1, ap_fifo, p_outWideStream_0_0_0_0_0_0, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0_write">out, 1, ap_fifo, p_outWideStream_0_0_0_0_0_0, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_01_din">out, 27, ap_fifo, p_outWideStream_0_0_0_0_0_01, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_01_full_n">in, 1, ap_fifo, p_outWideStream_0_0_0_0_0_01, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_01_write">out, 1, ap_fifo, p_outWideStream_0_0_0_0_0_01, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_02_din">out, 27, ap_fifo, p_outWideStream_0_0_0_0_0_02, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_02_full_n">in, 1, ap_fifo, p_outWideStream_0_0_0_0_0_02, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_02_write">out, 1, ap_fifo, p_outWideStream_0_0_0_0_0_02, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_03_din">out, 27, ap_fifo, p_outWideStream_0_0_0_0_0_03, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_03_full_n">in, 1, ap_fifo, p_outWideStream_0_0_0_0_0_03, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_03_write">out, 1, ap_fifo, p_outWideStream_0_0_0_0_0_03, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_04_din">out, 27, ap_fifo, p_outWideStream_0_0_0_0_0_04, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_04_full_n">in, 1, ap_fifo, p_outWideStream_0_0_0_0_0_04, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_04_write">out, 1, ap_fifo, p_outWideStream_0_0_0_0_0_04, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_05_din">out, 27, ap_fifo, p_outWideStream_0_0_0_0_0_05, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_05_full_n">in, 1, ap_fifo, p_outWideStream_0_0_0_0_0_05, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_05_write">out, 1, ap_fifo, p_outWideStream_0_0_0_0_0_05, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_06_din">out, 27, ap_fifo, p_outWideStream_0_0_0_0_0_06, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_06_full_n">in, 1, ap_fifo, p_outWideStream_0_0_0_0_0_06, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_06_write">out, 1, ap_fifo, p_outWideStream_0_0_0_0_0_06, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_07_din">out, 27, ap_fifo, p_outWideStream_0_0_0_0_0_07, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_07_full_n">in, 1, ap_fifo, p_outWideStream_0_0_0_0_0_07, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_07_write">out, 1, ap_fifo, p_outWideStream_0_0_0_0_0_07, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0_din">out, 27, ap_fifo, p_outWideStream_0_0_1_0_0_0, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0_full_n">in, 1, ap_fifo, p_outWideStream_0_0_1_0_0_0, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0_write">out, 1, ap_fifo, p_outWideStream_0_0_1_0_0_0, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_016_din">out, 27, ap_fifo, p_outWideStream_0_0_1_0_0_016, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_016_full_n">in, 1, ap_fifo, p_outWideStream_0_0_1_0_0_016, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_016_write">out, 1, ap_fifo, p_outWideStream_0_0_1_0_0_016, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_017_din">out, 27, ap_fifo, p_outWideStream_0_0_1_0_0_017, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_017_full_n">in, 1, ap_fifo, p_outWideStream_0_0_1_0_0_017, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_017_write">out, 1, ap_fifo, p_outWideStream_0_0_1_0_0_017, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_018_din">out, 27, ap_fifo, p_outWideStream_0_0_1_0_0_018, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_018_full_n">in, 1, ap_fifo, p_outWideStream_0_0_1_0_0_018, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_018_write">out, 1, ap_fifo, p_outWideStream_0_0_1_0_0_018, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_019_din">out, 27, ap_fifo, p_outWideStream_0_0_1_0_0_019, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_019_full_n">in, 1, ap_fifo, p_outWideStream_0_0_1_0_0_019, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_019_write">out, 1, ap_fifo, p_outWideStream_0_0_1_0_0_019, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_020_din">out, 27, ap_fifo, p_outWideStream_0_0_1_0_0_020, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_020_full_n">in, 1, ap_fifo, p_outWideStream_0_0_1_0_0_020, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_020_write">out, 1, ap_fifo, p_outWideStream_0_0_1_0_0_020, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_021_din">out, 27, ap_fifo, p_outWideStream_0_0_1_0_0_021, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_021_full_n">in, 1, ap_fifo, p_outWideStream_0_0_1_0_0_021, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_021_write">out, 1, ap_fifo, p_outWideStream_0_0_1_0_0_021, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_022_din">out, 27, ap_fifo, p_outWideStream_0_0_1_0_0_022, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_022_full_n">in, 1, ap_fifo, p_outWideStream_0_0_1_0_0_022, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_022_write">out, 1, ap_fifo, p_outWideStream_0_0_1_0_0_022, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_018_din">out, 27, ap_fifo, p_outWideStream_0_0_0_0_0_018, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_018_full_n">in, 1, ap_fifo, p_outWideStream_0_0_0_0_0_018, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_018_write">out, 1, ap_fifo, p_outWideStream_0_0_0_0_0_018, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_019_din">out, 27, ap_fifo, p_outWideStream_0_0_0_0_0_019, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_019_full_n">in, 1, ap_fifo, p_outWideStream_0_0_0_0_0_019, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_019_write">out, 1, ap_fifo, p_outWideStream_0_0_0_0_0_019, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0110_din">out, 27, ap_fifo, p_outWideStream_0_0_0_0_0_0110, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0110_full_n">in, 1, ap_fifo, p_outWideStream_0_0_0_0_0_0110, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0110_write">out, 1, ap_fifo, p_outWideStream_0_0_0_0_0_0110, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0111_din">out, 27, ap_fifo, p_outWideStream_0_0_0_0_0_0111, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0111_full_n">in, 1, ap_fifo, p_outWideStream_0_0_0_0_0_0111, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0111_write">out, 1, ap_fifo, p_outWideStream_0_0_0_0_0_0111, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0112_din">out, 27, ap_fifo, p_outWideStream_0_0_0_0_0_0112, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0112_full_n">in, 1, ap_fifo, p_outWideStream_0_0_0_0_0_0112, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0112_write">out, 1, ap_fifo, p_outWideStream_0_0_0_0_0_0112, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0113_din">out, 27, ap_fifo, p_outWideStream_0_0_0_0_0_0113, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0113_full_n">in, 1, ap_fifo, p_outWideStream_0_0_0_0_0_0113, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0113_write">out, 1, ap_fifo, p_outWideStream_0_0_0_0_0_0113, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0114_din">out, 27, ap_fifo, p_outWideStream_0_0_0_0_0_0114, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0114_full_n">in, 1, ap_fifo, p_outWideStream_0_0_0_0_0_0114, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0114_write">out, 1, ap_fifo, p_outWideStream_0_0_0_0_0_0114, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0115_din">out, 27, ap_fifo, p_outWideStream_0_0_0_0_0_0115, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0115_full_n">in, 1, ap_fifo, p_outWideStream_0_0_0_0_0_0115, pointer</column>
<column name="p_outWideStream_0_0_0_0_0_0115_write">out, 1, ap_fifo, p_outWideStream_0_0_0_0_0_0115, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_02_din">out, 27, ap_fifo, p_outWideStream_0_0_1_0_0_02, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_02_full_n">in, 1, ap_fifo, p_outWideStream_0_0_1_0_0_02, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_02_write">out, 1, ap_fifo, p_outWideStream_0_0_1_0_0_02, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0223_din">out, 27, ap_fifo, p_outWideStream_0_0_1_0_0_0223, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0223_full_n">in, 1, ap_fifo, p_outWideStream_0_0_1_0_0_0223, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0223_write">out, 1, ap_fifo, p_outWideStream_0_0_1_0_0_0223, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0224_din">out, 27, ap_fifo, p_outWideStream_0_0_1_0_0_0224, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0224_full_n">in, 1, ap_fifo, p_outWideStream_0_0_1_0_0_0224, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0224_write">out, 1, ap_fifo, p_outWideStream_0_0_1_0_0_0224, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0225_din">out, 27, ap_fifo, p_outWideStream_0_0_1_0_0_0225, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0225_full_n">in, 1, ap_fifo, p_outWideStream_0_0_1_0_0_0225, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0225_write">out, 1, ap_fifo, p_outWideStream_0_0_1_0_0_0225, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0226_din">out, 27, ap_fifo, p_outWideStream_0_0_1_0_0_0226, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0226_full_n">in, 1, ap_fifo, p_outWideStream_0_0_1_0_0_0226, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0226_write">out, 1, ap_fifo, p_outWideStream_0_0_1_0_0_0226, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0227_din">out, 27, ap_fifo, p_outWideStream_0_0_1_0_0_0227, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0227_full_n">in, 1, ap_fifo, p_outWideStream_0_0_1_0_0_0227, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0227_write">out, 1, ap_fifo, p_outWideStream_0_0_1_0_0_0227, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0228_din">out, 27, ap_fifo, p_outWideStream_0_0_1_0_0_0228, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0228_full_n">in, 1, ap_fifo, p_outWideStream_0_0_1_0_0_0228, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0228_write">out, 1, ap_fifo, p_outWideStream_0_0_1_0_0_0228, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0229_din">out, 27, ap_fifo, p_outWideStream_0_0_1_0_0_0229, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0229_full_n">in, 1, ap_fifo, p_outWideStream_0_0_1_0_0_0229, pointer</column>
<column name="p_outWideStream_0_0_1_0_0_0229_write">out, 1, ap_fifo, p_outWideStream_0_0_1_0_0_0229, pointer</column>
</table>
</item>
</section>
</profile>
