#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Feb  2 13:02:29 2021
# Process ID: 20316
# Current directory: D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/conv_acc_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3472 D:\Vivado_Project\MS.CnnAccFPGA\Vivado_proj\conv_acc_proj\conv_acc_proj.xpr
# Log file: D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/conv_acc_proj/vivado.log
# Journal file: D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/conv_acc_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/conv_acc_proj/conv_acc_proj.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/conv_acc_proj/conv_acc_proj.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado_project/ms.cnnaccfpga'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/Vivado_Project/MS.CnnAccFPGA/Ip_repo'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ConvAccelerator:1.0'. The one found in IP location 'd:/vivado_project/ms.cnnaccfpga/Ip_repo' will take precedence over the same IP in location d:/vivado_project/ms.cnnaccfpga
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1069.918 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\vivado_project\ms.cnnaccfpga\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/vivado_project/ms.cnnaccfpga/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/ACCU.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/ALU.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/BRAM_SP.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/DIS_RAM_SP.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/MyAccelerator_v2_0_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/main_fsm.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/w_sticker.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/weight_buffer.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/ConvAccelerator.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/ACCU.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/ALU.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/BRAM_SP.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/DIS_RAM_SP.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/MyAccelerator_v2_0_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/main_fsm.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/w_sticker.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/weight_buffer.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/hdl/ConvAccelerator.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/vivado_project/ms.cnnaccfpga/Ip_repo/ip_repo/MyAcc_3.0/tb/ConvAccelerator_tb.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/vivado_project/ms.cnnaccfpga/Vivado_proj/conv_acc_proj/ConvAccelerator_tb_behav.wcfg' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/vivado_project/ms.cnnaccfpga/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 's01_axi': References existing memory map 's01_axi'.
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/vivado_project/ms.cnnaccfpga
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/vivado_project/ms.cnnaccfpga'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ConvAccelerator:1.0'. The one found in IP location 'd:/vivado_project/ms.cnnaccfpga/Ip_repo' will take precedence over the same IP in location d:/vivado_project/ms.cnnaccfpga
reset_run synth_1
launch_runs synth_1 -jobs 12
[Tue Feb  2 13:05:01 2021] Launched synth_1...
Run output will be captured here: D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/conv_acc_proj/conv_acc_proj.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.239 . Memory (MB): peak = 1307.371 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1433.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1600 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 1600 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1551.520 ; gain = 481.602
report_utilization -name utilization_1
close_design
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP D:/Master_Thesis/ip_repo
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Master_Thesis/ip_repo/MyAcc_3.0/example_designs/bfm_design/MyAcc_v3_0_tb.sv:]
INFO: [IP_Flow 19-5654] Module 'main_fms_tb' uses SystemVerilog sources with a VHDL top file. These SystemVerilog files will not be analysed by the packager.
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [d:/Master_Thesis/ip_repo/MyAcc_3.0/hdl/not use/fsm_agu.vhd:13]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [d:/Master_Thesis/ip_repo/MyAcc_3.0/hdl/not use/MyAcc_v3_0.vhd:35]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [d:/Master_Thesis/ip_repo/MyAcc_3.0/hdl/not use/relu.vhd:10]
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'd:/Master_Thesis/ip_repo/MyAcc_3.0/tb/top.vhd'.
WARNING: [IP_Flow 19-965] There are no component ports to infer bus interfaces.
ERROR: [IP_Flow 19-748] Component Definition 'xilinx.com:user:main_fms_tb:1.0 (main_fms_tb_v1_0)': No ports found. There must be an interface when the IP has at least one source file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::infer_core: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2166.336 ; gain = 0.000
ERROR: [Common 17-39] 'ipx::infer_core' failed due to earlier errors.
close_project
create_project managed_ip_project D:/Master_Thesis/ip_repo/managed_ip_project -part xc7z010clg400-1 -ip
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
set_property board_part digilentinc.com:zybo:part0:2.0 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
set_property target_simulator XSim [current_project]
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb  2 13:12:38 2021...
