// Seed: 2436467376
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_6 :
  assert property (@(posedge 1) 1'b0)
  else;
endmodule
module module_1 (
    output wor   id_0,
    output tri   id_1,
    input  wor   id_2,
    output uwire id_3,
    output logic id_4,
    input  wire  id_5
);
  reg id_7 = 1'd0;
  always force id_3 = id_7;
  wire id_8;
  always begin
    if (id_5)
      fork
      join
    else id_4 <= 1 == id_2 ? {1, 1'b0, 1'b0} : 1'd0;
  end
  module_0(
      id_8, id_8, id_8, id_8, id_8
  );
endmodule
