
vrs_cv8-9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005240  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000318  080053d0  080053d0  000153d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056e8  080056e8  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  080056e8  080056e8  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080056e8  080056e8  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056e8  080056e8  000156e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080056ec  080056ec  000156ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080056f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001bc  200001d4  080058c4  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000390  080058c4  00020390  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007841  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001854  00000000  00000000  00027a45  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000810  00000000  00000000  000292a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000738  00000000  00000000  00029ab0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000046ae  00000000  00000000  0002a1e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005ab9  00000000  00000000  0002e896  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00077f1b  00000000  00000000  0003434f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ac26a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a74  00000000  00000000  000ac2e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080053b8 	.word	0x080053b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	080053b8 	.word	0x080053b8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b089      	sub	sp, #36	; 0x24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	fa93 f3a3 	rbit	r3, r3
 8000bc2:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000bc4:	693b      	ldr	r3, [r7, #16]
 8000bc6:	fab3 f383 	clz	r3, r3
 8000bca:	005b      	lsls	r3, r3, #1
 8000bcc:	2103      	movs	r1, #3
 8000bce:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd2:	43db      	mvns	r3, r3
 8000bd4:	401a      	ands	r2, r3
 8000bd6:	68bb      	ldr	r3, [r7, #8]
 8000bd8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bda:	69fb      	ldr	r3, [r7, #28]
 8000bdc:	fa93 f3a3 	rbit	r3, r3
 8000be0:	61bb      	str	r3, [r7, #24]
  return(result);
 8000be2:	69bb      	ldr	r3, [r7, #24]
 8000be4:	fab3 f383 	clz	r3, r3
 8000be8:	005b      	lsls	r3, r3, #1
 8000bea:	6879      	ldr	r1, [r7, #4]
 8000bec:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf0:	431a      	orrs	r2, r3
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	601a      	str	r2, [r3, #0]
}
 8000bf6:	bf00      	nop
 8000bf8:	3724      	adds	r7, #36	; 0x24
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr

08000c02 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8000c02:	b480      	push	{r7}
 8000c04:	b085      	sub	sp, #20
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	60f8      	str	r0, [r7, #12]
 8000c0a:	60b9      	str	r1, [r7, #8]
 8000c0c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	685a      	ldr	r2, [r3, #4]
 8000c12:	68bb      	ldr	r3, [r7, #8]
 8000c14:	43db      	mvns	r3, r3
 8000c16:	401a      	ands	r2, r3
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	6879      	ldr	r1, [r7, #4]
 8000c1c:	fb01 f303 	mul.w	r3, r1, r3
 8000c20:	431a      	orrs	r2, r3
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	605a      	str	r2, [r3, #4]
}
 8000c26:	bf00      	nop
 8000c28:	3714      	adds	r7, #20
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8000c32:	b480      	push	{r7}
 8000c34:	b089      	sub	sp, #36	; 0x24
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	60f8      	str	r0, [r7, #12]
 8000c3a:	60b9      	str	r1, [r7, #8]
 8000c3c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	689a      	ldr	r2, [r3, #8]
 8000c42:	68bb      	ldr	r3, [r7, #8]
 8000c44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	fa93 f3a3 	rbit	r3, r3
 8000c4c:	613b      	str	r3, [r7, #16]
  return(result);
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	fab3 f383 	clz	r3, r3
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	2103      	movs	r1, #3
 8000c58:	fa01 f303 	lsl.w	r3, r1, r3
 8000c5c:	43db      	mvns	r3, r3
 8000c5e:	401a      	ands	r2, r3
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c64:	69fb      	ldr	r3, [r7, #28]
 8000c66:	fa93 f3a3 	rbit	r3, r3
 8000c6a:	61bb      	str	r3, [r7, #24]
  return(result);
 8000c6c:	69bb      	ldr	r3, [r7, #24]
 8000c6e:	fab3 f383 	clz	r3, r3
 8000c72:	005b      	lsls	r3, r3, #1
 8000c74:	6879      	ldr	r1, [r7, #4]
 8000c76:	fa01 f303 	lsl.w	r3, r1, r3
 8000c7a:	431a      	orrs	r2, r3
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8000c80:	bf00      	nop
 8000c82:	3724      	adds	r7, #36	; 0x24
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b089      	sub	sp, #36	; 0x24
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	60f8      	str	r0, [r7, #12]
 8000c94:	60b9      	str	r1, [r7, #8]
 8000c96:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	68da      	ldr	r2, [r3, #12]
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	fa93 f3a3 	rbit	r3, r3
 8000ca6:	613b      	str	r3, [r7, #16]
  return(result);
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	fab3 f383 	clz	r3, r3
 8000cae:	005b      	lsls	r3, r3, #1
 8000cb0:	2103      	movs	r1, #3
 8000cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb6:	43db      	mvns	r3, r3
 8000cb8:	401a      	ands	r2, r3
 8000cba:	68bb      	ldr	r3, [r7, #8]
 8000cbc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	fa93 f3a3 	rbit	r3, r3
 8000cc4:	61bb      	str	r3, [r7, #24]
  return(result);
 8000cc6:	69bb      	ldr	r3, [r7, #24]
 8000cc8:	fab3 f383 	clz	r3, r3
 8000ccc:	005b      	lsls	r3, r3, #1
 8000cce:	6879      	ldr	r1, [r7, #4]
 8000cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd4:	431a      	orrs	r2, r3
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	60da      	str	r2, [r3, #12]
}
 8000cda:	bf00      	nop
 8000cdc:	3724      	adds	r7, #36	; 0x24
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr

08000ce6 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	b089      	sub	sp, #36	; 0x24
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	60f8      	str	r0, [r7, #12]
 8000cee:	60b9      	str	r1, [r7, #8]
 8000cf0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	6a1a      	ldr	r2, [r3, #32]
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	fa93 f3a3 	rbit	r3, r3
 8000d00:	613b      	str	r3, [r7, #16]
  return(result);
 8000d02:	693b      	ldr	r3, [r7, #16]
 8000d04:	fab3 f383 	clz	r3, r3
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	210f      	movs	r1, #15
 8000d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d10:	43db      	mvns	r3, r3
 8000d12:	401a      	ands	r2, r3
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d18:	69fb      	ldr	r3, [r7, #28]
 8000d1a:	fa93 f3a3 	rbit	r3, r3
 8000d1e:	61bb      	str	r3, [r7, #24]
  return(result);
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	fab3 f383 	clz	r3, r3
 8000d26:	009b      	lsls	r3, r3, #2
 8000d28:	6879      	ldr	r1, [r7, #4]
 8000d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2e:	431a      	orrs	r2, r3
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8000d34:	bf00      	nop
 8000d36:	3724      	adds	r7, #36	; 0x24
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr

08000d40 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b089      	sub	sp, #36	; 0x24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	0a1b      	lsrs	r3, r3, #8
 8000d54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	fa93 f3a3 	rbit	r3, r3
 8000d5c:	613b      	str	r3, [r7, #16]
  return(result);
 8000d5e:	693b      	ldr	r3, [r7, #16]
 8000d60:	fab3 f383 	clz	r3, r3
 8000d64:	009b      	lsls	r3, r3, #2
 8000d66:	210f      	movs	r1, #15
 8000d68:	fa01 f303 	lsl.w	r3, r1, r3
 8000d6c:	43db      	mvns	r3, r3
 8000d6e:	401a      	ands	r2, r3
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	0a1b      	lsrs	r3, r3, #8
 8000d74:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	fa93 f3a3 	rbit	r3, r3
 8000d7c:	61bb      	str	r3, [r7, #24]
  return(result);
 8000d7e:	69bb      	ldr	r3, [r7, #24]
 8000d80:	fab3 f383 	clz	r3, r3
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	6879      	ldr	r1, [r7, #4]
 8000d88:	fa01 f303 	lsl.w	r3, r1, r3
 8000d8c:	431a      	orrs	r2, r3
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8000d92:	bf00      	nop
 8000d94:	3724      	adds	r7, #36	; 0x24
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr

08000d9e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000d9e:	b580      	push	{r7, lr}
 8000da0:	b088      	sub	sp, #32
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	6078      	str	r0, [r7, #4]
 8000da6:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8000da8:	2300      	movs	r3, #0
 8000daa:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8000dac:	2300      	movs	r3, #0
 8000dae:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	fa93 f3a3 	rbit	r3, r3
 8000dbc:	613b      	str	r3, [r7, #16]
  return(result);
 8000dbe:	693b      	ldr	r3, [r7, #16]
 8000dc0:	fab3 f383 	clz	r3, r3
 8000dc4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000dc6:	e048      	b.n	8000e5a <LL_GPIO_Init+0xbc>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	2101      	movs	r1, #1
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 8000dd8:	69bb      	ldr	r3, [r7, #24]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d03a      	beq.n	8000e54 <LL_GPIO_Init+0xb6>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	461a      	mov	r2, r3
 8000de4:	69b9      	ldr	r1, [r7, #24]
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f7ff fede 	bl	8000ba8 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d003      	beq.n	8000dfc <LL_GPIO_Init+0x5e>
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	2b02      	cmp	r3, #2
 8000dfa:	d106      	bne.n	8000e0a <LL_GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	689b      	ldr	r3, [r3, #8]
 8000e00:	461a      	mov	r2, r3
 8000e02:	69b9      	ldr	r1, [r7, #24]
 8000e04:	6878      	ldr	r0, [r7, #4]
 8000e06:	f7ff ff14 	bl	8000c32 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	691b      	ldr	r3, [r3, #16]
 8000e0e:	461a      	mov	r2, r3
 8000e10:	69b9      	ldr	r1, [r7, #24]
 8000e12:	6878      	ldr	r0, [r7, #4]
 8000e14:	f7ff ff3a 	bl	8000c8c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	2b02      	cmp	r3, #2
 8000e1e:	d119      	bne.n	8000e54 <LL_GPIO_Init+0xb6>
 8000e20:	69bb      	ldr	r3, [r7, #24]
 8000e22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	fa93 f3a3 	rbit	r3, r3
 8000e2a:	60bb      	str	r3, [r7, #8]
  return(result);
 8000e2c:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8000e2e:	fab3 f383 	clz	r3, r3
 8000e32:	2b07      	cmp	r3, #7
 8000e34:	d807      	bhi.n	8000e46 <LL_GPIO_Init+0xa8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	695b      	ldr	r3, [r3, #20]
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	69b9      	ldr	r1, [r7, #24]
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	f7ff ff51 	bl	8000ce6 <LL_GPIO_SetAFPin_0_7>
 8000e44:	e006      	b.n	8000e54 <LL_GPIO_Init+0xb6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	695b      	ldr	r3, [r3, #20]
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	69b9      	ldr	r1, [r7, #24]
 8000e4e:	6878      	ldr	r0, [r7, #4]
 8000e50:	f7ff ff76 	bl	8000d40 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8000e54:	69fb      	ldr	r3, [r7, #28]
 8000e56:	3301      	adds	r3, #1
 8000e58:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	fa22 f303 	lsr.w	r3, r2, r3
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d1af      	bne.n	8000dc8 <LL_GPIO_Init+0x2a>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d003      	beq.n	8000e78 <LL_GPIO_Init+0xda>
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	2b02      	cmp	r3, #2
 8000e76:	d107      	bne.n	8000e88 <LL_GPIO_Init+0xea>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	6819      	ldr	r1, [r3, #0]
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	68db      	ldr	r3, [r3, #12]
 8000e80:	461a      	mov	r2, r3
 8000e82:	6878      	ldr	r0, [r7, #4]
 8000e84:	f7ff febd 	bl	8000c02 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8000e88:	2300      	movs	r3, #0
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3720      	adds	r7, #32
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
	...

08000e94 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000e98:	4b06      	ldr	r3, [pc, #24]	; (8000eb4 <LL_RCC_HSI_IsReady+0x20>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f003 0302 	and.w	r3, r3, #2
 8000ea0:	2b02      	cmp	r3, #2
 8000ea2:	bf0c      	ite	eq
 8000ea4:	2301      	moveq	r3, #1
 8000ea6:	2300      	movne	r3, #0
 8000ea8:	b2db      	uxtb	r3, r3
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr
 8000eb4:	40021000 	.word	0x40021000

08000eb8 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8000ebc:	4b06      	ldr	r3, [pc, #24]	; (8000ed8 <LL_RCC_LSE_IsReady+0x20>)
 8000ebe:	6a1b      	ldr	r3, [r3, #32]
 8000ec0:	f003 0302 	and.w	r3, r3, #2
 8000ec4:	2b02      	cmp	r3, #2
 8000ec6:	bf0c      	ite	eq
 8000ec8:	2301      	moveq	r3, #1
 8000eca:	2300      	movne	r3, #0
 8000ecc:	b2db      	uxtb	r3, r3
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	40021000 	.word	0x40021000

08000edc <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000ee0:	4b04      	ldr	r3, [pc, #16]	; (8000ef4 <LL_RCC_GetSysClkSource+0x18>)
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f003 030c 	and.w	r3, r3, #12
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	40021000 	.word	0x40021000

08000ef8 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000efc:	4b04      	ldr	r3, [pc, #16]	; (8000f10 <LL_RCC_GetAHBPrescaler+0x18>)
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	40021000 	.word	0x40021000

08000f14 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8000f18:	4b04      	ldr	r3, [pc, #16]	; (8000f2c <LL_RCC_GetAPB1Prescaler+0x18>)
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	40021000 	.word	0x40021000

08000f30 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8000f34:	4b04      	ldr	r3, [pc, #16]	; (8000f48 <LL_RCC_GetAPB2Prescaler+0x18>)
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	40021000 	.word	0x40021000

08000f4c <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8000f54:	4b07      	ldr	r3, [pc, #28]	; (8000f74 <LL_RCC_GetUSARTClockSource+0x28>)
 8000f56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f58:	2103      	movs	r1, #3
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f60:	401a      	ands	r2, r3
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	061b      	lsls	r3, r3, #24
 8000f66:	4313      	orrs	r3, r2
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	370c      	adds	r7, #12
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	40021000 	.word	0x40021000

08000f78 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8000f7c:	4b04      	ldr	r3, [pc, #16]	; (8000f90 <LL_RCC_PLL_GetMainSource+0x18>)
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	40021000 	.word	0x40021000

08000f94 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8000f98:	4b04      	ldr	r3, [pc, #16]	; (8000fac <LL_RCC_PLL_GetMultiplicator+0x18>)
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	40021000 	.word	0x40021000

08000fb0 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8000fb4:	4b04      	ldr	r3, [pc, #16]	; (8000fc8 <LL_RCC_PLL_GetPrediv+0x18>)
 8000fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fb8:	f003 030f 	and.w	r3, r3, #15
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	40021000 	.word	0x40021000

08000fcc <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8000fd4:	f000 f860 	bl	8001098 <RCC_GetSystemClockFreq>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f000 f87a 	bl	80010dc <RCC_GetHCLKClockFreq>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 f888 	bl	8001108 <RCC_GetPCLK1ClockFreq>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	4618      	mov	r0, r3
 8001004:	f000 f894 	bl	8001130 <RCC_GetPCLK2ClockFreq>
 8001008:	4602      	mov	r2, r0
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	60da      	str	r2, [r3, #12]
}
 800100e:	bf00      	nop
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
	...

08001018 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8001020:	2300      	movs	r3, #0
 8001022:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d12a      	bne.n	8001080 <LL_RCC_GetUSARTClockFreq+0x68>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f7ff ff8e 	bl	8000f4c <LL_RCC_GetUSARTClockSource>
 8001030:	4603      	mov	r3, r0
 8001032:	2b02      	cmp	r3, #2
 8001034:	d00f      	beq.n	8001056 <LL_RCC_GetUSARTClockFreq+0x3e>
 8001036:	2b03      	cmp	r3, #3
 8001038:	d005      	beq.n	8001046 <LL_RCC_GetUSARTClockFreq+0x2e>
 800103a:	2b01      	cmp	r3, #1
 800103c:	d114      	bne.n	8001068 <LL_RCC_GetUSARTClockFreq+0x50>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800103e:	f000 f82b 	bl	8001098 <RCC_GetSystemClockFreq>
 8001042:	60f8      	str	r0, [r7, #12]
        break;
 8001044:	e021      	b.n	800108a <LL_RCC_GetUSARTClockFreq+0x72>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8001046:	f7ff ff25 	bl	8000e94 <LL_RCC_HSI_IsReady>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d019      	beq.n	8001084 <LL_RCC_GetUSARTClockFreq+0x6c>
        {
          usart_frequency = HSI_VALUE;
 8001050:	4b10      	ldr	r3, [pc, #64]	; (8001094 <LL_RCC_GetUSARTClockFreq+0x7c>)
 8001052:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001054:	e016      	b.n	8001084 <LL_RCC_GetUSARTClockFreq+0x6c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8001056:	f7ff ff2f 	bl	8000eb8 <LL_RCC_LSE_IsReady>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d013      	beq.n	8001088 <LL_RCC_GetUSARTClockFreq+0x70>
        {
          usart_frequency = LSE_VALUE;
 8001060:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001064:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001066:	e00f      	b.n	8001088 <LL_RCC_GetUSARTClockFreq+0x70>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001068:	f000 f816 	bl	8001098 <RCC_GetSystemClockFreq>
 800106c:	4603      	mov	r3, r0
 800106e:	4618      	mov	r0, r3
 8001070:	f000 f834 	bl	80010dc <RCC_GetHCLKClockFreq>
 8001074:	4603      	mov	r3, r0
 8001076:	4618      	mov	r0, r3
 8001078:	f000 f846 	bl	8001108 <RCC_GetPCLK1ClockFreq>
 800107c:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 800107e:	e004      	b.n	800108a <LL_RCC_GetUSARTClockFreq+0x72>
    }
  }
 8001080:	bf00      	nop
 8001082:	e002      	b.n	800108a <LL_RCC_GetUSARTClockFreq+0x72>
        break;
 8001084:	bf00      	nop
 8001086:	e000      	b.n	800108a <LL_RCC_GetUSARTClockFreq+0x72>
        break;
 8001088:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 800108a:	68fb      	ldr	r3, [r7, #12]
}
 800108c:	4618      	mov	r0, r3
 800108e:	3710      	adds	r7, #16
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	007a1200 	.word	0x007a1200

08001098 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800109e:	2300      	movs	r3, #0
 80010a0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80010a2:	f7ff ff1b 	bl	8000edc <LL_RCC_GetSysClkSource>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b04      	cmp	r3, #4
 80010aa:	d006      	beq.n	80010ba <RCC_GetSystemClockFreq+0x22>
 80010ac:	2b08      	cmp	r3, #8
 80010ae:	d007      	beq.n	80010c0 <RCC_GetSystemClockFreq+0x28>
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d109      	bne.n	80010c8 <RCC_GetSystemClockFreq+0x30>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80010b4:	4b08      	ldr	r3, [pc, #32]	; (80010d8 <RCC_GetSystemClockFreq+0x40>)
 80010b6:	607b      	str	r3, [r7, #4]
      break;
 80010b8:	e009      	b.n	80010ce <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80010ba:	4b07      	ldr	r3, [pc, #28]	; (80010d8 <RCC_GetSystemClockFreq+0x40>)
 80010bc:	607b      	str	r3, [r7, #4]
      break;
 80010be:	e006      	b.n	80010ce <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80010c0:	f000 f84a 	bl	8001158 <RCC_PLL_GetFreqDomain_SYS>
 80010c4:	6078      	str	r0, [r7, #4]
      break;
 80010c6:	e002      	b.n	80010ce <RCC_GetSystemClockFreq+0x36>

    default:
      frequency = HSI_VALUE;
 80010c8:	4b03      	ldr	r3, [pc, #12]	; (80010d8 <RCC_GetSystemClockFreq+0x40>)
 80010ca:	607b      	str	r3, [r7, #4]
      break;
 80010cc:	bf00      	nop
  }

  return frequency;
 80010ce:	687b      	ldr	r3, [r7, #4]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	007a1200 	.word	0x007a1200

080010dc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80010e4:	f7ff ff08 	bl	8000ef8 <LL_RCC_GetAHBPrescaler>
 80010e8:	4603      	mov	r3, r0
 80010ea:	091b      	lsrs	r3, r3, #4
 80010ec:	f003 030f 	and.w	r3, r3, #15
 80010f0:	4a04      	ldr	r2, [pc, #16]	; (8001104 <RCC_GetHCLKClockFreq+0x28>)
 80010f2:	5cd3      	ldrb	r3, [r2, r3]
 80010f4:	461a      	mov	r2, r3
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	40d3      	lsrs	r3, r2
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	08005454 	.word	0x08005454

08001108 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001110:	f7ff ff00 	bl	8000f14 <LL_RCC_GetAPB1Prescaler>
 8001114:	4603      	mov	r3, r0
 8001116:	0a1b      	lsrs	r3, r3, #8
 8001118:	4a04      	ldr	r2, [pc, #16]	; (800112c <RCC_GetPCLK1ClockFreq+0x24>)
 800111a:	5cd3      	ldrb	r3, [r2, r3]
 800111c:	461a      	mov	r2, r3
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	40d3      	lsrs	r3, r2
}
 8001122:	4618      	mov	r0, r3
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	08005464 	.word	0x08005464

08001130 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001138:	f7ff fefa 	bl	8000f30 <LL_RCC_GetAPB2Prescaler>
 800113c:	4603      	mov	r3, r0
 800113e:	0adb      	lsrs	r3, r3, #11
 8001140:	4a04      	ldr	r2, [pc, #16]	; (8001154 <RCC_GetPCLK2ClockFreq+0x24>)
 8001142:	5cd3      	ldrb	r3, [r2, r3]
 8001144:	461a      	mov	r2, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	40d3      	lsrs	r3, r2
}
 800114a:	4618      	mov	r0, r3
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	08005464 	.word	0x08005464

08001158 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8001158:	b590      	push	{r4, r7, lr}
 800115a:	b085      	sub	sp, #20
 800115c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 800115e:	2300      	movs	r3, #0
 8001160:	60fb      	str	r3, [r7, #12]
 8001162:	2300      	movs	r3, #0
 8001164:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001166:	f7ff ff07 	bl	8000f78 <LL_RCC_PLL_GetMainSource>
 800116a:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d003      	beq.n	800117a <RCC_PLL_GetFreqDomain_SYS+0x22>
 8001172:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001176:	d003      	beq.n	8001180 <RCC_PLL_GetFreqDomain_SYS+0x28>
 8001178:	e005      	b.n	8001186 <RCC_PLL_GetFreqDomain_SYS+0x2e>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 800117a:	4b13      	ldr	r3, [pc, #76]	; (80011c8 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 800117c:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 800117e:	e005      	b.n	800118c <RCC_PLL_GetFreqDomain_SYS+0x34>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001180:	4b12      	ldr	r3, [pc, #72]	; (80011cc <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8001182:	60fb      	str	r3, [r7, #12]
      break;
 8001184:	e002      	b.n	800118c <RCC_PLL_GetFreqDomain_SYS+0x34>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 8001186:	4b10      	ldr	r3, [pc, #64]	; (80011c8 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 8001188:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 800118a:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 800118c:	f7ff ff10 	bl	8000fb0 <LL_RCC_PLL_GetPrediv>
 8001190:	4603      	mov	r3, r0
 8001192:	3301      	adds	r3, #1
 8001194:	68fa      	ldr	r2, [r7, #12]
 8001196:	fbb2 f4f3 	udiv	r4, r2, r3
 800119a:	f7ff fefb 	bl	8000f94 <LL_RCC_PLL_GetMultiplicator>
 800119e:	4603      	mov	r3, r0
 80011a0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80011a4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80011a8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011aa:	687a      	ldr	r2, [r7, #4]
 80011ac:	fa92 f2a2 	rbit	r2, r2
 80011b0:	603a      	str	r2, [r7, #0]
  return(result);
 80011b2:	683a      	ldr	r2, [r7, #0]
 80011b4:	fab2 f282 	clz	r2, r2
 80011b8:	40d3      	lsrs	r3, r2
 80011ba:	3302      	adds	r3, #2
 80011bc:	fb03 f304 	mul.w	r3, r3, r4
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3714      	adds	r7, #20
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd90      	pop	{r4, r7, pc}
 80011c8:	003d0900 	.word	0x003d0900
 80011cc:	007a1200 	.word	0x007a1200

080011d0 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	683a      	ldr	r2, [r7, #0]
 80011de:	629a      	str	r2, [r3, #40]	; 0x28
}
 80011e0:	bf00      	nop
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr

080011ec <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	683a      	ldr	r2, [r7, #0]
 80011fa:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80011fc:	bf00      	nop
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <LL_TIM_SetRepetitionCounter>:
  * @param  TIMx Timer instance
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	683a      	ldr	r2, [r7, #0]
 8001216:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	683a      	ldr	r2, [r7, #0]
 8001232:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001234:	bf00      	nop
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	683a      	ldr	r2, [r7, #0]
 800124e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001250:	bf00      	nop
 8001252:	370c      	adds	r7, #12
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr

0800125c <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	683a      	ldr	r2, [r7, #0]
 800126a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800126c:	bf00      	nop
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr

08001278 <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	683a      	ldr	r2, [r7, #0]
 8001286:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001288:	bf00      	nop
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <LL_TIM_OC_SetCompareCH5>:
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @note   CH5 channel is not available for all F3 devices
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR5, CompareValue);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	683a      	ldr	r2, [r7, #0]
 80012a2:	659a      	str	r2, [r3, #88]	; 0x58
}
 80012a4:	bf00      	nop
 80012a6:	370c      	adds	r7, #12
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <LL_TIM_OC_SetCompareCH6>:
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @note   CH6 channel is not available for all F3 devices
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	683a      	ldr	r2, [r7, #0]
 80012be:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80012c0:	bf00      	nop
 80012c2:	370c      	adds	r7, #12
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr

080012cc <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	695b      	ldr	r3, [r3, #20]
 80012d8:	f043 0201 	orr.w	r2, r3, #1
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	615a      	str	r2, [r3, #20]
}
 80012e0:	bf00      	nop
 80012e2:	370c      	adds	r7, #12
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr

080012ec <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80012f6:	2300      	movs	r3, #0
 80012f8:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	4a2f      	ldr	r2, [pc, #188]	; (80013c0 <LL_TIM_Init+0xd4>)
 8001304:	4293      	cmp	r3, r2
 8001306:	d007      	beq.n	8001318 <LL_TIM_Init+0x2c>
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800130e:	d003      	beq.n	8001318 <LL_TIM_Init+0x2c>
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	4a2c      	ldr	r2, [pc, #176]	; (80013c4 <LL_TIM_Init+0xd8>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d106      	bne.n	8001326 <LL_TIM_Init+0x3a>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	4313      	orrs	r3, r2
 8001324:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4a25      	ldr	r2, [pc, #148]	; (80013c0 <LL_TIM_Init+0xd4>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d013      	beq.n	8001356 <LL_TIM_Init+0x6a>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001334:	d00f      	beq.n	8001356 <LL_TIM_Init+0x6a>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a22      	ldr	r2, [pc, #136]	; (80013c4 <LL_TIM_Init+0xd8>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d00b      	beq.n	8001356 <LL_TIM_Init+0x6a>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4a21      	ldr	r2, [pc, #132]	; (80013c8 <LL_TIM_Init+0xdc>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d007      	beq.n	8001356 <LL_TIM_Init+0x6a>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4a20      	ldr	r2, [pc, #128]	; (80013cc <LL_TIM_Init+0xe0>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d003      	beq.n	8001356 <LL_TIM_Init+0x6a>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4a1f      	ldr	r2, [pc, #124]	; (80013d0 <LL_TIM_Init+0xe4>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d106      	bne.n	8001364 <LL_TIM_Init+0x78>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	68db      	ldr	r3, [r3, #12]
 8001360:	4313      	orrs	r3, r2
 8001362:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	68fa      	ldr	r2, [r7, #12]
 8001368:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	4619      	mov	r1, r3
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff ff3b 	bl	80011ec <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	881b      	ldrh	r3, [r3, #0]
 800137a:	4619      	mov	r1, r3
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f7ff ff27 	bl	80011d0 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4a0e      	ldr	r2, [pc, #56]	; (80013c0 <LL_TIM_Init+0xd4>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d00b      	beq.n	80013a2 <LL_TIM_Init+0xb6>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4a0e      	ldr	r2, [pc, #56]	; (80013c8 <LL_TIM_Init+0xdc>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d007      	beq.n	80013a2 <LL_TIM_Init+0xb6>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4a0d      	ldr	r2, [pc, #52]	; (80013cc <LL_TIM_Init+0xe0>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d003      	beq.n	80013a2 <LL_TIM_Init+0xb6>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4a0c      	ldr	r2, [pc, #48]	; (80013d0 <LL_TIM_Init+0xe4>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d105      	bne.n	80013ae <LL_TIM_Init+0xc2>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	7c1b      	ldrb	r3, [r3, #16]
 80013a6:	4619      	mov	r1, r3
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f7ff ff2d 	bl	8001208 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f7ff ff8c 	bl	80012cc <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80013b4:	2300      	movs	r3, #0
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	3710      	adds	r7, #16
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	40012c00 	.word	0x40012c00
 80013c4:	40000400 	.word	0x40000400
 80013c8:	40014000 	.word	0x40014000
 80013cc:	40014400 	.word	0x40014400
 80013d0:	40014800 	.word	0x40014800

080013d4 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80013e0:	2301      	movs	r3, #1
 80013e2:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80013ea:	d01f      	beq.n	800142c <LL_TIM_OC_Init+0x58>
 80013ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80013f0:	d804      	bhi.n	80013fc <LL_TIM_OC_Init+0x28>
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d00c      	beq.n	8001410 <LL_TIM_OC_Init+0x3c>
 80013f6:	2b10      	cmp	r3, #16
 80013f8:	d011      	beq.n	800141e <LL_TIM_OC_Init+0x4a>
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
#endif /* TIM_CCER_CC5E */
    default:
      break;
 80013fa:	e033      	b.n	8001464 <LL_TIM_OC_Init+0x90>
  switch (Channel)
 80013fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001400:	d022      	beq.n	8001448 <LL_TIM_OC_Init+0x74>
 8001402:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001406:	d026      	beq.n	8001456 <LL_TIM_OC_Init+0x82>
 8001408:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800140c:	d015      	beq.n	800143a <LL_TIM_OC_Init+0x66>
      break;
 800140e:	e029      	b.n	8001464 <LL_TIM_OC_Init+0x90>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8001410:	6879      	ldr	r1, [r7, #4]
 8001412:	68f8      	ldr	r0, [r7, #12]
 8001414:	f000 f82c 	bl	8001470 <OC1Config>
 8001418:	4603      	mov	r3, r0
 800141a:	75fb      	strb	r3, [r7, #23]
      break;
 800141c:	e022      	b.n	8001464 <LL_TIM_OC_Init+0x90>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	68f8      	ldr	r0, [r7, #12]
 8001422:	f000 f8a5 	bl	8001570 <OC2Config>
 8001426:	4603      	mov	r3, r0
 8001428:	75fb      	strb	r3, [r7, #23]
      break;
 800142a:	e01b      	b.n	8001464 <LL_TIM_OC_Init+0x90>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800142c:	6879      	ldr	r1, [r7, #4]
 800142e:	68f8      	ldr	r0, [r7, #12]
 8001430:	f000 f922 	bl	8001678 <OC3Config>
 8001434:	4603      	mov	r3, r0
 8001436:	75fb      	strb	r3, [r7, #23]
      break;
 8001438:	e014      	b.n	8001464 <LL_TIM_OC_Init+0x90>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800143a:	6879      	ldr	r1, [r7, #4]
 800143c:	68f8      	ldr	r0, [r7, #12]
 800143e:	f000 f99f 	bl	8001780 <OC4Config>
 8001442:	4603      	mov	r3, r0
 8001444:	75fb      	strb	r3, [r7, #23]
      break;
 8001446:	e00d      	b.n	8001464 <LL_TIM_OC_Init+0x90>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8001448:	6879      	ldr	r1, [r7, #4]
 800144a:	68f8      	ldr	r0, [r7, #12]
 800144c:	f000 fa04 	bl	8001858 <OC5Config>
 8001450:	4603      	mov	r3, r0
 8001452:	75fb      	strb	r3, [r7, #23]
      break;
 8001454:	e006      	b.n	8001464 <LL_TIM_OC_Init+0x90>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8001456:	6879      	ldr	r1, [r7, #4]
 8001458:	68f8      	ldr	r0, [r7, #12]
 800145a:	f000 fa5f 	bl	800191c <OC6Config>
 800145e:	4603      	mov	r3, r0
 8001460:	75fb      	strb	r3, [r7, #23]
      break;
 8001462:	bf00      	nop
  }

  return result;
 8001464:	7dfb      	ldrb	r3, [r7, #23]
}
 8001466:	4618      	mov	r0, r3
 8001468:	3718      	adds	r7, #24
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
	...

08001470 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800147a:	2300      	movs	r3, #0
 800147c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800147e:	2300      	movs	r3, #0
 8001480:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8001482:	2300      	movs	r3, #0
 8001484:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6a1b      	ldr	r3, [r3, #32]
 800148a:	f023 0201 	bic.w	r2, r3, #1
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6a1b      	ldr	r3, [r3, #32]
 8001496:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	699b      	ldr	r3, [r3, #24]
 80014a2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	f023 0303 	bic.w	r3, r3, #3
 80014aa:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80014b6:	683a      	ldr	r2, [r7, #0]
 80014b8:	6812      	ldr	r2, [r2, #0]
 80014ba:	4313      	orrs	r3, r2
 80014bc:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	f023 0202 	bic.w	r2, r3, #2
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	691b      	ldr	r3, [r3, #16]
 80014c8:	4313      	orrs	r3, r2
 80014ca:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	f023 0201 	bic.w	r2, r3, #1
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	4313      	orrs	r3, r2
 80014d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4a20      	ldr	r2, [pc, #128]	; (8001560 <OC1Config+0xf0>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d00b      	beq.n	80014fa <OC1Config+0x8a>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4a1f      	ldr	r2, [pc, #124]	; (8001564 <OC1Config+0xf4>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d007      	beq.n	80014fa <OC1Config+0x8a>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4a1e      	ldr	r2, [pc, #120]	; (8001568 <OC1Config+0xf8>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d003      	beq.n	80014fa <OC1Config+0x8a>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4a1d      	ldr	r2, [pc, #116]	; (800156c <OC1Config+0xfc>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d11e      	bne.n	8001538 <OC1Config+0xc8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	f023 0208 	bic.w	r2, r3, #8
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	695b      	ldr	r3, [r3, #20]
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	4313      	orrs	r3, r2
 8001508:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	f023 0204 	bic.w	r2, r3, #4
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	4313      	orrs	r3, r2
 8001518:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	699b      	ldr	r3, [r3, #24]
 8001524:	4313      	orrs	r3, r2
 8001526:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	69db      	ldr	r3, [r3, #28]
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	4313      	orrs	r3, r2
 8001536:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	693a      	ldr	r2, [r7, #16]
 800153c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	68fa      	ldr	r2, [r7, #12]
 8001542:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	4619      	mov	r1, r3
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f7ff fe6a 	bl	8001224 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	697a      	ldr	r2, [r7, #20]
 8001554:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001556:	2300      	movs	r3, #0
}
 8001558:	4618      	mov	r0, r3
 800155a:	3718      	adds	r7, #24
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40012c00 	.word	0x40012c00
 8001564:	40014000 	.word	0x40014000
 8001568:	40014400 	.word	0x40014400
 800156c:	40014800 	.word	0x40014800

08001570 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b086      	sub	sp, #24
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800157a:	2300      	movs	r3, #0
 800157c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800157e:	2300      	movs	r3, #0
 8001580:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8001582:	2300      	movs	r3, #0
 8001584:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6a1b      	ldr	r3, [r3, #32]
 800158a:	f023 0210 	bic.w	r2, r3, #16
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6a1b      	ldr	r3, [r3, #32]
 8001596:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	699b      	ldr	r3, [r3, #24]
 80015a2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80015aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80015b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80015b6:	683a      	ldr	r2, [r7, #0]
 80015b8:	6812      	ldr	r2, [r2, #0]
 80015ba:	0212      	lsls	r2, r2, #8
 80015bc:	4313      	orrs	r3, r2
 80015be:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	f023 0220 	bic.w	r2, r3, #32
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	691b      	ldr	r3, [r3, #16]
 80015ca:	011b      	lsls	r3, r3, #4
 80015cc:	4313      	orrs	r3, r2
 80015ce:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	f023 0210 	bic.w	r2, r3, #16
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	011b      	lsls	r3, r3, #4
 80015dc:	4313      	orrs	r3, r2
 80015de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	4a21      	ldr	r2, [pc, #132]	; (8001668 <OC2Config+0xf8>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d00b      	beq.n	8001600 <OC2Config+0x90>
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	4a20      	ldr	r2, [pc, #128]	; (800166c <OC2Config+0xfc>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d007      	beq.n	8001600 <OC2Config+0x90>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	4a1f      	ldr	r2, [pc, #124]	; (8001670 <OC2Config+0x100>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d003      	beq.n	8001600 <OC2Config+0x90>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	4a1e      	ldr	r2, [pc, #120]	; (8001674 <OC2Config+0x104>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d11f      	bne.n	8001640 <OC2Config+0xd0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	695b      	ldr	r3, [r3, #20]
 800160a:	019b      	lsls	r3, r3, #6
 800160c:	4313      	orrs	r3, r2
 800160e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	019b      	lsls	r3, r3, #6
 800161c:	4313      	orrs	r3, r2
 800161e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	699b      	ldr	r3, [r3, #24]
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	4313      	orrs	r3, r2
 800162e:	613b      	str	r3, [r7, #16]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	69db      	ldr	r3, [r3, #28]
 800163a:	00db      	lsls	r3, r3, #3
 800163c:	4313      	orrs	r3, r2
 800163e:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	68fa      	ldr	r2, [r7, #12]
 800164a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	4619      	mov	r1, r3
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f7ff fdf4 	bl	8001240 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	697a      	ldr	r2, [r7, #20]
 800165c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800165e:	2300      	movs	r3, #0
}
 8001660:	4618      	mov	r0, r3
 8001662:	3718      	adds	r7, #24
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	40012c00 	.word	0x40012c00
 800166c:	40014000 	.word	0x40014000
 8001670:	40014400 	.word	0x40014400
 8001674:	40014800 	.word	0x40014800

08001678 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b086      	sub	sp, #24
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8001682:	2300      	movs	r3, #0
 8001684:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8001686:	2300      	movs	r3, #0
 8001688:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800168a:	2300      	movs	r3, #0
 800168c:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6a1b      	ldr	r3, [r3, #32]
 8001692:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6a1b      	ldr	r3, [r3, #32]
 800169e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	69db      	ldr	r3, [r3, #28]
 80016aa:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	f023 0303 	bic.w	r3, r3, #3
 80016b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80016be:	683a      	ldr	r2, [r7, #0]
 80016c0:	6812      	ldr	r2, [r2, #0]
 80016c2:	4313      	orrs	r3, r2
 80016c4:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	691b      	ldr	r3, [r3, #16]
 80016d0:	021b      	lsls	r3, r3, #8
 80016d2:	4313      	orrs	r3, r2
 80016d4:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	021b      	lsls	r3, r3, #8
 80016e2:	4313      	orrs	r3, r2
 80016e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4a21      	ldr	r2, [pc, #132]	; (8001770 <OC3Config+0xf8>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d00b      	beq.n	8001706 <OC3Config+0x8e>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4a20      	ldr	r2, [pc, #128]	; (8001774 <OC3Config+0xfc>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d007      	beq.n	8001706 <OC3Config+0x8e>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4a1f      	ldr	r2, [pc, #124]	; (8001778 <OC3Config+0x100>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d003      	beq.n	8001706 <OC3Config+0x8e>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4a1e      	ldr	r2, [pc, #120]	; (800177c <OC3Config+0x104>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d11f      	bne.n	8001746 <OC3Config+0xce>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	695b      	ldr	r3, [r3, #20]
 8001710:	029b      	lsls	r3, r3, #10
 8001712:	4313      	orrs	r3, r2
 8001714:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	029b      	lsls	r3, r3, #10
 8001722:	4313      	orrs	r3, r2
 8001724:	617b      	str	r3, [r7, #20]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	699b      	ldr	r3, [r3, #24]
 8001730:	011b      	lsls	r3, r3, #4
 8001732:	4313      	orrs	r3, r2
 8001734:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	69db      	ldr	r3, [r3, #28]
 8001740:	015b      	lsls	r3, r3, #5
 8001742:	4313      	orrs	r3, r2
 8001744:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	693a      	ldr	r2, [r7, #16]
 800174a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	68fa      	ldr	r2, [r7, #12]
 8001750:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	68db      	ldr	r3, [r3, #12]
 8001756:	4619      	mov	r1, r3
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f7ff fd7f 	bl	800125c <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	697a      	ldr	r2, [r7, #20]
 8001762:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001764:	2300      	movs	r3, #0
}
 8001766:	4618      	mov	r0, r3
 8001768:	3718      	adds	r7, #24
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	40012c00 	.word	0x40012c00
 8001774:	40014000 	.word	0x40014000
 8001778:	40014400 	.word	0x40014400
 800177c:	40014800 	.word	0x40014800

08001780 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b086      	sub	sp, #24
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 800178a:	2300      	movs	r3, #0
 800178c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800178e:	2300      	movs	r3, #0
 8001790:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8001792:	2300      	movs	r3, #0
 8001794:	617b      	str	r3, [r7, #20]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6a1b      	ldr	r3, [r3, #32]
 800179a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6a1b      	ldr	r3, [r3, #32]
 80017a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	69db      	ldr	r3, [r3, #28]
 80017b2:	613b      	str	r3, [r7, #16]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80017ba:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80017c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80017c6:	683a      	ldr	r2, [r7, #0]
 80017c8:	6812      	ldr	r2, [r2, #0]
 80017ca:	0212      	lsls	r2, r2, #8
 80017cc:	4313      	orrs	r3, r2
 80017ce:	613b      	str	r3, [r7, #16]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	691b      	ldr	r3, [r3, #16]
 80017da:	031b      	lsls	r3, r3, #12
 80017dc:	4313      	orrs	r3, r2
 80017de:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	031b      	lsls	r3, r3, #12
 80017ec:	4313      	orrs	r3, r2
 80017ee:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	4a15      	ldr	r2, [pc, #84]	; (8001848 <OC4Config+0xc8>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d00b      	beq.n	8001810 <OC4Config+0x90>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	4a14      	ldr	r2, [pc, #80]	; (800184c <OC4Config+0xcc>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d007      	beq.n	8001810 <OC4Config+0x90>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	4a13      	ldr	r2, [pc, #76]	; (8001850 <OC4Config+0xd0>)
 8001804:	4293      	cmp	r3, r2
 8001806:	d003      	beq.n	8001810 <OC4Config+0x90>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	4a12      	ldr	r2, [pc, #72]	; (8001854 <OC4Config+0xd4>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d107      	bne.n	8001820 <OC4Config+0xa0>
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	699b      	ldr	r3, [r3, #24]
 800181a:	019b      	lsls	r3, r3, #6
 800181c:	4313      	orrs	r3, r2
 800181e:	617b      	str	r3, [r7, #20]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	697a      	ldr	r2, [r7, #20]
 8001824:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	693a      	ldr	r2, [r7, #16]
 800182a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	4619      	mov	r1, r3
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f7ff fd20 	bl	8001278 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	68fa      	ldr	r2, [r7, #12]
 800183c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800183e:	2300      	movs	r3, #0
}
 8001840:	4618      	mov	r0, r3
 8001842:	3718      	adds	r7, #24
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	40012c00 	.word	0x40012c00
 800184c:	40014000 	.word	0x40014000
 8001850:	40014400 	.word	0x40014400
 8001854:	40014800 	.word	0x40014800

08001858 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr3 = 0U;
 8001862:	2300      	movs	r3, #0
 8001864:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8001866:	2300      	movs	r3, #0
 8001868:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6a1b      	ldr	r3, [r3, #32]
 800186e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6a1b      	ldr	r3, [r3, #32]
 800187a:	60bb      	str	r3, [r7, #8]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001880:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001888:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800188c:	683a      	ldr	r2, [r7, #0]
 800188e:	6812      	ldr	r2, [r2, #0]
 8001890:	4313      	orrs	r3, r2
 8001892:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	691b      	ldr	r3, [r3, #16]
 800189e:	041b      	lsls	r3, r3, #16
 80018a0:	4313      	orrs	r3, r2
 80018a2:	60bb      	str	r3, [r7, #8]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	041b      	lsls	r3, r3, #16
 80018b0:	4313      	orrs	r3, r2
 80018b2:	60bb      	str	r3, [r7, #8]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	4a15      	ldr	r2, [pc, #84]	; (800190c <OC5Config+0xb4>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d00b      	beq.n	80018d4 <OC5Config+0x7c>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	4a14      	ldr	r2, [pc, #80]	; (8001910 <OC5Config+0xb8>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d007      	beq.n	80018d4 <OC5Config+0x7c>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	4a13      	ldr	r2, [pc, #76]	; (8001914 <OC5Config+0xbc>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d003      	beq.n	80018d4 <OC5Config+0x7c>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	4a12      	ldr	r2, [pc, #72]	; (8001918 <OC5Config+0xc0>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d109      	bne.n	80018e8 <OC5Config+0x90>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	699b      	ldr	r3, [r3, #24]
 80018e0:	021b      	lsls	r3, r3, #8
 80018e2:	431a      	orrs	r2, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	68fa      	ldr	r2, [r7, #12]
 80018ec:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	68db      	ldr	r3, [r3, #12]
 80018f2:	4619      	mov	r1, r3
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f7ff fccd 	bl	8001294 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	68ba      	ldr	r2, [r7, #8]
 80018fe:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001900:	2300      	movs	r3, #0
}
 8001902:	4618      	mov	r0, r3
 8001904:	3710      	adds	r7, #16
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	40012c00 	.word	0x40012c00
 8001910:	40014000 	.word	0x40014000
 8001914:	40014400 	.word	0x40014400
 8001918:	40014800 	.word	0x40014800

0800191c <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr3 = 0U;
 8001926:	2300      	movs	r3, #0
 8001928:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800192a:	2300      	movs	r3, #0
 800192c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6a1b      	ldr	r3, [r3, #32]
 8001932:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6a1b      	ldr	r3, [r3, #32]
 800193e:	60bb      	str	r3, [r7, #8]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001944:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800194c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001950:	683a      	ldr	r2, [r7, #0]
 8001952:	6812      	ldr	r2, [r2, #0]
 8001954:	0212      	lsls	r2, r2, #8
 8001956:	4313      	orrs	r3, r2
 8001958:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	691b      	ldr	r3, [r3, #16]
 8001964:	051b      	lsls	r3, r3, #20
 8001966:	4313      	orrs	r3, r2
 8001968:	60bb      	str	r3, [r7, #8]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 800196a:	68bb      	ldr	r3, [r7, #8]
 800196c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	051b      	lsls	r3, r3, #20
 8001976:	4313      	orrs	r3, r2
 8001978:	60bb      	str	r3, [r7, #8]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4a14      	ldr	r2, [pc, #80]	; (80019d0 <OC6Config+0xb4>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d00b      	beq.n	800199a <OC6Config+0x7e>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4a13      	ldr	r2, [pc, #76]	; (80019d4 <OC6Config+0xb8>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d007      	beq.n	800199a <OC6Config+0x7e>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4a12      	ldr	r2, [pc, #72]	; (80019d8 <OC6Config+0xbc>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d003      	beq.n	800199a <OC6Config+0x7e>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4a11      	ldr	r2, [pc, #68]	; (80019dc <OC6Config+0xc0>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d109      	bne.n	80019ae <OC6Config+0x92>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	699b      	ldr	r3, [r3, #24]
 80019a6:	029b      	lsls	r3, r3, #10
 80019a8:	431a      	orrs	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	68fa      	ldr	r2, [r7, #12]
 80019b2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	4619      	mov	r1, r3
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f7ff fc78 	bl	80012b0 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	68ba      	ldr	r2, [r7, #8]
 80019c4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80019c6:	2300      	movs	r3, #0
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3710      	adds	r7, #16
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40012c00 	.word	0x40012c00
 80019d4:	40014000 	.word	0x40014000
 80019d8:	40014400 	.word	0x40014400
 80019dc:	40014800 	.word	0x40014800

080019e0 <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 0301 	and.w	r3, r3, #1
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	bf0c      	ite	eq
 80019f4:	2301      	moveq	r3, #1
 80019f6:	2300      	movne	r3, #0
 80019f8:	b2db      	uxtb	r3, r3
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	370c      	adds	r7, #12
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr

08001a06 <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 8001a06:	b480      	push	{r7}
 8001a08:	b083      	sub	sp, #12
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	6078      	str	r0, [r7, #4]
 8001a0e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	431a      	orrs	r2, r3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	605a      	str	r2, [r3, #4]
}
 8001a20:	bf00      	nop
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	431a      	orrs	r2, r3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	609a      	str	r2, [r3, #8]
}
 8001a46:	bf00      	nop
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr

08001a52 <LL_USART_SetBaudRate>:
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 8001a52:	b4b0      	push	{r4, r5, r7}
 8001a54:	b085      	sub	sp, #20
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	60f8      	str	r0, [r7, #12]
 8001a5a:	60b9      	str	r1, [r7, #8]
 8001a5c:	607a      	str	r2, [r7, #4]
 8001a5e:	603b      	str	r3, [r7, #0]
  register uint32_t usartdiv = 0x0U;
 8001a60:	2500      	movs	r5, #0
  register uint32_t brrtemp = 0x0U;
 8001a62:	2400      	movs	r4, #0

  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a6a:	d114      	bne.n	8001a96 <LL_USART_SetBaudRate+0x44>
  {
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	005a      	lsls	r2, r3, #1
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	085b      	lsrs	r3, r3, #1
 8001a74:	441a      	add	r2, r3
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a7c:	b29b      	uxth	r3, r3
 8001a7e:	461d      	mov	r5, r3
    brrtemp = usartdiv & 0xFFF0U;
 8001a80:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 8001a84:	402c      	ands	r4, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001a86:	086b      	lsrs	r3, r5, #1
 8001a88:	b29b      	uxth	r3, r3
 8001a8a:	f003 0307 	and.w	r3, r3, #7
 8001a8e:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	60dc      	str	r4, [r3, #12]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
  }
}
 8001a94:	e00a      	b.n	8001aac <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	085a      	lsrs	r2, r3, #1
 8001a9a:	68bb      	ldr	r3, [r7, #8]
 8001a9c:	441a      	add	r2, r3
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	60da      	str	r2, [r3, #12]
}
 8001aac:	bf00      	nop
 8001aae:	3714      	adds	r7, #20
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bcb0      	pop	{r4, r5, r7}
 8001ab4:	4770      	bx	lr
	...

08001ab8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b088      	sub	sp, #32
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f7ff ff88 	bl	80019e0 <LL_USART_IsEnabled>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d14e      	bne.n	8001b74 <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	4b29      	ldr	r3, [pc, #164]	; (8001b80 <LL_USART_Init+0xc8>)
 8001adc:	4013      	ands	r3, r2
 8001ade:	683a      	ldr	r2, [r7, #0]
 8001ae0:	6851      	ldr	r1, [r2, #4]
 8001ae2:	683a      	ldr	r2, [r7, #0]
 8001ae4:	68d2      	ldr	r2, [r2, #12]
 8001ae6:	4311      	orrs	r1, r2
 8001ae8:	683a      	ldr	r2, [r7, #0]
 8001aea:	6912      	ldr	r2, [r2, #16]
 8001aec:	4311      	orrs	r1, r2
 8001aee:	683a      	ldr	r2, [r7, #0]
 8001af0:	6992      	ldr	r2, [r2, #24]
 8001af2:	430a      	orrs	r2, r1
 8001af4:	431a      	orrs	r2, r3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	4619      	mov	r1, r3
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	f7ff ff80 	bl	8001a06 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	695b      	ldr	r3, [r3, #20]
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	6878      	ldr	r0, [r7, #4]
 8001b0e:	f7ff ff8d 	bl	8001a2c <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a1b      	ldr	r2, [pc, #108]	; (8001b84 <LL_USART_Init+0xcc>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d104      	bne.n	8001b24 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8001b1a:	2000      	movs	r0, #0
 8001b1c:	f7ff fa7c 	bl	8001018 <LL_RCC_GetUSARTClockFreq>
 8001b20:	61b8      	str	r0, [r7, #24]
 8001b22:	e016      	b.n	8001b52 <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	4a18      	ldr	r2, [pc, #96]	; (8001b88 <LL_USART_Init+0xd0>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d107      	bne.n	8001b3c <LL_USART_Init+0x84>
    {
#if defined (RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8001b2c:	f107 0308 	add.w	r3, r7, #8
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7ff fa4b 	bl	8000fcc <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	61bb      	str	r3, [r7, #24]
 8001b3a:	e00a      	b.n	8001b52 <LL_USART_Init+0x9a>
#endif
    }
    else if (USARTx == USART3)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	4a13      	ldr	r2, [pc, #76]	; (8001b8c <LL_USART_Init+0xd4>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d106      	bne.n	8001b52 <LL_USART_Init+0x9a>
    {
#if defined (RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8001b44:	f107 0308 	add.w	r3, r7, #8
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff fa3f 	bl	8000fcc <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8001b52:	69bb      	ldr	r3, [r7, #24]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d00d      	beq.n	8001b74 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d009      	beq.n	8001b74 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 8001b60:	2300      	movs	r3, #0
 8001b62:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	699a      	ldr	r2, [r3, #24]
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	69b9      	ldr	r1, [r7, #24]
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f7ff ff6f 	bl	8001a52 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001b74:	7ffb      	ldrb	r3, [r7, #31]
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3720      	adds	r7, #32
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	efff69f3 	.word	0xefff69f3
 8001b84:	40013800 	.word	0x40013800
 8001b88:	40004400 	.word	0x40004400
 8001b8c:	40004800 	.word	0x40004800

08001b90 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001b9a:	687a      	ldr	r2, [r7, #4]
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ba2:	4a07      	ldr	r2, [pc, #28]	; (8001bc0 <LL_InitTick+0x30>)
 8001ba4:	3b01      	subs	r3, #1
 8001ba6:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001ba8:	4b05      	ldr	r3, [pc, #20]	; (8001bc0 <LL_InitTick+0x30>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bae:	4b04      	ldr	r3, [pc, #16]	; (8001bc0 <LL_InitTick+0x30>)
 8001bb0:	2205      	movs	r2, #5
 8001bb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001bb4:	bf00      	nop
 8001bb6:	370c      	adds	r7, #12
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr
 8001bc0:	e000e010 	.word	0xe000e010

08001bc4 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001bcc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f7ff ffdd 	bl	8001b90 <LL_InitTick>
}
 8001bd6:	bf00      	nop
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
	...

08001be0 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b085      	sub	sp, #20
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8001be8:	4b0e      	ldr	r3, [pc, #56]	; (8001c24 <LL_mDelay+0x44>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8001bee:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bf6:	d00c      	beq.n	8001c12 <LL_mDelay+0x32>
  {
    Delay++;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8001bfe:	e008      	b.n	8001c12 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001c00:	4b08      	ldr	r3, [pc, #32]	; (8001c24 <LL_mDelay+0x44>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d002      	beq.n	8001c12 <LL_mDelay+0x32>
    {
      Delay--;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	3b01      	subs	r3, #1
 8001c10:	607b      	str	r3, [r7, #4]
  while (Delay)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d1f3      	bne.n	8001c00 <LL_mDelay+0x20>
    }
  }
}
 8001c18:	bf00      	nop
 8001c1a:	3714      	adds	r7, #20
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr
 8001c24:	e000e010 	.word	0xe000e010

08001c28 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001c30:	4a04      	ldr	r2, [pc, #16]	; (8001c44 <LL_SetSystemCoreClock+0x1c>)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6013      	str	r3, [r2, #0]
}
 8001c36:	bf00      	nop
 8001c38:	370c      	adds	r7, #12
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	20000000 	.word	0x20000000

08001c48 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001c52:	79fb      	ldrb	r3, [r7, #7]
 8001c54:	f003 021f 	and.w	r2, r3, #31
 8001c58:	4907      	ldr	r1, [pc, #28]	; (8001c78 <NVIC_EnableIRQ+0x30>)
 8001c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5e:	095b      	lsrs	r3, r3, #5
 8001c60:	2001      	movs	r0, #1
 8001c62:	fa00 f202 	lsl.w	r2, r0, r2
 8001c66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001c6a:	bf00      	nop
 8001c6c:	370c      	adds	r7, #12
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	e000e100 	.word	0xe000e100

08001c7c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	4603      	mov	r3, r0
 8001c84:	6039      	str	r1, [r7, #0]
 8001c86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001c88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	da0b      	bge.n	8001ca8 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	b2da      	uxtb	r2, r3
 8001c94:	490c      	ldr	r1, [pc, #48]	; (8001cc8 <NVIC_SetPriority+0x4c>)
 8001c96:	79fb      	ldrb	r3, [r7, #7]
 8001c98:	f003 030f 	and.w	r3, r3, #15
 8001c9c:	3b04      	subs	r3, #4
 8001c9e:	0112      	lsls	r2, r2, #4
 8001ca0:	b2d2      	uxtb	r2, r2
 8001ca2:	440b      	add	r3, r1
 8001ca4:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ca6:	e009      	b.n	8001cbc <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	b2da      	uxtb	r2, r3
 8001cac:	4907      	ldr	r1, [pc, #28]	; (8001ccc <NVIC_SetPriority+0x50>)
 8001cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb2:	0112      	lsls	r2, r2, #4
 8001cb4:	b2d2      	uxtb	r2, r2
 8001cb6:	440b      	add	r3, r1
 8001cb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001cbc:	bf00      	nop
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr
 8001cc8:	e000ed00 	.word	0xe000ed00
 8001ccc:	e000e100 	.word	0xe000e100

08001cd0 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8001cd8:	4b08      	ldr	r3, [pc, #32]	; (8001cfc <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001cda:	695a      	ldr	r2, [r3, #20]
 8001cdc:	4907      	ldr	r1, [pc, #28]	; (8001cfc <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001ce4:	4b05      	ldr	r3, [pc, #20]	; (8001cfc <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001ce6:	695a      	ldr	r2, [r3, #20]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	4013      	ands	r3, r2
 8001cec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001cee:	68fb      	ldr	r3, [r7, #12]
}
 8001cf0:	bf00      	nop
 8001cf2:	3714      	adds	r7, #20
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr
 8001cfc:	40021000 	.word	0x40021000

08001d00 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8001d04:	2001      	movs	r0, #1
 8001d06:	f7ff ffe3 	bl	8001cd0 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, 0);
 8001d0a:	2100      	movs	r1, #0
 8001d0c:	2010      	movs	r0, #16
 8001d0e:	f7ff ffb5 	bl	8001c7c <NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001d12:	2010      	movs	r0, #16
 8001d14:	f7ff ff98 	bl	8001c48 <NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel7_IRQn, 0);
 8001d18:	2100      	movs	r1, #0
 8001d1a:	2011      	movs	r0, #17
 8001d1c:	f7ff ffae 	bl	8001c7c <NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001d20:	2011      	movs	r0, #17
 8001d22:	f7ff ff91 	bl	8001c48 <NVIC_EnableIRQ>

}
 8001d26:	bf00      	nop
 8001d28:	bd80      	pop	{r7, pc}
	...

08001d2c <LL_AHB1_GRP1_EnableClock>:
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b085      	sub	sp, #20
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8001d34:	4b08      	ldr	r3, [pc, #32]	; (8001d58 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d36:	695a      	ldr	r2, [r3, #20]
 8001d38:	4907      	ldr	r1, [pc, #28]	; (8001d58 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001d40:	4b05      	ldr	r3, [pc, #20]	; (8001d58 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d42:	695a      	ldr	r2, [r3, #20]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	4013      	ands	r3, r2
 8001d48:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
}
 8001d4c:	bf00      	nop
 8001d4e:	3714      	adds	r7, #20
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr
 8001d58:	40021000 	.word	0x40021000

08001d5c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001d60:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001d64:	f7ff ffe2 	bl	8001d2c <LL_AHB1_GRP1_EnableClock>

}
 8001d68:	bf00      	nop
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <NVIC_SetPriorityGrouping>:
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	f003 0307 	and.w	r3, r3, #7
 8001d7a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d7c:	4b0c      	ldr	r3, [pc, #48]	; (8001db0 <NVIC_SetPriorityGrouping+0x44>)
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d82:	68ba      	ldr	r2, [r7, #8]
 8001d84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d88:	4013      	ands	r3, r2
 8001d8a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d9e:	4a04      	ldr	r2, [pc, #16]	; (8001db0 <NVIC_SetPriorityGrouping+0x44>)
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	60d3      	str	r3, [r2, #12]
}
 8001da4:	bf00      	nop
 8001da6:	3714      	adds	r7, #20
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	e000ed00 	.word	0xe000ed00

08001db4 <LL_DMA_GetDataLength>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	3b01      	subs	r3, #1
 8001dc2:	4a06      	ldr	r2, [pc, #24]	; (8001ddc <LL_DMA_GetDataLength+0x28>)
 8001dc4:	5cd3      	ldrb	r3, [r2, r3]
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	4413      	add	r3, r2
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	b29b      	uxth	r3, r3
                   DMA_CNDTR_NDT));
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	370c      	adds	r7, #12
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr
 8001ddc:	08005444 	.word	0x08005444

08001de0 <LL_RCC_HSI_Enable>:
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001de4:	4b05      	ldr	r3, [pc, #20]	; (8001dfc <LL_RCC_HSI_Enable+0x1c>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a04      	ldr	r2, [pc, #16]	; (8001dfc <LL_RCC_HSI_Enable+0x1c>)
 8001dea:	f043 0301 	orr.w	r3, r3, #1
 8001dee:	6013      	str	r3, [r2, #0]
}
 8001df0:	bf00      	nop
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	40021000 	.word	0x40021000

08001e00 <LL_RCC_HSI_IsReady>:
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001e04:	4b06      	ldr	r3, [pc, #24]	; (8001e20 <LL_RCC_HSI_IsReady+0x20>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 0302 	and.w	r3, r3, #2
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	bf0c      	ite	eq
 8001e10:	2301      	moveq	r3, #1
 8001e12:	2300      	movne	r3, #0
 8001e14:	b2db      	uxtb	r3, r3
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr
 8001e20:	40021000 	.word	0x40021000

08001e24 <LL_RCC_HSI_SetCalibTrimming>:
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8001e2c:	4b07      	ldr	r3, [pc, #28]	; (8001e4c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	00db      	lsls	r3, r3, #3
 8001e38:	4904      	ldr	r1, [pc, #16]	; (8001e4c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	600b      	str	r3, [r1, #0]
}
 8001e3e:	bf00      	nop
 8001e40:	370c      	adds	r7, #12
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	40021000 	.word	0x40021000

08001e50 <LL_RCC_SetSysClkSource>:
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001e58:	4b06      	ldr	r3, [pc, #24]	; (8001e74 <LL_RCC_SetSysClkSource+0x24>)
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	f023 0203 	bic.w	r2, r3, #3
 8001e60:	4904      	ldr	r1, [pc, #16]	; (8001e74 <LL_RCC_SetSysClkSource+0x24>)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4313      	orrs	r3, r2
 8001e66:	604b      	str	r3, [r1, #4]
}
 8001e68:	bf00      	nop
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr
 8001e74:	40021000 	.word	0x40021000

08001e78 <LL_RCC_GetSysClkSource>:
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001e7c:	4b04      	ldr	r3, [pc, #16]	; (8001e90 <LL_RCC_GetSysClkSource+0x18>)
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f003 030c 	and.w	r3, r3, #12
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	40021000 	.word	0x40021000

08001e94 <LL_RCC_SetAHBPrescaler>:
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001e9c:	4b06      	ldr	r3, [pc, #24]	; (8001eb8 <LL_RCC_SetAHBPrescaler+0x24>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ea4:	4904      	ldr	r1, [pc, #16]	; (8001eb8 <LL_RCC_SetAHBPrescaler+0x24>)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	604b      	str	r3, [r1, #4]
}
 8001eac:	bf00      	nop
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr
 8001eb8:	40021000 	.word	0x40021000

08001ebc <LL_RCC_SetAPB1Prescaler>:
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001ec4:	4b06      	ldr	r3, [pc, #24]	; (8001ee0 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ecc:	4904      	ldr	r1, [pc, #16]	; (8001ee0 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	604b      	str	r3, [r1, #4]
}
 8001ed4:	bf00      	nop
 8001ed6:	370c      	adds	r7, #12
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr
 8001ee0:	40021000 	.word	0x40021000

08001ee4 <LL_RCC_SetAPB2Prescaler>:
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001eec:	4b06      	ldr	r3, [pc, #24]	; (8001f08 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ef4:	4904      	ldr	r1, [pc, #16]	; (8001f08 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	604b      	str	r3, [r1, #4]
}
 8001efc:	bf00      	nop
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr
 8001f08:	40021000 	.word	0x40021000

08001f0c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b085      	sub	sp, #20
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001f14:	4b08      	ldr	r3, [pc, #32]	; (8001f38 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f16:	69da      	ldr	r2, [r3, #28]
 8001f18:	4907      	ldr	r1, [pc, #28]	; (8001f38 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001f20:	4b05      	ldr	r3, [pc, #20]	; (8001f38 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f22:	69da      	ldr	r2, [r3, #28]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4013      	ands	r3, r2
 8001f28:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
}
 8001f2c:	bf00      	nop
 8001f2e:	3714      	adds	r7, #20
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr
 8001f38:	40021000 	.word	0x40021000

08001f3c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b085      	sub	sp, #20
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001f44:	4b08      	ldr	r3, [pc, #32]	; (8001f68 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001f46:	699a      	ldr	r2, [r3, #24]
 8001f48:	4907      	ldr	r1, [pc, #28]	; (8001f68 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001f50:	4b05      	ldr	r3, [pc, #20]	; (8001f68 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001f52:	699a      	ldr	r2, [r3, #24]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	4013      	ands	r3, r2
 8001f58:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
}
 8001f5c:	bf00      	nop
 8001f5e:	3714      	adds	r7, #20
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr
 8001f68:	40021000 	.word	0x40021000

08001f6c <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001f74:	4b06      	ldr	r3, [pc, #24]	; (8001f90 <LL_FLASH_SetLatency+0x24>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f023 0207 	bic.w	r2, r3, #7
 8001f7c:	4904      	ldr	r1, [pc, #16]	; (8001f90 <LL_FLASH_SetLatency+0x24>)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	600b      	str	r3, [r1, #0]
}
 8001f84:	bf00      	nop
 8001f86:	370c      	adds	r7, #12
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr
 8001f90:	40022000 	.word	0x40022000

08001f94 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001f98:	4b04      	ldr	r3, [pc, #16]	; (8001fac <LL_FLASH_GetLatency+0x18>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 0307 	and.w	r3, r3, #7
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	40022000 	.word	0x40022000

08001fb0 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2b04      	cmp	r3, #4
 8001fbc:	d106      	bne.n	8001fcc <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001fbe:	4b09      	ldr	r3, [pc, #36]	; (8001fe4 <LL_SYSTICK_SetClkSource+0x34>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a08      	ldr	r2, [pc, #32]	; (8001fe4 <LL_SYSTICK_SetClkSource+0x34>)
 8001fc4:	f043 0304 	orr.w	r3, r3, #4
 8001fc8:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 8001fca:	e005      	b.n	8001fd8 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001fcc:	4b05      	ldr	r3, [pc, #20]	; (8001fe4 <LL_SYSTICK_SetClkSource+0x34>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a04      	ldr	r2, [pc, #16]	; (8001fe4 <LL_SYSTICK_SetClkSource+0x34>)
 8001fd2:	f023 0304 	bic.w	r3, r3, #4
 8001fd6:	6013      	str	r3, [r2, #0]
}
 8001fd8:	bf00      	nop
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr
 8001fe4:	e000e010 	.word	0xe000e010

08001fe8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fe8:	b5b0      	push	{r4, r5, r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af04      	add	r7, sp, #16

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001fee:	2001      	movs	r0, #1
 8001ff0:	f7ff ffa4 	bl	8001f3c <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001ff4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001ff8:	f7ff ff88 	bl	8001f0c <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ffc:	2003      	movs	r0, #3
 8001ffe:	f7ff feb5 	bl	8001d6c <NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002002:	f000 f847 	bl	8002094 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002006:	f7ff fea9 	bl	8001d5c <MX_GPIO_Init>
  MX_DMA_Init();
 800200a:	f7ff fe79 	bl	8001d00 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800200e:	f000 ffc7 	bl	8002fa0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8002012:	f000 fc07 	bl	8002824 <MX_TIM2_Init>

  USART2_RegisterCallback(proccesDmaData);
 8002016:	4819      	ldr	r0, [pc, #100]	; (800207c <main+0x94>)
 8002018:	f000 ffb0 	bl	8002f7c <USART2_RegisterCallback>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint8_t occupied_memory = DMA_USART2_BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6);
 800201c:	2106      	movs	r1, #6
 800201e:	4818      	ldr	r0, [pc, #96]	; (8002080 <main+0x98>)
 8002020:	f7ff fec8 	bl	8001db4 <LL_DMA_GetDataLength>
 8002024:	4603      	mov	r3, r0
 8002026:	b2db      	uxtb	r3, r3
 8002028:	425b      	negs	r3, r3
 800202a:	71fb      	strb	r3, [r7, #7]
	  float load = occupied_memory / (float) DMA_USART2_BUFFER_SIZE * 100;
 800202c:	79fb      	ldrb	r3, [r7, #7]
 800202e:	ee07 3a90 	vmov	s15, r3
 8002032:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002036:	eddf 6a13 	vldr	s13, [pc, #76]	; 8002084 <main+0x9c>
 800203a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800203e:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8002088 <main+0xa0>
 8002042:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002046:	edc7 7a00 	vstr	s15, [r7]

	  snprintf(tx_data, sizeof(tx_data), "Buffer capacity: %d bytes, occupied memory: %d bytes, load: %.2f %%\n\r",
 800204a:	79fd      	ldrb	r5, [r7, #7]
 800204c:	6838      	ldr	r0, [r7, #0]
 800204e:	f7fe fa7b 	bl	8000548 <__aeabi_f2d>
 8002052:	4603      	mov	r3, r0
 8002054:	460c      	mov	r4, r1
 8002056:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800205a:	9500      	str	r5, [sp, #0]
 800205c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002060:	4a0a      	ldr	r2, [pc, #40]	; (800208c <main+0xa4>)
 8002062:	2180      	movs	r1, #128	; 0x80
 8002064:	480a      	ldr	r0, [pc, #40]	; (8002090 <main+0xa8>)
 8002066:	f001 fdb1 	bl	8003bcc <sniprintf>
			  DMA_USART2_BUFFER_SIZE, occupied_memory, load);
	  USART2_PutBuffer(tx_data, sizeof(tx_data));
 800206a:	2180      	movs	r1, #128	; 0x80
 800206c:	4808      	ldr	r0, [pc, #32]	; (8002090 <main+0xa8>)
 800206e:	f001 f87d 	bl	800316c <USART2_PutBuffer>

	  LL_mDelay(200);
 8002072:	20c8      	movs	r0, #200	; 0xc8
 8002074:	f7ff fdb4 	bl	8001be0 <LL_mDelay>
  {
 8002078:	e7d0      	b.n	800201c <main+0x34>
 800207a:	bf00      	nop
 800207c:	08002101 	.word	0x08002101
 8002080:	40020000 	.word	0x40020000
 8002084:	43800000 	.word	0x43800000
 8002088:	42c80000 	.word	0x42c80000
 800208c:	080053d0 	.word	0x080053d0
 8002090:	2000020c 	.word	0x2000020c

08002094 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8002098:	2000      	movs	r0, #0
 800209a:	f7ff ff67 	bl	8001f6c <LL_FLASH_SetLatency>

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0)
 800209e:	f7ff ff79 	bl	8001f94 <LL_FLASH_GetLatency>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <SystemClock_Config+0x18>
  {
  Error_Handler();
 80020a8:	f000 f8b6 	bl	8002218 <Error_Handler>
  }
  LL_RCC_HSI_Enable();
 80020ac:	f7ff fe98 	bl	8001de0 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80020b0:	bf00      	nop
 80020b2:	f7ff fea5 	bl	8001e00 <LL_RCC_HSI_IsReady>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d1fa      	bne.n	80020b2 <SystemClock_Config+0x1e>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 80020bc:	2010      	movs	r0, #16
 80020be:	f7ff feb1 	bl	8001e24 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80020c2:	2000      	movs	r0, #0
 80020c4:	f7ff fee6 	bl	8001e94 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80020c8:	2000      	movs	r0, #0
 80020ca:	f7ff fef7 	bl	8001ebc <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 80020ce:	2000      	movs	r0, #0
 80020d0:	f7ff ff08 	bl	8001ee4 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 80020d4:	2000      	movs	r0, #0
 80020d6:	f7ff febb 	bl	8001e50 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 80020da:	bf00      	nop
 80020dc:	f7ff fecc 	bl	8001e78 <LL_RCC_GetSysClkSource>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d1fa      	bne.n	80020dc <SystemClock_Config+0x48>
  {

  }
  LL_Init1msTick(8000000);
 80020e6:	4805      	ldr	r0, [pc, #20]	; (80020fc <SystemClock_Config+0x68>)
 80020e8:	f7ff fd6c 	bl	8001bc4 <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 80020ec:	2004      	movs	r0, #4
 80020ee:	f7ff ff5f 	bl	8001fb0 <LL_SYSTICK_SetClkSource>
  LL_SetSystemCoreClock(8000000);
 80020f2:	4802      	ldr	r0, [pc, #8]	; (80020fc <SystemClock_Config+0x68>)
 80020f4:	f7ff fd98 	bl	8001c28 <LL_SetSystemCoreClock>
}
 80020f8:	bf00      	nop
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	007a1200 	.word	0x007a1200

08002100 <proccesDmaData>:

void proccesDmaData(uint8_t* sign, uint16_t len)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b086      	sub	sp, #24
 8002104:	af02      	add	r7, sp, #8
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	460b      	mov	r3, r1
 800210a:	807b      	strh	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++) {
 800210c:	2300      	movs	r3, #0
 800210e:	73fb      	strb	r3, [r7, #15]
 8002110:	e06e      	b.n	80021f0 <proccesDmaData+0xf0>
		if (*(sign+i) == '#') {
 8002112:	7bfb      	ldrb	r3, [r7, #15]
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	4413      	add	r3, r2
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	2b23      	cmp	r3, #35	; 0x23
 800211c:	d103      	bne.n	8002126 <proccesDmaData+0x26>
			go = 1;
 800211e:	4b39      	ldr	r3, [pc, #228]	; (8002204 <proccesDmaData+0x104>)
 8002120:	2201      	movs	r2, #1
 8002122:	701a      	strb	r2, [r3, #0]
			continue;
 8002124:	e061      	b.n	80021ea <proccesDmaData+0xea>
		}

		if (go) {
 8002126:	4b37      	ldr	r3, [pc, #220]	; (8002204 <proccesDmaData+0x104>)
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d05d      	beq.n	80021ea <proccesDmaData+0xea>
			if (*(sign+i) != '$') {
 800212e:	7bfb      	ldrb	r3, [r7, #15]
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	4413      	add	r3, r2
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	2b24      	cmp	r3, #36	; 0x24
 8002138:	d03b      	beq.n	80021b2 <proccesDmaData+0xb2>
				if (++counter >= 35) {
 800213a:	4b33      	ldr	r3, [pc, #204]	; (8002208 <proccesDmaData+0x108>)
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	3301      	adds	r3, #1
 8002140:	b2da      	uxtb	r2, r3
 8002142:	4b31      	ldr	r3, [pc, #196]	; (8002208 <proccesDmaData+0x108>)
 8002144:	701a      	strb	r2, [r3, #0]
 8002146:	4b30      	ldr	r3, [pc, #192]	; (8002208 <proccesDmaData+0x108>)
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	2b22      	cmp	r3, #34	; 0x22
 800214c:	d90c      	bls.n	8002168 <proccesDmaData+0x68>
					letters.capital_letter = 0; letters.small_letter = 0;
 800214e:	4b2f      	ldr	r3, [pc, #188]	; (800220c <proccesDmaData+0x10c>)
 8002150:	2200      	movs	r2, #0
 8002152:	705a      	strb	r2, [r3, #1]
 8002154:	4b2d      	ldr	r3, [pc, #180]	; (800220c <proccesDmaData+0x10c>)
 8002156:	2200      	movs	r2, #0
 8002158:	701a      	strb	r2, [r3, #0]
					counter = 0; go = 0;
 800215a:	4b2b      	ldr	r3, [pc, #172]	; (8002208 <proccesDmaData+0x108>)
 800215c:	2200      	movs	r2, #0
 800215e:	701a      	strb	r2, [r3, #0]
 8002160:	4b28      	ldr	r3, [pc, #160]	; (8002204 <proccesDmaData+0x104>)
 8002162:	2200      	movs	r2, #0
 8002164:	701a      	strb	r2, [r3, #0]
 8002166:	e040      	b.n	80021ea <proccesDmaData+0xea>
				}

				else {
					if(*(sign+i) >= 'A' && *(sign+i) <= 'Z') {
 8002168:	7bfb      	ldrb	r3, [r7, #15]
 800216a:	687a      	ldr	r2, [r7, #4]
 800216c:	4413      	add	r3, r2
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	2b40      	cmp	r3, #64	; 0x40
 8002172:	d90b      	bls.n	800218c <proccesDmaData+0x8c>
 8002174:	7bfb      	ldrb	r3, [r7, #15]
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	4413      	add	r3, r2
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	2b5a      	cmp	r3, #90	; 0x5a
 800217e:	d805      	bhi.n	800218c <proccesDmaData+0x8c>
						letters.capital_letter++;
 8002180:	4b22      	ldr	r3, [pc, #136]	; (800220c <proccesDmaData+0x10c>)
 8002182:	785b      	ldrb	r3, [r3, #1]
 8002184:	3301      	adds	r3, #1
 8002186:	b2da      	uxtb	r2, r3
 8002188:	4b20      	ldr	r3, [pc, #128]	; (800220c <proccesDmaData+0x10c>)
 800218a:	705a      	strb	r2, [r3, #1]
					}

					if(*(sign+i) >= 'a' && *(sign+i) <= 'z') {
 800218c:	7bfb      	ldrb	r3, [r7, #15]
 800218e:	687a      	ldr	r2, [r7, #4]
 8002190:	4413      	add	r3, r2
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	2b60      	cmp	r3, #96	; 0x60
 8002196:	d928      	bls.n	80021ea <proccesDmaData+0xea>
 8002198:	7bfb      	ldrb	r3, [r7, #15]
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	4413      	add	r3, r2
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	2b7a      	cmp	r3, #122	; 0x7a
 80021a2:	d822      	bhi.n	80021ea <proccesDmaData+0xea>
						letters.small_letter++;
 80021a4:	4b19      	ldr	r3, [pc, #100]	; (800220c <proccesDmaData+0x10c>)
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	3301      	adds	r3, #1
 80021aa:	b2da      	uxtb	r2, r3
 80021ac:	4b17      	ldr	r3, [pc, #92]	; (800220c <proccesDmaData+0x10c>)
 80021ae:	701a      	strb	r2, [r3, #0]
 80021b0:	e01b      	b.n	80021ea <proccesDmaData+0xea>
				}
			}

			else {
				snprintf(tx_data, sizeof(tx_data), "Capital letters: %d\n\rSmall letters: %d\n\r",
						letters.capital_letter, letters.small_letter);
 80021b2:	4b16      	ldr	r3, [pc, #88]	; (800220c <proccesDmaData+0x10c>)
 80021b4:	785b      	ldrb	r3, [r3, #1]
				snprintf(tx_data, sizeof(tx_data), "Capital letters: %d\n\rSmall letters: %d\n\r",
 80021b6:	461a      	mov	r2, r3
						letters.capital_letter, letters.small_letter);
 80021b8:	4b14      	ldr	r3, [pc, #80]	; (800220c <proccesDmaData+0x10c>)
 80021ba:	781b      	ldrb	r3, [r3, #0]
				snprintf(tx_data, sizeof(tx_data), "Capital letters: %d\n\rSmall letters: %d\n\r",
 80021bc:	9300      	str	r3, [sp, #0]
 80021be:	4613      	mov	r3, r2
 80021c0:	4a13      	ldr	r2, [pc, #76]	; (8002210 <proccesDmaData+0x110>)
 80021c2:	2180      	movs	r1, #128	; 0x80
 80021c4:	4813      	ldr	r0, [pc, #76]	; (8002214 <proccesDmaData+0x114>)
 80021c6:	f001 fd01 	bl	8003bcc <sniprintf>
				USART2_PutBuffer(tx_data, sizeof(tx_data));
 80021ca:	2180      	movs	r1, #128	; 0x80
 80021cc:	4811      	ldr	r0, [pc, #68]	; (8002214 <proccesDmaData+0x114>)
 80021ce:	f000 ffcd 	bl	800316c <USART2_PutBuffer>

				letters.capital_letter = 0; letters.small_letter = 0;
 80021d2:	4b0e      	ldr	r3, [pc, #56]	; (800220c <proccesDmaData+0x10c>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	705a      	strb	r2, [r3, #1]
 80021d8:	4b0c      	ldr	r3, [pc, #48]	; (800220c <proccesDmaData+0x10c>)
 80021da:	2200      	movs	r2, #0
 80021dc:	701a      	strb	r2, [r3, #0]
				go = 0; counter = 0;
 80021de:	4b09      	ldr	r3, [pc, #36]	; (8002204 <proccesDmaData+0x104>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	701a      	strb	r2, [r3, #0]
 80021e4:	4b08      	ldr	r3, [pc, #32]	; (8002208 <proccesDmaData+0x108>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < len; i++) {
 80021ea:	7bfb      	ldrb	r3, [r7, #15]
 80021ec:	3301      	adds	r3, #1
 80021ee:	73fb      	strb	r3, [r7, #15]
 80021f0:	7bfb      	ldrb	r3, [r7, #15]
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	887a      	ldrh	r2, [r7, #2]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d88b      	bhi.n	8002112 <proccesDmaData+0x12>
			}
		}
	}
}
 80021fa:	bf00      	nop
 80021fc:	3710      	adds	r7, #16
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	200001f1 	.word	0x200001f1
 8002208:	200001f0 	.word	0x200001f0
 800220c:	20000208 	.word	0x20000208
 8002210:	08005418 	.word	0x08005418
 8002214:	2000020c 	.word	0x2000020c

08002218 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800221c:	bf00      	nop
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
	...

08002228 <LL_DMA_DisableChannel>:
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	3b01      	subs	r3, #1
 8002236:	4a0b      	ldr	r2, [pc, #44]	; (8002264 <LL_DMA_DisableChannel+0x3c>)
 8002238:	5cd3      	ldrb	r3, [r2, r3]
 800223a:	461a      	mov	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	4413      	add	r3, r2
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	683a      	ldr	r2, [r7, #0]
 8002244:	3a01      	subs	r2, #1
 8002246:	4907      	ldr	r1, [pc, #28]	; (8002264 <LL_DMA_DisableChannel+0x3c>)
 8002248:	5c8a      	ldrb	r2, [r1, r2]
 800224a:	4611      	mov	r1, r2
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	440a      	add	r2, r1
 8002250:	f023 0301 	bic.w	r3, r3, #1
 8002254:	6013      	str	r3, [r2, #0]
}
 8002256:	bf00      	nop
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	0800544c 	.word	0x0800544c

08002268 <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002278:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800227c:	bf0c      	ite	eq
 800227e:	2301      	moveq	r3, #1
 8002280:	2300      	movne	r3, #0
 8002282:	b2db      	uxtb	r3, r3
}
 8002284:	4618      	mov	r0, r3
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr

08002290 <LL_DMA_IsActiveFlag_TC7>:
  * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80022a4:	bf0c      	ite	eq
 80022a6:	2301      	moveq	r3, #1
 80022a8:	2300      	movne	r3, #0
 80022aa:	b2db      	uxtb	r3, r3
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <LL_DMA_IsActiveFlag_HT6>:
  * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80022cc:	bf0c      	ite	eq
 80022ce:	2301      	moveq	r3, #1
 80022d0:	2300      	movne	r3, #0
 80022d2:	b2db      	uxtb	r3, r3
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <LL_DMA_ClearFlag_TC6>:
  * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80022ee:	605a      	str	r2, [r3, #4]
}
 80022f0:	bf00      	nop
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <LL_DMA_ClearFlag_TC7>:
  * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800230a:	605a      	str	r2, [r3, #4]
}
 800230c:	bf00      	nop
 800230e:	370c      	adds	r7, #12
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr

08002318 <LL_DMA_ClearFlag_HT6>:
  * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
{
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002326:	605a      	str	r2, [r3, #4]
}
 8002328:	bf00      	nop
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <LL_USART_IsActiveFlag_IDLE>:
  * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(USART_TypeDef *USARTx)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE));
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	69db      	ldr	r3, [r3, #28]
 8002340:	f003 0310 	and.w	r3, r3, #16
 8002344:	2b10      	cmp	r3, #16
 8002346:	bf0c      	ite	eq
 8002348:	2301      	moveq	r3, #1
 800234a:	2300      	movne	r3, #0
 800234c:	b2db      	uxtb	r3, r3
}
 800234e:	4618      	mov	r0, r3
 8002350:	370c      	adds	r7, #12
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr

0800235a <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 800235a:	b480      	push	{r7}
 800235c:	b083      	sub	sp, #12
 800235e:	af00      	add	r7, sp, #0
 8002360:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC));
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	69db      	ldr	r3, [r3, #28]
 8002366:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800236a:	2b40      	cmp	r3, #64	; 0x40
 800236c:	bf0c      	ite	eq
 800236e:	2301      	moveq	r3, #1
 8002370:	2300      	movne	r3, #0
 8002372:	b2db      	uxtb	r3, r3
}
 8002374:	4618      	mov	r0, r3
 8002376:	370c      	adds	r7, #12
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <LL_USART_ClearFlag_IDLE>:
  * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
{
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2210      	movs	r2, #16
 800238c:	621a      	str	r2, [r3, #32]
}
 800238e:	bf00      	nop
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr

0800239a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800239a:	b480      	push	{r7}
 800239c:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800239e:	bf00      	nop
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr

080023a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023ac:	e7fe      	b.n	80023ac <HardFault_Handler+0x4>

080023ae <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023ae:	b480      	push	{r7}
 80023b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023b2:	e7fe      	b.n	80023b2 <MemManage_Handler+0x4>

080023b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023b8:	e7fe      	b.n	80023b8 <BusFault_Handler+0x4>

080023ba <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023ba:	b480      	push	{r7}
 80023bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023be:	e7fe      	b.n	80023be <UsageFault_Handler+0x4>

080023c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023c4:	bf00      	nop
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr

080023ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023ce:	b480      	push	{r7}
 80023d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023d2:	bf00      	nop
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr

080023ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023ea:	b480      	push	{r7}
 80023ec:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023ee:	bf00      	nop
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC6(DMA1) == SET)
 80023fc:	480c      	ldr	r0, [pc, #48]	; (8002430 <DMA1_Channel6_IRQHandler+0x38>)
 80023fe:	f7ff ff33 	bl	8002268 <LL_DMA_IsActiveFlag_TC6>
 8002402:	4603      	mov	r3, r0
 8002404:	2b01      	cmp	r3, #1
 8002406:	d105      	bne.n	8002414 <DMA1_Channel6_IRQHandler+0x1c>
	{
		USART2_CheckDmaReception();
 8002408:	f000 fed0 	bl	80031ac <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_TC6(DMA1);
 800240c:	4808      	ldr	r0, [pc, #32]	; (8002430 <DMA1_Channel6_IRQHandler+0x38>)
 800240e:	f7ff ff67 	bl	80022e0 <LL_DMA_ClearFlag_TC6>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
	{
		USART2_CheckDmaReception();
		LL_DMA_ClearFlag_HT6(DMA1);
	}
}
 8002412:	e00a      	b.n	800242a <DMA1_Channel6_IRQHandler+0x32>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
 8002414:	4806      	ldr	r0, [pc, #24]	; (8002430 <DMA1_Channel6_IRQHandler+0x38>)
 8002416:	f7ff ff4f 	bl	80022b8 <LL_DMA_IsActiveFlag_HT6>
 800241a:	4603      	mov	r3, r0
 800241c:	2b01      	cmp	r3, #1
 800241e:	d104      	bne.n	800242a <DMA1_Channel6_IRQHandler+0x32>
		USART2_CheckDmaReception();
 8002420:	f000 fec4 	bl	80031ac <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_HT6(DMA1);
 8002424:	4802      	ldr	r0, [pc, #8]	; (8002430 <DMA1_Channel6_IRQHandler+0x38>)
 8002426:	f7ff ff77 	bl	8002318 <LL_DMA_ClearFlag_HT6>
}
 800242a:	bf00      	nop
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	40020000 	.word	0x40020000

08002434 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC7(DMA1) == SET)
 8002438:	480a      	ldr	r0, [pc, #40]	; (8002464 <DMA1_Channel7_IRQHandler+0x30>)
 800243a:	f7ff ff29 	bl	8002290 <LL_DMA_IsActiveFlag_TC7>
 800243e:	4603      	mov	r3, r0
 8002440:	2b01      	cmp	r3, #1
 8002442:	d10d      	bne.n	8002460 <DMA1_Channel7_IRQHandler+0x2c>
	{
		LL_DMA_ClearFlag_TC7(DMA1);
 8002444:	4807      	ldr	r0, [pc, #28]	; (8002464 <DMA1_Channel7_IRQHandler+0x30>)
 8002446:	f7ff ff59 	bl	80022fc <LL_DMA_ClearFlag_TC7>

		while(LL_USART_IsActiveFlag_TC(USART2) == RESET);
 800244a:	bf00      	nop
 800244c:	4806      	ldr	r0, [pc, #24]	; (8002468 <DMA1_Channel7_IRQHandler+0x34>)
 800244e:	f7ff ff84 	bl	800235a <LL_USART_IsActiveFlag_TC>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d0f9      	beq.n	800244c <DMA1_Channel7_IRQHandler+0x18>
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_7);
 8002458:	2107      	movs	r1, #7
 800245a:	4802      	ldr	r0, [pc, #8]	; (8002464 <DMA1_Channel7_IRQHandler+0x30>)
 800245c:	f7ff fee4 	bl	8002228 <LL_DMA_DisableChannel>
	}
}
 8002460:	bf00      	nop
 8002462:	bd80      	pop	{r7, pc}
 8002464:	40020000 	.word	0x40020000
 8002468:	40004400 	.word	0x40004400

0800246c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0

  /* USER CODE END TIM2_IRQn 0 */
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002470:	bf00      	nop
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
	...

0800247c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_IDLE(USART2))
 8002480:	4806      	ldr	r0, [pc, #24]	; (800249c <USART2_IRQHandler+0x20>)
 8002482:	f7ff ff57 	bl	8002334 <LL_USART_IsActiveFlag_IDLE>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d004      	beq.n	8002496 <USART2_IRQHandler+0x1a>
	{
		USART2_CheckDmaReception();
 800248c:	f000 fe8e 	bl	80031ac <USART2_CheckDmaReception>
		LL_USART_ClearFlag_IDLE(USART2);
 8002490:	4802      	ldr	r0, [pc, #8]	; (800249c <USART2_IRQHandler+0x20>)
 8002492:	f7ff ff75 	bl	8002380 <LL_USART_ClearFlag_IDLE>
	}
}
 8002496:	bf00      	nop
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	40004400 	.word	0x40004400

080024a0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80024a8:	4b11      	ldr	r3, [pc, #68]	; (80024f0 <_sbrk+0x50>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d102      	bne.n	80024b6 <_sbrk+0x16>
		heap_end = &end;
 80024b0:	4b0f      	ldr	r3, [pc, #60]	; (80024f0 <_sbrk+0x50>)
 80024b2:	4a10      	ldr	r2, [pc, #64]	; (80024f4 <_sbrk+0x54>)
 80024b4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80024b6:	4b0e      	ldr	r3, [pc, #56]	; (80024f0 <_sbrk+0x50>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80024bc:	4b0c      	ldr	r3, [pc, #48]	; (80024f0 <_sbrk+0x50>)
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	4413      	add	r3, r2
 80024c4:	466a      	mov	r2, sp
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d907      	bls.n	80024da <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80024ca:	f000 fef1 	bl	80032b0 <__errno>
 80024ce:	4602      	mov	r2, r0
 80024d0:	230c      	movs	r3, #12
 80024d2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80024d4:	f04f 33ff 	mov.w	r3, #4294967295
 80024d8:	e006      	b.n	80024e8 <_sbrk+0x48>
	}

	heap_end += incr;
 80024da:	4b05      	ldr	r3, [pc, #20]	; (80024f0 <_sbrk+0x50>)
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4413      	add	r3, r2
 80024e2:	4a03      	ldr	r2, [pc, #12]	; (80024f0 <_sbrk+0x50>)
 80024e4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80024e6:	68fb      	ldr	r3, [r7, #12]
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3710      	adds	r7, #16
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	200001f4 	.word	0x200001f4
 80024f4:	20000390 	.word	0x20000390

080024f8 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024fc:	4b1f      	ldr	r3, [pc, #124]	; (800257c <SystemInit+0x84>)
 80024fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002502:	4a1e      	ldr	r2, [pc, #120]	; (800257c <SystemInit+0x84>)
 8002504:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002508:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800250c:	4b1c      	ldr	r3, [pc, #112]	; (8002580 <SystemInit+0x88>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a1b      	ldr	r2, [pc, #108]	; (8002580 <SystemInit+0x88>)
 8002512:	f043 0301 	orr.w	r3, r3, #1
 8002516:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8002518:	4b19      	ldr	r3, [pc, #100]	; (8002580 <SystemInit+0x88>)
 800251a:	685a      	ldr	r2, [r3, #4]
 800251c:	4918      	ldr	r1, [pc, #96]	; (8002580 <SystemInit+0x88>)
 800251e:	4b19      	ldr	r3, [pc, #100]	; (8002584 <SystemInit+0x8c>)
 8002520:	4013      	ands	r3, r2
 8002522:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002524:	4b16      	ldr	r3, [pc, #88]	; (8002580 <SystemInit+0x88>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a15      	ldr	r2, [pc, #84]	; (8002580 <SystemInit+0x88>)
 800252a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800252e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002532:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002534:	4b12      	ldr	r3, [pc, #72]	; (8002580 <SystemInit+0x88>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a11      	ldr	r2, [pc, #68]	; (8002580 <SystemInit+0x88>)
 800253a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800253e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002540:	4b0f      	ldr	r3, [pc, #60]	; (8002580 <SystemInit+0x88>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	4a0e      	ldr	r2, [pc, #56]	; (8002580 <SystemInit+0x88>)
 8002546:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800254a:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 800254c:	4b0c      	ldr	r3, [pc, #48]	; (8002580 <SystemInit+0x88>)
 800254e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002550:	4a0b      	ldr	r2, [pc, #44]	; (8002580 <SystemInit+0x88>)
 8002552:	f023 030f 	bic.w	r3, r3, #15
 8002556:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8002558:	4b09      	ldr	r3, [pc, #36]	; (8002580 <SystemInit+0x88>)
 800255a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800255c:	4908      	ldr	r1, [pc, #32]	; (8002580 <SystemInit+0x88>)
 800255e:	4b0a      	ldr	r3, [pc, #40]	; (8002588 <SystemInit+0x90>)
 8002560:	4013      	ands	r3, r2
 8002562:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002564:	4b06      	ldr	r3, [pc, #24]	; (8002580 <SystemInit+0x88>)
 8002566:	2200      	movs	r2, #0
 8002568:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800256a:	4b04      	ldr	r3, [pc, #16]	; (800257c <SystemInit+0x84>)
 800256c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002570:	609a      	str	r2, [r3, #8]
#endif
}
 8002572:	bf00      	nop
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr
 800257c:	e000ed00 	.word	0xe000ed00
 8002580:	40021000 	.word	0x40021000
 8002584:	f87fc00c 	.word	0xf87fc00c
 8002588:	ff00fccc 	.word	0xff00fccc

0800258c <NVIC_GetPriorityGrouping>:
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002590:	4b04      	ldr	r3, [pc, #16]	; (80025a4 <NVIC_GetPriorityGrouping+0x18>)
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	0a1b      	lsrs	r3, r3, #8
 8002596:	f003 0307 	and.w	r3, r3, #7
}
 800259a:	4618      	mov	r0, r3
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr
 80025a4:	e000ed00 	.word	0xe000ed00

080025a8 <NVIC_EnableIRQ>:
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	4603      	mov	r3, r0
 80025b0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80025b2:	79fb      	ldrb	r3, [r7, #7]
 80025b4:	f003 021f 	and.w	r2, r3, #31
 80025b8:	4907      	ldr	r1, [pc, #28]	; (80025d8 <NVIC_EnableIRQ+0x30>)
 80025ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025be:	095b      	lsrs	r3, r3, #5
 80025c0:	2001      	movs	r0, #1
 80025c2:	fa00 f202 	lsl.w	r2, r0, r2
 80025c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80025ca:	bf00      	nop
 80025cc:	370c      	adds	r7, #12
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	e000e100 	.word	0xe000e100

080025dc <NVIC_SetPriority>:
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	4603      	mov	r3, r0
 80025e4:	6039      	str	r1, [r7, #0]
 80025e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80025e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	da0b      	bge.n	8002608 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	b2da      	uxtb	r2, r3
 80025f4:	490c      	ldr	r1, [pc, #48]	; (8002628 <NVIC_SetPriority+0x4c>)
 80025f6:	79fb      	ldrb	r3, [r7, #7]
 80025f8:	f003 030f 	and.w	r3, r3, #15
 80025fc:	3b04      	subs	r3, #4
 80025fe:	0112      	lsls	r2, r2, #4
 8002600:	b2d2      	uxtb	r2, r2
 8002602:	440b      	add	r3, r1
 8002604:	761a      	strb	r2, [r3, #24]
}
 8002606:	e009      	b.n	800261c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	b2da      	uxtb	r2, r3
 800260c:	4907      	ldr	r1, [pc, #28]	; (800262c <NVIC_SetPriority+0x50>)
 800260e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002612:	0112      	lsls	r2, r2, #4
 8002614:	b2d2      	uxtb	r2, r2
 8002616:	440b      	add	r3, r1
 8002618:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800261c:	bf00      	nop
 800261e:	370c      	adds	r7, #12
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr
 8002628:	e000ed00 	.word	0xe000ed00
 800262c:	e000e100 	.word	0xe000e100

08002630 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002630:	b480      	push	{r7}
 8002632:	b089      	sub	sp, #36	; 0x24
 8002634:	af00      	add	r7, sp, #0
 8002636:	60f8      	str	r0, [r7, #12]
 8002638:	60b9      	str	r1, [r7, #8]
 800263a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	f003 0307 	and.w	r3, r3, #7
 8002642:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002644:	69fb      	ldr	r3, [r7, #28]
 8002646:	f1c3 0307 	rsb	r3, r3, #7
 800264a:	2b04      	cmp	r3, #4
 800264c:	bf28      	it	cs
 800264e:	2304      	movcs	r3, #4
 8002650:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	3304      	adds	r3, #4
 8002656:	2b06      	cmp	r3, #6
 8002658:	d902      	bls.n	8002660 <NVIC_EncodePriority+0x30>
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	3b03      	subs	r3, #3
 800265e:	e000      	b.n	8002662 <NVIC_EncodePriority+0x32>
 8002660:	2300      	movs	r3, #0
 8002662:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002664:	f04f 32ff 	mov.w	r2, #4294967295
 8002668:	69bb      	ldr	r3, [r7, #24]
 800266a:	fa02 f303 	lsl.w	r3, r2, r3
 800266e:	43da      	mvns	r2, r3
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	401a      	ands	r2, r3
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002678:	f04f 31ff 	mov.w	r1, #4294967295
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	fa01 f303 	lsl.w	r3, r1, r3
 8002682:	43d9      	mvns	r1, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002688:	4313      	orrs	r3, r2
         );
}
 800268a:	4618      	mov	r0, r3
 800268c:	3724      	adds	r7, #36	; 0x24
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr
	...

08002698 <LL_AHB1_GRP1_EnableClock>:
{
 8002698:	b480      	push	{r7}
 800269a:	b085      	sub	sp, #20
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80026a0:	4b08      	ldr	r3, [pc, #32]	; (80026c4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80026a2:	695a      	ldr	r2, [r3, #20]
 80026a4:	4907      	ldr	r1, [pc, #28]	; (80026c4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80026ac:	4b05      	ldr	r3, [pc, #20]	; (80026c4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80026ae:	695a      	ldr	r2, [r3, #20]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	4013      	ands	r3, r2
 80026b4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026b6:	68fb      	ldr	r3, [r7, #12]
}
 80026b8:	bf00      	nop
 80026ba:	3714      	adds	r7, #20
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr
 80026c4:	40021000 	.word	0x40021000

080026c8 <LL_APB1_GRP1_EnableClock>:
{
 80026c8:	b480      	push	{r7}
 80026ca:	b085      	sub	sp, #20
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80026d0:	4b08      	ldr	r3, [pc, #32]	; (80026f4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80026d2:	69da      	ldr	r2, [r3, #28]
 80026d4:	4907      	ldr	r1, [pc, #28]	; (80026f4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4313      	orrs	r3, r2
 80026da:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80026dc:	4b05      	ldr	r3, [pc, #20]	; (80026f4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80026de:	69da      	ldr	r2, [r3, #28]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	4013      	ands	r3, r2
 80026e4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026e6:	68fb      	ldr	r3, [r7, #12]
}
 80026e8:	bf00      	nop
 80026ea:	3714      	adds	r7, #20
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr
 80026f4:	40021000 	.word	0x40021000

080026f8 <LL_TIM_DisableARRPreload>:
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	601a      	str	r2, [r3, #0]
}
 800270c:	bf00      	nop
 800270e:	370c      	adds	r7, #12
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr

08002718 <LL_TIM_OC_DisableFast>:
{
 8002718:	b4b0      	push	{r4, r5, r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	2b01      	cmp	r3, #1
 8002726:	d028      	beq.n	800277a <LL_TIM_OC_DisableFast+0x62>
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	2b04      	cmp	r3, #4
 800272c:	d023      	beq.n	8002776 <LL_TIM_OC_DisableFast+0x5e>
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	2b10      	cmp	r3, #16
 8002732:	d01e      	beq.n	8002772 <LL_TIM_OC_DisableFast+0x5a>
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	2b40      	cmp	r3, #64	; 0x40
 8002738:	d019      	beq.n	800276e <LL_TIM_OC_DisableFast+0x56>
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002740:	d013      	beq.n	800276a <LL_TIM_OC_DisableFast+0x52>
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002748:	d00d      	beq.n	8002766 <LL_TIM_OC_DisableFast+0x4e>
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002750:	d007      	beq.n	8002762 <LL_TIM_OC_DisableFast+0x4a>
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002758:	d101      	bne.n	800275e <LL_TIM_OC_DisableFast+0x46>
 800275a:	2307      	movs	r3, #7
 800275c:	e00e      	b.n	800277c <LL_TIM_OC_DisableFast+0x64>
 800275e:	2308      	movs	r3, #8
 8002760:	e00c      	b.n	800277c <LL_TIM_OC_DisableFast+0x64>
 8002762:	2306      	movs	r3, #6
 8002764:	e00a      	b.n	800277c <LL_TIM_OC_DisableFast+0x64>
 8002766:	2305      	movs	r3, #5
 8002768:	e008      	b.n	800277c <LL_TIM_OC_DisableFast+0x64>
 800276a:	2304      	movs	r3, #4
 800276c:	e006      	b.n	800277c <LL_TIM_OC_DisableFast+0x64>
 800276e:	2303      	movs	r3, #3
 8002770:	e004      	b.n	800277c <LL_TIM_OC_DisableFast+0x64>
 8002772:	2302      	movs	r3, #2
 8002774:	e002      	b.n	800277c <LL_TIM_OC_DisableFast+0x64>
 8002776:	2301      	movs	r3, #1
 8002778:	e000      	b.n	800277c <LL_TIM_OC_DisableFast+0x64>
 800277a:	2300      	movs	r3, #0
 800277c:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	3318      	adds	r3, #24
 8002782:	461a      	mov	r2, r3
 8002784:	4629      	mov	r1, r5
 8002786:	4b09      	ldr	r3, [pc, #36]	; (80027ac <LL_TIM_OC_DisableFast+0x94>)
 8002788:	5c5b      	ldrb	r3, [r3, r1]
 800278a:	4413      	add	r3, r2
 800278c:	461c      	mov	r4, r3
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 800278e:	6822      	ldr	r2, [r4, #0]
 8002790:	4629      	mov	r1, r5
 8002792:	4b07      	ldr	r3, [pc, #28]	; (80027b0 <LL_TIM_OC_DisableFast+0x98>)
 8002794:	5c5b      	ldrb	r3, [r3, r1]
 8002796:	4619      	mov	r1, r3
 8002798:	2304      	movs	r3, #4
 800279a:	408b      	lsls	r3, r1
 800279c:	43db      	mvns	r3, r3
 800279e:	4013      	ands	r3, r2
 80027a0:	6023      	str	r3, [r4, #0]
}
 80027a2:	bf00      	nop
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bcb0      	pop	{r4, r5, r7}
 80027aa:	4770      	bx	lr
 80027ac:	0800546c 	.word	0x0800546c
 80027b0:	08005478 	.word	0x08005478

080027b4 <LL_TIM_SetClockSource>:
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80027c6:	f023 0307 	bic.w	r3, r3, #7
 80027ca:	683a      	ldr	r2, [r7, #0]
 80027cc:	431a      	orrs	r2, r3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	609a      	str	r2, [r3, #8]
}
 80027d2:	bf00      	nop
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <LL_TIM_SetTriggerOutput>:
{
 80027de:	b480      	push	{r7}
 80027e0:	b083      	sub	sp, #12
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
 80027e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	431a      	orrs	r2, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	605a      	str	r2, [r3, #4]
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <LL_TIM_DisableMasterSlaveMode>:
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	609a      	str	r2, [r3, #8]
}
 8002818:	bf00      	nop
 800281a:	370c      	adds	r7, #12
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr

08002824 <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b094      	sub	sp, #80	; 0x50
 8002828:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800282a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800282e:	2200      	movs	r2, #0
 8002830:	601a      	str	r2, [r3, #0]
 8002832:	605a      	str	r2, [r3, #4]
 8002834:	609a      	str	r2, [r3, #8]
 8002836:	60da      	str	r2, [r3, #12]
 8002838:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800283a:	f107 031c 	add.w	r3, r7, #28
 800283e:	2220      	movs	r2, #32
 8002840:	2100      	movs	r1, #0
 8002842:	4618      	mov	r0, r3
 8002844:	f000 fd5e 	bl	8003304 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002848:	1d3b      	adds	r3, r7, #4
 800284a:	2200      	movs	r2, #0
 800284c:	601a      	str	r2, [r3, #0]
 800284e:	605a      	str	r2, [r3, #4]
 8002850:	609a      	str	r2, [r3, #8]
 8002852:	60da      	str	r2, [r3, #12]
 8002854:	611a      	str	r2, [r3, #16]
 8002856:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8002858:	2001      	movs	r0, #1
 800285a:	f7ff ff35 	bl	80026c8 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800285e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002862:	f7ff ff19 	bl	8002698 <LL_AHB1_GRP1_EnableClock>
  /**TIM2 GPIO Configuration
  PA5   ------> TIM2_CH1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8002866:	2320      	movs	r3, #32
 8002868:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800286a:	2302      	movs	r3, #2
 800286c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800286e:	2300      	movs	r3, #0
 8002870:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002872:	2300      	movs	r3, #0
 8002874:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002876:	2300      	movs	r3, #0
 8002878:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 800287a:	2301      	movs	r3, #1
 800287c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800287e:	1d3b      	adds	r3, r7, #4
 8002880:	4619      	mov	r1, r3
 8002882:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002886:	f7fe fa8a 	bl	8000d9e <LL_GPIO_Init>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800288a:	f7ff fe7f 	bl	800258c <NVIC_GetPriorityGrouping>
 800288e:	4603      	mov	r3, r0
 8002890:	2200      	movs	r2, #0
 8002892:	2100      	movs	r1, #0
 8002894:	4618      	mov	r0, r3
 8002896:	f7ff fecb 	bl	8002630 <NVIC_EncodePriority>
 800289a:	4603      	mov	r3, r0
 800289c:	4619      	mov	r1, r3
 800289e:	201c      	movs	r0, #28
 80028a0:	f7ff fe9c 	bl	80025dc <NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 80028a4:	201c      	movs	r0, #28
 80028a6:	f7ff fe7f 	bl	80025a8 <NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 7999;
 80028aa:	f641 733f 	movw	r3, #7999	; 0x1f3f
 80028ae:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80028b0:	2300      	movs	r3, #0
 80028b2:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 9;
 80028b4:	2309      	movs	r3, #9
 80028b6:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80028b8:	2300      	movs	r3, #0
 80028ba:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 80028bc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80028c0:	4619      	mov	r1, r3
 80028c2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80028c6:	f7fe fd11 	bl	80012ec <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 80028ca:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80028ce:	f7ff ff13 	bl	80026f8 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 80028d2:	2100      	movs	r1, #0
 80028d4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80028d8:	f7ff ff6c 	bl	80027b4 <LL_TIM_SetClockSource>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_ACTIVE;
 80028dc:	2310      	movs	r3, #16
 80028de:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80028e0:	2300      	movs	r3, #0
 80028e2:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80028e4:	2300      	movs	r3, #0
 80028e6:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80028e8:	2300      	movs	r3, #0
 80028ea:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80028ec:	2300      	movs	r3, #0
 80028ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80028f0:	f107 031c 	add.w	r3, r7, #28
 80028f4:	461a      	mov	r2, r3
 80028f6:	2101      	movs	r1, #1
 80028f8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80028fc:	f7fe fd6a 	bl	80013d4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 8002900:	2101      	movs	r1, #1
 8002902:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002906:	f7ff ff07 	bl	8002718 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 800290a:	2100      	movs	r1, #0
 800290c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002910:	f7ff ff65 	bl	80027de <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8002914:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002918:	f7ff ff74 	bl	8002804 <LL_TIM_DisableMasterSlaveMode>

}
 800291c:	bf00      	nop
 800291e:	3750      	adds	r7, #80	; 0x50
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}

08002924 <NVIC_EnableIRQ>:
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	4603      	mov	r3, r0
 800292c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800292e:	79fb      	ldrb	r3, [r7, #7]
 8002930:	f003 021f 	and.w	r2, r3, #31
 8002934:	4907      	ldr	r1, [pc, #28]	; (8002954 <NVIC_EnableIRQ+0x30>)
 8002936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800293a:	095b      	lsrs	r3, r3, #5
 800293c:	2001      	movs	r0, #1
 800293e:	fa00 f202 	lsl.w	r2, r0, r2
 8002942:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002946:	bf00      	nop
 8002948:	370c      	adds	r7, #12
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	e000e100 	.word	0xe000e100

08002958 <NVIC_SetPriority>:
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	4603      	mov	r3, r0
 8002960:	6039      	str	r1, [r7, #0]
 8002962:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8002964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002968:	2b00      	cmp	r3, #0
 800296a:	da0b      	bge.n	8002984 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	b2da      	uxtb	r2, r3
 8002970:	490c      	ldr	r1, [pc, #48]	; (80029a4 <NVIC_SetPriority+0x4c>)
 8002972:	79fb      	ldrb	r3, [r7, #7]
 8002974:	f003 030f 	and.w	r3, r3, #15
 8002978:	3b04      	subs	r3, #4
 800297a:	0112      	lsls	r2, r2, #4
 800297c:	b2d2      	uxtb	r2, r2
 800297e:	440b      	add	r3, r1
 8002980:	761a      	strb	r2, [r3, #24]
}
 8002982:	e009      	b.n	8002998 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	b2da      	uxtb	r2, r3
 8002988:	4907      	ldr	r1, [pc, #28]	; (80029a8 <NVIC_SetPriority+0x50>)
 800298a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800298e:	0112      	lsls	r2, r2, #4
 8002990:	b2d2      	uxtb	r2, r2
 8002992:	440b      	add	r3, r1
 8002994:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002998:	bf00      	nop
 800299a:	370c      	adds	r7, #12
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr
 80029a4:	e000ed00 	.word	0xe000ed00
 80029a8:	e000e100 	.word	0xe000e100

080029ac <LL_DMA_EnableChannel>:
{
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	3b01      	subs	r3, #1
 80029ba:	4a0b      	ldr	r2, [pc, #44]	; (80029e8 <LL_DMA_EnableChannel+0x3c>)
 80029bc:	5cd3      	ldrb	r3, [r2, r3]
 80029be:	461a      	mov	r2, r3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	4413      	add	r3, r2
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	683a      	ldr	r2, [r7, #0]
 80029c8:	3a01      	subs	r2, #1
 80029ca:	4907      	ldr	r1, [pc, #28]	; (80029e8 <LL_DMA_EnableChannel+0x3c>)
 80029cc:	5c8a      	ldrb	r2, [r1, r2]
 80029ce:	4611      	mov	r1, r2
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	440a      	add	r2, r1
 80029d4:	f043 0301 	orr.w	r3, r3, #1
 80029d8:	6013      	str	r3, [r2, #0]
}
 80029da:	bf00      	nop
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	08005484 	.word	0x08005484

080029ec <LL_DMA_SetDataTransferDirection>:
{
 80029ec:	b480      	push	{r7}
 80029ee:	b085      	sub	sp, #20
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	60b9      	str	r1, [r7, #8]
 80029f6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	3b01      	subs	r3, #1
 80029fc:	4a0d      	ldr	r2, [pc, #52]	; (8002a34 <LL_DMA_SetDataTransferDirection+0x48>)
 80029fe:	5cd3      	ldrb	r3, [r2, r3]
 8002a00:	461a      	mov	r2, r3
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	4413      	add	r3, r2
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002a0c:	f023 0310 	bic.w	r3, r3, #16
 8002a10:	68ba      	ldr	r2, [r7, #8]
 8002a12:	3a01      	subs	r2, #1
 8002a14:	4907      	ldr	r1, [pc, #28]	; (8002a34 <LL_DMA_SetDataTransferDirection+0x48>)
 8002a16:	5c8a      	ldrb	r2, [r1, r2]
 8002a18:	4611      	mov	r1, r2
 8002a1a:	68fa      	ldr	r2, [r7, #12]
 8002a1c:	440a      	add	r2, r1
 8002a1e:	4611      	mov	r1, r2
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	600b      	str	r3, [r1, #0]
}
 8002a26:	bf00      	nop
 8002a28:	3714      	adds	r7, #20
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	08005484 	.word	0x08005484

08002a38 <LL_DMA_GetDataTransferDirection>:
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	3b01      	subs	r3, #1
 8002a46:	4a07      	ldr	r2, [pc, #28]	; (8002a64 <LL_DMA_GetDataTransferDirection+0x2c>)
 8002a48:	5cd3      	ldrb	r3, [r2, r3]
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	4413      	add	r3, r2
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	f244 0310 	movw	r3, #16400	; 0x4010
 8002a56:	4013      	ands	r3, r2
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr
 8002a64:	08005484 	.word	0x08005484

08002a68 <LL_DMA_SetMode>:
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b085      	sub	sp, #20
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	60f8      	str	r0, [r7, #12]
 8002a70:	60b9      	str	r1, [r7, #8]
 8002a72:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	3b01      	subs	r3, #1
 8002a78:	4a0c      	ldr	r2, [pc, #48]	; (8002aac <LL_DMA_SetMode+0x44>)
 8002a7a:	5cd3      	ldrb	r3, [r2, r3]
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	4413      	add	r3, r2
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f023 0220 	bic.w	r2, r3, #32
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	4907      	ldr	r1, [pc, #28]	; (8002aac <LL_DMA_SetMode+0x44>)
 8002a8e:	5ccb      	ldrb	r3, [r1, r3]
 8002a90:	4619      	mov	r1, r3
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	440b      	add	r3, r1
 8002a96:	4619      	mov	r1, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	600b      	str	r3, [r1, #0]
}
 8002a9e:	bf00      	nop
 8002aa0:	3714      	adds	r7, #20
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	08005484 	.word	0x08005484

08002ab0 <LL_DMA_SetPeriphIncMode>:
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b085      	sub	sp, #20
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	60b9      	str	r1, [r7, #8]
 8002aba:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	4a0c      	ldr	r2, [pc, #48]	; (8002af4 <LL_DMA_SetPeriphIncMode+0x44>)
 8002ac2:	5cd3      	ldrb	r3, [r2, r3]
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	4413      	add	r3, r2
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	3b01      	subs	r3, #1
 8002ad4:	4907      	ldr	r1, [pc, #28]	; (8002af4 <LL_DMA_SetPeriphIncMode+0x44>)
 8002ad6:	5ccb      	ldrb	r3, [r1, r3]
 8002ad8:	4619      	mov	r1, r3
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	440b      	add	r3, r1
 8002ade:	4619      	mov	r1, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	600b      	str	r3, [r1, #0]
}
 8002ae6:	bf00      	nop
 8002ae8:	3714      	adds	r7, #20
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	08005484 	.word	0x08005484

08002af8 <LL_DMA_SetMemoryIncMode>:
{
 8002af8:	b480      	push	{r7}
 8002afa:	b085      	sub	sp, #20
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	3b01      	subs	r3, #1
 8002b08:	4a0c      	ldr	r2, [pc, #48]	; (8002b3c <LL_DMA_SetMemoryIncMode+0x44>)
 8002b0a:	5cd3      	ldrb	r3, [r2, r3]
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	4413      	add	r3, r2
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	4907      	ldr	r1, [pc, #28]	; (8002b3c <LL_DMA_SetMemoryIncMode+0x44>)
 8002b1e:	5ccb      	ldrb	r3, [r1, r3]
 8002b20:	4619      	mov	r1, r3
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	440b      	add	r3, r1
 8002b26:	4619      	mov	r1, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	600b      	str	r3, [r1, #0]
}
 8002b2e:	bf00      	nop
 8002b30:	3714      	adds	r7, #20
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	08005484 	.word	0x08005484

08002b40 <LL_DMA_SetPeriphSize>:
{
 8002b40:	b480      	push	{r7}
 8002b42:	b085      	sub	sp, #20
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	4a0c      	ldr	r2, [pc, #48]	; (8002b84 <LL_DMA_SetPeriphSize+0x44>)
 8002b52:	5cd3      	ldrb	r3, [r2, r3]
 8002b54:	461a      	mov	r2, r3
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	4413      	add	r3, r2
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	3b01      	subs	r3, #1
 8002b64:	4907      	ldr	r1, [pc, #28]	; (8002b84 <LL_DMA_SetPeriphSize+0x44>)
 8002b66:	5ccb      	ldrb	r3, [r1, r3]
 8002b68:	4619      	mov	r1, r3
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	440b      	add	r3, r1
 8002b6e:	4619      	mov	r1, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	600b      	str	r3, [r1, #0]
}
 8002b76:	bf00      	nop
 8002b78:	3714      	adds	r7, #20
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop
 8002b84:	08005484 	.word	0x08005484

08002b88 <LL_DMA_SetMemorySize>:
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b085      	sub	sp, #20
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	3b01      	subs	r3, #1
 8002b98:	4a0c      	ldr	r2, [pc, #48]	; (8002bcc <LL_DMA_SetMemorySize+0x44>)
 8002b9a:	5cd3      	ldrb	r3, [r2, r3]
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	4413      	add	r3, r2
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	3b01      	subs	r3, #1
 8002bac:	4907      	ldr	r1, [pc, #28]	; (8002bcc <LL_DMA_SetMemorySize+0x44>)
 8002bae:	5ccb      	ldrb	r3, [r1, r3]
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	440b      	add	r3, r1
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	600b      	str	r3, [r1, #0]
}
 8002bbe:	bf00      	nop
 8002bc0:	3714      	adds	r7, #20
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	08005484 	.word	0x08005484

08002bd0 <LL_DMA_SetChannelPriorityLevel>:
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b085      	sub	sp, #20
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	60b9      	str	r1, [r7, #8]
 8002bda:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	3b01      	subs	r3, #1
 8002be0:	4a0c      	ldr	r2, [pc, #48]	; (8002c14 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8002be2:	5cd3      	ldrb	r3, [r2, r3]
 8002be4:	461a      	mov	r2, r3
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	4413      	add	r3, r2
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	3b01      	subs	r3, #1
 8002bf4:	4907      	ldr	r1, [pc, #28]	; (8002c14 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8002bf6:	5ccb      	ldrb	r3, [r1, r3]
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	440b      	add	r3, r1
 8002bfe:	4619      	mov	r1, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	600b      	str	r3, [r1, #0]
}
 8002c06:	bf00      	nop
 8002c08:	3714      	adds	r7, #20
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	08005484 	.word	0x08005484

08002c18 <LL_DMA_SetDataLength>:
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b085      	sub	sp, #20
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	60f8      	str	r0, [r7, #12]
 8002c20:	60b9      	str	r1, [r7, #8]
 8002c22:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	3b01      	subs	r3, #1
 8002c28:	4a0c      	ldr	r2, [pc, #48]	; (8002c5c <LL_DMA_SetDataLength+0x44>)
 8002c2a:	5cd3      	ldrb	r3, [r2, r3]
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	4413      	add	r3, r2
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	0c1b      	lsrs	r3, r3, #16
 8002c36:	041b      	lsls	r3, r3, #16
 8002c38:	68ba      	ldr	r2, [r7, #8]
 8002c3a:	3a01      	subs	r2, #1
 8002c3c:	4907      	ldr	r1, [pc, #28]	; (8002c5c <LL_DMA_SetDataLength+0x44>)
 8002c3e:	5c8a      	ldrb	r2, [r1, r2]
 8002c40:	4611      	mov	r1, r2
 8002c42:	68fa      	ldr	r2, [r7, #12]
 8002c44:	440a      	add	r2, r1
 8002c46:	4611      	mov	r1, r2
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	604b      	str	r3, [r1, #4]
}
 8002c4e:	bf00      	nop
 8002c50:	3714      	adds	r7, #20
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	08005484 	.word	0x08005484

08002c60 <LL_DMA_GetDataLength>:
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	3b01      	subs	r3, #1
 8002c6e:	4a06      	ldr	r2, [pc, #24]	; (8002c88 <LL_DMA_GetDataLength+0x28>)
 8002c70:	5cd3      	ldrb	r3, [r2, r3]
 8002c72:	461a      	mov	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	4413      	add	r3, r2
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	b29b      	uxth	r3, r3
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr
 8002c88:	08005484 	.word	0x08005484

08002c8c <LL_DMA_ConfigAddresses>:
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b085      	sub	sp, #20
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	60f8      	str	r0, [r7, #12]
 8002c94:	60b9      	str	r1, [r7, #8]
 8002c96:	607a      	str	r2, [r7, #4]
 8002c98:	603b      	str	r3, [r7, #0]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 8002c9a:	69bb      	ldr	r3, [r7, #24]
 8002c9c:	2b10      	cmp	r3, #16
 8002c9e:	d114      	bne.n	8002cca <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	4a16      	ldr	r2, [pc, #88]	; (8002d00 <LL_DMA_ConfigAddresses+0x74>)
 8002ca6:	5cd3      	ldrb	r3, [r2, r3]
 8002ca8:	461a      	mov	r2, r3
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	4413      	add	r3, r2
 8002cae:	461a      	mov	r2, r3
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	3b01      	subs	r3, #1
 8002cb8:	4a11      	ldr	r2, [pc, #68]	; (8002d00 <LL_DMA_ConfigAddresses+0x74>)
 8002cba:	5cd3      	ldrb	r3, [r2, r3]
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	4413      	add	r3, r2
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	6093      	str	r3, [r2, #8]
}
 8002cc8:	e013      	b.n	8002cf2 <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	3b01      	subs	r3, #1
 8002cce:	4a0c      	ldr	r2, [pc, #48]	; (8002d00 <LL_DMA_ConfigAddresses+0x74>)
 8002cd0:	5cd3      	ldrb	r3, [r2, r3]
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	4413      	add	r3, r2
 8002cd8:	461a      	mov	r2, r3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	3b01      	subs	r3, #1
 8002ce2:	4a07      	ldr	r2, [pc, #28]	; (8002d00 <LL_DMA_ConfigAddresses+0x74>)
 8002ce4:	5cd3      	ldrb	r3, [r2, r3]
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	4413      	add	r3, r2
 8002cec:	461a      	mov	r2, r3
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	60d3      	str	r3, [r2, #12]
}
 8002cf2:	bf00      	nop
 8002cf4:	3714      	adds	r7, #20
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	08005484 	.word	0x08005484

08002d04 <LL_DMA_SetMemoryAddress>:
{
 8002d04:	b480      	push	{r7}
 8002d06:	b085      	sub	sp, #20
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	3b01      	subs	r3, #1
 8002d14:	4a06      	ldr	r2, [pc, #24]	; (8002d30 <LL_DMA_SetMemoryAddress+0x2c>)
 8002d16:	5cd3      	ldrb	r3, [r2, r3]
 8002d18:	461a      	mov	r2, r3
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	4413      	add	r3, r2
 8002d1e:	461a      	mov	r2, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	60d3      	str	r3, [r2, #12]
}
 8002d24:	bf00      	nop
 8002d26:	3714      	adds	r7, #20
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr
 8002d30:	08005484 	.word	0x08005484

08002d34 <LL_DMA_SetPeriphAddress>:
{
 8002d34:	b480      	push	{r7}
 8002d36:	b085      	sub	sp, #20
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	60b9      	str	r1, [r7, #8]
 8002d3e:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	3b01      	subs	r3, #1
 8002d44:	4a06      	ldr	r2, [pc, #24]	; (8002d60 <LL_DMA_SetPeriphAddress+0x2c>)
 8002d46:	5cd3      	ldrb	r3, [r2, r3]
 8002d48:	461a      	mov	r2, r3
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	4413      	add	r3, r2
 8002d4e:	461a      	mov	r2, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6093      	str	r3, [r2, #8]
}
 8002d54:	bf00      	nop
 8002d56:	3714      	adds	r7, #20
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr
 8002d60:	08005484 	.word	0x08005484

08002d64 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	3b01      	subs	r3, #1
 8002d72:	4a0b      	ldr	r2, [pc, #44]	; (8002da0 <LL_DMA_EnableIT_TC+0x3c>)
 8002d74:	5cd3      	ldrb	r3, [r2, r3]
 8002d76:	461a      	mov	r2, r3
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	4413      	add	r3, r2
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	683a      	ldr	r2, [r7, #0]
 8002d80:	3a01      	subs	r2, #1
 8002d82:	4907      	ldr	r1, [pc, #28]	; (8002da0 <LL_DMA_EnableIT_TC+0x3c>)
 8002d84:	5c8a      	ldrb	r2, [r1, r2]
 8002d86:	4611      	mov	r1, r2
 8002d88:	687a      	ldr	r2, [r7, #4]
 8002d8a:	440a      	add	r2, r1
 8002d8c:	f043 0302 	orr.w	r3, r3, #2
 8002d90:	6013      	str	r3, [r2, #0]
}
 8002d92:	bf00      	nop
 8002d94:	370c      	adds	r7, #12
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr
 8002d9e:	bf00      	nop
 8002da0:	08005484 	.word	0x08005484

08002da4 <LL_DMA_EnableIT_HT>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_HTIE);
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	3b01      	subs	r3, #1
 8002db2:	4a0b      	ldr	r2, [pc, #44]	; (8002de0 <LL_DMA_EnableIT_HT+0x3c>)
 8002db4:	5cd3      	ldrb	r3, [r2, r3]
 8002db6:	461a      	mov	r2, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	4413      	add	r3, r2
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	683a      	ldr	r2, [r7, #0]
 8002dc0:	3a01      	subs	r2, #1
 8002dc2:	4907      	ldr	r1, [pc, #28]	; (8002de0 <LL_DMA_EnableIT_HT+0x3c>)
 8002dc4:	5c8a      	ldrb	r2, [r1, r2]
 8002dc6:	4611      	mov	r1, r2
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	440a      	add	r2, r1
 8002dcc:	f043 0304 	orr.w	r3, r3, #4
 8002dd0:	6013      	str	r3, [r2, #0]
}
 8002dd2:	bf00      	nop
 8002dd4:	370c      	adds	r7, #12
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	08005484 	.word	0x08005484

08002de4 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TEIE);
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	3b01      	subs	r3, #1
 8002df2:	4a0b      	ldr	r2, [pc, #44]	; (8002e20 <LL_DMA_EnableIT_TE+0x3c>)
 8002df4:	5cd3      	ldrb	r3, [r2, r3]
 8002df6:	461a      	mov	r2, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	4413      	add	r3, r2
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	683a      	ldr	r2, [r7, #0]
 8002e00:	3a01      	subs	r2, #1
 8002e02:	4907      	ldr	r1, [pc, #28]	; (8002e20 <LL_DMA_EnableIT_TE+0x3c>)
 8002e04:	5c8a      	ldrb	r2, [r1, r2]
 8002e06:	4611      	mov	r1, r2
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	440a      	add	r2, r1
 8002e0c:	f043 0308 	orr.w	r3, r3, #8
 8002e10:	6013      	str	r3, [r2, #0]
}
 8002e12:	bf00      	nop
 8002e14:	370c      	adds	r7, #12
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	08005484 	.word	0x08005484

08002e24 <LL_AHB1_GRP1_EnableClock>:
{
 8002e24:	b480      	push	{r7}
 8002e26:	b085      	sub	sp, #20
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8002e2c:	4b08      	ldr	r3, [pc, #32]	; (8002e50 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002e2e:	695a      	ldr	r2, [r3, #20]
 8002e30:	4907      	ldr	r1, [pc, #28]	; (8002e50 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002e38:	4b05      	ldr	r3, [pc, #20]	; (8002e50 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002e3a:	695a      	ldr	r2, [r3, #20]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	4013      	ands	r3, r2
 8002e40:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e42:	68fb      	ldr	r3, [r7, #12]
}
 8002e44:	bf00      	nop
 8002e46:	3714      	adds	r7, #20
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr
 8002e50:	40021000 	.word	0x40021000

08002e54 <LL_APB1_GRP1_EnableClock>:
{
 8002e54:	b480      	push	{r7}
 8002e56:	b085      	sub	sp, #20
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002e5c:	4b08      	ldr	r3, [pc, #32]	; (8002e80 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002e5e:	69da      	ldr	r2, [r3, #28]
 8002e60:	4907      	ldr	r1, [pc, #28]	; (8002e80 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002e68:	4b05      	ldr	r3, [pc, #20]	; (8002e80 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002e6a:	69da      	ldr	r2, [r3, #28]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	4013      	ands	r3, r2
 8002e70:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e72:	68fb      	ldr	r3, [r7, #12]
}
 8002e74:	bf00      	nop
 8002e76:	3714      	adds	r7, #20
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr
 8002e80:	40021000 	.word	0x40021000

08002e84 <LL_USART_Enable>:
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f043 0201 	orr.w	r2, r3, #1
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	601a      	str	r2, [r3, #0]
}
 8002e98:	bf00      	nop
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <LL_USART_ConfigAsyncMode>:
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	609a      	str	r2, [r3, #8]
}
 8002ec4:	bf00      	nop
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr

08002ed0 <LL_USART_EnableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f043 0210 	orr.w	r2, r3, #16
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	601a      	str	r2, [r3, #0]
}
 8002ee4:	bf00      	nop
 8002ee6:	370c      	adds	r7, #12
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr

08002ef0 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	609a      	str	r2, [r3, #8]
}
 8002f04:	bf00      	nop
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	609a      	str	r2, [r3, #8]
}
 8002f24:	bf00      	nop
 8002f26:	370c      	adds	r7, #12
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr

08002f30 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	609a      	str	r2, [r3, #8]
}
 8002f44:	bf00      	nop
 8002f46:	370c      	adds	r7, #12
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr

08002f50 <LL_USART_DMA_GetRegAddr>:
  *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(USART_TypeDef *USARTx, uint32_t Direction)
{
 8002f50:	b490      	push	{r4, r7}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	6039      	str	r1, [r7, #0]
  register uint32_t data_reg_addr = 0U;
 8002f5a:	2400      	movs	r4, #0

  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d103      	bne.n	8002f6a <LL_USART_DMA_GetRegAddr+0x1a>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	3328      	adds	r3, #40	; 0x28
 8002f66:	461c      	mov	r4, r3
 8002f68:	e002      	b.n	8002f70 <LL_USART_DMA_GetRegAddr+0x20>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	3324      	adds	r3, #36	; 0x24
 8002f6e:	461c      	mov	r4, r3
  }

  return data_reg_addr;
 8002f70:	4623      	mov	r3, r4
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	3708      	adds	r7, #8
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bc90      	pop	{r4, r7}
 8002f7a:	4770      	bx	lr

08002f7c <USART2_RegisterCallback>:
/* Declaration and initialization of callback function */
static void (* USART2_ProcessData)(uint8_t* sign, uint16_t len) = 0;

/* Register callback */
void USART2_RegisterCallback(void *callback)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
	if(callback != 0)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d002      	beq.n	8002f90 <USART2_RegisterCallback+0x14>
	{
		USART2_ProcessData = callback;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a03      	ldr	r2, [pc, #12]	; (8002f9c <USART2_RegisterCallback+0x20>)
 8002f8e:	6013      	str	r3, [r2, #0]
	}
}
 8002f90:	bf00      	nop
 8002f92:	370c      	adds	r7, #12
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr
 8002f9c:	200001f8 	.word	0x200001f8

08002fa0 <MX_USART2_UART_Init>:

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002fa0:	b5b0      	push	{r4, r5, r7, lr}
 8002fa2:	b090      	sub	sp, #64	; 0x40
 8002fa4:	af02      	add	r7, sp, #8
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002fa6:	f107 031c 	add.w	r3, r7, #28
 8002faa:	2200      	movs	r2, #0
 8002fac:	601a      	str	r2, [r3, #0]
 8002fae:	605a      	str	r2, [r3, #4]
 8002fb0:	609a      	str	r2, [r3, #8]
 8002fb2:	60da      	str	r2, [r3, #12]
 8002fb4:	611a      	str	r2, [r3, #16]
 8002fb6:	615a      	str	r2, [r3, #20]
 8002fb8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fba:	1d3b      	adds	r3, r7, #4
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	601a      	str	r2, [r3, #0]
 8002fc0:	605a      	str	r2, [r3, #4]
 8002fc2:	609a      	str	r2, [r3, #8]
 8002fc4:	60da      	str	r2, [r3, #12]
 8002fc6:	611a      	str	r2, [r3, #16]
 8002fc8:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8002fca:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002fce:	f7ff ff41 	bl	8002e54 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002fd2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002fd6:	f7ff ff25 	bl	8002e24 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA15   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_15;
 8002fda:	f248 0304 	movw	r3, #32772	; 0x8004
 8002fde:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002fe0:	2302      	movs	r3, #2
 8002fe2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002fe4:	2303      	movs	r3, #3
 8002fe6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002fec:	2300      	movs	r3, #0
 8002fee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002ff0:	2307      	movs	r3, #7
 8002ff2:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ff4:	1d3b      	adds	r3, r7, #4
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ffc:	f7fd fecf 	bl	8000d9e <LL_GPIO_Init>
   * You can use configuration from example program and modify it.
   * For more information about DMA registers, refer to reference manual.
   */

  /* USART2_RX Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8003000:	2200      	movs	r2, #0
 8003002:	2106      	movs	r1, #6
 8003004:	4856      	ldr	r0, [pc, #344]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 8003006:	f7ff fcf1 	bl	80029ec <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_MEDIUM);
 800300a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800300e:	2106      	movs	r1, #6
 8003010:	4853      	ldr	r0, [pc, #332]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 8003012:	f7ff fddd 	bl	8002bd0 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_CIRCULAR);
 8003016:	2220      	movs	r2, #32
 8003018:	2106      	movs	r1, #6
 800301a:	4851      	ldr	r0, [pc, #324]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 800301c:	f7ff fd24 	bl	8002a68 <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 8003020:	2200      	movs	r2, #0
 8003022:	2106      	movs	r1, #6
 8003024:	484e      	ldr	r0, [pc, #312]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 8003026:	f7ff fd43 	bl	8002ab0 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 800302a:	2280      	movs	r2, #128	; 0x80
 800302c:	2106      	movs	r1, #6
 800302e:	484c      	ldr	r0, [pc, #304]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 8003030:	f7ff fd62 	bl	8002af8 <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 8003034:	2200      	movs	r2, #0
 8003036:	2106      	movs	r1, #6
 8003038:	4849      	ldr	r0, [pc, #292]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 800303a:	f7ff fd81 	bl	8002b40 <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 800303e:	2200      	movs	r2, #0
 8003040:	2106      	movs	r1, #6
 8003042:	4847      	ldr	r0, [pc, #284]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 8003044:	f7ff fda0 	bl	8002b88 <LL_DMA_SetMemorySize>

  LL_DMA_ConfigAddresses(	DMA1, LL_DMA_CHANNEL_6,
 8003048:	2101      	movs	r1, #1
 800304a:	4846      	ldr	r0, [pc, #280]	; (8003164 <MX_USART2_UART_Init+0x1c4>)
 800304c:	f7ff ff80 	bl	8002f50 <LL_USART_DMA_GetRegAddr>
 8003050:	4605      	mov	r5, r0
 8003052:	4c45      	ldr	r4, [pc, #276]	; (8003168 <MX_USART2_UART_Init+0x1c8>)
 8003054:	2106      	movs	r1, #6
 8003056:	4842      	ldr	r0, [pc, #264]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 8003058:	f7ff fcee 	bl	8002a38 <LL_DMA_GetDataTransferDirection>
 800305c:	4603      	mov	r3, r0
 800305e:	9300      	str	r3, [sp, #0]
 8003060:	4623      	mov	r3, r4
 8003062:	462a      	mov	r2, r5
 8003064:	2106      	movs	r1, #6
 8003066:	483e      	ldr	r0, [pc, #248]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 8003068:	f7ff fe10 	bl	8002c8c <LL_DMA_ConfigAddresses>
  						 	LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
  							(uint32_t)bufferUSART2dma,
  							LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));

  LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 800306c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003070:	2106      	movs	r1, #6
 8003072:	483b      	ldr	r0, [pc, #236]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 8003074:	f7ff fdd0 	bl	8002c18 <LL_DMA_SetDataLength>
  LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 8003078:	2106      	movs	r1, #6
 800307a:	4839      	ldr	r0, [pc, #228]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 800307c:	f7ff fc96 	bl	80029ac <LL_DMA_EnableChannel>
  LL_USART_EnableDMAReq_RX(USART2);
 8003080:	4838      	ldr	r0, [pc, #224]	; (8003164 <MX_USART2_UART_Init+0x1c4>)
 8003082:	f7ff ff45 	bl	8002f10 <LL_USART_EnableDMAReq_RX>

  #if !POLLING
    LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_6);
 8003086:	2106      	movs	r1, #6
 8003088:	4835      	ldr	r0, [pc, #212]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 800308a:	f7ff fe6b 	bl	8002d64 <LL_DMA_EnableIT_TC>
    LL_DMA_EnableIT_HT(DMA1, LL_DMA_CHANNEL_6);
 800308e:	2106      	movs	r1, #6
 8003090:	4833      	ldr	r0, [pc, #204]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 8003092:	f7ff fe87 	bl	8002da4 <LL_DMA_EnableIT_HT>
  #endif


  /* USART2_TX Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_7, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8003096:	2210      	movs	r2, #16
 8003098:	2107      	movs	r1, #7
 800309a:	4831      	ldr	r0, [pc, #196]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 800309c:	f7ff fca6 	bl	80029ec <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PRIORITY_MEDIUM);
 80030a0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80030a4:	2107      	movs	r1, #7
 80030a6:	482e      	ldr	r0, [pc, #184]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 80030a8:	f7ff fd92 	bl	8002bd0 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MODE_NORMAL);
 80030ac:	2200      	movs	r2, #0
 80030ae:	2107      	movs	r1, #7
 80030b0:	482b      	ldr	r0, [pc, #172]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 80030b2:	f7ff fcd9 	bl	8002a68 <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PERIPH_NOINCREMENT);
 80030b6:	2200      	movs	r2, #0
 80030b8:	2107      	movs	r1, #7
 80030ba:	4829      	ldr	r0, [pc, #164]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 80030bc:	f7ff fcf8 	bl	8002ab0 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MEMORY_INCREMENT);
 80030c0:	2280      	movs	r2, #128	; 0x80
 80030c2:	2107      	movs	r1, #7
 80030c4:	4826      	ldr	r0, [pc, #152]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 80030c6:	f7ff fd17 	bl	8002af8 <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PDATAALIGN_BYTE);
 80030ca:	2200      	movs	r2, #0
 80030cc:	2107      	movs	r1, #7
 80030ce:	4824      	ldr	r0, [pc, #144]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 80030d0:	f7ff fd36 	bl	8002b40 <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);
 80030d4:	2200      	movs	r2, #0
 80030d6:	2107      	movs	r1, #7
 80030d8:	4821      	ldr	r0, [pc, #132]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 80030da:	f7ff fd55 	bl	8002b88 <LL_DMA_SetMemorySize>

  LL_DMA_SetPeriphAddress(DMA1, LL_DMA_CHANNEL_7, LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_TRANSMIT));
 80030de:	2100      	movs	r1, #0
 80030e0:	4820      	ldr	r0, [pc, #128]	; (8003164 <MX_USART2_UART_Init+0x1c4>)
 80030e2:	f7ff ff35 	bl	8002f50 <LL_USART_DMA_GetRegAddr>
 80030e6:	4603      	mov	r3, r0
 80030e8:	461a      	mov	r2, r3
 80030ea:	2107      	movs	r1, #7
 80030ec:	481c      	ldr	r0, [pc, #112]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 80030ee:	f7ff fe21 	bl	8002d34 <LL_DMA_SetPeriphAddress>
  LL_USART_EnableDMAReq_TX(USART2);
 80030f2:	481c      	ldr	r0, [pc, #112]	; (8003164 <MX_USART2_UART_Init+0x1c4>)
 80030f4:	f7ff ff1c 	bl	8002f30 <LL_USART_EnableDMAReq_TX>

  LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_7);
 80030f8:	2107      	movs	r1, #7
 80030fa:	4819      	ldr	r0, [pc, #100]	; (8003160 <MX_USART2_UART_Init+0x1c0>)
 80030fc:	f7ff fe72 	bl	8002de4 <LL_DMA_EnableIT_TE>


  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8003100:	2100      	movs	r1, #0
 8003102:	2026      	movs	r0, #38	; 0x26
 8003104:	f7ff fc28 	bl	8002958 <NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8003108:	2026      	movs	r0, #38	; 0x26
 800310a:	f7ff fc0b 	bl	8002924 <NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 800310e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8003112:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8003114:	2300      	movs	r3, #0
 8003116:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8003118:	2300      	movs	r3, #0
 800311a:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800311c:	2300      	movs	r3, #0
 800311e:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8003120:	230c      	movs	r3, #12
 8003122:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8003124:	2300      	movs	r3, #0
 8003126:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8003128:	2300      	movs	r3, #0
 800312a:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 800312c:	f107 031c 	add.w	r3, r7, #28
 8003130:	4619      	mov	r1, r3
 8003132:	480c      	ldr	r0, [pc, #48]	; (8003164 <MX_USART2_UART_Init+0x1c4>)
 8003134:	f7fe fcc0 	bl	8001ab8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8003138:	480a      	ldr	r0, [pc, #40]	; (8003164 <MX_USART2_UART_Init+0x1c4>)
 800313a:	f7ff feb3 	bl	8002ea4 <LL_USART_ConfigAsyncMode>
  LL_USART_DisableIT_CTS(USART2);
 800313e:	4809      	ldr	r0, [pc, #36]	; (8003164 <MX_USART2_UART_Init+0x1c4>)
 8003140:	f7ff fed6 	bl	8002ef0 <LL_USART_DisableIT_CTS>

#if !POLLING
  LL_USART_EnableIT_IDLE(USART2);
 8003144:	4807      	ldr	r0, [pc, #28]	; (8003164 <MX_USART2_UART_Init+0x1c4>)
 8003146:	f7ff fec3 	bl	8002ed0 <LL_USART_EnableIT_IDLE>
#endif
  LL_USART_ConfigAsyncMode(USART2);
 800314a:	4806      	ldr	r0, [pc, #24]	; (8003164 <MX_USART2_UART_Init+0x1c4>)
 800314c:	f7ff feaa 	bl	8002ea4 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8003150:	4804      	ldr	r0, [pc, #16]	; (8003164 <MX_USART2_UART_Init+0x1c4>)
 8003152:	f7ff fe97 	bl	8002e84 <LL_USART_Enable>

}
 8003156:	bf00      	nop
 8003158:	3738      	adds	r7, #56	; 0x38
 800315a:	46bd      	mov	sp, r7
 800315c:	bdb0      	pop	{r4, r5, r7, pc}
 800315e:	bf00      	nop
 8003160:	40020000 	.word	0x40020000
 8003164:	40004400 	.word	0x40004400
 8003168:	2000028c 	.word	0x2000028c

0800316c <USART2_PutBuffer>:

// Send data stored in buffer with DMA
void USART2_PutBuffer(uint8_t *buffer, uint8_t length)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	460b      	mov	r3, r1
 8003176:	70fb      	strb	r3, [r7, #3]
	LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_7, (uint32_t)buffer);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	461a      	mov	r2, r3
 800317c:	2107      	movs	r1, #7
 800317e:	480a      	ldr	r0, [pc, #40]	; (80031a8 <USART2_PutBuffer+0x3c>)
 8003180:	f7ff fdc0 	bl	8002d04 <LL_DMA_SetMemoryAddress>

	LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_7, length);
 8003184:	78fb      	ldrb	r3, [r7, #3]
 8003186:	461a      	mov	r2, r3
 8003188:	2107      	movs	r1, #7
 800318a:	4807      	ldr	r0, [pc, #28]	; (80031a8 <USART2_PutBuffer+0x3c>)
 800318c:	f7ff fd44 	bl	8002c18 <LL_DMA_SetDataLength>

	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_7);
 8003190:	2107      	movs	r1, #7
 8003192:	4805      	ldr	r0, [pc, #20]	; (80031a8 <USART2_PutBuffer+0x3c>)
 8003194:	f7ff fde6 	bl	8002d64 <LL_DMA_EnableIT_TC>

	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_7);
 8003198:	2107      	movs	r1, #7
 800319a:	4803      	ldr	r0, [pc, #12]	; (80031a8 <USART2_PutBuffer+0x3c>)
 800319c:	f7ff fc06 	bl	80029ac <LL_DMA_EnableChannel>
}
 80031a0:	bf00      	nop
 80031a2:	3708      	adds	r7, #8
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	40020000 	.word	0x40020000

080031ac <USART2_CheckDmaReception>:
 *	Forwards data to callback function.
 *	Keeps track of pointer pointing to Rx memory buffer and resets the pointer if overflow is possible in next Rx.
 *	Refer to reference manual - "normal memory mode" and "increment memory mode".
 */
void USART2_CheckDmaReception(void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
	if(USART2_ProcessData == 0) return;
 80031b2:	4b26      	ldr	r3, [pc, #152]	; (800324c <USART2_CheckDmaReception+0xa0>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d044      	beq.n	8003244 <USART2_CheckDmaReception+0x98>

	static uint16_t old_pos = 0;

	uint16_t pos = DMA_USART2_BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6);
 80031ba:	2106      	movs	r1, #6
 80031bc:	4824      	ldr	r0, [pc, #144]	; (8003250 <USART2_CheckDmaReception+0xa4>)
 80031be:	f7ff fd4f 	bl	8002c60 <LL_DMA_GetDataLength>
 80031c2:	4603      	mov	r3, r0
 80031c4:	b29b      	uxth	r3, r3
 80031c6:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80031ca:	80fb      	strh	r3, [r7, #6]

	if (pos != old_pos)
 80031cc:	4b21      	ldr	r3, [pc, #132]	; (8003254 <USART2_CheckDmaReception+0xa8>)
 80031ce:	881b      	ldrh	r3, [r3, #0]
 80031d0:	88fa      	ldrh	r2, [r7, #6]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d02a      	beq.n	800322c <USART2_CheckDmaReception+0x80>
	{
		if (pos > old_pos)
 80031d6:	4b1f      	ldr	r3, [pc, #124]	; (8003254 <USART2_CheckDmaReception+0xa8>)
 80031d8:	881b      	ldrh	r3, [r3, #0]
 80031da:	88fa      	ldrh	r2, [r7, #6]
 80031dc:	429a      	cmp	r2, r3
 80031de:	d90e      	bls.n	80031fe <USART2_CheckDmaReception+0x52>
		{
			USART2_ProcessData(&bufferUSART2dma[old_pos], pos - old_pos);
 80031e0:	4b1a      	ldr	r3, [pc, #104]	; (800324c <USART2_CheckDmaReception+0xa0>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a1b      	ldr	r2, [pc, #108]	; (8003254 <USART2_CheckDmaReception+0xa8>)
 80031e6:	8812      	ldrh	r2, [r2, #0]
 80031e8:	4611      	mov	r1, r2
 80031ea:	4a1b      	ldr	r2, [pc, #108]	; (8003258 <USART2_CheckDmaReception+0xac>)
 80031ec:	1888      	adds	r0, r1, r2
 80031ee:	4a19      	ldr	r2, [pc, #100]	; (8003254 <USART2_CheckDmaReception+0xa8>)
 80031f0:	8812      	ldrh	r2, [r2, #0]
 80031f2:	88f9      	ldrh	r1, [r7, #6]
 80031f4:	1a8a      	subs	r2, r1, r2
 80031f6:	b292      	uxth	r2, r2
 80031f8:	4611      	mov	r1, r2
 80031fa:	4798      	blx	r3
 80031fc:	e016      	b.n	800322c <USART2_CheckDmaReception+0x80>
		}
		else
		{
			USART2_ProcessData(&bufferUSART2dma[old_pos], DMA_USART2_BUFFER_SIZE - old_pos);
 80031fe:	4b13      	ldr	r3, [pc, #76]	; (800324c <USART2_CheckDmaReception+0xa0>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a14      	ldr	r2, [pc, #80]	; (8003254 <USART2_CheckDmaReception+0xa8>)
 8003204:	8812      	ldrh	r2, [r2, #0]
 8003206:	4611      	mov	r1, r2
 8003208:	4a13      	ldr	r2, [pc, #76]	; (8003258 <USART2_CheckDmaReception+0xac>)
 800320a:	1888      	adds	r0, r1, r2
 800320c:	4a11      	ldr	r2, [pc, #68]	; (8003254 <USART2_CheckDmaReception+0xa8>)
 800320e:	8812      	ldrh	r2, [r2, #0]
 8003210:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 8003214:	b292      	uxth	r2, r2
 8003216:	4611      	mov	r1, r2
 8003218:	4798      	blx	r3

			if (pos > 0)
 800321a:	88fb      	ldrh	r3, [r7, #6]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d005      	beq.n	800322c <USART2_CheckDmaReception+0x80>
			{
				USART2_ProcessData(&bufferUSART2dma[0], pos);
 8003220:	4b0a      	ldr	r3, [pc, #40]	; (800324c <USART2_CheckDmaReception+0xa0>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	88fa      	ldrh	r2, [r7, #6]
 8003226:	4611      	mov	r1, r2
 8003228:	480b      	ldr	r0, [pc, #44]	; (8003258 <USART2_CheckDmaReception+0xac>)
 800322a:	4798      	blx	r3
			}
		}
	}

	old_pos = pos;
 800322c:	4a09      	ldr	r2, [pc, #36]	; (8003254 <USART2_CheckDmaReception+0xa8>)
 800322e:	88fb      	ldrh	r3, [r7, #6]
 8003230:	8013      	strh	r3, [r2, #0]

	if (old_pos == DMA_USART2_BUFFER_SIZE)
 8003232:	4b08      	ldr	r3, [pc, #32]	; (8003254 <USART2_CheckDmaReception+0xa8>)
 8003234:	881b      	ldrh	r3, [r3, #0]
 8003236:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800323a:	d104      	bne.n	8003246 <USART2_CheckDmaReception+0x9a>
	{
		old_pos = 0;
 800323c:	4b05      	ldr	r3, [pc, #20]	; (8003254 <USART2_CheckDmaReception+0xa8>)
 800323e:	2200      	movs	r2, #0
 8003240:	801a      	strh	r2, [r3, #0]
 8003242:	e000      	b.n	8003246 <USART2_CheckDmaReception+0x9a>
	if(USART2_ProcessData == 0) return;
 8003244:	bf00      	nop
	}
}
 8003246:	3708      	adds	r7, #8
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}
 800324c:	200001f8 	.word	0x200001f8
 8003250:	40020000 	.word	0x40020000
 8003254:	200001fc 	.word	0x200001fc
 8003258:	2000028c 	.word	0x2000028c

0800325c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800325c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003294 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003260:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003262:	e003      	b.n	800326c <LoopCopyDataInit>

08003264 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003264:	4b0c      	ldr	r3, [pc, #48]	; (8003298 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003266:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003268:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800326a:	3104      	adds	r1, #4

0800326c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800326c:	480b      	ldr	r0, [pc, #44]	; (800329c <LoopForever+0xa>)
	ldr	r3, =_edata
 800326e:	4b0c      	ldr	r3, [pc, #48]	; (80032a0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003270:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003272:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003274:	d3f6      	bcc.n	8003264 <CopyDataInit>
	ldr	r2, =_sbss
 8003276:	4a0b      	ldr	r2, [pc, #44]	; (80032a4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003278:	e002      	b.n	8003280 <LoopFillZerobss>

0800327a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800327a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800327c:	f842 3b04 	str.w	r3, [r2], #4

08003280 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003280:	4b09      	ldr	r3, [pc, #36]	; (80032a8 <LoopForever+0x16>)
	cmp	r2, r3
 8003282:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003284:	d3f9      	bcc.n	800327a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003286:	f7ff f937 	bl	80024f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800328a:	f000 f817 	bl	80032bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800328e:	f7fe feab 	bl	8001fe8 <main>

08003292 <LoopForever>:

LoopForever:
    b LoopForever
 8003292:	e7fe      	b.n	8003292 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003294:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8003298:	080056f0 	.word	0x080056f0
	ldr	r0, =_sdata
 800329c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80032a0:	200001d4 	.word	0x200001d4
	ldr	r2, =_sbss
 80032a4:	200001d4 	.word	0x200001d4
	ldr	r3, = _ebss
 80032a8:	20000390 	.word	0x20000390

080032ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80032ac:	e7fe      	b.n	80032ac <ADC1_2_IRQHandler>
	...

080032b0 <__errno>:
 80032b0:	4b01      	ldr	r3, [pc, #4]	; (80032b8 <__errno+0x8>)
 80032b2:	6818      	ldr	r0, [r3, #0]
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop
 80032b8:	20000004 	.word	0x20000004

080032bc <__libc_init_array>:
 80032bc:	b570      	push	{r4, r5, r6, lr}
 80032be:	4e0d      	ldr	r6, [pc, #52]	; (80032f4 <__libc_init_array+0x38>)
 80032c0:	4c0d      	ldr	r4, [pc, #52]	; (80032f8 <__libc_init_array+0x3c>)
 80032c2:	1ba4      	subs	r4, r4, r6
 80032c4:	10a4      	asrs	r4, r4, #2
 80032c6:	2500      	movs	r5, #0
 80032c8:	42a5      	cmp	r5, r4
 80032ca:	d109      	bne.n	80032e0 <__libc_init_array+0x24>
 80032cc:	4e0b      	ldr	r6, [pc, #44]	; (80032fc <__libc_init_array+0x40>)
 80032ce:	4c0c      	ldr	r4, [pc, #48]	; (8003300 <__libc_init_array+0x44>)
 80032d0:	f002 f872 	bl	80053b8 <_init>
 80032d4:	1ba4      	subs	r4, r4, r6
 80032d6:	10a4      	asrs	r4, r4, #2
 80032d8:	2500      	movs	r5, #0
 80032da:	42a5      	cmp	r5, r4
 80032dc:	d105      	bne.n	80032ea <__libc_init_array+0x2e>
 80032de:	bd70      	pop	{r4, r5, r6, pc}
 80032e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80032e4:	4798      	blx	r3
 80032e6:	3501      	adds	r5, #1
 80032e8:	e7ee      	b.n	80032c8 <__libc_init_array+0xc>
 80032ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80032ee:	4798      	blx	r3
 80032f0:	3501      	adds	r5, #1
 80032f2:	e7f2      	b.n	80032da <__libc_init_array+0x1e>
 80032f4:	080056e8 	.word	0x080056e8
 80032f8:	080056e8 	.word	0x080056e8
 80032fc:	080056e8 	.word	0x080056e8
 8003300:	080056ec 	.word	0x080056ec

08003304 <memset>:
 8003304:	4402      	add	r2, r0
 8003306:	4603      	mov	r3, r0
 8003308:	4293      	cmp	r3, r2
 800330a:	d100      	bne.n	800330e <memset+0xa>
 800330c:	4770      	bx	lr
 800330e:	f803 1b01 	strb.w	r1, [r3], #1
 8003312:	e7f9      	b.n	8003308 <memset+0x4>

08003314 <__cvt>:
 8003314:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003318:	ec55 4b10 	vmov	r4, r5, d0
 800331c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800331e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003322:	2d00      	cmp	r5, #0
 8003324:	460e      	mov	r6, r1
 8003326:	4691      	mov	r9, r2
 8003328:	4619      	mov	r1, r3
 800332a:	bfb8      	it	lt
 800332c:	4622      	movlt	r2, r4
 800332e:	462b      	mov	r3, r5
 8003330:	f027 0720 	bic.w	r7, r7, #32
 8003334:	bfbb      	ittet	lt
 8003336:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800333a:	461d      	movlt	r5, r3
 800333c:	2300      	movge	r3, #0
 800333e:	232d      	movlt	r3, #45	; 0x2d
 8003340:	bfb8      	it	lt
 8003342:	4614      	movlt	r4, r2
 8003344:	2f46      	cmp	r7, #70	; 0x46
 8003346:	700b      	strb	r3, [r1, #0]
 8003348:	d004      	beq.n	8003354 <__cvt+0x40>
 800334a:	2f45      	cmp	r7, #69	; 0x45
 800334c:	d100      	bne.n	8003350 <__cvt+0x3c>
 800334e:	3601      	adds	r6, #1
 8003350:	2102      	movs	r1, #2
 8003352:	e000      	b.n	8003356 <__cvt+0x42>
 8003354:	2103      	movs	r1, #3
 8003356:	ab03      	add	r3, sp, #12
 8003358:	9301      	str	r3, [sp, #4]
 800335a:	ab02      	add	r3, sp, #8
 800335c:	9300      	str	r3, [sp, #0]
 800335e:	4632      	mov	r2, r6
 8003360:	4653      	mov	r3, sl
 8003362:	ec45 4b10 	vmov	d0, r4, r5
 8003366:	f000 fcf3 	bl	8003d50 <_dtoa_r>
 800336a:	2f47      	cmp	r7, #71	; 0x47
 800336c:	4680      	mov	r8, r0
 800336e:	d102      	bne.n	8003376 <__cvt+0x62>
 8003370:	f019 0f01 	tst.w	r9, #1
 8003374:	d026      	beq.n	80033c4 <__cvt+0xb0>
 8003376:	2f46      	cmp	r7, #70	; 0x46
 8003378:	eb08 0906 	add.w	r9, r8, r6
 800337c:	d111      	bne.n	80033a2 <__cvt+0x8e>
 800337e:	f898 3000 	ldrb.w	r3, [r8]
 8003382:	2b30      	cmp	r3, #48	; 0x30
 8003384:	d10a      	bne.n	800339c <__cvt+0x88>
 8003386:	2200      	movs	r2, #0
 8003388:	2300      	movs	r3, #0
 800338a:	4620      	mov	r0, r4
 800338c:	4629      	mov	r1, r5
 800338e:	f7fd fb9b 	bl	8000ac8 <__aeabi_dcmpeq>
 8003392:	b918      	cbnz	r0, 800339c <__cvt+0x88>
 8003394:	f1c6 0601 	rsb	r6, r6, #1
 8003398:	f8ca 6000 	str.w	r6, [sl]
 800339c:	f8da 3000 	ldr.w	r3, [sl]
 80033a0:	4499      	add	r9, r3
 80033a2:	2200      	movs	r2, #0
 80033a4:	2300      	movs	r3, #0
 80033a6:	4620      	mov	r0, r4
 80033a8:	4629      	mov	r1, r5
 80033aa:	f7fd fb8d 	bl	8000ac8 <__aeabi_dcmpeq>
 80033ae:	b938      	cbnz	r0, 80033c0 <__cvt+0xac>
 80033b0:	2230      	movs	r2, #48	; 0x30
 80033b2:	9b03      	ldr	r3, [sp, #12]
 80033b4:	454b      	cmp	r3, r9
 80033b6:	d205      	bcs.n	80033c4 <__cvt+0xb0>
 80033b8:	1c59      	adds	r1, r3, #1
 80033ba:	9103      	str	r1, [sp, #12]
 80033bc:	701a      	strb	r2, [r3, #0]
 80033be:	e7f8      	b.n	80033b2 <__cvt+0x9e>
 80033c0:	f8cd 900c 	str.w	r9, [sp, #12]
 80033c4:	9b03      	ldr	r3, [sp, #12]
 80033c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80033c8:	eba3 0308 	sub.w	r3, r3, r8
 80033cc:	4640      	mov	r0, r8
 80033ce:	6013      	str	r3, [r2, #0]
 80033d0:	b004      	add	sp, #16
 80033d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080033d6 <__exponent>:
 80033d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80033d8:	2900      	cmp	r1, #0
 80033da:	4604      	mov	r4, r0
 80033dc:	bfba      	itte	lt
 80033de:	4249      	neglt	r1, r1
 80033e0:	232d      	movlt	r3, #45	; 0x2d
 80033e2:	232b      	movge	r3, #43	; 0x2b
 80033e4:	2909      	cmp	r1, #9
 80033e6:	f804 2b02 	strb.w	r2, [r4], #2
 80033ea:	7043      	strb	r3, [r0, #1]
 80033ec:	dd20      	ble.n	8003430 <__exponent+0x5a>
 80033ee:	f10d 0307 	add.w	r3, sp, #7
 80033f2:	461f      	mov	r7, r3
 80033f4:	260a      	movs	r6, #10
 80033f6:	fb91 f5f6 	sdiv	r5, r1, r6
 80033fa:	fb06 1115 	mls	r1, r6, r5, r1
 80033fe:	3130      	adds	r1, #48	; 0x30
 8003400:	2d09      	cmp	r5, #9
 8003402:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003406:	f103 32ff 	add.w	r2, r3, #4294967295
 800340a:	4629      	mov	r1, r5
 800340c:	dc09      	bgt.n	8003422 <__exponent+0x4c>
 800340e:	3130      	adds	r1, #48	; 0x30
 8003410:	3b02      	subs	r3, #2
 8003412:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003416:	42bb      	cmp	r3, r7
 8003418:	4622      	mov	r2, r4
 800341a:	d304      	bcc.n	8003426 <__exponent+0x50>
 800341c:	1a10      	subs	r0, r2, r0
 800341e:	b003      	add	sp, #12
 8003420:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003422:	4613      	mov	r3, r2
 8003424:	e7e7      	b.n	80033f6 <__exponent+0x20>
 8003426:	f813 2b01 	ldrb.w	r2, [r3], #1
 800342a:	f804 2b01 	strb.w	r2, [r4], #1
 800342e:	e7f2      	b.n	8003416 <__exponent+0x40>
 8003430:	2330      	movs	r3, #48	; 0x30
 8003432:	4419      	add	r1, r3
 8003434:	7083      	strb	r3, [r0, #2]
 8003436:	1d02      	adds	r2, r0, #4
 8003438:	70c1      	strb	r1, [r0, #3]
 800343a:	e7ef      	b.n	800341c <__exponent+0x46>

0800343c <_printf_float>:
 800343c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003440:	b08d      	sub	sp, #52	; 0x34
 8003442:	460c      	mov	r4, r1
 8003444:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8003448:	4616      	mov	r6, r2
 800344a:	461f      	mov	r7, r3
 800344c:	4605      	mov	r5, r0
 800344e:	f001 fa37 	bl	80048c0 <_localeconv_r>
 8003452:	6803      	ldr	r3, [r0, #0]
 8003454:	9304      	str	r3, [sp, #16]
 8003456:	4618      	mov	r0, r3
 8003458:	f7fc feba 	bl	80001d0 <strlen>
 800345c:	2300      	movs	r3, #0
 800345e:	930a      	str	r3, [sp, #40]	; 0x28
 8003460:	f8d8 3000 	ldr.w	r3, [r8]
 8003464:	9005      	str	r0, [sp, #20]
 8003466:	3307      	adds	r3, #7
 8003468:	f023 0307 	bic.w	r3, r3, #7
 800346c:	f103 0208 	add.w	r2, r3, #8
 8003470:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003474:	f8d4 b000 	ldr.w	fp, [r4]
 8003478:	f8c8 2000 	str.w	r2, [r8]
 800347c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003480:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003484:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003488:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800348c:	9307      	str	r3, [sp, #28]
 800348e:	f8cd 8018 	str.w	r8, [sp, #24]
 8003492:	f04f 32ff 	mov.w	r2, #4294967295
 8003496:	4ba7      	ldr	r3, [pc, #668]	; (8003734 <_printf_float+0x2f8>)
 8003498:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800349c:	f7fd fb46 	bl	8000b2c <__aeabi_dcmpun>
 80034a0:	bb70      	cbnz	r0, 8003500 <_printf_float+0xc4>
 80034a2:	f04f 32ff 	mov.w	r2, #4294967295
 80034a6:	4ba3      	ldr	r3, [pc, #652]	; (8003734 <_printf_float+0x2f8>)
 80034a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80034ac:	f7fd fb20 	bl	8000af0 <__aeabi_dcmple>
 80034b0:	bb30      	cbnz	r0, 8003500 <_printf_float+0xc4>
 80034b2:	2200      	movs	r2, #0
 80034b4:	2300      	movs	r3, #0
 80034b6:	4640      	mov	r0, r8
 80034b8:	4649      	mov	r1, r9
 80034ba:	f7fd fb0f 	bl	8000adc <__aeabi_dcmplt>
 80034be:	b110      	cbz	r0, 80034c6 <_printf_float+0x8a>
 80034c0:	232d      	movs	r3, #45	; 0x2d
 80034c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80034c6:	4a9c      	ldr	r2, [pc, #624]	; (8003738 <_printf_float+0x2fc>)
 80034c8:	4b9c      	ldr	r3, [pc, #624]	; (800373c <_printf_float+0x300>)
 80034ca:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80034ce:	bf8c      	ite	hi
 80034d0:	4690      	movhi	r8, r2
 80034d2:	4698      	movls	r8, r3
 80034d4:	2303      	movs	r3, #3
 80034d6:	f02b 0204 	bic.w	r2, fp, #4
 80034da:	6123      	str	r3, [r4, #16]
 80034dc:	6022      	str	r2, [r4, #0]
 80034de:	f04f 0900 	mov.w	r9, #0
 80034e2:	9700      	str	r7, [sp, #0]
 80034e4:	4633      	mov	r3, r6
 80034e6:	aa0b      	add	r2, sp, #44	; 0x2c
 80034e8:	4621      	mov	r1, r4
 80034ea:	4628      	mov	r0, r5
 80034ec:	f000 f9e6 	bl	80038bc <_printf_common>
 80034f0:	3001      	adds	r0, #1
 80034f2:	f040 808d 	bne.w	8003610 <_printf_float+0x1d4>
 80034f6:	f04f 30ff 	mov.w	r0, #4294967295
 80034fa:	b00d      	add	sp, #52	; 0x34
 80034fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003500:	4642      	mov	r2, r8
 8003502:	464b      	mov	r3, r9
 8003504:	4640      	mov	r0, r8
 8003506:	4649      	mov	r1, r9
 8003508:	f7fd fb10 	bl	8000b2c <__aeabi_dcmpun>
 800350c:	b110      	cbz	r0, 8003514 <_printf_float+0xd8>
 800350e:	4a8c      	ldr	r2, [pc, #560]	; (8003740 <_printf_float+0x304>)
 8003510:	4b8c      	ldr	r3, [pc, #560]	; (8003744 <_printf_float+0x308>)
 8003512:	e7da      	b.n	80034ca <_printf_float+0x8e>
 8003514:	6861      	ldr	r1, [r4, #4]
 8003516:	1c4b      	adds	r3, r1, #1
 8003518:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800351c:	a80a      	add	r0, sp, #40	; 0x28
 800351e:	d13e      	bne.n	800359e <_printf_float+0x162>
 8003520:	2306      	movs	r3, #6
 8003522:	6063      	str	r3, [r4, #4]
 8003524:	2300      	movs	r3, #0
 8003526:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800352a:	ab09      	add	r3, sp, #36	; 0x24
 800352c:	9300      	str	r3, [sp, #0]
 800352e:	ec49 8b10 	vmov	d0, r8, r9
 8003532:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003536:	6022      	str	r2, [r4, #0]
 8003538:	f8cd a004 	str.w	sl, [sp, #4]
 800353c:	6861      	ldr	r1, [r4, #4]
 800353e:	4628      	mov	r0, r5
 8003540:	f7ff fee8 	bl	8003314 <__cvt>
 8003544:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8003548:	2b47      	cmp	r3, #71	; 0x47
 800354a:	4680      	mov	r8, r0
 800354c:	d109      	bne.n	8003562 <_printf_float+0x126>
 800354e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003550:	1cd8      	adds	r0, r3, #3
 8003552:	db02      	blt.n	800355a <_printf_float+0x11e>
 8003554:	6862      	ldr	r2, [r4, #4]
 8003556:	4293      	cmp	r3, r2
 8003558:	dd47      	ble.n	80035ea <_printf_float+0x1ae>
 800355a:	f1aa 0a02 	sub.w	sl, sl, #2
 800355e:	fa5f fa8a 	uxtb.w	sl, sl
 8003562:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8003566:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003568:	d824      	bhi.n	80035b4 <_printf_float+0x178>
 800356a:	3901      	subs	r1, #1
 800356c:	4652      	mov	r2, sl
 800356e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003572:	9109      	str	r1, [sp, #36]	; 0x24
 8003574:	f7ff ff2f 	bl	80033d6 <__exponent>
 8003578:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800357a:	1813      	adds	r3, r2, r0
 800357c:	2a01      	cmp	r2, #1
 800357e:	4681      	mov	r9, r0
 8003580:	6123      	str	r3, [r4, #16]
 8003582:	dc02      	bgt.n	800358a <_printf_float+0x14e>
 8003584:	6822      	ldr	r2, [r4, #0]
 8003586:	07d1      	lsls	r1, r2, #31
 8003588:	d501      	bpl.n	800358e <_printf_float+0x152>
 800358a:	3301      	adds	r3, #1
 800358c:	6123      	str	r3, [r4, #16]
 800358e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003592:	2b00      	cmp	r3, #0
 8003594:	d0a5      	beq.n	80034e2 <_printf_float+0xa6>
 8003596:	232d      	movs	r3, #45	; 0x2d
 8003598:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800359c:	e7a1      	b.n	80034e2 <_printf_float+0xa6>
 800359e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80035a2:	f000 8177 	beq.w	8003894 <_printf_float+0x458>
 80035a6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80035aa:	d1bb      	bne.n	8003524 <_printf_float+0xe8>
 80035ac:	2900      	cmp	r1, #0
 80035ae:	d1b9      	bne.n	8003524 <_printf_float+0xe8>
 80035b0:	2301      	movs	r3, #1
 80035b2:	e7b6      	b.n	8003522 <_printf_float+0xe6>
 80035b4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80035b8:	d119      	bne.n	80035ee <_printf_float+0x1b2>
 80035ba:	2900      	cmp	r1, #0
 80035bc:	6863      	ldr	r3, [r4, #4]
 80035be:	dd0c      	ble.n	80035da <_printf_float+0x19e>
 80035c0:	6121      	str	r1, [r4, #16]
 80035c2:	b913      	cbnz	r3, 80035ca <_printf_float+0x18e>
 80035c4:	6822      	ldr	r2, [r4, #0]
 80035c6:	07d2      	lsls	r2, r2, #31
 80035c8:	d502      	bpl.n	80035d0 <_printf_float+0x194>
 80035ca:	3301      	adds	r3, #1
 80035cc:	440b      	add	r3, r1
 80035ce:	6123      	str	r3, [r4, #16]
 80035d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80035d2:	65a3      	str	r3, [r4, #88]	; 0x58
 80035d4:	f04f 0900 	mov.w	r9, #0
 80035d8:	e7d9      	b.n	800358e <_printf_float+0x152>
 80035da:	b913      	cbnz	r3, 80035e2 <_printf_float+0x1a6>
 80035dc:	6822      	ldr	r2, [r4, #0]
 80035de:	07d0      	lsls	r0, r2, #31
 80035e0:	d501      	bpl.n	80035e6 <_printf_float+0x1aa>
 80035e2:	3302      	adds	r3, #2
 80035e4:	e7f3      	b.n	80035ce <_printf_float+0x192>
 80035e6:	2301      	movs	r3, #1
 80035e8:	e7f1      	b.n	80035ce <_printf_float+0x192>
 80035ea:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80035ee:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80035f2:	4293      	cmp	r3, r2
 80035f4:	db05      	blt.n	8003602 <_printf_float+0x1c6>
 80035f6:	6822      	ldr	r2, [r4, #0]
 80035f8:	6123      	str	r3, [r4, #16]
 80035fa:	07d1      	lsls	r1, r2, #31
 80035fc:	d5e8      	bpl.n	80035d0 <_printf_float+0x194>
 80035fe:	3301      	adds	r3, #1
 8003600:	e7e5      	b.n	80035ce <_printf_float+0x192>
 8003602:	2b00      	cmp	r3, #0
 8003604:	bfd4      	ite	le
 8003606:	f1c3 0302 	rsble	r3, r3, #2
 800360a:	2301      	movgt	r3, #1
 800360c:	4413      	add	r3, r2
 800360e:	e7de      	b.n	80035ce <_printf_float+0x192>
 8003610:	6823      	ldr	r3, [r4, #0]
 8003612:	055a      	lsls	r2, r3, #21
 8003614:	d407      	bmi.n	8003626 <_printf_float+0x1ea>
 8003616:	6923      	ldr	r3, [r4, #16]
 8003618:	4642      	mov	r2, r8
 800361a:	4631      	mov	r1, r6
 800361c:	4628      	mov	r0, r5
 800361e:	47b8      	blx	r7
 8003620:	3001      	adds	r0, #1
 8003622:	d12b      	bne.n	800367c <_printf_float+0x240>
 8003624:	e767      	b.n	80034f6 <_printf_float+0xba>
 8003626:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800362a:	f240 80dc 	bls.w	80037e6 <_printf_float+0x3aa>
 800362e:	2200      	movs	r2, #0
 8003630:	2300      	movs	r3, #0
 8003632:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003636:	f7fd fa47 	bl	8000ac8 <__aeabi_dcmpeq>
 800363a:	2800      	cmp	r0, #0
 800363c:	d033      	beq.n	80036a6 <_printf_float+0x26a>
 800363e:	2301      	movs	r3, #1
 8003640:	4a41      	ldr	r2, [pc, #260]	; (8003748 <_printf_float+0x30c>)
 8003642:	4631      	mov	r1, r6
 8003644:	4628      	mov	r0, r5
 8003646:	47b8      	blx	r7
 8003648:	3001      	adds	r0, #1
 800364a:	f43f af54 	beq.w	80034f6 <_printf_float+0xba>
 800364e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003652:	429a      	cmp	r2, r3
 8003654:	db02      	blt.n	800365c <_printf_float+0x220>
 8003656:	6823      	ldr	r3, [r4, #0]
 8003658:	07d8      	lsls	r0, r3, #31
 800365a:	d50f      	bpl.n	800367c <_printf_float+0x240>
 800365c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003660:	4631      	mov	r1, r6
 8003662:	4628      	mov	r0, r5
 8003664:	47b8      	blx	r7
 8003666:	3001      	adds	r0, #1
 8003668:	f43f af45 	beq.w	80034f6 <_printf_float+0xba>
 800366c:	f04f 0800 	mov.w	r8, #0
 8003670:	f104 091a 	add.w	r9, r4, #26
 8003674:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003676:	3b01      	subs	r3, #1
 8003678:	4543      	cmp	r3, r8
 800367a:	dc09      	bgt.n	8003690 <_printf_float+0x254>
 800367c:	6823      	ldr	r3, [r4, #0]
 800367e:	079b      	lsls	r3, r3, #30
 8003680:	f100 8103 	bmi.w	800388a <_printf_float+0x44e>
 8003684:	68e0      	ldr	r0, [r4, #12]
 8003686:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003688:	4298      	cmp	r0, r3
 800368a:	bfb8      	it	lt
 800368c:	4618      	movlt	r0, r3
 800368e:	e734      	b.n	80034fa <_printf_float+0xbe>
 8003690:	2301      	movs	r3, #1
 8003692:	464a      	mov	r2, r9
 8003694:	4631      	mov	r1, r6
 8003696:	4628      	mov	r0, r5
 8003698:	47b8      	blx	r7
 800369a:	3001      	adds	r0, #1
 800369c:	f43f af2b 	beq.w	80034f6 <_printf_float+0xba>
 80036a0:	f108 0801 	add.w	r8, r8, #1
 80036a4:	e7e6      	b.n	8003674 <_printf_float+0x238>
 80036a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	dc2b      	bgt.n	8003704 <_printf_float+0x2c8>
 80036ac:	2301      	movs	r3, #1
 80036ae:	4a26      	ldr	r2, [pc, #152]	; (8003748 <_printf_float+0x30c>)
 80036b0:	4631      	mov	r1, r6
 80036b2:	4628      	mov	r0, r5
 80036b4:	47b8      	blx	r7
 80036b6:	3001      	adds	r0, #1
 80036b8:	f43f af1d 	beq.w	80034f6 <_printf_float+0xba>
 80036bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036be:	b923      	cbnz	r3, 80036ca <_printf_float+0x28e>
 80036c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80036c2:	b913      	cbnz	r3, 80036ca <_printf_float+0x28e>
 80036c4:	6823      	ldr	r3, [r4, #0]
 80036c6:	07d9      	lsls	r1, r3, #31
 80036c8:	d5d8      	bpl.n	800367c <_printf_float+0x240>
 80036ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80036ce:	4631      	mov	r1, r6
 80036d0:	4628      	mov	r0, r5
 80036d2:	47b8      	blx	r7
 80036d4:	3001      	adds	r0, #1
 80036d6:	f43f af0e 	beq.w	80034f6 <_printf_float+0xba>
 80036da:	f04f 0900 	mov.w	r9, #0
 80036de:	f104 0a1a 	add.w	sl, r4, #26
 80036e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036e4:	425b      	negs	r3, r3
 80036e6:	454b      	cmp	r3, r9
 80036e8:	dc01      	bgt.n	80036ee <_printf_float+0x2b2>
 80036ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80036ec:	e794      	b.n	8003618 <_printf_float+0x1dc>
 80036ee:	2301      	movs	r3, #1
 80036f0:	4652      	mov	r2, sl
 80036f2:	4631      	mov	r1, r6
 80036f4:	4628      	mov	r0, r5
 80036f6:	47b8      	blx	r7
 80036f8:	3001      	adds	r0, #1
 80036fa:	f43f aefc 	beq.w	80034f6 <_printf_float+0xba>
 80036fe:	f109 0901 	add.w	r9, r9, #1
 8003702:	e7ee      	b.n	80036e2 <_printf_float+0x2a6>
 8003704:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003706:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003708:	429a      	cmp	r2, r3
 800370a:	bfa8      	it	ge
 800370c:	461a      	movge	r2, r3
 800370e:	2a00      	cmp	r2, #0
 8003710:	4691      	mov	r9, r2
 8003712:	dd07      	ble.n	8003724 <_printf_float+0x2e8>
 8003714:	4613      	mov	r3, r2
 8003716:	4631      	mov	r1, r6
 8003718:	4642      	mov	r2, r8
 800371a:	4628      	mov	r0, r5
 800371c:	47b8      	blx	r7
 800371e:	3001      	adds	r0, #1
 8003720:	f43f aee9 	beq.w	80034f6 <_printf_float+0xba>
 8003724:	f104 031a 	add.w	r3, r4, #26
 8003728:	f04f 0b00 	mov.w	fp, #0
 800372c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003730:	9306      	str	r3, [sp, #24]
 8003732:	e015      	b.n	8003760 <_printf_float+0x324>
 8003734:	7fefffff 	.word	0x7fefffff
 8003738:	0800548f 	.word	0x0800548f
 800373c:	0800548b 	.word	0x0800548b
 8003740:	08005497 	.word	0x08005497
 8003744:	08005493 	.word	0x08005493
 8003748:	0800549b 	.word	0x0800549b
 800374c:	2301      	movs	r3, #1
 800374e:	9a06      	ldr	r2, [sp, #24]
 8003750:	4631      	mov	r1, r6
 8003752:	4628      	mov	r0, r5
 8003754:	47b8      	blx	r7
 8003756:	3001      	adds	r0, #1
 8003758:	f43f aecd 	beq.w	80034f6 <_printf_float+0xba>
 800375c:	f10b 0b01 	add.w	fp, fp, #1
 8003760:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003764:	ebaa 0309 	sub.w	r3, sl, r9
 8003768:	455b      	cmp	r3, fp
 800376a:	dcef      	bgt.n	800374c <_printf_float+0x310>
 800376c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003770:	429a      	cmp	r2, r3
 8003772:	44d0      	add	r8, sl
 8003774:	db15      	blt.n	80037a2 <_printf_float+0x366>
 8003776:	6823      	ldr	r3, [r4, #0]
 8003778:	07da      	lsls	r2, r3, #31
 800377a:	d412      	bmi.n	80037a2 <_printf_float+0x366>
 800377c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800377e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003780:	eba3 020a 	sub.w	r2, r3, sl
 8003784:	eba3 0a01 	sub.w	sl, r3, r1
 8003788:	4592      	cmp	sl, r2
 800378a:	bfa8      	it	ge
 800378c:	4692      	movge	sl, r2
 800378e:	f1ba 0f00 	cmp.w	sl, #0
 8003792:	dc0e      	bgt.n	80037b2 <_printf_float+0x376>
 8003794:	f04f 0800 	mov.w	r8, #0
 8003798:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800379c:	f104 091a 	add.w	r9, r4, #26
 80037a0:	e019      	b.n	80037d6 <_printf_float+0x39a>
 80037a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80037a6:	4631      	mov	r1, r6
 80037a8:	4628      	mov	r0, r5
 80037aa:	47b8      	blx	r7
 80037ac:	3001      	adds	r0, #1
 80037ae:	d1e5      	bne.n	800377c <_printf_float+0x340>
 80037b0:	e6a1      	b.n	80034f6 <_printf_float+0xba>
 80037b2:	4653      	mov	r3, sl
 80037b4:	4642      	mov	r2, r8
 80037b6:	4631      	mov	r1, r6
 80037b8:	4628      	mov	r0, r5
 80037ba:	47b8      	blx	r7
 80037bc:	3001      	adds	r0, #1
 80037be:	d1e9      	bne.n	8003794 <_printf_float+0x358>
 80037c0:	e699      	b.n	80034f6 <_printf_float+0xba>
 80037c2:	2301      	movs	r3, #1
 80037c4:	464a      	mov	r2, r9
 80037c6:	4631      	mov	r1, r6
 80037c8:	4628      	mov	r0, r5
 80037ca:	47b8      	blx	r7
 80037cc:	3001      	adds	r0, #1
 80037ce:	f43f ae92 	beq.w	80034f6 <_printf_float+0xba>
 80037d2:	f108 0801 	add.w	r8, r8, #1
 80037d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80037da:	1a9b      	subs	r3, r3, r2
 80037dc:	eba3 030a 	sub.w	r3, r3, sl
 80037e0:	4543      	cmp	r3, r8
 80037e2:	dcee      	bgt.n	80037c2 <_printf_float+0x386>
 80037e4:	e74a      	b.n	800367c <_printf_float+0x240>
 80037e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80037e8:	2a01      	cmp	r2, #1
 80037ea:	dc01      	bgt.n	80037f0 <_printf_float+0x3b4>
 80037ec:	07db      	lsls	r3, r3, #31
 80037ee:	d53a      	bpl.n	8003866 <_printf_float+0x42a>
 80037f0:	2301      	movs	r3, #1
 80037f2:	4642      	mov	r2, r8
 80037f4:	4631      	mov	r1, r6
 80037f6:	4628      	mov	r0, r5
 80037f8:	47b8      	blx	r7
 80037fa:	3001      	adds	r0, #1
 80037fc:	f43f ae7b 	beq.w	80034f6 <_printf_float+0xba>
 8003800:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003804:	4631      	mov	r1, r6
 8003806:	4628      	mov	r0, r5
 8003808:	47b8      	blx	r7
 800380a:	3001      	adds	r0, #1
 800380c:	f108 0801 	add.w	r8, r8, #1
 8003810:	f43f ae71 	beq.w	80034f6 <_printf_float+0xba>
 8003814:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003816:	2200      	movs	r2, #0
 8003818:	f103 3aff 	add.w	sl, r3, #4294967295
 800381c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003820:	2300      	movs	r3, #0
 8003822:	f7fd f951 	bl	8000ac8 <__aeabi_dcmpeq>
 8003826:	b9c8      	cbnz	r0, 800385c <_printf_float+0x420>
 8003828:	4653      	mov	r3, sl
 800382a:	4642      	mov	r2, r8
 800382c:	4631      	mov	r1, r6
 800382e:	4628      	mov	r0, r5
 8003830:	47b8      	blx	r7
 8003832:	3001      	adds	r0, #1
 8003834:	d10e      	bne.n	8003854 <_printf_float+0x418>
 8003836:	e65e      	b.n	80034f6 <_printf_float+0xba>
 8003838:	2301      	movs	r3, #1
 800383a:	4652      	mov	r2, sl
 800383c:	4631      	mov	r1, r6
 800383e:	4628      	mov	r0, r5
 8003840:	47b8      	blx	r7
 8003842:	3001      	adds	r0, #1
 8003844:	f43f ae57 	beq.w	80034f6 <_printf_float+0xba>
 8003848:	f108 0801 	add.w	r8, r8, #1
 800384c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800384e:	3b01      	subs	r3, #1
 8003850:	4543      	cmp	r3, r8
 8003852:	dcf1      	bgt.n	8003838 <_printf_float+0x3fc>
 8003854:	464b      	mov	r3, r9
 8003856:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800385a:	e6de      	b.n	800361a <_printf_float+0x1de>
 800385c:	f04f 0800 	mov.w	r8, #0
 8003860:	f104 0a1a 	add.w	sl, r4, #26
 8003864:	e7f2      	b.n	800384c <_printf_float+0x410>
 8003866:	2301      	movs	r3, #1
 8003868:	e7df      	b.n	800382a <_printf_float+0x3ee>
 800386a:	2301      	movs	r3, #1
 800386c:	464a      	mov	r2, r9
 800386e:	4631      	mov	r1, r6
 8003870:	4628      	mov	r0, r5
 8003872:	47b8      	blx	r7
 8003874:	3001      	adds	r0, #1
 8003876:	f43f ae3e 	beq.w	80034f6 <_printf_float+0xba>
 800387a:	f108 0801 	add.w	r8, r8, #1
 800387e:	68e3      	ldr	r3, [r4, #12]
 8003880:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003882:	1a9b      	subs	r3, r3, r2
 8003884:	4543      	cmp	r3, r8
 8003886:	dcf0      	bgt.n	800386a <_printf_float+0x42e>
 8003888:	e6fc      	b.n	8003684 <_printf_float+0x248>
 800388a:	f04f 0800 	mov.w	r8, #0
 800388e:	f104 0919 	add.w	r9, r4, #25
 8003892:	e7f4      	b.n	800387e <_printf_float+0x442>
 8003894:	2900      	cmp	r1, #0
 8003896:	f43f ae8b 	beq.w	80035b0 <_printf_float+0x174>
 800389a:	2300      	movs	r3, #0
 800389c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80038a0:	ab09      	add	r3, sp, #36	; 0x24
 80038a2:	9300      	str	r3, [sp, #0]
 80038a4:	ec49 8b10 	vmov	d0, r8, r9
 80038a8:	6022      	str	r2, [r4, #0]
 80038aa:	f8cd a004 	str.w	sl, [sp, #4]
 80038ae:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80038b2:	4628      	mov	r0, r5
 80038b4:	f7ff fd2e 	bl	8003314 <__cvt>
 80038b8:	4680      	mov	r8, r0
 80038ba:	e648      	b.n	800354e <_printf_float+0x112>

080038bc <_printf_common>:
 80038bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038c0:	4691      	mov	r9, r2
 80038c2:	461f      	mov	r7, r3
 80038c4:	688a      	ldr	r2, [r1, #8]
 80038c6:	690b      	ldr	r3, [r1, #16]
 80038c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80038cc:	4293      	cmp	r3, r2
 80038ce:	bfb8      	it	lt
 80038d0:	4613      	movlt	r3, r2
 80038d2:	f8c9 3000 	str.w	r3, [r9]
 80038d6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80038da:	4606      	mov	r6, r0
 80038dc:	460c      	mov	r4, r1
 80038de:	b112      	cbz	r2, 80038e6 <_printf_common+0x2a>
 80038e0:	3301      	adds	r3, #1
 80038e2:	f8c9 3000 	str.w	r3, [r9]
 80038e6:	6823      	ldr	r3, [r4, #0]
 80038e8:	0699      	lsls	r1, r3, #26
 80038ea:	bf42      	ittt	mi
 80038ec:	f8d9 3000 	ldrmi.w	r3, [r9]
 80038f0:	3302      	addmi	r3, #2
 80038f2:	f8c9 3000 	strmi.w	r3, [r9]
 80038f6:	6825      	ldr	r5, [r4, #0]
 80038f8:	f015 0506 	ands.w	r5, r5, #6
 80038fc:	d107      	bne.n	800390e <_printf_common+0x52>
 80038fe:	f104 0a19 	add.w	sl, r4, #25
 8003902:	68e3      	ldr	r3, [r4, #12]
 8003904:	f8d9 2000 	ldr.w	r2, [r9]
 8003908:	1a9b      	subs	r3, r3, r2
 800390a:	42ab      	cmp	r3, r5
 800390c:	dc28      	bgt.n	8003960 <_printf_common+0xa4>
 800390e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003912:	6822      	ldr	r2, [r4, #0]
 8003914:	3300      	adds	r3, #0
 8003916:	bf18      	it	ne
 8003918:	2301      	movne	r3, #1
 800391a:	0692      	lsls	r2, r2, #26
 800391c:	d42d      	bmi.n	800397a <_printf_common+0xbe>
 800391e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003922:	4639      	mov	r1, r7
 8003924:	4630      	mov	r0, r6
 8003926:	47c0      	blx	r8
 8003928:	3001      	adds	r0, #1
 800392a:	d020      	beq.n	800396e <_printf_common+0xb2>
 800392c:	6823      	ldr	r3, [r4, #0]
 800392e:	68e5      	ldr	r5, [r4, #12]
 8003930:	f8d9 2000 	ldr.w	r2, [r9]
 8003934:	f003 0306 	and.w	r3, r3, #6
 8003938:	2b04      	cmp	r3, #4
 800393a:	bf08      	it	eq
 800393c:	1aad      	subeq	r5, r5, r2
 800393e:	68a3      	ldr	r3, [r4, #8]
 8003940:	6922      	ldr	r2, [r4, #16]
 8003942:	bf0c      	ite	eq
 8003944:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003948:	2500      	movne	r5, #0
 800394a:	4293      	cmp	r3, r2
 800394c:	bfc4      	itt	gt
 800394e:	1a9b      	subgt	r3, r3, r2
 8003950:	18ed      	addgt	r5, r5, r3
 8003952:	f04f 0900 	mov.w	r9, #0
 8003956:	341a      	adds	r4, #26
 8003958:	454d      	cmp	r5, r9
 800395a:	d11a      	bne.n	8003992 <_printf_common+0xd6>
 800395c:	2000      	movs	r0, #0
 800395e:	e008      	b.n	8003972 <_printf_common+0xb6>
 8003960:	2301      	movs	r3, #1
 8003962:	4652      	mov	r2, sl
 8003964:	4639      	mov	r1, r7
 8003966:	4630      	mov	r0, r6
 8003968:	47c0      	blx	r8
 800396a:	3001      	adds	r0, #1
 800396c:	d103      	bne.n	8003976 <_printf_common+0xba>
 800396e:	f04f 30ff 	mov.w	r0, #4294967295
 8003972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003976:	3501      	adds	r5, #1
 8003978:	e7c3      	b.n	8003902 <_printf_common+0x46>
 800397a:	18e1      	adds	r1, r4, r3
 800397c:	1c5a      	adds	r2, r3, #1
 800397e:	2030      	movs	r0, #48	; 0x30
 8003980:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003984:	4422      	add	r2, r4
 8003986:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800398a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800398e:	3302      	adds	r3, #2
 8003990:	e7c5      	b.n	800391e <_printf_common+0x62>
 8003992:	2301      	movs	r3, #1
 8003994:	4622      	mov	r2, r4
 8003996:	4639      	mov	r1, r7
 8003998:	4630      	mov	r0, r6
 800399a:	47c0      	blx	r8
 800399c:	3001      	adds	r0, #1
 800399e:	d0e6      	beq.n	800396e <_printf_common+0xb2>
 80039a0:	f109 0901 	add.w	r9, r9, #1
 80039a4:	e7d8      	b.n	8003958 <_printf_common+0x9c>
	...

080039a8 <_printf_i>:
 80039a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80039ac:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80039b0:	460c      	mov	r4, r1
 80039b2:	7e09      	ldrb	r1, [r1, #24]
 80039b4:	b085      	sub	sp, #20
 80039b6:	296e      	cmp	r1, #110	; 0x6e
 80039b8:	4617      	mov	r7, r2
 80039ba:	4606      	mov	r6, r0
 80039bc:	4698      	mov	r8, r3
 80039be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80039c0:	f000 80b3 	beq.w	8003b2a <_printf_i+0x182>
 80039c4:	d822      	bhi.n	8003a0c <_printf_i+0x64>
 80039c6:	2963      	cmp	r1, #99	; 0x63
 80039c8:	d036      	beq.n	8003a38 <_printf_i+0x90>
 80039ca:	d80a      	bhi.n	80039e2 <_printf_i+0x3a>
 80039cc:	2900      	cmp	r1, #0
 80039ce:	f000 80b9 	beq.w	8003b44 <_printf_i+0x19c>
 80039d2:	2958      	cmp	r1, #88	; 0x58
 80039d4:	f000 8083 	beq.w	8003ade <_printf_i+0x136>
 80039d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80039dc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80039e0:	e032      	b.n	8003a48 <_printf_i+0xa0>
 80039e2:	2964      	cmp	r1, #100	; 0x64
 80039e4:	d001      	beq.n	80039ea <_printf_i+0x42>
 80039e6:	2969      	cmp	r1, #105	; 0x69
 80039e8:	d1f6      	bne.n	80039d8 <_printf_i+0x30>
 80039ea:	6820      	ldr	r0, [r4, #0]
 80039ec:	6813      	ldr	r3, [r2, #0]
 80039ee:	0605      	lsls	r5, r0, #24
 80039f0:	f103 0104 	add.w	r1, r3, #4
 80039f4:	d52a      	bpl.n	8003a4c <_printf_i+0xa4>
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	6011      	str	r1, [r2, #0]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	da03      	bge.n	8003a06 <_printf_i+0x5e>
 80039fe:	222d      	movs	r2, #45	; 0x2d
 8003a00:	425b      	negs	r3, r3
 8003a02:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003a06:	486f      	ldr	r0, [pc, #444]	; (8003bc4 <_printf_i+0x21c>)
 8003a08:	220a      	movs	r2, #10
 8003a0a:	e039      	b.n	8003a80 <_printf_i+0xd8>
 8003a0c:	2973      	cmp	r1, #115	; 0x73
 8003a0e:	f000 809d 	beq.w	8003b4c <_printf_i+0x1a4>
 8003a12:	d808      	bhi.n	8003a26 <_printf_i+0x7e>
 8003a14:	296f      	cmp	r1, #111	; 0x6f
 8003a16:	d020      	beq.n	8003a5a <_printf_i+0xb2>
 8003a18:	2970      	cmp	r1, #112	; 0x70
 8003a1a:	d1dd      	bne.n	80039d8 <_printf_i+0x30>
 8003a1c:	6823      	ldr	r3, [r4, #0]
 8003a1e:	f043 0320 	orr.w	r3, r3, #32
 8003a22:	6023      	str	r3, [r4, #0]
 8003a24:	e003      	b.n	8003a2e <_printf_i+0x86>
 8003a26:	2975      	cmp	r1, #117	; 0x75
 8003a28:	d017      	beq.n	8003a5a <_printf_i+0xb2>
 8003a2a:	2978      	cmp	r1, #120	; 0x78
 8003a2c:	d1d4      	bne.n	80039d8 <_printf_i+0x30>
 8003a2e:	2378      	movs	r3, #120	; 0x78
 8003a30:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003a34:	4864      	ldr	r0, [pc, #400]	; (8003bc8 <_printf_i+0x220>)
 8003a36:	e055      	b.n	8003ae4 <_printf_i+0x13c>
 8003a38:	6813      	ldr	r3, [r2, #0]
 8003a3a:	1d19      	adds	r1, r3, #4
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	6011      	str	r1, [r2, #0]
 8003a40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003a44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e08c      	b.n	8003b66 <_printf_i+0x1be>
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	6011      	str	r1, [r2, #0]
 8003a50:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003a54:	bf18      	it	ne
 8003a56:	b21b      	sxthne	r3, r3
 8003a58:	e7cf      	b.n	80039fa <_printf_i+0x52>
 8003a5a:	6813      	ldr	r3, [r2, #0]
 8003a5c:	6825      	ldr	r5, [r4, #0]
 8003a5e:	1d18      	adds	r0, r3, #4
 8003a60:	6010      	str	r0, [r2, #0]
 8003a62:	0628      	lsls	r0, r5, #24
 8003a64:	d501      	bpl.n	8003a6a <_printf_i+0xc2>
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	e002      	b.n	8003a70 <_printf_i+0xc8>
 8003a6a:	0668      	lsls	r0, r5, #25
 8003a6c:	d5fb      	bpl.n	8003a66 <_printf_i+0xbe>
 8003a6e:	881b      	ldrh	r3, [r3, #0]
 8003a70:	4854      	ldr	r0, [pc, #336]	; (8003bc4 <_printf_i+0x21c>)
 8003a72:	296f      	cmp	r1, #111	; 0x6f
 8003a74:	bf14      	ite	ne
 8003a76:	220a      	movne	r2, #10
 8003a78:	2208      	moveq	r2, #8
 8003a7a:	2100      	movs	r1, #0
 8003a7c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003a80:	6865      	ldr	r5, [r4, #4]
 8003a82:	60a5      	str	r5, [r4, #8]
 8003a84:	2d00      	cmp	r5, #0
 8003a86:	f2c0 8095 	blt.w	8003bb4 <_printf_i+0x20c>
 8003a8a:	6821      	ldr	r1, [r4, #0]
 8003a8c:	f021 0104 	bic.w	r1, r1, #4
 8003a90:	6021      	str	r1, [r4, #0]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d13d      	bne.n	8003b12 <_printf_i+0x16a>
 8003a96:	2d00      	cmp	r5, #0
 8003a98:	f040 808e 	bne.w	8003bb8 <_printf_i+0x210>
 8003a9c:	4665      	mov	r5, ip
 8003a9e:	2a08      	cmp	r2, #8
 8003aa0:	d10b      	bne.n	8003aba <_printf_i+0x112>
 8003aa2:	6823      	ldr	r3, [r4, #0]
 8003aa4:	07db      	lsls	r3, r3, #31
 8003aa6:	d508      	bpl.n	8003aba <_printf_i+0x112>
 8003aa8:	6923      	ldr	r3, [r4, #16]
 8003aaa:	6862      	ldr	r2, [r4, #4]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	bfde      	ittt	le
 8003ab0:	2330      	movle	r3, #48	; 0x30
 8003ab2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003ab6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003aba:	ebac 0305 	sub.w	r3, ip, r5
 8003abe:	6123      	str	r3, [r4, #16]
 8003ac0:	f8cd 8000 	str.w	r8, [sp]
 8003ac4:	463b      	mov	r3, r7
 8003ac6:	aa03      	add	r2, sp, #12
 8003ac8:	4621      	mov	r1, r4
 8003aca:	4630      	mov	r0, r6
 8003acc:	f7ff fef6 	bl	80038bc <_printf_common>
 8003ad0:	3001      	adds	r0, #1
 8003ad2:	d14d      	bne.n	8003b70 <_printf_i+0x1c8>
 8003ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ad8:	b005      	add	sp, #20
 8003ada:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003ade:	4839      	ldr	r0, [pc, #228]	; (8003bc4 <_printf_i+0x21c>)
 8003ae0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003ae4:	6813      	ldr	r3, [r2, #0]
 8003ae6:	6821      	ldr	r1, [r4, #0]
 8003ae8:	1d1d      	adds	r5, r3, #4
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	6015      	str	r5, [r2, #0]
 8003aee:	060a      	lsls	r2, r1, #24
 8003af0:	d50b      	bpl.n	8003b0a <_printf_i+0x162>
 8003af2:	07ca      	lsls	r2, r1, #31
 8003af4:	bf44      	itt	mi
 8003af6:	f041 0120 	orrmi.w	r1, r1, #32
 8003afa:	6021      	strmi	r1, [r4, #0]
 8003afc:	b91b      	cbnz	r3, 8003b06 <_printf_i+0x15e>
 8003afe:	6822      	ldr	r2, [r4, #0]
 8003b00:	f022 0220 	bic.w	r2, r2, #32
 8003b04:	6022      	str	r2, [r4, #0]
 8003b06:	2210      	movs	r2, #16
 8003b08:	e7b7      	b.n	8003a7a <_printf_i+0xd2>
 8003b0a:	064d      	lsls	r5, r1, #25
 8003b0c:	bf48      	it	mi
 8003b0e:	b29b      	uxthmi	r3, r3
 8003b10:	e7ef      	b.n	8003af2 <_printf_i+0x14a>
 8003b12:	4665      	mov	r5, ip
 8003b14:	fbb3 f1f2 	udiv	r1, r3, r2
 8003b18:	fb02 3311 	mls	r3, r2, r1, r3
 8003b1c:	5cc3      	ldrb	r3, [r0, r3]
 8003b1e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003b22:	460b      	mov	r3, r1
 8003b24:	2900      	cmp	r1, #0
 8003b26:	d1f5      	bne.n	8003b14 <_printf_i+0x16c>
 8003b28:	e7b9      	b.n	8003a9e <_printf_i+0xf6>
 8003b2a:	6813      	ldr	r3, [r2, #0]
 8003b2c:	6825      	ldr	r5, [r4, #0]
 8003b2e:	6961      	ldr	r1, [r4, #20]
 8003b30:	1d18      	adds	r0, r3, #4
 8003b32:	6010      	str	r0, [r2, #0]
 8003b34:	0628      	lsls	r0, r5, #24
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	d501      	bpl.n	8003b3e <_printf_i+0x196>
 8003b3a:	6019      	str	r1, [r3, #0]
 8003b3c:	e002      	b.n	8003b44 <_printf_i+0x19c>
 8003b3e:	066a      	lsls	r2, r5, #25
 8003b40:	d5fb      	bpl.n	8003b3a <_printf_i+0x192>
 8003b42:	8019      	strh	r1, [r3, #0]
 8003b44:	2300      	movs	r3, #0
 8003b46:	6123      	str	r3, [r4, #16]
 8003b48:	4665      	mov	r5, ip
 8003b4a:	e7b9      	b.n	8003ac0 <_printf_i+0x118>
 8003b4c:	6813      	ldr	r3, [r2, #0]
 8003b4e:	1d19      	adds	r1, r3, #4
 8003b50:	6011      	str	r1, [r2, #0]
 8003b52:	681d      	ldr	r5, [r3, #0]
 8003b54:	6862      	ldr	r2, [r4, #4]
 8003b56:	2100      	movs	r1, #0
 8003b58:	4628      	mov	r0, r5
 8003b5a:	f7fc fb41 	bl	80001e0 <memchr>
 8003b5e:	b108      	cbz	r0, 8003b64 <_printf_i+0x1bc>
 8003b60:	1b40      	subs	r0, r0, r5
 8003b62:	6060      	str	r0, [r4, #4]
 8003b64:	6863      	ldr	r3, [r4, #4]
 8003b66:	6123      	str	r3, [r4, #16]
 8003b68:	2300      	movs	r3, #0
 8003b6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b6e:	e7a7      	b.n	8003ac0 <_printf_i+0x118>
 8003b70:	6923      	ldr	r3, [r4, #16]
 8003b72:	462a      	mov	r2, r5
 8003b74:	4639      	mov	r1, r7
 8003b76:	4630      	mov	r0, r6
 8003b78:	47c0      	blx	r8
 8003b7a:	3001      	adds	r0, #1
 8003b7c:	d0aa      	beq.n	8003ad4 <_printf_i+0x12c>
 8003b7e:	6823      	ldr	r3, [r4, #0]
 8003b80:	079b      	lsls	r3, r3, #30
 8003b82:	d413      	bmi.n	8003bac <_printf_i+0x204>
 8003b84:	68e0      	ldr	r0, [r4, #12]
 8003b86:	9b03      	ldr	r3, [sp, #12]
 8003b88:	4298      	cmp	r0, r3
 8003b8a:	bfb8      	it	lt
 8003b8c:	4618      	movlt	r0, r3
 8003b8e:	e7a3      	b.n	8003ad8 <_printf_i+0x130>
 8003b90:	2301      	movs	r3, #1
 8003b92:	464a      	mov	r2, r9
 8003b94:	4639      	mov	r1, r7
 8003b96:	4630      	mov	r0, r6
 8003b98:	47c0      	blx	r8
 8003b9a:	3001      	adds	r0, #1
 8003b9c:	d09a      	beq.n	8003ad4 <_printf_i+0x12c>
 8003b9e:	3501      	adds	r5, #1
 8003ba0:	68e3      	ldr	r3, [r4, #12]
 8003ba2:	9a03      	ldr	r2, [sp, #12]
 8003ba4:	1a9b      	subs	r3, r3, r2
 8003ba6:	42ab      	cmp	r3, r5
 8003ba8:	dcf2      	bgt.n	8003b90 <_printf_i+0x1e8>
 8003baa:	e7eb      	b.n	8003b84 <_printf_i+0x1dc>
 8003bac:	2500      	movs	r5, #0
 8003bae:	f104 0919 	add.w	r9, r4, #25
 8003bb2:	e7f5      	b.n	8003ba0 <_printf_i+0x1f8>
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d1ac      	bne.n	8003b12 <_printf_i+0x16a>
 8003bb8:	7803      	ldrb	r3, [r0, #0]
 8003bba:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003bbe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003bc2:	e76c      	b.n	8003a9e <_printf_i+0xf6>
 8003bc4:	0800549d 	.word	0x0800549d
 8003bc8:	080054ae 	.word	0x080054ae

08003bcc <sniprintf>:
 8003bcc:	b40c      	push	{r2, r3}
 8003bce:	b530      	push	{r4, r5, lr}
 8003bd0:	4b17      	ldr	r3, [pc, #92]	; (8003c30 <sniprintf+0x64>)
 8003bd2:	1e0c      	subs	r4, r1, #0
 8003bd4:	b09d      	sub	sp, #116	; 0x74
 8003bd6:	681d      	ldr	r5, [r3, #0]
 8003bd8:	da08      	bge.n	8003bec <sniprintf+0x20>
 8003bda:	238b      	movs	r3, #139	; 0x8b
 8003bdc:	602b      	str	r3, [r5, #0]
 8003bde:	f04f 30ff 	mov.w	r0, #4294967295
 8003be2:	b01d      	add	sp, #116	; 0x74
 8003be4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003be8:	b002      	add	sp, #8
 8003bea:	4770      	bx	lr
 8003bec:	f44f 7302 	mov.w	r3, #520	; 0x208
 8003bf0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003bf4:	bf14      	ite	ne
 8003bf6:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003bfa:	4623      	moveq	r3, r4
 8003bfc:	9304      	str	r3, [sp, #16]
 8003bfe:	9307      	str	r3, [sp, #28]
 8003c00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c04:	9002      	str	r0, [sp, #8]
 8003c06:	9006      	str	r0, [sp, #24]
 8003c08:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003c0c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003c0e:	ab21      	add	r3, sp, #132	; 0x84
 8003c10:	a902      	add	r1, sp, #8
 8003c12:	4628      	mov	r0, r5
 8003c14:	9301      	str	r3, [sp, #4]
 8003c16:	f001 fa5f 	bl	80050d8 <_svfiprintf_r>
 8003c1a:	1c43      	adds	r3, r0, #1
 8003c1c:	bfbc      	itt	lt
 8003c1e:	238b      	movlt	r3, #139	; 0x8b
 8003c20:	602b      	strlt	r3, [r5, #0]
 8003c22:	2c00      	cmp	r4, #0
 8003c24:	d0dd      	beq.n	8003be2 <sniprintf+0x16>
 8003c26:	9b02      	ldr	r3, [sp, #8]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	701a      	strb	r2, [r3, #0]
 8003c2c:	e7d9      	b.n	8003be2 <sniprintf+0x16>
 8003c2e:	bf00      	nop
 8003c30:	20000004 	.word	0x20000004

08003c34 <quorem>:
 8003c34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c38:	6903      	ldr	r3, [r0, #16]
 8003c3a:	690c      	ldr	r4, [r1, #16]
 8003c3c:	42a3      	cmp	r3, r4
 8003c3e:	4680      	mov	r8, r0
 8003c40:	f2c0 8082 	blt.w	8003d48 <quorem+0x114>
 8003c44:	3c01      	subs	r4, #1
 8003c46:	f101 0714 	add.w	r7, r1, #20
 8003c4a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8003c4e:	f100 0614 	add.w	r6, r0, #20
 8003c52:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8003c56:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8003c5a:	eb06 030c 	add.w	r3, r6, ip
 8003c5e:	3501      	adds	r5, #1
 8003c60:	eb07 090c 	add.w	r9, r7, ip
 8003c64:	9301      	str	r3, [sp, #4]
 8003c66:	fbb0 f5f5 	udiv	r5, r0, r5
 8003c6a:	b395      	cbz	r5, 8003cd2 <quorem+0x9e>
 8003c6c:	f04f 0a00 	mov.w	sl, #0
 8003c70:	4638      	mov	r0, r7
 8003c72:	46b6      	mov	lr, r6
 8003c74:	46d3      	mov	fp, sl
 8003c76:	f850 2b04 	ldr.w	r2, [r0], #4
 8003c7a:	b293      	uxth	r3, r2
 8003c7c:	fb05 a303 	mla	r3, r5, r3, sl
 8003c80:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003c84:	b29b      	uxth	r3, r3
 8003c86:	ebab 0303 	sub.w	r3, fp, r3
 8003c8a:	0c12      	lsrs	r2, r2, #16
 8003c8c:	f8de b000 	ldr.w	fp, [lr]
 8003c90:	fb05 a202 	mla	r2, r5, r2, sl
 8003c94:	fa13 f38b 	uxtah	r3, r3, fp
 8003c98:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8003c9c:	fa1f fb82 	uxth.w	fp, r2
 8003ca0:	f8de 2000 	ldr.w	r2, [lr]
 8003ca4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8003ca8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003cb2:	4581      	cmp	r9, r0
 8003cb4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8003cb8:	f84e 3b04 	str.w	r3, [lr], #4
 8003cbc:	d2db      	bcs.n	8003c76 <quorem+0x42>
 8003cbe:	f856 300c 	ldr.w	r3, [r6, ip]
 8003cc2:	b933      	cbnz	r3, 8003cd2 <quorem+0x9e>
 8003cc4:	9b01      	ldr	r3, [sp, #4]
 8003cc6:	3b04      	subs	r3, #4
 8003cc8:	429e      	cmp	r6, r3
 8003cca:	461a      	mov	r2, r3
 8003ccc:	d330      	bcc.n	8003d30 <quorem+0xfc>
 8003cce:	f8c8 4010 	str.w	r4, [r8, #16]
 8003cd2:	4640      	mov	r0, r8
 8003cd4:	f001 f82a 	bl	8004d2c <__mcmp>
 8003cd8:	2800      	cmp	r0, #0
 8003cda:	db25      	blt.n	8003d28 <quorem+0xf4>
 8003cdc:	3501      	adds	r5, #1
 8003cde:	4630      	mov	r0, r6
 8003ce0:	f04f 0c00 	mov.w	ip, #0
 8003ce4:	f857 2b04 	ldr.w	r2, [r7], #4
 8003ce8:	f8d0 e000 	ldr.w	lr, [r0]
 8003cec:	b293      	uxth	r3, r2
 8003cee:	ebac 0303 	sub.w	r3, ip, r3
 8003cf2:	0c12      	lsrs	r2, r2, #16
 8003cf4:	fa13 f38e 	uxtah	r3, r3, lr
 8003cf8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003cfc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003d06:	45b9      	cmp	r9, r7
 8003d08:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003d0c:	f840 3b04 	str.w	r3, [r0], #4
 8003d10:	d2e8      	bcs.n	8003ce4 <quorem+0xb0>
 8003d12:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8003d16:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8003d1a:	b92a      	cbnz	r2, 8003d28 <quorem+0xf4>
 8003d1c:	3b04      	subs	r3, #4
 8003d1e:	429e      	cmp	r6, r3
 8003d20:	461a      	mov	r2, r3
 8003d22:	d30b      	bcc.n	8003d3c <quorem+0x108>
 8003d24:	f8c8 4010 	str.w	r4, [r8, #16]
 8003d28:	4628      	mov	r0, r5
 8003d2a:	b003      	add	sp, #12
 8003d2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d30:	6812      	ldr	r2, [r2, #0]
 8003d32:	3b04      	subs	r3, #4
 8003d34:	2a00      	cmp	r2, #0
 8003d36:	d1ca      	bne.n	8003cce <quorem+0x9a>
 8003d38:	3c01      	subs	r4, #1
 8003d3a:	e7c5      	b.n	8003cc8 <quorem+0x94>
 8003d3c:	6812      	ldr	r2, [r2, #0]
 8003d3e:	3b04      	subs	r3, #4
 8003d40:	2a00      	cmp	r2, #0
 8003d42:	d1ef      	bne.n	8003d24 <quorem+0xf0>
 8003d44:	3c01      	subs	r4, #1
 8003d46:	e7ea      	b.n	8003d1e <quorem+0xea>
 8003d48:	2000      	movs	r0, #0
 8003d4a:	e7ee      	b.n	8003d2a <quorem+0xf6>
 8003d4c:	0000      	movs	r0, r0
	...

08003d50 <_dtoa_r>:
 8003d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d54:	ec57 6b10 	vmov	r6, r7, d0
 8003d58:	b097      	sub	sp, #92	; 0x5c
 8003d5a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003d5c:	9106      	str	r1, [sp, #24]
 8003d5e:	4604      	mov	r4, r0
 8003d60:	920b      	str	r2, [sp, #44]	; 0x2c
 8003d62:	9312      	str	r3, [sp, #72]	; 0x48
 8003d64:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8003d68:	e9cd 6700 	strd	r6, r7, [sp]
 8003d6c:	b93d      	cbnz	r5, 8003d7e <_dtoa_r+0x2e>
 8003d6e:	2010      	movs	r0, #16
 8003d70:	f000 fdb4 	bl	80048dc <malloc>
 8003d74:	6260      	str	r0, [r4, #36]	; 0x24
 8003d76:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003d7a:	6005      	str	r5, [r0, #0]
 8003d7c:	60c5      	str	r5, [r0, #12]
 8003d7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003d80:	6819      	ldr	r1, [r3, #0]
 8003d82:	b151      	cbz	r1, 8003d9a <_dtoa_r+0x4a>
 8003d84:	685a      	ldr	r2, [r3, #4]
 8003d86:	604a      	str	r2, [r1, #4]
 8003d88:	2301      	movs	r3, #1
 8003d8a:	4093      	lsls	r3, r2
 8003d8c:	608b      	str	r3, [r1, #8]
 8003d8e:	4620      	mov	r0, r4
 8003d90:	f000 fdeb 	bl	800496a <_Bfree>
 8003d94:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003d96:	2200      	movs	r2, #0
 8003d98:	601a      	str	r2, [r3, #0]
 8003d9a:	1e3b      	subs	r3, r7, #0
 8003d9c:	bfbb      	ittet	lt
 8003d9e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003da2:	9301      	strlt	r3, [sp, #4]
 8003da4:	2300      	movge	r3, #0
 8003da6:	2201      	movlt	r2, #1
 8003da8:	bfac      	ite	ge
 8003daa:	f8c8 3000 	strge.w	r3, [r8]
 8003dae:	f8c8 2000 	strlt.w	r2, [r8]
 8003db2:	4baf      	ldr	r3, [pc, #700]	; (8004070 <_dtoa_r+0x320>)
 8003db4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8003db8:	ea33 0308 	bics.w	r3, r3, r8
 8003dbc:	d114      	bne.n	8003de8 <_dtoa_r+0x98>
 8003dbe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003dc0:	f242 730f 	movw	r3, #9999	; 0x270f
 8003dc4:	6013      	str	r3, [r2, #0]
 8003dc6:	9b00      	ldr	r3, [sp, #0]
 8003dc8:	b923      	cbnz	r3, 8003dd4 <_dtoa_r+0x84>
 8003dca:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8003dce:	2800      	cmp	r0, #0
 8003dd0:	f000 8542 	beq.w	8004858 <_dtoa_r+0xb08>
 8003dd4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003dd6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8004084 <_dtoa_r+0x334>
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	f000 8544 	beq.w	8004868 <_dtoa_r+0xb18>
 8003de0:	f10b 0303 	add.w	r3, fp, #3
 8003de4:	f000 bd3e 	b.w	8004864 <_dtoa_r+0xb14>
 8003de8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8003dec:	2200      	movs	r2, #0
 8003dee:	2300      	movs	r3, #0
 8003df0:	4630      	mov	r0, r6
 8003df2:	4639      	mov	r1, r7
 8003df4:	f7fc fe68 	bl	8000ac8 <__aeabi_dcmpeq>
 8003df8:	4681      	mov	r9, r0
 8003dfa:	b168      	cbz	r0, 8003e18 <_dtoa_r+0xc8>
 8003dfc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003dfe:	2301      	movs	r3, #1
 8003e00:	6013      	str	r3, [r2, #0]
 8003e02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	f000 8524 	beq.w	8004852 <_dtoa_r+0xb02>
 8003e0a:	4b9a      	ldr	r3, [pc, #616]	; (8004074 <_dtoa_r+0x324>)
 8003e0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003e0e:	f103 3bff 	add.w	fp, r3, #4294967295
 8003e12:	6013      	str	r3, [r2, #0]
 8003e14:	f000 bd28 	b.w	8004868 <_dtoa_r+0xb18>
 8003e18:	aa14      	add	r2, sp, #80	; 0x50
 8003e1a:	a915      	add	r1, sp, #84	; 0x54
 8003e1c:	ec47 6b10 	vmov	d0, r6, r7
 8003e20:	4620      	mov	r0, r4
 8003e22:	f000 fffa 	bl	8004e1a <__d2b>
 8003e26:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8003e2a:	9004      	str	r0, [sp, #16]
 8003e2c:	2d00      	cmp	r5, #0
 8003e2e:	d07c      	beq.n	8003f2a <_dtoa_r+0x1da>
 8003e30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003e34:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8003e38:	46b2      	mov	sl, r6
 8003e3a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8003e3e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003e42:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8003e46:	2200      	movs	r2, #0
 8003e48:	4b8b      	ldr	r3, [pc, #556]	; (8004078 <_dtoa_r+0x328>)
 8003e4a:	4650      	mov	r0, sl
 8003e4c:	4659      	mov	r1, fp
 8003e4e:	f7fc fa1b 	bl	8000288 <__aeabi_dsub>
 8003e52:	a381      	add	r3, pc, #516	; (adr r3, 8004058 <_dtoa_r+0x308>)
 8003e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e58:	f7fc fbce 	bl	80005f8 <__aeabi_dmul>
 8003e5c:	a380      	add	r3, pc, #512	; (adr r3, 8004060 <_dtoa_r+0x310>)
 8003e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e62:	f7fc fa13 	bl	800028c <__adddf3>
 8003e66:	4606      	mov	r6, r0
 8003e68:	4628      	mov	r0, r5
 8003e6a:	460f      	mov	r7, r1
 8003e6c:	f7fc fb5a 	bl	8000524 <__aeabi_i2d>
 8003e70:	a37d      	add	r3, pc, #500	; (adr r3, 8004068 <_dtoa_r+0x318>)
 8003e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e76:	f7fc fbbf 	bl	80005f8 <__aeabi_dmul>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	460b      	mov	r3, r1
 8003e7e:	4630      	mov	r0, r6
 8003e80:	4639      	mov	r1, r7
 8003e82:	f7fc fa03 	bl	800028c <__adddf3>
 8003e86:	4606      	mov	r6, r0
 8003e88:	460f      	mov	r7, r1
 8003e8a:	f7fc fe65 	bl	8000b58 <__aeabi_d2iz>
 8003e8e:	2200      	movs	r2, #0
 8003e90:	4682      	mov	sl, r0
 8003e92:	2300      	movs	r3, #0
 8003e94:	4630      	mov	r0, r6
 8003e96:	4639      	mov	r1, r7
 8003e98:	f7fc fe20 	bl	8000adc <__aeabi_dcmplt>
 8003e9c:	b148      	cbz	r0, 8003eb2 <_dtoa_r+0x162>
 8003e9e:	4650      	mov	r0, sl
 8003ea0:	f7fc fb40 	bl	8000524 <__aeabi_i2d>
 8003ea4:	4632      	mov	r2, r6
 8003ea6:	463b      	mov	r3, r7
 8003ea8:	f7fc fe0e 	bl	8000ac8 <__aeabi_dcmpeq>
 8003eac:	b908      	cbnz	r0, 8003eb2 <_dtoa_r+0x162>
 8003eae:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003eb2:	f1ba 0f16 	cmp.w	sl, #22
 8003eb6:	d859      	bhi.n	8003f6c <_dtoa_r+0x21c>
 8003eb8:	4970      	ldr	r1, [pc, #448]	; (800407c <_dtoa_r+0x32c>)
 8003eba:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8003ebe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003ec2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003ec6:	f7fc fe27 	bl	8000b18 <__aeabi_dcmpgt>
 8003eca:	2800      	cmp	r0, #0
 8003ecc:	d050      	beq.n	8003f70 <_dtoa_r+0x220>
 8003ece:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	930f      	str	r3, [sp, #60]	; 0x3c
 8003ed6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003ed8:	1b5d      	subs	r5, r3, r5
 8003eda:	f1b5 0801 	subs.w	r8, r5, #1
 8003ede:	bf49      	itett	mi
 8003ee0:	f1c5 0301 	rsbmi	r3, r5, #1
 8003ee4:	2300      	movpl	r3, #0
 8003ee6:	9305      	strmi	r3, [sp, #20]
 8003ee8:	f04f 0800 	movmi.w	r8, #0
 8003eec:	bf58      	it	pl
 8003eee:	9305      	strpl	r3, [sp, #20]
 8003ef0:	f1ba 0f00 	cmp.w	sl, #0
 8003ef4:	db3e      	blt.n	8003f74 <_dtoa_r+0x224>
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	44d0      	add	r8, sl
 8003efa:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8003efe:	9307      	str	r3, [sp, #28]
 8003f00:	9b06      	ldr	r3, [sp, #24]
 8003f02:	2b09      	cmp	r3, #9
 8003f04:	f200 8090 	bhi.w	8004028 <_dtoa_r+0x2d8>
 8003f08:	2b05      	cmp	r3, #5
 8003f0a:	bfc4      	itt	gt
 8003f0c:	3b04      	subgt	r3, #4
 8003f0e:	9306      	strgt	r3, [sp, #24]
 8003f10:	9b06      	ldr	r3, [sp, #24]
 8003f12:	f1a3 0302 	sub.w	r3, r3, #2
 8003f16:	bfcc      	ite	gt
 8003f18:	2500      	movgt	r5, #0
 8003f1a:	2501      	movle	r5, #1
 8003f1c:	2b03      	cmp	r3, #3
 8003f1e:	f200 808f 	bhi.w	8004040 <_dtoa_r+0x2f0>
 8003f22:	e8df f003 	tbb	[pc, r3]
 8003f26:	7f7d      	.short	0x7f7d
 8003f28:	7131      	.short	0x7131
 8003f2a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8003f2e:	441d      	add	r5, r3
 8003f30:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8003f34:	2820      	cmp	r0, #32
 8003f36:	dd13      	ble.n	8003f60 <_dtoa_r+0x210>
 8003f38:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8003f3c:	9b00      	ldr	r3, [sp, #0]
 8003f3e:	fa08 f800 	lsl.w	r8, r8, r0
 8003f42:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8003f46:	fa23 f000 	lsr.w	r0, r3, r0
 8003f4a:	ea48 0000 	orr.w	r0, r8, r0
 8003f4e:	f7fc fad9 	bl	8000504 <__aeabi_ui2d>
 8003f52:	2301      	movs	r3, #1
 8003f54:	4682      	mov	sl, r0
 8003f56:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8003f5a:	3d01      	subs	r5, #1
 8003f5c:	9313      	str	r3, [sp, #76]	; 0x4c
 8003f5e:	e772      	b.n	8003e46 <_dtoa_r+0xf6>
 8003f60:	9b00      	ldr	r3, [sp, #0]
 8003f62:	f1c0 0020 	rsb	r0, r0, #32
 8003f66:	fa03 f000 	lsl.w	r0, r3, r0
 8003f6a:	e7f0      	b.n	8003f4e <_dtoa_r+0x1fe>
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e7b1      	b.n	8003ed4 <_dtoa_r+0x184>
 8003f70:	900f      	str	r0, [sp, #60]	; 0x3c
 8003f72:	e7b0      	b.n	8003ed6 <_dtoa_r+0x186>
 8003f74:	9b05      	ldr	r3, [sp, #20]
 8003f76:	eba3 030a 	sub.w	r3, r3, sl
 8003f7a:	9305      	str	r3, [sp, #20]
 8003f7c:	f1ca 0300 	rsb	r3, sl, #0
 8003f80:	9307      	str	r3, [sp, #28]
 8003f82:	2300      	movs	r3, #0
 8003f84:	930e      	str	r3, [sp, #56]	; 0x38
 8003f86:	e7bb      	b.n	8003f00 <_dtoa_r+0x1b0>
 8003f88:	2301      	movs	r3, #1
 8003f8a:	930a      	str	r3, [sp, #40]	; 0x28
 8003f8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	dd59      	ble.n	8004046 <_dtoa_r+0x2f6>
 8003f92:	9302      	str	r3, [sp, #8]
 8003f94:	4699      	mov	r9, r3
 8003f96:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8003f98:	2200      	movs	r2, #0
 8003f9a:	6072      	str	r2, [r6, #4]
 8003f9c:	2204      	movs	r2, #4
 8003f9e:	f102 0014 	add.w	r0, r2, #20
 8003fa2:	4298      	cmp	r0, r3
 8003fa4:	6871      	ldr	r1, [r6, #4]
 8003fa6:	d953      	bls.n	8004050 <_dtoa_r+0x300>
 8003fa8:	4620      	mov	r0, r4
 8003faa:	f000 fcaa 	bl	8004902 <_Balloc>
 8003fae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003fb0:	6030      	str	r0, [r6, #0]
 8003fb2:	f1b9 0f0e 	cmp.w	r9, #14
 8003fb6:	f8d3 b000 	ldr.w	fp, [r3]
 8003fba:	f200 80e6 	bhi.w	800418a <_dtoa_r+0x43a>
 8003fbe:	2d00      	cmp	r5, #0
 8003fc0:	f000 80e3 	beq.w	800418a <_dtoa_r+0x43a>
 8003fc4:	ed9d 7b00 	vldr	d7, [sp]
 8003fc8:	f1ba 0f00 	cmp.w	sl, #0
 8003fcc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8003fd0:	dd74      	ble.n	80040bc <_dtoa_r+0x36c>
 8003fd2:	4a2a      	ldr	r2, [pc, #168]	; (800407c <_dtoa_r+0x32c>)
 8003fd4:	f00a 030f 	and.w	r3, sl, #15
 8003fd8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003fdc:	ed93 7b00 	vldr	d7, [r3]
 8003fe0:	ea4f 162a 	mov.w	r6, sl, asr #4
 8003fe4:	06f0      	lsls	r0, r6, #27
 8003fe6:	ed8d 7b08 	vstr	d7, [sp, #32]
 8003fea:	d565      	bpl.n	80040b8 <_dtoa_r+0x368>
 8003fec:	4b24      	ldr	r3, [pc, #144]	; (8004080 <_dtoa_r+0x330>)
 8003fee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003ff2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003ff6:	f7fc fc29 	bl	800084c <__aeabi_ddiv>
 8003ffa:	e9cd 0100 	strd	r0, r1, [sp]
 8003ffe:	f006 060f 	and.w	r6, r6, #15
 8004002:	2503      	movs	r5, #3
 8004004:	4f1e      	ldr	r7, [pc, #120]	; (8004080 <_dtoa_r+0x330>)
 8004006:	e04c      	b.n	80040a2 <_dtoa_r+0x352>
 8004008:	2301      	movs	r3, #1
 800400a:	930a      	str	r3, [sp, #40]	; 0x28
 800400c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800400e:	4453      	add	r3, sl
 8004010:	f103 0901 	add.w	r9, r3, #1
 8004014:	9302      	str	r3, [sp, #8]
 8004016:	464b      	mov	r3, r9
 8004018:	2b01      	cmp	r3, #1
 800401a:	bfb8      	it	lt
 800401c:	2301      	movlt	r3, #1
 800401e:	e7ba      	b.n	8003f96 <_dtoa_r+0x246>
 8004020:	2300      	movs	r3, #0
 8004022:	e7b2      	b.n	8003f8a <_dtoa_r+0x23a>
 8004024:	2300      	movs	r3, #0
 8004026:	e7f0      	b.n	800400a <_dtoa_r+0x2ba>
 8004028:	2501      	movs	r5, #1
 800402a:	2300      	movs	r3, #0
 800402c:	9306      	str	r3, [sp, #24]
 800402e:	950a      	str	r5, [sp, #40]	; 0x28
 8004030:	f04f 33ff 	mov.w	r3, #4294967295
 8004034:	9302      	str	r3, [sp, #8]
 8004036:	4699      	mov	r9, r3
 8004038:	2200      	movs	r2, #0
 800403a:	2312      	movs	r3, #18
 800403c:	920b      	str	r2, [sp, #44]	; 0x2c
 800403e:	e7aa      	b.n	8003f96 <_dtoa_r+0x246>
 8004040:	2301      	movs	r3, #1
 8004042:	930a      	str	r3, [sp, #40]	; 0x28
 8004044:	e7f4      	b.n	8004030 <_dtoa_r+0x2e0>
 8004046:	2301      	movs	r3, #1
 8004048:	9302      	str	r3, [sp, #8]
 800404a:	4699      	mov	r9, r3
 800404c:	461a      	mov	r2, r3
 800404e:	e7f5      	b.n	800403c <_dtoa_r+0x2ec>
 8004050:	3101      	adds	r1, #1
 8004052:	6071      	str	r1, [r6, #4]
 8004054:	0052      	lsls	r2, r2, #1
 8004056:	e7a2      	b.n	8003f9e <_dtoa_r+0x24e>
 8004058:	636f4361 	.word	0x636f4361
 800405c:	3fd287a7 	.word	0x3fd287a7
 8004060:	8b60c8b3 	.word	0x8b60c8b3
 8004064:	3fc68a28 	.word	0x3fc68a28
 8004068:	509f79fb 	.word	0x509f79fb
 800406c:	3fd34413 	.word	0x3fd34413
 8004070:	7ff00000 	.word	0x7ff00000
 8004074:	0800549c 	.word	0x0800549c
 8004078:	3ff80000 	.word	0x3ff80000
 800407c:	080054f8 	.word	0x080054f8
 8004080:	080054d0 	.word	0x080054d0
 8004084:	080054c8 	.word	0x080054c8
 8004088:	07f1      	lsls	r1, r6, #31
 800408a:	d508      	bpl.n	800409e <_dtoa_r+0x34e>
 800408c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004090:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004094:	f7fc fab0 	bl	80005f8 <__aeabi_dmul>
 8004098:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800409c:	3501      	adds	r5, #1
 800409e:	1076      	asrs	r6, r6, #1
 80040a0:	3708      	adds	r7, #8
 80040a2:	2e00      	cmp	r6, #0
 80040a4:	d1f0      	bne.n	8004088 <_dtoa_r+0x338>
 80040a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80040aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80040ae:	f7fc fbcd 	bl	800084c <__aeabi_ddiv>
 80040b2:	e9cd 0100 	strd	r0, r1, [sp]
 80040b6:	e01a      	b.n	80040ee <_dtoa_r+0x39e>
 80040b8:	2502      	movs	r5, #2
 80040ba:	e7a3      	b.n	8004004 <_dtoa_r+0x2b4>
 80040bc:	f000 80a0 	beq.w	8004200 <_dtoa_r+0x4b0>
 80040c0:	f1ca 0600 	rsb	r6, sl, #0
 80040c4:	4b9f      	ldr	r3, [pc, #636]	; (8004344 <_dtoa_r+0x5f4>)
 80040c6:	4fa0      	ldr	r7, [pc, #640]	; (8004348 <_dtoa_r+0x5f8>)
 80040c8:	f006 020f 	and.w	r2, r6, #15
 80040cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80040d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80040d8:	f7fc fa8e 	bl	80005f8 <__aeabi_dmul>
 80040dc:	e9cd 0100 	strd	r0, r1, [sp]
 80040e0:	1136      	asrs	r6, r6, #4
 80040e2:	2300      	movs	r3, #0
 80040e4:	2502      	movs	r5, #2
 80040e6:	2e00      	cmp	r6, #0
 80040e8:	d17f      	bne.n	80041ea <_dtoa_r+0x49a>
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d1e1      	bne.n	80040b2 <_dtoa_r+0x362>
 80040ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	f000 8087 	beq.w	8004204 <_dtoa_r+0x4b4>
 80040f6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80040fa:	2200      	movs	r2, #0
 80040fc:	4b93      	ldr	r3, [pc, #588]	; (800434c <_dtoa_r+0x5fc>)
 80040fe:	4630      	mov	r0, r6
 8004100:	4639      	mov	r1, r7
 8004102:	f7fc fceb 	bl	8000adc <__aeabi_dcmplt>
 8004106:	2800      	cmp	r0, #0
 8004108:	d07c      	beq.n	8004204 <_dtoa_r+0x4b4>
 800410a:	f1b9 0f00 	cmp.w	r9, #0
 800410e:	d079      	beq.n	8004204 <_dtoa_r+0x4b4>
 8004110:	9b02      	ldr	r3, [sp, #8]
 8004112:	2b00      	cmp	r3, #0
 8004114:	dd35      	ble.n	8004182 <_dtoa_r+0x432>
 8004116:	f10a 33ff 	add.w	r3, sl, #4294967295
 800411a:	9308      	str	r3, [sp, #32]
 800411c:	4639      	mov	r1, r7
 800411e:	2200      	movs	r2, #0
 8004120:	4b8b      	ldr	r3, [pc, #556]	; (8004350 <_dtoa_r+0x600>)
 8004122:	4630      	mov	r0, r6
 8004124:	f7fc fa68 	bl	80005f8 <__aeabi_dmul>
 8004128:	e9cd 0100 	strd	r0, r1, [sp]
 800412c:	9f02      	ldr	r7, [sp, #8]
 800412e:	3501      	adds	r5, #1
 8004130:	4628      	mov	r0, r5
 8004132:	f7fc f9f7 	bl	8000524 <__aeabi_i2d>
 8004136:	e9dd 2300 	ldrd	r2, r3, [sp]
 800413a:	f7fc fa5d 	bl	80005f8 <__aeabi_dmul>
 800413e:	2200      	movs	r2, #0
 8004140:	4b84      	ldr	r3, [pc, #528]	; (8004354 <_dtoa_r+0x604>)
 8004142:	f7fc f8a3 	bl	800028c <__adddf3>
 8004146:	4605      	mov	r5, r0
 8004148:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800414c:	2f00      	cmp	r7, #0
 800414e:	d15d      	bne.n	800420c <_dtoa_r+0x4bc>
 8004150:	2200      	movs	r2, #0
 8004152:	4b81      	ldr	r3, [pc, #516]	; (8004358 <_dtoa_r+0x608>)
 8004154:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004158:	f7fc f896 	bl	8000288 <__aeabi_dsub>
 800415c:	462a      	mov	r2, r5
 800415e:	4633      	mov	r3, r6
 8004160:	e9cd 0100 	strd	r0, r1, [sp]
 8004164:	f7fc fcd8 	bl	8000b18 <__aeabi_dcmpgt>
 8004168:	2800      	cmp	r0, #0
 800416a:	f040 8288 	bne.w	800467e <_dtoa_r+0x92e>
 800416e:	462a      	mov	r2, r5
 8004170:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004174:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004178:	f7fc fcb0 	bl	8000adc <__aeabi_dcmplt>
 800417c:	2800      	cmp	r0, #0
 800417e:	f040 827c 	bne.w	800467a <_dtoa_r+0x92a>
 8004182:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004186:	e9cd 2300 	strd	r2, r3, [sp]
 800418a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800418c:	2b00      	cmp	r3, #0
 800418e:	f2c0 8150 	blt.w	8004432 <_dtoa_r+0x6e2>
 8004192:	f1ba 0f0e 	cmp.w	sl, #14
 8004196:	f300 814c 	bgt.w	8004432 <_dtoa_r+0x6e2>
 800419a:	4b6a      	ldr	r3, [pc, #424]	; (8004344 <_dtoa_r+0x5f4>)
 800419c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80041a0:	ed93 7b00 	vldr	d7, [r3]
 80041a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80041ac:	f280 80d8 	bge.w	8004360 <_dtoa_r+0x610>
 80041b0:	f1b9 0f00 	cmp.w	r9, #0
 80041b4:	f300 80d4 	bgt.w	8004360 <_dtoa_r+0x610>
 80041b8:	f040 825e 	bne.w	8004678 <_dtoa_r+0x928>
 80041bc:	2200      	movs	r2, #0
 80041be:	4b66      	ldr	r3, [pc, #408]	; (8004358 <_dtoa_r+0x608>)
 80041c0:	ec51 0b17 	vmov	r0, r1, d7
 80041c4:	f7fc fa18 	bl	80005f8 <__aeabi_dmul>
 80041c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80041cc:	f7fc fc9a 	bl	8000b04 <__aeabi_dcmpge>
 80041d0:	464f      	mov	r7, r9
 80041d2:	464e      	mov	r6, r9
 80041d4:	2800      	cmp	r0, #0
 80041d6:	f040 8234 	bne.w	8004642 <_dtoa_r+0x8f2>
 80041da:	2331      	movs	r3, #49	; 0x31
 80041dc:	f10b 0501 	add.w	r5, fp, #1
 80041e0:	f88b 3000 	strb.w	r3, [fp]
 80041e4:	f10a 0a01 	add.w	sl, sl, #1
 80041e8:	e22f      	b.n	800464a <_dtoa_r+0x8fa>
 80041ea:	07f2      	lsls	r2, r6, #31
 80041ec:	d505      	bpl.n	80041fa <_dtoa_r+0x4aa>
 80041ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80041f2:	f7fc fa01 	bl	80005f8 <__aeabi_dmul>
 80041f6:	3501      	adds	r5, #1
 80041f8:	2301      	movs	r3, #1
 80041fa:	1076      	asrs	r6, r6, #1
 80041fc:	3708      	adds	r7, #8
 80041fe:	e772      	b.n	80040e6 <_dtoa_r+0x396>
 8004200:	2502      	movs	r5, #2
 8004202:	e774      	b.n	80040ee <_dtoa_r+0x39e>
 8004204:	f8cd a020 	str.w	sl, [sp, #32]
 8004208:	464f      	mov	r7, r9
 800420a:	e791      	b.n	8004130 <_dtoa_r+0x3e0>
 800420c:	4b4d      	ldr	r3, [pc, #308]	; (8004344 <_dtoa_r+0x5f4>)
 800420e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004212:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8004216:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004218:	2b00      	cmp	r3, #0
 800421a:	d047      	beq.n	80042ac <_dtoa_r+0x55c>
 800421c:	4602      	mov	r2, r0
 800421e:	460b      	mov	r3, r1
 8004220:	2000      	movs	r0, #0
 8004222:	494e      	ldr	r1, [pc, #312]	; (800435c <_dtoa_r+0x60c>)
 8004224:	f7fc fb12 	bl	800084c <__aeabi_ddiv>
 8004228:	462a      	mov	r2, r5
 800422a:	4633      	mov	r3, r6
 800422c:	f7fc f82c 	bl	8000288 <__aeabi_dsub>
 8004230:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004234:	465d      	mov	r5, fp
 8004236:	e9dd 0100 	ldrd	r0, r1, [sp]
 800423a:	f7fc fc8d 	bl	8000b58 <__aeabi_d2iz>
 800423e:	4606      	mov	r6, r0
 8004240:	f7fc f970 	bl	8000524 <__aeabi_i2d>
 8004244:	4602      	mov	r2, r0
 8004246:	460b      	mov	r3, r1
 8004248:	e9dd 0100 	ldrd	r0, r1, [sp]
 800424c:	f7fc f81c 	bl	8000288 <__aeabi_dsub>
 8004250:	3630      	adds	r6, #48	; 0x30
 8004252:	f805 6b01 	strb.w	r6, [r5], #1
 8004256:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800425a:	e9cd 0100 	strd	r0, r1, [sp]
 800425e:	f7fc fc3d 	bl	8000adc <__aeabi_dcmplt>
 8004262:	2800      	cmp	r0, #0
 8004264:	d163      	bne.n	800432e <_dtoa_r+0x5de>
 8004266:	e9dd 2300 	ldrd	r2, r3, [sp]
 800426a:	2000      	movs	r0, #0
 800426c:	4937      	ldr	r1, [pc, #220]	; (800434c <_dtoa_r+0x5fc>)
 800426e:	f7fc f80b 	bl	8000288 <__aeabi_dsub>
 8004272:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004276:	f7fc fc31 	bl	8000adc <__aeabi_dcmplt>
 800427a:	2800      	cmp	r0, #0
 800427c:	f040 80b7 	bne.w	80043ee <_dtoa_r+0x69e>
 8004280:	eba5 030b 	sub.w	r3, r5, fp
 8004284:	429f      	cmp	r7, r3
 8004286:	f77f af7c 	ble.w	8004182 <_dtoa_r+0x432>
 800428a:	2200      	movs	r2, #0
 800428c:	4b30      	ldr	r3, [pc, #192]	; (8004350 <_dtoa_r+0x600>)
 800428e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004292:	f7fc f9b1 	bl	80005f8 <__aeabi_dmul>
 8004296:	2200      	movs	r2, #0
 8004298:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800429c:	4b2c      	ldr	r3, [pc, #176]	; (8004350 <_dtoa_r+0x600>)
 800429e:	e9dd 0100 	ldrd	r0, r1, [sp]
 80042a2:	f7fc f9a9 	bl	80005f8 <__aeabi_dmul>
 80042a6:	e9cd 0100 	strd	r0, r1, [sp]
 80042aa:	e7c4      	b.n	8004236 <_dtoa_r+0x4e6>
 80042ac:	462a      	mov	r2, r5
 80042ae:	4633      	mov	r3, r6
 80042b0:	f7fc f9a2 	bl	80005f8 <__aeabi_dmul>
 80042b4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80042b8:	eb0b 0507 	add.w	r5, fp, r7
 80042bc:	465e      	mov	r6, fp
 80042be:	e9dd 0100 	ldrd	r0, r1, [sp]
 80042c2:	f7fc fc49 	bl	8000b58 <__aeabi_d2iz>
 80042c6:	4607      	mov	r7, r0
 80042c8:	f7fc f92c 	bl	8000524 <__aeabi_i2d>
 80042cc:	3730      	adds	r7, #48	; 0x30
 80042ce:	4602      	mov	r2, r0
 80042d0:	460b      	mov	r3, r1
 80042d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80042d6:	f7fb ffd7 	bl	8000288 <__aeabi_dsub>
 80042da:	f806 7b01 	strb.w	r7, [r6], #1
 80042de:	42ae      	cmp	r6, r5
 80042e0:	e9cd 0100 	strd	r0, r1, [sp]
 80042e4:	f04f 0200 	mov.w	r2, #0
 80042e8:	d126      	bne.n	8004338 <_dtoa_r+0x5e8>
 80042ea:	4b1c      	ldr	r3, [pc, #112]	; (800435c <_dtoa_r+0x60c>)
 80042ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80042f0:	f7fb ffcc 	bl	800028c <__adddf3>
 80042f4:	4602      	mov	r2, r0
 80042f6:	460b      	mov	r3, r1
 80042f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80042fc:	f7fc fc0c 	bl	8000b18 <__aeabi_dcmpgt>
 8004300:	2800      	cmp	r0, #0
 8004302:	d174      	bne.n	80043ee <_dtoa_r+0x69e>
 8004304:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004308:	2000      	movs	r0, #0
 800430a:	4914      	ldr	r1, [pc, #80]	; (800435c <_dtoa_r+0x60c>)
 800430c:	f7fb ffbc 	bl	8000288 <__aeabi_dsub>
 8004310:	4602      	mov	r2, r0
 8004312:	460b      	mov	r3, r1
 8004314:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004318:	f7fc fbe0 	bl	8000adc <__aeabi_dcmplt>
 800431c:	2800      	cmp	r0, #0
 800431e:	f43f af30 	beq.w	8004182 <_dtoa_r+0x432>
 8004322:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004326:	2b30      	cmp	r3, #48	; 0x30
 8004328:	f105 32ff 	add.w	r2, r5, #4294967295
 800432c:	d002      	beq.n	8004334 <_dtoa_r+0x5e4>
 800432e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8004332:	e04a      	b.n	80043ca <_dtoa_r+0x67a>
 8004334:	4615      	mov	r5, r2
 8004336:	e7f4      	b.n	8004322 <_dtoa_r+0x5d2>
 8004338:	4b05      	ldr	r3, [pc, #20]	; (8004350 <_dtoa_r+0x600>)
 800433a:	f7fc f95d 	bl	80005f8 <__aeabi_dmul>
 800433e:	e9cd 0100 	strd	r0, r1, [sp]
 8004342:	e7bc      	b.n	80042be <_dtoa_r+0x56e>
 8004344:	080054f8 	.word	0x080054f8
 8004348:	080054d0 	.word	0x080054d0
 800434c:	3ff00000 	.word	0x3ff00000
 8004350:	40240000 	.word	0x40240000
 8004354:	401c0000 	.word	0x401c0000
 8004358:	40140000 	.word	0x40140000
 800435c:	3fe00000 	.word	0x3fe00000
 8004360:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004364:	465d      	mov	r5, fp
 8004366:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800436a:	4630      	mov	r0, r6
 800436c:	4639      	mov	r1, r7
 800436e:	f7fc fa6d 	bl	800084c <__aeabi_ddiv>
 8004372:	f7fc fbf1 	bl	8000b58 <__aeabi_d2iz>
 8004376:	4680      	mov	r8, r0
 8004378:	f7fc f8d4 	bl	8000524 <__aeabi_i2d>
 800437c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004380:	f7fc f93a 	bl	80005f8 <__aeabi_dmul>
 8004384:	4602      	mov	r2, r0
 8004386:	460b      	mov	r3, r1
 8004388:	4630      	mov	r0, r6
 800438a:	4639      	mov	r1, r7
 800438c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8004390:	f7fb ff7a 	bl	8000288 <__aeabi_dsub>
 8004394:	f805 6b01 	strb.w	r6, [r5], #1
 8004398:	eba5 060b 	sub.w	r6, r5, fp
 800439c:	45b1      	cmp	r9, r6
 800439e:	4602      	mov	r2, r0
 80043a0:	460b      	mov	r3, r1
 80043a2:	d139      	bne.n	8004418 <_dtoa_r+0x6c8>
 80043a4:	f7fb ff72 	bl	800028c <__adddf3>
 80043a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80043ac:	4606      	mov	r6, r0
 80043ae:	460f      	mov	r7, r1
 80043b0:	f7fc fbb2 	bl	8000b18 <__aeabi_dcmpgt>
 80043b4:	b9c8      	cbnz	r0, 80043ea <_dtoa_r+0x69a>
 80043b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80043ba:	4630      	mov	r0, r6
 80043bc:	4639      	mov	r1, r7
 80043be:	f7fc fb83 	bl	8000ac8 <__aeabi_dcmpeq>
 80043c2:	b110      	cbz	r0, 80043ca <_dtoa_r+0x67a>
 80043c4:	f018 0f01 	tst.w	r8, #1
 80043c8:	d10f      	bne.n	80043ea <_dtoa_r+0x69a>
 80043ca:	9904      	ldr	r1, [sp, #16]
 80043cc:	4620      	mov	r0, r4
 80043ce:	f000 facc 	bl	800496a <_Bfree>
 80043d2:	2300      	movs	r3, #0
 80043d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80043d6:	702b      	strb	r3, [r5, #0]
 80043d8:	f10a 0301 	add.w	r3, sl, #1
 80043dc:	6013      	str	r3, [r2, #0]
 80043de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	f000 8241 	beq.w	8004868 <_dtoa_r+0xb18>
 80043e6:	601d      	str	r5, [r3, #0]
 80043e8:	e23e      	b.n	8004868 <_dtoa_r+0xb18>
 80043ea:	f8cd a020 	str.w	sl, [sp, #32]
 80043ee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80043f2:	2a39      	cmp	r2, #57	; 0x39
 80043f4:	f105 33ff 	add.w	r3, r5, #4294967295
 80043f8:	d108      	bne.n	800440c <_dtoa_r+0x6bc>
 80043fa:	459b      	cmp	fp, r3
 80043fc:	d10a      	bne.n	8004414 <_dtoa_r+0x6c4>
 80043fe:	9b08      	ldr	r3, [sp, #32]
 8004400:	3301      	adds	r3, #1
 8004402:	9308      	str	r3, [sp, #32]
 8004404:	2330      	movs	r3, #48	; 0x30
 8004406:	f88b 3000 	strb.w	r3, [fp]
 800440a:	465b      	mov	r3, fp
 800440c:	781a      	ldrb	r2, [r3, #0]
 800440e:	3201      	adds	r2, #1
 8004410:	701a      	strb	r2, [r3, #0]
 8004412:	e78c      	b.n	800432e <_dtoa_r+0x5de>
 8004414:	461d      	mov	r5, r3
 8004416:	e7ea      	b.n	80043ee <_dtoa_r+0x69e>
 8004418:	2200      	movs	r2, #0
 800441a:	4b9b      	ldr	r3, [pc, #620]	; (8004688 <_dtoa_r+0x938>)
 800441c:	f7fc f8ec 	bl	80005f8 <__aeabi_dmul>
 8004420:	2200      	movs	r2, #0
 8004422:	2300      	movs	r3, #0
 8004424:	4606      	mov	r6, r0
 8004426:	460f      	mov	r7, r1
 8004428:	f7fc fb4e 	bl	8000ac8 <__aeabi_dcmpeq>
 800442c:	2800      	cmp	r0, #0
 800442e:	d09a      	beq.n	8004366 <_dtoa_r+0x616>
 8004430:	e7cb      	b.n	80043ca <_dtoa_r+0x67a>
 8004432:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004434:	2a00      	cmp	r2, #0
 8004436:	f000 808b 	beq.w	8004550 <_dtoa_r+0x800>
 800443a:	9a06      	ldr	r2, [sp, #24]
 800443c:	2a01      	cmp	r2, #1
 800443e:	dc6e      	bgt.n	800451e <_dtoa_r+0x7ce>
 8004440:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004442:	2a00      	cmp	r2, #0
 8004444:	d067      	beq.n	8004516 <_dtoa_r+0x7c6>
 8004446:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800444a:	9f07      	ldr	r7, [sp, #28]
 800444c:	9d05      	ldr	r5, [sp, #20]
 800444e:	9a05      	ldr	r2, [sp, #20]
 8004450:	2101      	movs	r1, #1
 8004452:	441a      	add	r2, r3
 8004454:	4620      	mov	r0, r4
 8004456:	9205      	str	r2, [sp, #20]
 8004458:	4498      	add	r8, r3
 800445a:	f000 fb26 	bl	8004aaa <__i2b>
 800445e:	4606      	mov	r6, r0
 8004460:	2d00      	cmp	r5, #0
 8004462:	dd0c      	ble.n	800447e <_dtoa_r+0x72e>
 8004464:	f1b8 0f00 	cmp.w	r8, #0
 8004468:	dd09      	ble.n	800447e <_dtoa_r+0x72e>
 800446a:	4545      	cmp	r5, r8
 800446c:	9a05      	ldr	r2, [sp, #20]
 800446e:	462b      	mov	r3, r5
 8004470:	bfa8      	it	ge
 8004472:	4643      	movge	r3, r8
 8004474:	1ad2      	subs	r2, r2, r3
 8004476:	9205      	str	r2, [sp, #20]
 8004478:	1aed      	subs	r5, r5, r3
 800447a:	eba8 0803 	sub.w	r8, r8, r3
 800447e:	9b07      	ldr	r3, [sp, #28]
 8004480:	b1eb      	cbz	r3, 80044be <_dtoa_r+0x76e>
 8004482:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004484:	2b00      	cmp	r3, #0
 8004486:	d067      	beq.n	8004558 <_dtoa_r+0x808>
 8004488:	b18f      	cbz	r7, 80044ae <_dtoa_r+0x75e>
 800448a:	4631      	mov	r1, r6
 800448c:	463a      	mov	r2, r7
 800448e:	4620      	mov	r0, r4
 8004490:	f000 fbaa 	bl	8004be8 <__pow5mult>
 8004494:	9a04      	ldr	r2, [sp, #16]
 8004496:	4601      	mov	r1, r0
 8004498:	4606      	mov	r6, r0
 800449a:	4620      	mov	r0, r4
 800449c:	f000 fb0e 	bl	8004abc <__multiply>
 80044a0:	9904      	ldr	r1, [sp, #16]
 80044a2:	9008      	str	r0, [sp, #32]
 80044a4:	4620      	mov	r0, r4
 80044a6:	f000 fa60 	bl	800496a <_Bfree>
 80044aa:	9b08      	ldr	r3, [sp, #32]
 80044ac:	9304      	str	r3, [sp, #16]
 80044ae:	9b07      	ldr	r3, [sp, #28]
 80044b0:	1bda      	subs	r2, r3, r7
 80044b2:	d004      	beq.n	80044be <_dtoa_r+0x76e>
 80044b4:	9904      	ldr	r1, [sp, #16]
 80044b6:	4620      	mov	r0, r4
 80044b8:	f000 fb96 	bl	8004be8 <__pow5mult>
 80044bc:	9004      	str	r0, [sp, #16]
 80044be:	2101      	movs	r1, #1
 80044c0:	4620      	mov	r0, r4
 80044c2:	f000 faf2 	bl	8004aaa <__i2b>
 80044c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80044c8:	4607      	mov	r7, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	f000 81d0 	beq.w	8004870 <_dtoa_r+0xb20>
 80044d0:	461a      	mov	r2, r3
 80044d2:	4601      	mov	r1, r0
 80044d4:	4620      	mov	r0, r4
 80044d6:	f000 fb87 	bl	8004be8 <__pow5mult>
 80044da:	9b06      	ldr	r3, [sp, #24]
 80044dc:	2b01      	cmp	r3, #1
 80044de:	4607      	mov	r7, r0
 80044e0:	dc40      	bgt.n	8004564 <_dtoa_r+0x814>
 80044e2:	9b00      	ldr	r3, [sp, #0]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d139      	bne.n	800455c <_dtoa_r+0x80c>
 80044e8:	9b01      	ldr	r3, [sp, #4]
 80044ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d136      	bne.n	8004560 <_dtoa_r+0x810>
 80044f2:	9b01      	ldr	r3, [sp, #4]
 80044f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80044f8:	0d1b      	lsrs	r3, r3, #20
 80044fa:	051b      	lsls	r3, r3, #20
 80044fc:	b12b      	cbz	r3, 800450a <_dtoa_r+0x7ba>
 80044fe:	9b05      	ldr	r3, [sp, #20]
 8004500:	3301      	adds	r3, #1
 8004502:	9305      	str	r3, [sp, #20]
 8004504:	f108 0801 	add.w	r8, r8, #1
 8004508:	2301      	movs	r3, #1
 800450a:	9307      	str	r3, [sp, #28]
 800450c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800450e:	2b00      	cmp	r3, #0
 8004510:	d12a      	bne.n	8004568 <_dtoa_r+0x818>
 8004512:	2001      	movs	r0, #1
 8004514:	e030      	b.n	8004578 <_dtoa_r+0x828>
 8004516:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004518:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800451c:	e795      	b.n	800444a <_dtoa_r+0x6fa>
 800451e:	9b07      	ldr	r3, [sp, #28]
 8004520:	f109 37ff 	add.w	r7, r9, #4294967295
 8004524:	42bb      	cmp	r3, r7
 8004526:	bfbf      	itttt	lt
 8004528:	9b07      	ldrlt	r3, [sp, #28]
 800452a:	9707      	strlt	r7, [sp, #28]
 800452c:	1afa      	sublt	r2, r7, r3
 800452e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004530:	bfbb      	ittet	lt
 8004532:	189b      	addlt	r3, r3, r2
 8004534:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004536:	1bdf      	subge	r7, r3, r7
 8004538:	2700      	movlt	r7, #0
 800453a:	f1b9 0f00 	cmp.w	r9, #0
 800453e:	bfb5      	itete	lt
 8004540:	9b05      	ldrlt	r3, [sp, #20]
 8004542:	9d05      	ldrge	r5, [sp, #20]
 8004544:	eba3 0509 	sublt.w	r5, r3, r9
 8004548:	464b      	movge	r3, r9
 800454a:	bfb8      	it	lt
 800454c:	2300      	movlt	r3, #0
 800454e:	e77e      	b.n	800444e <_dtoa_r+0x6fe>
 8004550:	9f07      	ldr	r7, [sp, #28]
 8004552:	9d05      	ldr	r5, [sp, #20]
 8004554:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8004556:	e783      	b.n	8004460 <_dtoa_r+0x710>
 8004558:	9a07      	ldr	r2, [sp, #28]
 800455a:	e7ab      	b.n	80044b4 <_dtoa_r+0x764>
 800455c:	2300      	movs	r3, #0
 800455e:	e7d4      	b.n	800450a <_dtoa_r+0x7ba>
 8004560:	9b00      	ldr	r3, [sp, #0]
 8004562:	e7d2      	b.n	800450a <_dtoa_r+0x7ba>
 8004564:	2300      	movs	r3, #0
 8004566:	9307      	str	r3, [sp, #28]
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800456e:	6918      	ldr	r0, [r3, #16]
 8004570:	f000 fa4d 	bl	8004a0e <__hi0bits>
 8004574:	f1c0 0020 	rsb	r0, r0, #32
 8004578:	4440      	add	r0, r8
 800457a:	f010 001f 	ands.w	r0, r0, #31
 800457e:	d047      	beq.n	8004610 <_dtoa_r+0x8c0>
 8004580:	f1c0 0320 	rsb	r3, r0, #32
 8004584:	2b04      	cmp	r3, #4
 8004586:	dd3b      	ble.n	8004600 <_dtoa_r+0x8b0>
 8004588:	9b05      	ldr	r3, [sp, #20]
 800458a:	f1c0 001c 	rsb	r0, r0, #28
 800458e:	4403      	add	r3, r0
 8004590:	9305      	str	r3, [sp, #20]
 8004592:	4405      	add	r5, r0
 8004594:	4480      	add	r8, r0
 8004596:	9b05      	ldr	r3, [sp, #20]
 8004598:	2b00      	cmp	r3, #0
 800459a:	dd05      	ble.n	80045a8 <_dtoa_r+0x858>
 800459c:	461a      	mov	r2, r3
 800459e:	9904      	ldr	r1, [sp, #16]
 80045a0:	4620      	mov	r0, r4
 80045a2:	f000 fb6f 	bl	8004c84 <__lshift>
 80045a6:	9004      	str	r0, [sp, #16]
 80045a8:	f1b8 0f00 	cmp.w	r8, #0
 80045ac:	dd05      	ble.n	80045ba <_dtoa_r+0x86a>
 80045ae:	4639      	mov	r1, r7
 80045b0:	4642      	mov	r2, r8
 80045b2:	4620      	mov	r0, r4
 80045b4:	f000 fb66 	bl	8004c84 <__lshift>
 80045b8:	4607      	mov	r7, r0
 80045ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80045bc:	b353      	cbz	r3, 8004614 <_dtoa_r+0x8c4>
 80045be:	4639      	mov	r1, r7
 80045c0:	9804      	ldr	r0, [sp, #16]
 80045c2:	f000 fbb3 	bl	8004d2c <__mcmp>
 80045c6:	2800      	cmp	r0, #0
 80045c8:	da24      	bge.n	8004614 <_dtoa_r+0x8c4>
 80045ca:	2300      	movs	r3, #0
 80045cc:	220a      	movs	r2, #10
 80045ce:	9904      	ldr	r1, [sp, #16]
 80045d0:	4620      	mov	r0, r4
 80045d2:	f000 f9e1 	bl	8004998 <__multadd>
 80045d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045d8:	9004      	str	r0, [sp, #16]
 80045da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80045de:	2b00      	cmp	r3, #0
 80045e0:	f000 814d 	beq.w	800487e <_dtoa_r+0xb2e>
 80045e4:	2300      	movs	r3, #0
 80045e6:	4631      	mov	r1, r6
 80045e8:	220a      	movs	r2, #10
 80045ea:	4620      	mov	r0, r4
 80045ec:	f000 f9d4 	bl	8004998 <__multadd>
 80045f0:	9b02      	ldr	r3, [sp, #8]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	4606      	mov	r6, r0
 80045f6:	dc4f      	bgt.n	8004698 <_dtoa_r+0x948>
 80045f8:	9b06      	ldr	r3, [sp, #24]
 80045fa:	2b02      	cmp	r3, #2
 80045fc:	dd4c      	ble.n	8004698 <_dtoa_r+0x948>
 80045fe:	e011      	b.n	8004624 <_dtoa_r+0x8d4>
 8004600:	d0c9      	beq.n	8004596 <_dtoa_r+0x846>
 8004602:	9a05      	ldr	r2, [sp, #20]
 8004604:	331c      	adds	r3, #28
 8004606:	441a      	add	r2, r3
 8004608:	9205      	str	r2, [sp, #20]
 800460a:	441d      	add	r5, r3
 800460c:	4498      	add	r8, r3
 800460e:	e7c2      	b.n	8004596 <_dtoa_r+0x846>
 8004610:	4603      	mov	r3, r0
 8004612:	e7f6      	b.n	8004602 <_dtoa_r+0x8b2>
 8004614:	f1b9 0f00 	cmp.w	r9, #0
 8004618:	dc38      	bgt.n	800468c <_dtoa_r+0x93c>
 800461a:	9b06      	ldr	r3, [sp, #24]
 800461c:	2b02      	cmp	r3, #2
 800461e:	dd35      	ble.n	800468c <_dtoa_r+0x93c>
 8004620:	f8cd 9008 	str.w	r9, [sp, #8]
 8004624:	9b02      	ldr	r3, [sp, #8]
 8004626:	b963      	cbnz	r3, 8004642 <_dtoa_r+0x8f2>
 8004628:	4639      	mov	r1, r7
 800462a:	2205      	movs	r2, #5
 800462c:	4620      	mov	r0, r4
 800462e:	f000 f9b3 	bl	8004998 <__multadd>
 8004632:	4601      	mov	r1, r0
 8004634:	4607      	mov	r7, r0
 8004636:	9804      	ldr	r0, [sp, #16]
 8004638:	f000 fb78 	bl	8004d2c <__mcmp>
 800463c:	2800      	cmp	r0, #0
 800463e:	f73f adcc 	bgt.w	80041da <_dtoa_r+0x48a>
 8004642:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004644:	465d      	mov	r5, fp
 8004646:	ea6f 0a03 	mvn.w	sl, r3
 800464a:	f04f 0900 	mov.w	r9, #0
 800464e:	4639      	mov	r1, r7
 8004650:	4620      	mov	r0, r4
 8004652:	f000 f98a 	bl	800496a <_Bfree>
 8004656:	2e00      	cmp	r6, #0
 8004658:	f43f aeb7 	beq.w	80043ca <_dtoa_r+0x67a>
 800465c:	f1b9 0f00 	cmp.w	r9, #0
 8004660:	d005      	beq.n	800466e <_dtoa_r+0x91e>
 8004662:	45b1      	cmp	r9, r6
 8004664:	d003      	beq.n	800466e <_dtoa_r+0x91e>
 8004666:	4649      	mov	r1, r9
 8004668:	4620      	mov	r0, r4
 800466a:	f000 f97e 	bl	800496a <_Bfree>
 800466e:	4631      	mov	r1, r6
 8004670:	4620      	mov	r0, r4
 8004672:	f000 f97a 	bl	800496a <_Bfree>
 8004676:	e6a8      	b.n	80043ca <_dtoa_r+0x67a>
 8004678:	2700      	movs	r7, #0
 800467a:	463e      	mov	r6, r7
 800467c:	e7e1      	b.n	8004642 <_dtoa_r+0x8f2>
 800467e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8004682:	463e      	mov	r6, r7
 8004684:	e5a9      	b.n	80041da <_dtoa_r+0x48a>
 8004686:	bf00      	nop
 8004688:	40240000 	.word	0x40240000
 800468c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800468e:	f8cd 9008 	str.w	r9, [sp, #8]
 8004692:	2b00      	cmp	r3, #0
 8004694:	f000 80fa 	beq.w	800488c <_dtoa_r+0xb3c>
 8004698:	2d00      	cmp	r5, #0
 800469a:	dd05      	ble.n	80046a8 <_dtoa_r+0x958>
 800469c:	4631      	mov	r1, r6
 800469e:	462a      	mov	r2, r5
 80046a0:	4620      	mov	r0, r4
 80046a2:	f000 faef 	bl	8004c84 <__lshift>
 80046a6:	4606      	mov	r6, r0
 80046a8:	9b07      	ldr	r3, [sp, #28]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d04c      	beq.n	8004748 <_dtoa_r+0x9f8>
 80046ae:	6871      	ldr	r1, [r6, #4]
 80046b0:	4620      	mov	r0, r4
 80046b2:	f000 f926 	bl	8004902 <_Balloc>
 80046b6:	6932      	ldr	r2, [r6, #16]
 80046b8:	3202      	adds	r2, #2
 80046ba:	4605      	mov	r5, r0
 80046bc:	0092      	lsls	r2, r2, #2
 80046be:	f106 010c 	add.w	r1, r6, #12
 80046c2:	300c      	adds	r0, #12
 80046c4:	f000 f912 	bl	80048ec <memcpy>
 80046c8:	2201      	movs	r2, #1
 80046ca:	4629      	mov	r1, r5
 80046cc:	4620      	mov	r0, r4
 80046ce:	f000 fad9 	bl	8004c84 <__lshift>
 80046d2:	9b00      	ldr	r3, [sp, #0]
 80046d4:	f8cd b014 	str.w	fp, [sp, #20]
 80046d8:	f003 0301 	and.w	r3, r3, #1
 80046dc:	46b1      	mov	r9, r6
 80046de:	9307      	str	r3, [sp, #28]
 80046e0:	4606      	mov	r6, r0
 80046e2:	4639      	mov	r1, r7
 80046e4:	9804      	ldr	r0, [sp, #16]
 80046e6:	f7ff faa5 	bl	8003c34 <quorem>
 80046ea:	4649      	mov	r1, r9
 80046ec:	4605      	mov	r5, r0
 80046ee:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80046f2:	9804      	ldr	r0, [sp, #16]
 80046f4:	f000 fb1a 	bl	8004d2c <__mcmp>
 80046f8:	4632      	mov	r2, r6
 80046fa:	9000      	str	r0, [sp, #0]
 80046fc:	4639      	mov	r1, r7
 80046fe:	4620      	mov	r0, r4
 8004700:	f000 fb2e 	bl	8004d60 <__mdiff>
 8004704:	68c3      	ldr	r3, [r0, #12]
 8004706:	4602      	mov	r2, r0
 8004708:	bb03      	cbnz	r3, 800474c <_dtoa_r+0x9fc>
 800470a:	4601      	mov	r1, r0
 800470c:	9008      	str	r0, [sp, #32]
 800470e:	9804      	ldr	r0, [sp, #16]
 8004710:	f000 fb0c 	bl	8004d2c <__mcmp>
 8004714:	9a08      	ldr	r2, [sp, #32]
 8004716:	4603      	mov	r3, r0
 8004718:	4611      	mov	r1, r2
 800471a:	4620      	mov	r0, r4
 800471c:	9308      	str	r3, [sp, #32]
 800471e:	f000 f924 	bl	800496a <_Bfree>
 8004722:	9b08      	ldr	r3, [sp, #32]
 8004724:	b9a3      	cbnz	r3, 8004750 <_dtoa_r+0xa00>
 8004726:	9a06      	ldr	r2, [sp, #24]
 8004728:	b992      	cbnz	r2, 8004750 <_dtoa_r+0xa00>
 800472a:	9a07      	ldr	r2, [sp, #28]
 800472c:	b982      	cbnz	r2, 8004750 <_dtoa_r+0xa00>
 800472e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004732:	d029      	beq.n	8004788 <_dtoa_r+0xa38>
 8004734:	9b00      	ldr	r3, [sp, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	dd01      	ble.n	800473e <_dtoa_r+0x9ee>
 800473a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800473e:	9b05      	ldr	r3, [sp, #20]
 8004740:	1c5d      	adds	r5, r3, #1
 8004742:	f883 8000 	strb.w	r8, [r3]
 8004746:	e782      	b.n	800464e <_dtoa_r+0x8fe>
 8004748:	4630      	mov	r0, r6
 800474a:	e7c2      	b.n	80046d2 <_dtoa_r+0x982>
 800474c:	2301      	movs	r3, #1
 800474e:	e7e3      	b.n	8004718 <_dtoa_r+0x9c8>
 8004750:	9a00      	ldr	r2, [sp, #0]
 8004752:	2a00      	cmp	r2, #0
 8004754:	db04      	blt.n	8004760 <_dtoa_r+0xa10>
 8004756:	d125      	bne.n	80047a4 <_dtoa_r+0xa54>
 8004758:	9a06      	ldr	r2, [sp, #24]
 800475a:	bb1a      	cbnz	r2, 80047a4 <_dtoa_r+0xa54>
 800475c:	9a07      	ldr	r2, [sp, #28]
 800475e:	bb0a      	cbnz	r2, 80047a4 <_dtoa_r+0xa54>
 8004760:	2b00      	cmp	r3, #0
 8004762:	ddec      	ble.n	800473e <_dtoa_r+0x9ee>
 8004764:	2201      	movs	r2, #1
 8004766:	9904      	ldr	r1, [sp, #16]
 8004768:	4620      	mov	r0, r4
 800476a:	f000 fa8b 	bl	8004c84 <__lshift>
 800476e:	4639      	mov	r1, r7
 8004770:	9004      	str	r0, [sp, #16]
 8004772:	f000 fadb 	bl	8004d2c <__mcmp>
 8004776:	2800      	cmp	r0, #0
 8004778:	dc03      	bgt.n	8004782 <_dtoa_r+0xa32>
 800477a:	d1e0      	bne.n	800473e <_dtoa_r+0x9ee>
 800477c:	f018 0f01 	tst.w	r8, #1
 8004780:	d0dd      	beq.n	800473e <_dtoa_r+0x9ee>
 8004782:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004786:	d1d8      	bne.n	800473a <_dtoa_r+0x9ea>
 8004788:	9b05      	ldr	r3, [sp, #20]
 800478a:	9a05      	ldr	r2, [sp, #20]
 800478c:	1c5d      	adds	r5, r3, #1
 800478e:	2339      	movs	r3, #57	; 0x39
 8004790:	7013      	strb	r3, [r2, #0]
 8004792:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004796:	2b39      	cmp	r3, #57	; 0x39
 8004798:	f105 32ff 	add.w	r2, r5, #4294967295
 800479c:	d04f      	beq.n	800483e <_dtoa_r+0xaee>
 800479e:	3301      	adds	r3, #1
 80047a0:	7013      	strb	r3, [r2, #0]
 80047a2:	e754      	b.n	800464e <_dtoa_r+0x8fe>
 80047a4:	9a05      	ldr	r2, [sp, #20]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	f102 0501 	add.w	r5, r2, #1
 80047ac:	dd06      	ble.n	80047bc <_dtoa_r+0xa6c>
 80047ae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80047b2:	d0e9      	beq.n	8004788 <_dtoa_r+0xa38>
 80047b4:	f108 0801 	add.w	r8, r8, #1
 80047b8:	9b05      	ldr	r3, [sp, #20]
 80047ba:	e7c2      	b.n	8004742 <_dtoa_r+0x9f2>
 80047bc:	9a02      	ldr	r2, [sp, #8]
 80047be:	f805 8c01 	strb.w	r8, [r5, #-1]
 80047c2:	eba5 030b 	sub.w	r3, r5, fp
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d021      	beq.n	800480e <_dtoa_r+0xabe>
 80047ca:	2300      	movs	r3, #0
 80047cc:	220a      	movs	r2, #10
 80047ce:	9904      	ldr	r1, [sp, #16]
 80047d0:	4620      	mov	r0, r4
 80047d2:	f000 f8e1 	bl	8004998 <__multadd>
 80047d6:	45b1      	cmp	r9, r6
 80047d8:	9004      	str	r0, [sp, #16]
 80047da:	f04f 0300 	mov.w	r3, #0
 80047de:	f04f 020a 	mov.w	r2, #10
 80047e2:	4649      	mov	r1, r9
 80047e4:	4620      	mov	r0, r4
 80047e6:	d105      	bne.n	80047f4 <_dtoa_r+0xaa4>
 80047e8:	f000 f8d6 	bl	8004998 <__multadd>
 80047ec:	4681      	mov	r9, r0
 80047ee:	4606      	mov	r6, r0
 80047f0:	9505      	str	r5, [sp, #20]
 80047f2:	e776      	b.n	80046e2 <_dtoa_r+0x992>
 80047f4:	f000 f8d0 	bl	8004998 <__multadd>
 80047f8:	4631      	mov	r1, r6
 80047fa:	4681      	mov	r9, r0
 80047fc:	2300      	movs	r3, #0
 80047fe:	220a      	movs	r2, #10
 8004800:	4620      	mov	r0, r4
 8004802:	f000 f8c9 	bl	8004998 <__multadd>
 8004806:	4606      	mov	r6, r0
 8004808:	e7f2      	b.n	80047f0 <_dtoa_r+0xaa0>
 800480a:	f04f 0900 	mov.w	r9, #0
 800480e:	2201      	movs	r2, #1
 8004810:	9904      	ldr	r1, [sp, #16]
 8004812:	4620      	mov	r0, r4
 8004814:	f000 fa36 	bl	8004c84 <__lshift>
 8004818:	4639      	mov	r1, r7
 800481a:	9004      	str	r0, [sp, #16]
 800481c:	f000 fa86 	bl	8004d2c <__mcmp>
 8004820:	2800      	cmp	r0, #0
 8004822:	dcb6      	bgt.n	8004792 <_dtoa_r+0xa42>
 8004824:	d102      	bne.n	800482c <_dtoa_r+0xadc>
 8004826:	f018 0f01 	tst.w	r8, #1
 800482a:	d1b2      	bne.n	8004792 <_dtoa_r+0xa42>
 800482c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004830:	2b30      	cmp	r3, #48	; 0x30
 8004832:	f105 32ff 	add.w	r2, r5, #4294967295
 8004836:	f47f af0a 	bne.w	800464e <_dtoa_r+0x8fe>
 800483a:	4615      	mov	r5, r2
 800483c:	e7f6      	b.n	800482c <_dtoa_r+0xadc>
 800483e:	4593      	cmp	fp, r2
 8004840:	d105      	bne.n	800484e <_dtoa_r+0xafe>
 8004842:	2331      	movs	r3, #49	; 0x31
 8004844:	f10a 0a01 	add.w	sl, sl, #1
 8004848:	f88b 3000 	strb.w	r3, [fp]
 800484c:	e6ff      	b.n	800464e <_dtoa_r+0x8fe>
 800484e:	4615      	mov	r5, r2
 8004850:	e79f      	b.n	8004792 <_dtoa_r+0xa42>
 8004852:	f8df b064 	ldr.w	fp, [pc, #100]	; 80048b8 <_dtoa_r+0xb68>
 8004856:	e007      	b.n	8004868 <_dtoa_r+0xb18>
 8004858:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800485a:	f8df b060 	ldr.w	fp, [pc, #96]	; 80048bc <_dtoa_r+0xb6c>
 800485e:	b11b      	cbz	r3, 8004868 <_dtoa_r+0xb18>
 8004860:	f10b 0308 	add.w	r3, fp, #8
 8004864:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004866:	6013      	str	r3, [r2, #0]
 8004868:	4658      	mov	r0, fp
 800486a:	b017      	add	sp, #92	; 0x5c
 800486c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004870:	9b06      	ldr	r3, [sp, #24]
 8004872:	2b01      	cmp	r3, #1
 8004874:	f77f ae35 	ble.w	80044e2 <_dtoa_r+0x792>
 8004878:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800487a:	9307      	str	r3, [sp, #28]
 800487c:	e649      	b.n	8004512 <_dtoa_r+0x7c2>
 800487e:	9b02      	ldr	r3, [sp, #8]
 8004880:	2b00      	cmp	r3, #0
 8004882:	dc03      	bgt.n	800488c <_dtoa_r+0xb3c>
 8004884:	9b06      	ldr	r3, [sp, #24]
 8004886:	2b02      	cmp	r3, #2
 8004888:	f73f aecc 	bgt.w	8004624 <_dtoa_r+0x8d4>
 800488c:	465d      	mov	r5, fp
 800488e:	4639      	mov	r1, r7
 8004890:	9804      	ldr	r0, [sp, #16]
 8004892:	f7ff f9cf 	bl	8003c34 <quorem>
 8004896:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800489a:	f805 8b01 	strb.w	r8, [r5], #1
 800489e:	9a02      	ldr	r2, [sp, #8]
 80048a0:	eba5 030b 	sub.w	r3, r5, fp
 80048a4:	429a      	cmp	r2, r3
 80048a6:	ddb0      	ble.n	800480a <_dtoa_r+0xaba>
 80048a8:	2300      	movs	r3, #0
 80048aa:	220a      	movs	r2, #10
 80048ac:	9904      	ldr	r1, [sp, #16]
 80048ae:	4620      	mov	r0, r4
 80048b0:	f000 f872 	bl	8004998 <__multadd>
 80048b4:	9004      	str	r0, [sp, #16]
 80048b6:	e7ea      	b.n	800488e <_dtoa_r+0xb3e>
 80048b8:	0800549b 	.word	0x0800549b
 80048bc:	080054bf 	.word	0x080054bf

080048c0 <_localeconv_r>:
 80048c0:	4b04      	ldr	r3, [pc, #16]	; (80048d4 <_localeconv_r+0x14>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	6a18      	ldr	r0, [r3, #32]
 80048c6:	4b04      	ldr	r3, [pc, #16]	; (80048d8 <_localeconv_r+0x18>)
 80048c8:	2800      	cmp	r0, #0
 80048ca:	bf08      	it	eq
 80048cc:	4618      	moveq	r0, r3
 80048ce:	30f0      	adds	r0, #240	; 0xf0
 80048d0:	4770      	bx	lr
 80048d2:	bf00      	nop
 80048d4:	20000004 	.word	0x20000004
 80048d8:	20000068 	.word	0x20000068

080048dc <malloc>:
 80048dc:	4b02      	ldr	r3, [pc, #8]	; (80048e8 <malloc+0xc>)
 80048de:	4601      	mov	r1, r0
 80048e0:	6818      	ldr	r0, [r3, #0]
 80048e2:	f000 bb45 	b.w	8004f70 <_malloc_r>
 80048e6:	bf00      	nop
 80048e8:	20000004 	.word	0x20000004

080048ec <memcpy>:
 80048ec:	b510      	push	{r4, lr}
 80048ee:	1e43      	subs	r3, r0, #1
 80048f0:	440a      	add	r2, r1
 80048f2:	4291      	cmp	r1, r2
 80048f4:	d100      	bne.n	80048f8 <memcpy+0xc>
 80048f6:	bd10      	pop	{r4, pc}
 80048f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80048fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004900:	e7f7      	b.n	80048f2 <memcpy+0x6>

08004902 <_Balloc>:
 8004902:	b570      	push	{r4, r5, r6, lr}
 8004904:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004906:	4604      	mov	r4, r0
 8004908:	460e      	mov	r6, r1
 800490a:	b93d      	cbnz	r5, 800491c <_Balloc+0x1a>
 800490c:	2010      	movs	r0, #16
 800490e:	f7ff ffe5 	bl	80048dc <malloc>
 8004912:	6260      	str	r0, [r4, #36]	; 0x24
 8004914:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004918:	6005      	str	r5, [r0, #0]
 800491a:	60c5      	str	r5, [r0, #12]
 800491c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800491e:	68eb      	ldr	r3, [r5, #12]
 8004920:	b183      	cbz	r3, 8004944 <_Balloc+0x42>
 8004922:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004924:	68db      	ldr	r3, [r3, #12]
 8004926:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800492a:	b9b8      	cbnz	r0, 800495c <_Balloc+0x5a>
 800492c:	2101      	movs	r1, #1
 800492e:	fa01 f506 	lsl.w	r5, r1, r6
 8004932:	1d6a      	adds	r2, r5, #5
 8004934:	0092      	lsls	r2, r2, #2
 8004936:	4620      	mov	r0, r4
 8004938:	f000 fabe 	bl	8004eb8 <_calloc_r>
 800493c:	b160      	cbz	r0, 8004958 <_Balloc+0x56>
 800493e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8004942:	e00e      	b.n	8004962 <_Balloc+0x60>
 8004944:	2221      	movs	r2, #33	; 0x21
 8004946:	2104      	movs	r1, #4
 8004948:	4620      	mov	r0, r4
 800494a:	f000 fab5 	bl	8004eb8 <_calloc_r>
 800494e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004950:	60e8      	str	r0, [r5, #12]
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d1e4      	bne.n	8004922 <_Balloc+0x20>
 8004958:	2000      	movs	r0, #0
 800495a:	bd70      	pop	{r4, r5, r6, pc}
 800495c:	6802      	ldr	r2, [r0, #0]
 800495e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8004962:	2300      	movs	r3, #0
 8004964:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004968:	e7f7      	b.n	800495a <_Balloc+0x58>

0800496a <_Bfree>:
 800496a:	b570      	push	{r4, r5, r6, lr}
 800496c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800496e:	4606      	mov	r6, r0
 8004970:	460d      	mov	r5, r1
 8004972:	b93c      	cbnz	r4, 8004984 <_Bfree+0x1a>
 8004974:	2010      	movs	r0, #16
 8004976:	f7ff ffb1 	bl	80048dc <malloc>
 800497a:	6270      	str	r0, [r6, #36]	; 0x24
 800497c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004980:	6004      	str	r4, [r0, #0]
 8004982:	60c4      	str	r4, [r0, #12]
 8004984:	b13d      	cbz	r5, 8004996 <_Bfree+0x2c>
 8004986:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8004988:	686a      	ldr	r2, [r5, #4]
 800498a:	68db      	ldr	r3, [r3, #12]
 800498c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004990:	6029      	str	r1, [r5, #0]
 8004992:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8004996:	bd70      	pop	{r4, r5, r6, pc}

08004998 <__multadd>:
 8004998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800499c:	690d      	ldr	r5, [r1, #16]
 800499e:	461f      	mov	r7, r3
 80049a0:	4606      	mov	r6, r0
 80049a2:	460c      	mov	r4, r1
 80049a4:	f101 0c14 	add.w	ip, r1, #20
 80049a8:	2300      	movs	r3, #0
 80049aa:	f8dc 0000 	ldr.w	r0, [ip]
 80049ae:	b281      	uxth	r1, r0
 80049b0:	fb02 7101 	mla	r1, r2, r1, r7
 80049b4:	0c0f      	lsrs	r7, r1, #16
 80049b6:	0c00      	lsrs	r0, r0, #16
 80049b8:	fb02 7000 	mla	r0, r2, r0, r7
 80049bc:	b289      	uxth	r1, r1
 80049be:	3301      	adds	r3, #1
 80049c0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80049c4:	429d      	cmp	r5, r3
 80049c6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80049ca:	f84c 1b04 	str.w	r1, [ip], #4
 80049ce:	dcec      	bgt.n	80049aa <__multadd+0x12>
 80049d0:	b1d7      	cbz	r7, 8004a08 <__multadd+0x70>
 80049d2:	68a3      	ldr	r3, [r4, #8]
 80049d4:	42ab      	cmp	r3, r5
 80049d6:	dc12      	bgt.n	80049fe <__multadd+0x66>
 80049d8:	6861      	ldr	r1, [r4, #4]
 80049da:	4630      	mov	r0, r6
 80049dc:	3101      	adds	r1, #1
 80049de:	f7ff ff90 	bl	8004902 <_Balloc>
 80049e2:	6922      	ldr	r2, [r4, #16]
 80049e4:	3202      	adds	r2, #2
 80049e6:	f104 010c 	add.w	r1, r4, #12
 80049ea:	4680      	mov	r8, r0
 80049ec:	0092      	lsls	r2, r2, #2
 80049ee:	300c      	adds	r0, #12
 80049f0:	f7ff ff7c 	bl	80048ec <memcpy>
 80049f4:	4621      	mov	r1, r4
 80049f6:	4630      	mov	r0, r6
 80049f8:	f7ff ffb7 	bl	800496a <_Bfree>
 80049fc:	4644      	mov	r4, r8
 80049fe:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004a02:	3501      	adds	r5, #1
 8004a04:	615f      	str	r7, [r3, #20]
 8004a06:	6125      	str	r5, [r4, #16]
 8004a08:	4620      	mov	r0, r4
 8004a0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004a0e <__hi0bits>:
 8004a0e:	0c02      	lsrs	r2, r0, #16
 8004a10:	0412      	lsls	r2, r2, #16
 8004a12:	4603      	mov	r3, r0
 8004a14:	b9b2      	cbnz	r2, 8004a44 <__hi0bits+0x36>
 8004a16:	0403      	lsls	r3, r0, #16
 8004a18:	2010      	movs	r0, #16
 8004a1a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004a1e:	bf04      	itt	eq
 8004a20:	021b      	lsleq	r3, r3, #8
 8004a22:	3008      	addeq	r0, #8
 8004a24:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004a28:	bf04      	itt	eq
 8004a2a:	011b      	lsleq	r3, r3, #4
 8004a2c:	3004      	addeq	r0, #4
 8004a2e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004a32:	bf04      	itt	eq
 8004a34:	009b      	lsleq	r3, r3, #2
 8004a36:	3002      	addeq	r0, #2
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	db06      	blt.n	8004a4a <__hi0bits+0x3c>
 8004a3c:	005b      	lsls	r3, r3, #1
 8004a3e:	d503      	bpl.n	8004a48 <__hi0bits+0x3a>
 8004a40:	3001      	adds	r0, #1
 8004a42:	4770      	bx	lr
 8004a44:	2000      	movs	r0, #0
 8004a46:	e7e8      	b.n	8004a1a <__hi0bits+0xc>
 8004a48:	2020      	movs	r0, #32
 8004a4a:	4770      	bx	lr

08004a4c <__lo0bits>:
 8004a4c:	6803      	ldr	r3, [r0, #0]
 8004a4e:	f013 0207 	ands.w	r2, r3, #7
 8004a52:	4601      	mov	r1, r0
 8004a54:	d00b      	beq.n	8004a6e <__lo0bits+0x22>
 8004a56:	07da      	lsls	r2, r3, #31
 8004a58:	d423      	bmi.n	8004aa2 <__lo0bits+0x56>
 8004a5a:	0798      	lsls	r0, r3, #30
 8004a5c:	bf49      	itett	mi
 8004a5e:	085b      	lsrmi	r3, r3, #1
 8004a60:	089b      	lsrpl	r3, r3, #2
 8004a62:	2001      	movmi	r0, #1
 8004a64:	600b      	strmi	r3, [r1, #0]
 8004a66:	bf5c      	itt	pl
 8004a68:	600b      	strpl	r3, [r1, #0]
 8004a6a:	2002      	movpl	r0, #2
 8004a6c:	4770      	bx	lr
 8004a6e:	b298      	uxth	r0, r3
 8004a70:	b9a8      	cbnz	r0, 8004a9e <__lo0bits+0x52>
 8004a72:	0c1b      	lsrs	r3, r3, #16
 8004a74:	2010      	movs	r0, #16
 8004a76:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004a7a:	bf04      	itt	eq
 8004a7c:	0a1b      	lsreq	r3, r3, #8
 8004a7e:	3008      	addeq	r0, #8
 8004a80:	071a      	lsls	r2, r3, #28
 8004a82:	bf04      	itt	eq
 8004a84:	091b      	lsreq	r3, r3, #4
 8004a86:	3004      	addeq	r0, #4
 8004a88:	079a      	lsls	r2, r3, #30
 8004a8a:	bf04      	itt	eq
 8004a8c:	089b      	lsreq	r3, r3, #2
 8004a8e:	3002      	addeq	r0, #2
 8004a90:	07da      	lsls	r2, r3, #31
 8004a92:	d402      	bmi.n	8004a9a <__lo0bits+0x4e>
 8004a94:	085b      	lsrs	r3, r3, #1
 8004a96:	d006      	beq.n	8004aa6 <__lo0bits+0x5a>
 8004a98:	3001      	adds	r0, #1
 8004a9a:	600b      	str	r3, [r1, #0]
 8004a9c:	4770      	bx	lr
 8004a9e:	4610      	mov	r0, r2
 8004aa0:	e7e9      	b.n	8004a76 <__lo0bits+0x2a>
 8004aa2:	2000      	movs	r0, #0
 8004aa4:	4770      	bx	lr
 8004aa6:	2020      	movs	r0, #32
 8004aa8:	4770      	bx	lr

08004aaa <__i2b>:
 8004aaa:	b510      	push	{r4, lr}
 8004aac:	460c      	mov	r4, r1
 8004aae:	2101      	movs	r1, #1
 8004ab0:	f7ff ff27 	bl	8004902 <_Balloc>
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	6144      	str	r4, [r0, #20]
 8004ab8:	6102      	str	r2, [r0, #16]
 8004aba:	bd10      	pop	{r4, pc}

08004abc <__multiply>:
 8004abc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ac0:	4614      	mov	r4, r2
 8004ac2:	690a      	ldr	r2, [r1, #16]
 8004ac4:	6923      	ldr	r3, [r4, #16]
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	bfb8      	it	lt
 8004aca:	460b      	movlt	r3, r1
 8004acc:	4688      	mov	r8, r1
 8004ace:	bfbc      	itt	lt
 8004ad0:	46a0      	movlt	r8, r4
 8004ad2:	461c      	movlt	r4, r3
 8004ad4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8004ad8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004adc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8004ae0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8004ae4:	eb07 0609 	add.w	r6, r7, r9
 8004ae8:	42b3      	cmp	r3, r6
 8004aea:	bfb8      	it	lt
 8004aec:	3101      	addlt	r1, #1
 8004aee:	f7ff ff08 	bl	8004902 <_Balloc>
 8004af2:	f100 0514 	add.w	r5, r0, #20
 8004af6:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8004afa:	462b      	mov	r3, r5
 8004afc:	2200      	movs	r2, #0
 8004afe:	4573      	cmp	r3, lr
 8004b00:	d316      	bcc.n	8004b30 <__multiply+0x74>
 8004b02:	f104 0214 	add.w	r2, r4, #20
 8004b06:	f108 0114 	add.w	r1, r8, #20
 8004b0a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8004b0e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8004b12:	9300      	str	r3, [sp, #0]
 8004b14:	9b00      	ldr	r3, [sp, #0]
 8004b16:	9201      	str	r2, [sp, #4]
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d80c      	bhi.n	8004b36 <__multiply+0x7a>
 8004b1c:	2e00      	cmp	r6, #0
 8004b1e:	dd03      	ble.n	8004b28 <__multiply+0x6c>
 8004b20:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d05d      	beq.n	8004be4 <__multiply+0x128>
 8004b28:	6106      	str	r6, [r0, #16]
 8004b2a:	b003      	add	sp, #12
 8004b2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b30:	f843 2b04 	str.w	r2, [r3], #4
 8004b34:	e7e3      	b.n	8004afe <__multiply+0x42>
 8004b36:	f8b2 b000 	ldrh.w	fp, [r2]
 8004b3a:	f1bb 0f00 	cmp.w	fp, #0
 8004b3e:	d023      	beq.n	8004b88 <__multiply+0xcc>
 8004b40:	4689      	mov	r9, r1
 8004b42:	46ac      	mov	ip, r5
 8004b44:	f04f 0800 	mov.w	r8, #0
 8004b48:	f859 4b04 	ldr.w	r4, [r9], #4
 8004b4c:	f8dc a000 	ldr.w	sl, [ip]
 8004b50:	b2a3      	uxth	r3, r4
 8004b52:	fa1f fa8a 	uxth.w	sl, sl
 8004b56:	fb0b a303 	mla	r3, fp, r3, sl
 8004b5a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8004b5e:	f8dc 4000 	ldr.w	r4, [ip]
 8004b62:	4443      	add	r3, r8
 8004b64:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004b68:	fb0b 840a 	mla	r4, fp, sl, r8
 8004b6c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8004b70:	46e2      	mov	sl, ip
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004b78:	454f      	cmp	r7, r9
 8004b7a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004b7e:	f84a 3b04 	str.w	r3, [sl], #4
 8004b82:	d82b      	bhi.n	8004bdc <__multiply+0x120>
 8004b84:	f8cc 8004 	str.w	r8, [ip, #4]
 8004b88:	9b01      	ldr	r3, [sp, #4]
 8004b8a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8004b8e:	3204      	adds	r2, #4
 8004b90:	f1ba 0f00 	cmp.w	sl, #0
 8004b94:	d020      	beq.n	8004bd8 <__multiply+0x11c>
 8004b96:	682b      	ldr	r3, [r5, #0]
 8004b98:	4689      	mov	r9, r1
 8004b9a:	46a8      	mov	r8, r5
 8004b9c:	f04f 0b00 	mov.w	fp, #0
 8004ba0:	f8b9 c000 	ldrh.w	ip, [r9]
 8004ba4:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8004ba8:	fb0a 440c 	mla	r4, sl, ip, r4
 8004bac:	445c      	add	r4, fp
 8004bae:	46c4      	mov	ip, r8
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004bb6:	f84c 3b04 	str.w	r3, [ip], #4
 8004bba:	f859 3b04 	ldr.w	r3, [r9], #4
 8004bbe:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8004bc2:	0c1b      	lsrs	r3, r3, #16
 8004bc4:	fb0a b303 	mla	r3, sl, r3, fp
 8004bc8:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8004bcc:	454f      	cmp	r7, r9
 8004bce:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8004bd2:	d805      	bhi.n	8004be0 <__multiply+0x124>
 8004bd4:	f8c8 3004 	str.w	r3, [r8, #4]
 8004bd8:	3504      	adds	r5, #4
 8004bda:	e79b      	b.n	8004b14 <__multiply+0x58>
 8004bdc:	46d4      	mov	ip, sl
 8004bde:	e7b3      	b.n	8004b48 <__multiply+0x8c>
 8004be0:	46e0      	mov	r8, ip
 8004be2:	e7dd      	b.n	8004ba0 <__multiply+0xe4>
 8004be4:	3e01      	subs	r6, #1
 8004be6:	e799      	b.n	8004b1c <__multiply+0x60>

08004be8 <__pow5mult>:
 8004be8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004bec:	4615      	mov	r5, r2
 8004bee:	f012 0203 	ands.w	r2, r2, #3
 8004bf2:	4606      	mov	r6, r0
 8004bf4:	460f      	mov	r7, r1
 8004bf6:	d007      	beq.n	8004c08 <__pow5mult+0x20>
 8004bf8:	3a01      	subs	r2, #1
 8004bfa:	4c21      	ldr	r4, [pc, #132]	; (8004c80 <__pow5mult+0x98>)
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004c02:	f7ff fec9 	bl	8004998 <__multadd>
 8004c06:	4607      	mov	r7, r0
 8004c08:	10ad      	asrs	r5, r5, #2
 8004c0a:	d035      	beq.n	8004c78 <__pow5mult+0x90>
 8004c0c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004c0e:	b93c      	cbnz	r4, 8004c20 <__pow5mult+0x38>
 8004c10:	2010      	movs	r0, #16
 8004c12:	f7ff fe63 	bl	80048dc <malloc>
 8004c16:	6270      	str	r0, [r6, #36]	; 0x24
 8004c18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004c1c:	6004      	str	r4, [r0, #0]
 8004c1e:	60c4      	str	r4, [r0, #12]
 8004c20:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004c24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004c28:	b94c      	cbnz	r4, 8004c3e <__pow5mult+0x56>
 8004c2a:	f240 2171 	movw	r1, #625	; 0x271
 8004c2e:	4630      	mov	r0, r6
 8004c30:	f7ff ff3b 	bl	8004aaa <__i2b>
 8004c34:	2300      	movs	r3, #0
 8004c36:	f8c8 0008 	str.w	r0, [r8, #8]
 8004c3a:	4604      	mov	r4, r0
 8004c3c:	6003      	str	r3, [r0, #0]
 8004c3e:	f04f 0800 	mov.w	r8, #0
 8004c42:	07eb      	lsls	r3, r5, #31
 8004c44:	d50a      	bpl.n	8004c5c <__pow5mult+0x74>
 8004c46:	4639      	mov	r1, r7
 8004c48:	4622      	mov	r2, r4
 8004c4a:	4630      	mov	r0, r6
 8004c4c:	f7ff ff36 	bl	8004abc <__multiply>
 8004c50:	4639      	mov	r1, r7
 8004c52:	4681      	mov	r9, r0
 8004c54:	4630      	mov	r0, r6
 8004c56:	f7ff fe88 	bl	800496a <_Bfree>
 8004c5a:	464f      	mov	r7, r9
 8004c5c:	106d      	asrs	r5, r5, #1
 8004c5e:	d00b      	beq.n	8004c78 <__pow5mult+0x90>
 8004c60:	6820      	ldr	r0, [r4, #0]
 8004c62:	b938      	cbnz	r0, 8004c74 <__pow5mult+0x8c>
 8004c64:	4622      	mov	r2, r4
 8004c66:	4621      	mov	r1, r4
 8004c68:	4630      	mov	r0, r6
 8004c6a:	f7ff ff27 	bl	8004abc <__multiply>
 8004c6e:	6020      	str	r0, [r4, #0]
 8004c70:	f8c0 8000 	str.w	r8, [r0]
 8004c74:	4604      	mov	r4, r0
 8004c76:	e7e4      	b.n	8004c42 <__pow5mult+0x5a>
 8004c78:	4638      	mov	r0, r7
 8004c7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c7e:	bf00      	nop
 8004c80:	080055c0 	.word	0x080055c0

08004c84 <__lshift>:
 8004c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c88:	460c      	mov	r4, r1
 8004c8a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004c8e:	6923      	ldr	r3, [r4, #16]
 8004c90:	6849      	ldr	r1, [r1, #4]
 8004c92:	eb0a 0903 	add.w	r9, sl, r3
 8004c96:	68a3      	ldr	r3, [r4, #8]
 8004c98:	4607      	mov	r7, r0
 8004c9a:	4616      	mov	r6, r2
 8004c9c:	f109 0501 	add.w	r5, r9, #1
 8004ca0:	42ab      	cmp	r3, r5
 8004ca2:	db32      	blt.n	8004d0a <__lshift+0x86>
 8004ca4:	4638      	mov	r0, r7
 8004ca6:	f7ff fe2c 	bl	8004902 <_Balloc>
 8004caa:	2300      	movs	r3, #0
 8004cac:	4680      	mov	r8, r0
 8004cae:	f100 0114 	add.w	r1, r0, #20
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	4553      	cmp	r3, sl
 8004cb6:	db2b      	blt.n	8004d10 <__lshift+0x8c>
 8004cb8:	6920      	ldr	r0, [r4, #16]
 8004cba:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004cbe:	f104 0314 	add.w	r3, r4, #20
 8004cc2:	f016 021f 	ands.w	r2, r6, #31
 8004cc6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004cca:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004cce:	d025      	beq.n	8004d1c <__lshift+0x98>
 8004cd0:	f1c2 0e20 	rsb	lr, r2, #32
 8004cd4:	2000      	movs	r0, #0
 8004cd6:	681e      	ldr	r6, [r3, #0]
 8004cd8:	468a      	mov	sl, r1
 8004cda:	4096      	lsls	r6, r2
 8004cdc:	4330      	orrs	r0, r6
 8004cde:	f84a 0b04 	str.w	r0, [sl], #4
 8004ce2:	f853 0b04 	ldr.w	r0, [r3], #4
 8004ce6:	459c      	cmp	ip, r3
 8004ce8:	fa20 f00e 	lsr.w	r0, r0, lr
 8004cec:	d814      	bhi.n	8004d18 <__lshift+0x94>
 8004cee:	6048      	str	r0, [r1, #4]
 8004cf0:	b108      	cbz	r0, 8004cf6 <__lshift+0x72>
 8004cf2:	f109 0502 	add.w	r5, r9, #2
 8004cf6:	3d01      	subs	r5, #1
 8004cf8:	4638      	mov	r0, r7
 8004cfa:	f8c8 5010 	str.w	r5, [r8, #16]
 8004cfe:	4621      	mov	r1, r4
 8004d00:	f7ff fe33 	bl	800496a <_Bfree>
 8004d04:	4640      	mov	r0, r8
 8004d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d0a:	3101      	adds	r1, #1
 8004d0c:	005b      	lsls	r3, r3, #1
 8004d0e:	e7c7      	b.n	8004ca0 <__lshift+0x1c>
 8004d10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004d14:	3301      	adds	r3, #1
 8004d16:	e7cd      	b.n	8004cb4 <__lshift+0x30>
 8004d18:	4651      	mov	r1, sl
 8004d1a:	e7dc      	b.n	8004cd6 <__lshift+0x52>
 8004d1c:	3904      	subs	r1, #4
 8004d1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d22:	f841 2f04 	str.w	r2, [r1, #4]!
 8004d26:	459c      	cmp	ip, r3
 8004d28:	d8f9      	bhi.n	8004d1e <__lshift+0x9a>
 8004d2a:	e7e4      	b.n	8004cf6 <__lshift+0x72>

08004d2c <__mcmp>:
 8004d2c:	6903      	ldr	r3, [r0, #16]
 8004d2e:	690a      	ldr	r2, [r1, #16]
 8004d30:	1a9b      	subs	r3, r3, r2
 8004d32:	b530      	push	{r4, r5, lr}
 8004d34:	d10c      	bne.n	8004d50 <__mcmp+0x24>
 8004d36:	0092      	lsls	r2, r2, #2
 8004d38:	3014      	adds	r0, #20
 8004d3a:	3114      	adds	r1, #20
 8004d3c:	1884      	adds	r4, r0, r2
 8004d3e:	4411      	add	r1, r2
 8004d40:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004d44:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004d48:	4295      	cmp	r5, r2
 8004d4a:	d003      	beq.n	8004d54 <__mcmp+0x28>
 8004d4c:	d305      	bcc.n	8004d5a <__mcmp+0x2e>
 8004d4e:	2301      	movs	r3, #1
 8004d50:	4618      	mov	r0, r3
 8004d52:	bd30      	pop	{r4, r5, pc}
 8004d54:	42a0      	cmp	r0, r4
 8004d56:	d3f3      	bcc.n	8004d40 <__mcmp+0x14>
 8004d58:	e7fa      	b.n	8004d50 <__mcmp+0x24>
 8004d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8004d5e:	e7f7      	b.n	8004d50 <__mcmp+0x24>

08004d60 <__mdiff>:
 8004d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d64:	460d      	mov	r5, r1
 8004d66:	4607      	mov	r7, r0
 8004d68:	4611      	mov	r1, r2
 8004d6a:	4628      	mov	r0, r5
 8004d6c:	4614      	mov	r4, r2
 8004d6e:	f7ff ffdd 	bl	8004d2c <__mcmp>
 8004d72:	1e06      	subs	r6, r0, #0
 8004d74:	d108      	bne.n	8004d88 <__mdiff+0x28>
 8004d76:	4631      	mov	r1, r6
 8004d78:	4638      	mov	r0, r7
 8004d7a:	f7ff fdc2 	bl	8004902 <_Balloc>
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8004d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d88:	bfa4      	itt	ge
 8004d8a:	4623      	movge	r3, r4
 8004d8c:	462c      	movge	r4, r5
 8004d8e:	4638      	mov	r0, r7
 8004d90:	6861      	ldr	r1, [r4, #4]
 8004d92:	bfa6      	itte	ge
 8004d94:	461d      	movge	r5, r3
 8004d96:	2600      	movge	r6, #0
 8004d98:	2601      	movlt	r6, #1
 8004d9a:	f7ff fdb2 	bl	8004902 <_Balloc>
 8004d9e:	692b      	ldr	r3, [r5, #16]
 8004da0:	60c6      	str	r6, [r0, #12]
 8004da2:	6926      	ldr	r6, [r4, #16]
 8004da4:	f105 0914 	add.w	r9, r5, #20
 8004da8:	f104 0214 	add.w	r2, r4, #20
 8004dac:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8004db0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8004db4:	f100 0514 	add.w	r5, r0, #20
 8004db8:	f04f 0e00 	mov.w	lr, #0
 8004dbc:	f852 ab04 	ldr.w	sl, [r2], #4
 8004dc0:	f859 4b04 	ldr.w	r4, [r9], #4
 8004dc4:	fa1e f18a 	uxtah	r1, lr, sl
 8004dc8:	b2a3      	uxth	r3, r4
 8004dca:	1ac9      	subs	r1, r1, r3
 8004dcc:	0c23      	lsrs	r3, r4, #16
 8004dce:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8004dd2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8004dd6:	b289      	uxth	r1, r1
 8004dd8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8004ddc:	45c8      	cmp	r8, r9
 8004dde:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8004de2:	4694      	mov	ip, r2
 8004de4:	f845 3b04 	str.w	r3, [r5], #4
 8004de8:	d8e8      	bhi.n	8004dbc <__mdiff+0x5c>
 8004dea:	45bc      	cmp	ip, r7
 8004dec:	d304      	bcc.n	8004df8 <__mdiff+0x98>
 8004dee:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8004df2:	b183      	cbz	r3, 8004e16 <__mdiff+0xb6>
 8004df4:	6106      	str	r6, [r0, #16]
 8004df6:	e7c5      	b.n	8004d84 <__mdiff+0x24>
 8004df8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8004dfc:	fa1e f381 	uxtah	r3, lr, r1
 8004e00:	141a      	asrs	r2, r3, #16
 8004e02:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004e0c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8004e10:	f845 3b04 	str.w	r3, [r5], #4
 8004e14:	e7e9      	b.n	8004dea <__mdiff+0x8a>
 8004e16:	3e01      	subs	r6, #1
 8004e18:	e7e9      	b.n	8004dee <__mdiff+0x8e>

08004e1a <__d2b>:
 8004e1a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004e1e:	460e      	mov	r6, r1
 8004e20:	2101      	movs	r1, #1
 8004e22:	ec59 8b10 	vmov	r8, r9, d0
 8004e26:	4615      	mov	r5, r2
 8004e28:	f7ff fd6b 	bl	8004902 <_Balloc>
 8004e2c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004e30:	4607      	mov	r7, r0
 8004e32:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004e36:	bb34      	cbnz	r4, 8004e86 <__d2b+0x6c>
 8004e38:	9301      	str	r3, [sp, #4]
 8004e3a:	f1b8 0300 	subs.w	r3, r8, #0
 8004e3e:	d027      	beq.n	8004e90 <__d2b+0x76>
 8004e40:	a802      	add	r0, sp, #8
 8004e42:	f840 3d08 	str.w	r3, [r0, #-8]!
 8004e46:	f7ff fe01 	bl	8004a4c <__lo0bits>
 8004e4a:	9900      	ldr	r1, [sp, #0]
 8004e4c:	b1f0      	cbz	r0, 8004e8c <__d2b+0x72>
 8004e4e:	9a01      	ldr	r2, [sp, #4]
 8004e50:	f1c0 0320 	rsb	r3, r0, #32
 8004e54:	fa02 f303 	lsl.w	r3, r2, r3
 8004e58:	430b      	orrs	r3, r1
 8004e5a:	40c2      	lsrs	r2, r0
 8004e5c:	617b      	str	r3, [r7, #20]
 8004e5e:	9201      	str	r2, [sp, #4]
 8004e60:	9b01      	ldr	r3, [sp, #4]
 8004e62:	61bb      	str	r3, [r7, #24]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	bf14      	ite	ne
 8004e68:	2102      	movne	r1, #2
 8004e6a:	2101      	moveq	r1, #1
 8004e6c:	6139      	str	r1, [r7, #16]
 8004e6e:	b1c4      	cbz	r4, 8004ea2 <__d2b+0x88>
 8004e70:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8004e74:	4404      	add	r4, r0
 8004e76:	6034      	str	r4, [r6, #0]
 8004e78:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004e7c:	6028      	str	r0, [r5, #0]
 8004e7e:	4638      	mov	r0, r7
 8004e80:	b003      	add	sp, #12
 8004e82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004e86:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e8a:	e7d5      	b.n	8004e38 <__d2b+0x1e>
 8004e8c:	6179      	str	r1, [r7, #20]
 8004e8e:	e7e7      	b.n	8004e60 <__d2b+0x46>
 8004e90:	a801      	add	r0, sp, #4
 8004e92:	f7ff fddb 	bl	8004a4c <__lo0bits>
 8004e96:	9b01      	ldr	r3, [sp, #4]
 8004e98:	617b      	str	r3, [r7, #20]
 8004e9a:	2101      	movs	r1, #1
 8004e9c:	6139      	str	r1, [r7, #16]
 8004e9e:	3020      	adds	r0, #32
 8004ea0:	e7e5      	b.n	8004e6e <__d2b+0x54>
 8004ea2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8004ea6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004eaa:	6030      	str	r0, [r6, #0]
 8004eac:	6918      	ldr	r0, [r3, #16]
 8004eae:	f7ff fdae 	bl	8004a0e <__hi0bits>
 8004eb2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8004eb6:	e7e1      	b.n	8004e7c <__d2b+0x62>

08004eb8 <_calloc_r>:
 8004eb8:	b538      	push	{r3, r4, r5, lr}
 8004eba:	fb02 f401 	mul.w	r4, r2, r1
 8004ebe:	4621      	mov	r1, r4
 8004ec0:	f000 f856 	bl	8004f70 <_malloc_r>
 8004ec4:	4605      	mov	r5, r0
 8004ec6:	b118      	cbz	r0, 8004ed0 <_calloc_r+0x18>
 8004ec8:	4622      	mov	r2, r4
 8004eca:	2100      	movs	r1, #0
 8004ecc:	f7fe fa1a 	bl	8003304 <memset>
 8004ed0:	4628      	mov	r0, r5
 8004ed2:	bd38      	pop	{r3, r4, r5, pc}

08004ed4 <_free_r>:
 8004ed4:	b538      	push	{r3, r4, r5, lr}
 8004ed6:	4605      	mov	r5, r0
 8004ed8:	2900      	cmp	r1, #0
 8004eda:	d045      	beq.n	8004f68 <_free_r+0x94>
 8004edc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ee0:	1f0c      	subs	r4, r1, #4
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	bfb8      	it	lt
 8004ee6:	18e4      	addlt	r4, r4, r3
 8004ee8:	f000 fa29 	bl	800533e <__malloc_lock>
 8004eec:	4a1f      	ldr	r2, [pc, #124]	; (8004f6c <_free_r+0x98>)
 8004eee:	6813      	ldr	r3, [r2, #0]
 8004ef0:	4610      	mov	r0, r2
 8004ef2:	b933      	cbnz	r3, 8004f02 <_free_r+0x2e>
 8004ef4:	6063      	str	r3, [r4, #4]
 8004ef6:	6014      	str	r4, [r2, #0]
 8004ef8:	4628      	mov	r0, r5
 8004efa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004efe:	f000 ba1f 	b.w	8005340 <__malloc_unlock>
 8004f02:	42a3      	cmp	r3, r4
 8004f04:	d90c      	bls.n	8004f20 <_free_r+0x4c>
 8004f06:	6821      	ldr	r1, [r4, #0]
 8004f08:	1862      	adds	r2, r4, r1
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	bf04      	itt	eq
 8004f0e:	681a      	ldreq	r2, [r3, #0]
 8004f10:	685b      	ldreq	r3, [r3, #4]
 8004f12:	6063      	str	r3, [r4, #4]
 8004f14:	bf04      	itt	eq
 8004f16:	1852      	addeq	r2, r2, r1
 8004f18:	6022      	streq	r2, [r4, #0]
 8004f1a:	6004      	str	r4, [r0, #0]
 8004f1c:	e7ec      	b.n	8004ef8 <_free_r+0x24>
 8004f1e:	4613      	mov	r3, r2
 8004f20:	685a      	ldr	r2, [r3, #4]
 8004f22:	b10a      	cbz	r2, 8004f28 <_free_r+0x54>
 8004f24:	42a2      	cmp	r2, r4
 8004f26:	d9fa      	bls.n	8004f1e <_free_r+0x4a>
 8004f28:	6819      	ldr	r1, [r3, #0]
 8004f2a:	1858      	adds	r0, r3, r1
 8004f2c:	42a0      	cmp	r0, r4
 8004f2e:	d10b      	bne.n	8004f48 <_free_r+0x74>
 8004f30:	6820      	ldr	r0, [r4, #0]
 8004f32:	4401      	add	r1, r0
 8004f34:	1858      	adds	r0, r3, r1
 8004f36:	4282      	cmp	r2, r0
 8004f38:	6019      	str	r1, [r3, #0]
 8004f3a:	d1dd      	bne.n	8004ef8 <_free_r+0x24>
 8004f3c:	6810      	ldr	r0, [r2, #0]
 8004f3e:	6852      	ldr	r2, [r2, #4]
 8004f40:	605a      	str	r2, [r3, #4]
 8004f42:	4401      	add	r1, r0
 8004f44:	6019      	str	r1, [r3, #0]
 8004f46:	e7d7      	b.n	8004ef8 <_free_r+0x24>
 8004f48:	d902      	bls.n	8004f50 <_free_r+0x7c>
 8004f4a:	230c      	movs	r3, #12
 8004f4c:	602b      	str	r3, [r5, #0]
 8004f4e:	e7d3      	b.n	8004ef8 <_free_r+0x24>
 8004f50:	6820      	ldr	r0, [r4, #0]
 8004f52:	1821      	adds	r1, r4, r0
 8004f54:	428a      	cmp	r2, r1
 8004f56:	bf04      	itt	eq
 8004f58:	6811      	ldreq	r1, [r2, #0]
 8004f5a:	6852      	ldreq	r2, [r2, #4]
 8004f5c:	6062      	str	r2, [r4, #4]
 8004f5e:	bf04      	itt	eq
 8004f60:	1809      	addeq	r1, r1, r0
 8004f62:	6021      	streq	r1, [r4, #0]
 8004f64:	605c      	str	r4, [r3, #4]
 8004f66:	e7c7      	b.n	8004ef8 <_free_r+0x24>
 8004f68:	bd38      	pop	{r3, r4, r5, pc}
 8004f6a:	bf00      	nop
 8004f6c:	20000200 	.word	0x20000200

08004f70 <_malloc_r>:
 8004f70:	b570      	push	{r4, r5, r6, lr}
 8004f72:	1ccd      	adds	r5, r1, #3
 8004f74:	f025 0503 	bic.w	r5, r5, #3
 8004f78:	3508      	adds	r5, #8
 8004f7a:	2d0c      	cmp	r5, #12
 8004f7c:	bf38      	it	cc
 8004f7e:	250c      	movcc	r5, #12
 8004f80:	2d00      	cmp	r5, #0
 8004f82:	4606      	mov	r6, r0
 8004f84:	db01      	blt.n	8004f8a <_malloc_r+0x1a>
 8004f86:	42a9      	cmp	r1, r5
 8004f88:	d903      	bls.n	8004f92 <_malloc_r+0x22>
 8004f8a:	230c      	movs	r3, #12
 8004f8c:	6033      	str	r3, [r6, #0]
 8004f8e:	2000      	movs	r0, #0
 8004f90:	bd70      	pop	{r4, r5, r6, pc}
 8004f92:	f000 f9d4 	bl	800533e <__malloc_lock>
 8004f96:	4a21      	ldr	r2, [pc, #132]	; (800501c <_malloc_r+0xac>)
 8004f98:	6814      	ldr	r4, [r2, #0]
 8004f9a:	4621      	mov	r1, r4
 8004f9c:	b991      	cbnz	r1, 8004fc4 <_malloc_r+0x54>
 8004f9e:	4c20      	ldr	r4, [pc, #128]	; (8005020 <_malloc_r+0xb0>)
 8004fa0:	6823      	ldr	r3, [r4, #0]
 8004fa2:	b91b      	cbnz	r3, 8004fac <_malloc_r+0x3c>
 8004fa4:	4630      	mov	r0, r6
 8004fa6:	f000 f98f 	bl	80052c8 <_sbrk_r>
 8004faa:	6020      	str	r0, [r4, #0]
 8004fac:	4629      	mov	r1, r5
 8004fae:	4630      	mov	r0, r6
 8004fb0:	f000 f98a 	bl	80052c8 <_sbrk_r>
 8004fb4:	1c43      	adds	r3, r0, #1
 8004fb6:	d124      	bne.n	8005002 <_malloc_r+0x92>
 8004fb8:	230c      	movs	r3, #12
 8004fba:	6033      	str	r3, [r6, #0]
 8004fbc:	4630      	mov	r0, r6
 8004fbe:	f000 f9bf 	bl	8005340 <__malloc_unlock>
 8004fc2:	e7e4      	b.n	8004f8e <_malloc_r+0x1e>
 8004fc4:	680b      	ldr	r3, [r1, #0]
 8004fc6:	1b5b      	subs	r3, r3, r5
 8004fc8:	d418      	bmi.n	8004ffc <_malloc_r+0x8c>
 8004fca:	2b0b      	cmp	r3, #11
 8004fcc:	d90f      	bls.n	8004fee <_malloc_r+0x7e>
 8004fce:	600b      	str	r3, [r1, #0]
 8004fd0:	50cd      	str	r5, [r1, r3]
 8004fd2:	18cc      	adds	r4, r1, r3
 8004fd4:	4630      	mov	r0, r6
 8004fd6:	f000 f9b3 	bl	8005340 <__malloc_unlock>
 8004fda:	f104 000b 	add.w	r0, r4, #11
 8004fde:	1d23      	adds	r3, r4, #4
 8004fe0:	f020 0007 	bic.w	r0, r0, #7
 8004fe4:	1ac3      	subs	r3, r0, r3
 8004fe6:	d0d3      	beq.n	8004f90 <_malloc_r+0x20>
 8004fe8:	425a      	negs	r2, r3
 8004fea:	50e2      	str	r2, [r4, r3]
 8004fec:	e7d0      	b.n	8004f90 <_malloc_r+0x20>
 8004fee:	428c      	cmp	r4, r1
 8004ff0:	684b      	ldr	r3, [r1, #4]
 8004ff2:	bf16      	itet	ne
 8004ff4:	6063      	strne	r3, [r4, #4]
 8004ff6:	6013      	streq	r3, [r2, #0]
 8004ff8:	460c      	movne	r4, r1
 8004ffa:	e7eb      	b.n	8004fd4 <_malloc_r+0x64>
 8004ffc:	460c      	mov	r4, r1
 8004ffe:	6849      	ldr	r1, [r1, #4]
 8005000:	e7cc      	b.n	8004f9c <_malloc_r+0x2c>
 8005002:	1cc4      	adds	r4, r0, #3
 8005004:	f024 0403 	bic.w	r4, r4, #3
 8005008:	42a0      	cmp	r0, r4
 800500a:	d005      	beq.n	8005018 <_malloc_r+0xa8>
 800500c:	1a21      	subs	r1, r4, r0
 800500e:	4630      	mov	r0, r6
 8005010:	f000 f95a 	bl	80052c8 <_sbrk_r>
 8005014:	3001      	adds	r0, #1
 8005016:	d0cf      	beq.n	8004fb8 <_malloc_r+0x48>
 8005018:	6025      	str	r5, [r4, #0]
 800501a:	e7db      	b.n	8004fd4 <_malloc_r+0x64>
 800501c:	20000200 	.word	0x20000200
 8005020:	20000204 	.word	0x20000204

08005024 <__ssputs_r>:
 8005024:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005028:	688e      	ldr	r6, [r1, #8]
 800502a:	429e      	cmp	r6, r3
 800502c:	4682      	mov	sl, r0
 800502e:	460c      	mov	r4, r1
 8005030:	4690      	mov	r8, r2
 8005032:	4699      	mov	r9, r3
 8005034:	d837      	bhi.n	80050a6 <__ssputs_r+0x82>
 8005036:	898a      	ldrh	r2, [r1, #12]
 8005038:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800503c:	d031      	beq.n	80050a2 <__ssputs_r+0x7e>
 800503e:	6825      	ldr	r5, [r4, #0]
 8005040:	6909      	ldr	r1, [r1, #16]
 8005042:	1a6f      	subs	r7, r5, r1
 8005044:	6965      	ldr	r5, [r4, #20]
 8005046:	2302      	movs	r3, #2
 8005048:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800504c:	fb95 f5f3 	sdiv	r5, r5, r3
 8005050:	f109 0301 	add.w	r3, r9, #1
 8005054:	443b      	add	r3, r7
 8005056:	429d      	cmp	r5, r3
 8005058:	bf38      	it	cc
 800505a:	461d      	movcc	r5, r3
 800505c:	0553      	lsls	r3, r2, #21
 800505e:	d530      	bpl.n	80050c2 <__ssputs_r+0x9e>
 8005060:	4629      	mov	r1, r5
 8005062:	f7ff ff85 	bl	8004f70 <_malloc_r>
 8005066:	4606      	mov	r6, r0
 8005068:	b950      	cbnz	r0, 8005080 <__ssputs_r+0x5c>
 800506a:	230c      	movs	r3, #12
 800506c:	f8ca 3000 	str.w	r3, [sl]
 8005070:	89a3      	ldrh	r3, [r4, #12]
 8005072:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005076:	81a3      	strh	r3, [r4, #12]
 8005078:	f04f 30ff 	mov.w	r0, #4294967295
 800507c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005080:	463a      	mov	r2, r7
 8005082:	6921      	ldr	r1, [r4, #16]
 8005084:	f7ff fc32 	bl	80048ec <memcpy>
 8005088:	89a3      	ldrh	r3, [r4, #12]
 800508a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800508e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005092:	81a3      	strh	r3, [r4, #12]
 8005094:	6126      	str	r6, [r4, #16]
 8005096:	6165      	str	r5, [r4, #20]
 8005098:	443e      	add	r6, r7
 800509a:	1bed      	subs	r5, r5, r7
 800509c:	6026      	str	r6, [r4, #0]
 800509e:	60a5      	str	r5, [r4, #8]
 80050a0:	464e      	mov	r6, r9
 80050a2:	454e      	cmp	r6, r9
 80050a4:	d900      	bls.n	80050a8 <__ssputs_r+0x84>
 80050a6:	464e      	mov	r6, r9
 80050a8:	4632      	mov	r2, r6
 80050aa:	4641      	mov	r1, r8
 80050ac:	6820      	ldr	r0, [r4, #0]
 80050ae:	f000 f92d 	bl	800530c <memmove>
 80050b2:	68a3      	ldr	r3, [r4, #8]
 80050b4:	1b9b      	subs	r3, r3, r6
 80050b6:	60a3      	str	r3, [r4, #8]
 80050b8:	6823      	ldr	r3, [r4, #0]
 80050ba:	441e      	add	r6, r3
 80050bc:	6026      	str	r6, [r4, #0]
 80050be:	2000      	movs	r0, #0
 80050c0:	e7dc      	b.n	800507c <__ssputs_r+0x58>
 80050c2:	462a      	mov	r2, r5
 80050c4:	f000 f93d 	bl	8005342 <_realloc_r>
 80050c8:	4606      	mov	r6, r0
 80050ca:	2800      	cmp	r0, #0
 80050cc:	d1e2      	bne.n	8005094 <__ssputs_r+0x70>
 80050ce:	6921      	ldr	r1, [r4, #16]
 80050d0:	4650      	mov	r0, sl
 80050d2:	f7ff feff 	bl	8004ed4 <_free_r>
 80050d6:	e7c8      	b.n	800506a <__ssputs_r+0x46>

080050d8 <_svfiprintf_r>:
 80050d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050dc:	461d      	mov	r5, r3
 80050de:	898b      	ldrh	r3, [r1, #12]
 80050e0:	061f      	lsls	r7, r3, #24
 80050e2:	b09d      	sub	sp, #116	; 0x74
 80050e4:	4680      	mov	r8, r0
 80050e6:	460c      	mov	r4, r1
 80050e8:	4616      	mov	r6, r2
 80050ea:	d50f      	bpl.n	800510c <_svfiprintf_r+0x34>
 80050ec:	690b      	ldr	r3, [r1, #16]
 80050ee:	b96b      	cbnz	r3, 800510c <_svfiprintf_r+0x34>
 80050f0:	2140      	movs	r1, #64	; 0x40
 80050f2:	f7ff ff3d 	bl	8004f70 <_malloc_r>
 80050f6:	6020      	str	r0, [r4, #0]
 80050f8:	6120      	str	r0, [r4, #16]
 80050fa:	b928      	cbnz	r0, 8005108 <_svfiprintf_r+0x30>
 80050fc:	230c      	movs	r3, #12
 80050fe:	f8c8 3000 	str.w	r3, [r8]
 8005102:	f04f 30ff 	mov.w	r0, #4294967295
 8005106:	e0c8      	b.n	800529a <_svfiprintf_r+0x1c2>
 8005108:	2340      	movs	r3, #64	; 0x40
 800510a:	6163      	str	r3, [r4, #20]
 800510c:	2300      	movs	r3, #0
 800510e:	9309      	str	r3, [sp, #36]	; 0x24
 8005110:	2320      	movs	r3, #32
 8005112:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005116:	2330      	movs	r3, #48	; 0x30
 8005118:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800511c:	9503      	str	r5, [sp, #12]
 800511e:	f04f 0b01 	mov.w	fp, #1
 8005122:	4637      	mov	r7, r6
 8005124:	463d      	mov	r5, r7
 8005126:	f815 3b01 	ldrb.w	r3, [r5], #1
 800512a:	b10b      	cbz	r3, 8005130 <_svfiprintf_r+0x58>
 800512c:	2b25      	cmp	r3, #37	; 0x25
 800512e:	d13e      	bne.n	80051ae <_svfiprintf_r+0xd6>
 8005130:	ebb7 0a06 	subs.w	sl, r7, r6
 8005134:	d00b      	beq.n	800514e <_svfiprintf_r+0x76>
 8005136:	4653      	mov	r3, sl
 8005138:	4632      	mov	r2, r6
 800513a:	4621      	mov	r1, r4
 800513c:	4640      	mov	r0, r8
 800513e:	f7ff ff71 	bl	8005024 <__ssputs_r>
 8005142:	3001      	adds	r0, #1
 8005144:	f000 80a4 	beq.w	8005290 <_svfiprintf_r+0x1b8>
 8005148:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800514a:	4453      	add	r3, sl
 800514c:	9309      	str	r3, [sp, #36]	; 0x24
 800514e:	783b      	ldrb	r3, [r7, #0]
 8005150:	2b00      	cmp	r3, #0
 8005152:	f000 809d 	beq.w	8005290 <_svfiprintf_r+0x1b8>
 8005156:	2300      	movs	r3, #0
 8005158:	f04f 32ff 	mov.w	r2, #4294967295
 800515c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005160:	9304      	str	r3, [sp, #16]
 8005162:	9307      	str	r3, [sp, #28]
 8005164:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005168:	931a      	str	r3, [sp, #104]	; 0x68
 800516a:	462f      	mov	r7, r5
 800516c:	2205      	movs	r2, #5
 800516e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8005172:	4850      	ldr	r0, [pc, #320]	; (80052b4 <_svfiprintf_r+0x1dc>)
 8005174:	f7fb f834 	bl	80001e0 <memchr>
 8005178:	9b04      	ldr	r3, [sp, #16]
 800517a:	b9d0      	cbnz	r0, 80051b2 <_svfiprintf_r+0xda>
 800517c:	06d9      	lsls	r1, r3, #27
 800517e:	bf44      	itt	mi
 8005180:	2220      	movmi	r2, #32
 8005182:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005186:	071a      	lsls	r2, r3, #28
 8005188:	bf44      	itt	mi
 800518a:	222b      	movmi	r2, #43	; 0x2b
 800518c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005190:	782a      	ldrb	r2, [r5, #0]
 8005192:	2a2a      	cmp	r2, #42	; 0x2a
 8005194:	d015      	beq.n	80051c2 <_svfiprintf_r+0xea>
 8005196:	9a07      	ldr	r2, [sp, #28]
 8005198:	462f      	mov	r7, r5
 800519a:	2000      	movs	r0, #0
 800519c:	250a      	movs	r5, #10
 800519e:	4639      	mov	r1, r7
 80051a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80051a4:	3b30      	subs	r3, #48	; 0x30
 80051a6:	2b09      	cmp	r3, #9
 80051a8:	d94d      	bls.n	8005246 <_svfiprintf_r+0x16e>
 80051aa:	b1b8      	cbz	r0, 80051dc <_svfiprintf_r+0x104>
 80051ac:	e00f      	b.n	80051ce <_svfiprintf_r+0xf6>
 80051ae:	462f      	mov	r7, r5
 80051b0:	e7b8      	b.n	8005124 <_svfiprintf_r+0x4c>
 80051b2:	4a40      	ldr	r2, [pc, #256]	; (80052b4 <_svfiprintf_r+0x1dc>)
 80051b4:	1a80      	subs	r0, r0, r2
 80051b6:	fa0b f000 	lsl.w	r0, fp, r0
 80051ba:	4318      	orrs	r0, r3
 80051bc:	9004      	str	r0, [sp, #16]
 80051be:	463d      	mov	r5, r7
 80051c0:	e7d3      	b.n	800516a <_svfiprintf_r+0x92>
 80051c2:	9a03      	ldr	r2, [sp, #12]
 80051c4:	1d11      	adds	r1, r2, #4
 80051c6:	6812      	ldr	r2, [r2, #0]
 80051c8:	9103      	str	r1, [sp, #12]
 80051ca:	2a00      	cmp	r2, #0
 80051cc:	db01      	blt.n	80051d2 <_svfiprintf_r+0xfa>
 80051ce:	9207      	str	r2, [sp, #28]
 80051d0:	e004      	b.n	80051dc <_svfiprintf_r+0x104>
 80051d2:	4252      	negs	r2, r2
 80051d4:	f043 0302 	orr.w	r3, r3, #2
 80051d8:	9207      	str	r2, [sp, #28]
 80051da:	9304      	str	r3, [sp, #16]
 80051dc:	783b      	ldrb	r3, [r7, #0]
 80051de:	2b2e      	cmp	r3, #46	; 0x2e
 80051e0:	d10c      	bne.n	80051fc <_svfiprintf_r+0x124>
 80051e2:	787b      	ldrb	r3, [r7, #1]
 80051e4:	2b2a      	cmp	r3, #42	; 0x2a
 80051e6:	d133      	bne.n	8005250 <_svfiprintf_r+0x178>
 80051e8:	9b03      	ldr	r3, [sp, #12]
 80051ea:	1d1a      	adds	r2, r3, #4
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	9203      	str	r2, [sp, #12]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	bfb8      	it	lt
 80051f4:	f04f 33ff 	movlt.w	r3, #4294967295
 80051f8:	3702      	adds	r7, #2
 80051fa:	9305      	str	r3, [sp, #20]
 80051fc:	4d2e      	ldr	r5, [pc, #184]	; (80052b8 <_svfiprintf_r+0x1e0>)
 80051fe:	7839      	ldrb	r1, [r7, #0]
 8005200:	2203      	movs	r2, #3
 8005202:	4628      	mov	r0, r5
 8005204:	f7fa ffec 	bl	80001e0 <memchr>
 8005208:	b138      	cbz	r0, 800521a <_svfiprintf_r+0x142>
 800520a:	2340      	movs	r3, #64	; 0x40
 800520c:	1b40      	subs	r0, r0, r5
 800520e:	fa03 f000 	lsl.w	r0, r3, r0
 8005212:	9b04      	ldr	r3, [sp, #16]
 8005214:	4303      	orrs	r3, r0
 8005216:	3701      	adds	r7, #1
 8005218:	9304      	str	r3, [sp, #16]
 800521a:	7839      	ldrb	r1, [r7, #0]
 800521c:	4827      	ldr	r0, [pc, #156]	; (80052bc <_svfiprintf_r+0x1e4>)
 800521e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005222:	2206      	movs	r2, #6
 8005224:	1c7e      	adds	r6, r7, #1
 8005226:	f7fa ffdb 	bl	80001e0 <memchr>
 800522a:	2800      	cmp	r0, #0
 800522c:	d038      	beq.n	80052a0 <_svfiprintf_r+0x1c8>
 800522e:	4b24      	ldr	r3, [pc, #144]	; (80052c0 <_svfiprintf_r+0x1e8>)
 8005230:	bb13      	cbnz	r3, 8005278 <_svfiprintf_r+0x1a0>
 8005232:	9b03      	ldr	r3, [sp, #12]
 8005234:	3307      	adds	r3, #7
 8005236:	f023 0307 	bic.w	r3, r3, #7
 800523a:	3308      	adds	r3, #8
 800523c:	9303      	str	r3, [sp, #12]
 800523e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005240:	444b      	add	r3, r9
 8005242:	9309      	str	r3, [sp, #36]	; 0x24
 8005244:	e76d      	b.n	8005122 <_svfiprintf_r+0x4a>
 8005246:	fb05 3202 	mla	r2, r5, r2, r3
 800524a:	2001      	movs	r0, #1
 800524c:	460f      	mov	r7, r1
 800524e:	e7a6      	b.n	800519e <_svfiprintf_r+0xc6>
 8005250:	2300      	movs	r3, #0
 8005252:	3701      	adds	r7, #1
 8005254:	9305      	str	r3, [sp, #20]
 8005256:	4619      	mov	r1, r3
 8005258:	250a      	movs	r5, #10
 800525a:	4638      	mov	r0, r7
 800525c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005260:	3a30      	subs	r2, #48	; 0x30
 8005262:	2a09      	cmp	r2, #9
 8005264:	d903      	bls.n	800526e <_svfiprintf_r+0x196>
 8005266:	2b00      	cmp	r3, #0
 8005268:	d0c8      	beq.n	80051fc <_svfiprintf_r+0x124>
 800526a:	9105      	str	r1, [sp, #20]
 800526c:	e7c6      	b.n	80051fc <_svfiprintf_r+0x124>
 800526e:	fb05 2101 	mla	r1, r5, r1, r2
 8005272:	2301      	movs	r3, #1
 8005274:	4607      	mov	r7, r0
 8005276:	e7f0      	b.n	800525a <_svfiprintf_r+0x182>
 8005278:	ab03      	add	r3, sp, #12
 800527a:	9300      	str	r3, [sp, #0]
 800527c:	4622      	mov	r2, r4
 800527e:	4b11      	ldr	r3, [pc, #68]	; (80052c4 <_svfiprintf_r+0x1ec>)
 8005280:	a904      	add	r1, sp, #16
 8005282:	4640      	mov	r0, r8
 8005284:	f7fe f8da 	bl	800343c <_printf_float>
 8005288:	f1b0 3fff 	cmp.w	r0, #4294967295
 800528c:	4681      	mov	r9, r0
 800528e:	d1d6      	bne.n	800523e <_svfiprintf_r+0x166>
 8005290:	89a3      	ldrh	r3, [r4, #12]
 8005292:	065b      	lsls	r3, r3, #25
 8005294:	f53f af35 	bmi.w	8005102 <_svfiprintf_r+0x2a>
 8005298:	9809      	ldr	r0, [sp, #36]	; 0x24
 800529a:	b01d      	add	sp, #116	; 0x74
 800529c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052a0:	ab03      	add	r3, sp, #12
 80052a2:	9300      	str	r3, [sp, #0]
 80052a4:	4622      	mov	r2, r4
 80052a6:	4b07      	ldr	r3, [pc, #28]	; (80052c4 <_svfiprintf_r+0x1ec>)
 80052a8:	a904      	add	r1, sp, #16
 80052aa:	4640      	mov	r0, r8
 80052ac:	f7fe fb7c 	bl	80039a8 <_printf_i>
 80052b0:	e7ea      	b.n	8005288 <_svfiprintf_r+0x1b0>
 80052b2:	bf00      	nop
 80052b4:	080055cc 	.word	0x080055cc
 80052b8:	080055d2 	.word	0x080055d2
 80052bc:	080055d6 	.word	0x080055d6
 80052c0:	0800343d 	.word	0x0800343d
 80052c4:	08005025 	.word	0x08005025

080052c8 <_sbrk_r>:
 80052c8:	b538      	push	{r3, r4, r5, lr}
 80052ca:	4c06      	ldr	r4, [pc, #24]	; (80052e4 <_sbrk_r+0x1c>)
 80052cc:	2300      	movs	r3, #0
 80052ce:	4605      	mov	r5, r0
 80052d0:	4608      	mov	r0, r1
 80052d2:	6023      	str	r3, [r4, #0]
 80052d4:	f7fd f8e4 	bl	80024a0 <_sbrk>
 80052d8:	1c43      	adds	r3, r0, #1
 80052da:	d102      	bne.n	80052e2 <_sbrk_r+0x1a>
 80052dc:	6823      	ldr	r3, [r4, #0]
 80052de:	b103      	cbz	r3, 80052e2 <_sbrk_r+0x1a>
 80052e0:	602b      	str	r3, [r5, #0]
 80052e2:	bd38      	pop	{r3, r4, r5, pc}
 80052e4:	2000038c 	.word	0x2000038c

080052e8 <__ascii_mbtowc>:
 80052e8:	b082      	sub	sp, #8
 80052ea:	b901      	cbnz	r1, 80052ee <__ascii_mbtowc+0x6>
 80052ec:	a901      	add	r1, sp, #4
 80052ee:	b142      	cbz	r2, 8005302 <__ascii_mbtowc+0x1a>
 80052f0:	b14b      	cbz	r3, 8005306 <__ascii_mbtowc+0x1e>
 80052f2:	7813      	ldrb	r3, [r2, #0]
 80052f4:	600b      	str	r3, [r1, #0]
 80052f6:	7812      	ldrb	r2, [r2, #0]
 80052f8:	1c10      	adds	r0, r2, #0
 80052fa:	bf18      	it	ne
 80052fc:	2001      	movne	r0, #1
 80052fe:	b002      	add	sp, #8
 8005300:	4770      	bx	lr
 8005302:	4610      	mov	r0, r2
 8005304:	e7fb      	b.n	80052fe <__ascii_mbtowc+0x16>
 8005306:	f06f 0001 	mvn.w	r0, #1
 800530a:	e7f8      	b.n	80052fe <__ascii_mbtowc+0x16>

0800530c <memmove>:
 800530c:	4288      	cmp	r0, r1
 800530e:	b510      	push	{r4, lr}
 8005310:	eb01 0302 	add.w	r3, r1, r2
 8005314:	d807      	bhi.n	8005326 <memmove+0x1a>
 8005316:	1e42      	subs	r2, r0, #1
 8005318:	4299      	cmp	r1, r3
 800531a:	d00a      	beq.n	8005332 <memmove+0x26>
 800531c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005320:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005324:	e7f8      	b.n	8005318 <memmove+0xc>
 8005326:	4283      	cmp	r3, r0
 8005328:	d9f5      	bls.n	8005316 <memmove+0xa>
 800532a:	1881      	adds	r1, r0, r2
 800532c:	1ad2      	subs	r2, r2, r3
 800532e:	42d3      	cmn	r3, r2
 8005330:	d100      	bne.n	8005334 <memmove+0x28>
 8005332:	bd10      	pop	{r4, pc}
 8005334:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005338:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800533c:	e7f7      	b.n	800532e <memmove+0x22>

0800533e <__malloc_lock>:
 800533e:	4770      	bx	lr

08005340 <__malloc_unlock>:
 8005340:	4770      	bx	lr

08005342 <_realloc_r>:
 8005342:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005344:	4607      	mov	r7, r0
 8005346:	4614      	mov	r4, r2
 8005348:	460e      	mov	r6, r1
 800534a:	b921      	cbnz	r1, 8005356 <_realloc_r+0x14>
 800534c:	4611      	mov	r1, r2
 800534e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005352:	f7ff be0d 	b.w	8004f70 <_malloc_r>
 8005356:	b922      	cbnz	r2, 8005362 <_realloc_r+0x20>
 8005358:	f7ff fdbc 	bl	8004ed4 <_free_r>
 800535c:	4625      	mov	r5, r4
 800535e:	4628      	mov	r0, r5
 8005360:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005362:	f000 f821 	bl	80053a8 <_malloc_usable_size_r>
 8005366:	42a0      	cmp	r0, r4
 8005368:	d20f      	bcs.n	800538a <_realloc_r+0x48>
 800536a:	4621      	mov	r1, r4
 800536c:	4638      	mov	r0, r7
 800536e:	f7ff fdff 	bl	8004f70 <_malloc_r>
 8005372:	4605      	mov	r5, r0
 8005374:	2800      	cmp	r0, #0
 8005376:	d0f2      	beq.n	800535e <_realloc_r+0x1c>
 8005378:	4631      	mov	r1, r6
 800537a:	4622      	mov	r2, r4
 800537c:	f7ff fab6 	bl	80048ec <memcpy>
 8005380:	4631      	mov	r1, r6
 8005382:	4638      	mov	r0, r7
 8005384:	f7ff fda6 	bl	8004ed4 <_free_r>
 8005388:	e7e9      	b.n	800535e <_realloc_r+0x1c>
 800538a:	4635      	mov	r5, r6
 800538c:	e7e7      	b.n	800535e <_realloc_r+0x1c>

0800538e <__ascii_wctomb>:
 800538e:	b149      	cbz	r1, 80053a4 <__ascii_wctomb+0x16>
 8005390:	2aff      	cmp	r2, #255	; 0xff
 8005392:	bf85      	ittet	hi
 8005394:	238a      	movhi	r3, #138	; 0x8a
 8005396:	6003      	strhi	r3, [r0, #0]
 8005398:	700a      	strbls	r2, [r1, #0]
 800539a:	f04f 30ff 	movhi.w	r0, #4294967295
 800539e:	bf98      	it	ls
 80053a0:	2001      	movls	r0, #1
 80053a2:	4770      	bx	lr
 80053a4:	4608      	mov	r0, r1
 80053a6:	4770      	bx	lr

080053a8 <_malloc_usable_size_r>:
 80053a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053ac:	1f18      	subs	r0, r3, #4
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	bfbc      	itt	lt
 80053b2:	580b      	ldrlt	r3, [r1, r0]
 80053b4:	18c0      	addlt	r0, r0, r3
 80053b6:	4770      	bx	lr

080053b8 <_init>:
 80053b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053ba:	bf00      	nop
 80053bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053be:	bc08      	pop	{r3}
 80053c0:	469e      	mov	lr, r3
 80053c2:	4770      	bx	lr

080053c4 <_fini>:
 80053c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053c6:	bf00      	nop
 80053c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053ca:	bc08      	pop	{r3}
 80053cc:	469e      	mov	lr, r3
 80053ce:	4770      	bx	lr
