\hypertarget{group___t_i_m___output___compare___n___state}{}\doxysection{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+\+State}
\label{group___t_i_m___output___compare___n___state}\index{TIM\_Output\_Compare\_N\_State@{TIM\_Output\_Compare\_N\_State}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___n___state_ga07bb7288fc4ed155301a3276908a23a0}{TIM\+\_\+\+OUTPUTNSTATE\+\_\+\+DISABLE}}~((uint32\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___n___state_ga3323d8c81a7f3940aa290d160dea3e0d}{TIM\+\_\+\+OUTPUTNSTATE\+\_\+\+ENABLE}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___n___state_ga81e27a982d9707f699451f30314c4274}{IS\+\_\+\+TIM\+\_\+\+OUTPUTN\+\_\+\+STATE}}(STATE)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___t_i_m___output___compare___n___state_ga81e27a982d9707f699451f30314c4274}\label{group___t_i_m___output___compare___n___state_ga81e27a982d9707f699451f30314c4274}} 
\index{TIM\_Output\_Compare\_N\_State@{TIM\_Output\_Compare\_N\_State}!IS\_TIM\_OUTPUTN\_STATE@{IS\_TIM\_OUTPUTN\_STATE}}
\index{IS\_TIM\_OUTPUTN\_STATE@{IS\_TIM\_OUTPUTN\_STATE}!TIM\_Output\_Compare\_N\_State@{TIM\_Output\_Compare\_N\_State}}
\doxysubsubsection{\texorpdfstring{IS\_TIM\_OUTPUTN\_STATE}{IS\_TIM\_OUTPUTN\_STATE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+TIM\+\_\+\+OUTPUTN\+\_\+\+STATE(\begin{DoxyParamCaption}\item[{}]{STATE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                     (((STATE) == \mbox{\hyperlink{group___t_i_m___output___compare___n___state_ga07bb7288fc4ed155301a3276908a23a0}{TIM\_OUTPUTNSTATE\_DISABLE}}) || \(\backslash\)}
\DoxyCodeLine{                                     ((STATE) == \mbox{\hyperlink{group___t_i_m___output___compare___n___state_ga3323d8c81a7f3940aa290d160dea3e0d}{TIM\_OUTPUTNSTATE\_ENABLE}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00419}{419}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare___n___state_ga07bb7288fc4ed155301a3276908a23a0}\label{group___t_i_m___output___compare___n___state_ga07bb7288fc4ed155301a3276908a23a0}} 
\index{TIM\_Output\_Compare\_N\_State@{TIM\_Output\_Compare\_N\_State}!TIM\_OUTPUTNSTATE\_DISABLE@{TIM\_OUTPUTNSTATE\_DISABLE}}
\index{TIM\_OUTPUTNSTATE\_DISABLE@{TIM\_OUTPUTNSTATE\_DISABLE}!TIM\_Output\_Compare\_N\_State@{TIM\_Output\_Compare\_N\_State}}
\doxysubsubsection{\texorpdfstring{TIM\_OUTPUTNSTATE\_DISABLE}{TIM\_OUTPUTNSTATE\_DISABLE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OUTPUTNSTATE\+\_\+\+DISABLE~((uint32\+\_\+t)0x0000)}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00416}{416}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

\mbox{\Hypertarget{group___t_i_m___output___compare___n___state_ga3323d8c81a7f3940aa290d160dea3e0d}\label{group___t_i_m___output___compare___n___state_ga3323d8c81a7f3940aa290d160dea3e0d}} 
\index{TIM\_Output\_Compare\_N\_State@{TIM\_Output\_Compare\_N\_State}!TIM\_OUTPUTNSTATE\_ENABLE@{TIM\_OUTPUTNSTATE\_ENABLE}}
\index{TIM\_OUTPUTNSTATE\_ENABLE@{TIM\_OUTPUTNSTATE\_ENABLE}!TIM\_Output\_Compare\_N\_State@{TIM\_Output\_Compare\_N\_State}}
\doxysubsubsection{\texorpdfstring{TIM\_OUTPUTNSTATE\_ENABLE}{TIM\_OUTPUTNSTATE\_ENABLE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OUTPUTNSTATE\+\_\+\+ENABLE~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00417}{417}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

