*****************************************************************

  Device    [PLL_CLKIN_MUX]

  Author    [clwang]

  Abstract  []

  Revision History:

********************************************************************************/
grid
device PLL_CLKIN_MUX
{
    port
    (
        config input SC_CLKIN_SEL[2:0]      = 3'b000     /*pragma PAP_CFG_BIT_NAME = "SC_CLKIN<2>, SC_CLKIN<1>, SC_CLKIN<0>" */,      
        input  CLKIN[7:0] = 8'hff, 
        output CLKOUT
    );

}// end of device PLL_CLKIN_MUX

/*******************************************************************************

  Device    [PLL_CLKIN_MUX]

  Author    []

  Abstract  [The structure netlist of PLL_CLKIN_MUX is described in the similar fashion 
             as in HDL. In unit instantiation statement, the formal pin may be 
             connected to net which is declared explicitly. 
             
             In Valence, the connection can also be made from formal pin to other 
             pin or port, in which case Valence compiler shall create the net to 
             fulfil the connection. The built-in naming convention is kicked in 
             to name the automatically created net. However, the objects (net, instance)
             of this netlist are going to mapped from schematic. The compiler-generated
             names cause trouble for the mapping. Therefore, all wires are declared
             explicitly in the following description]

  Revision History:

********************************************************************************/
structure netlist of PLL_CLKIN_MUX
{
    // Wires for input ports


   // Wires connecting to output ports
    routing
    {
        ( CLKIN[0] --> CLKOUT ) = 150;
        ( CLKIN[1] --> CLKOUT ) = 150;
        ( CLKIN[2] --> CLKOUT ) = 150;
        ( CLKIN[3] --> CLKOUT ) = 150;
        ( CLKIN[4] --> CLKOUT ) = 150;
        ( CLKIN[5] --> CLKOUT ) = 150;
        ( CLKIN[6] --> CLKOUT ) = 150;
        ( CLKIN[7] --> CLKOUT ) = 150;
    }
    
   // Internal wires



}; // end of structure netlist of PLL_CLKIN_MUX

/*******************************************************************************

  Device    [PLL_CLKIN_MUX]

  Author    []

  Abstract  [Configure the configuration bits based on the value of config parameter]

  Revision History:

********************************************************************************/
configuration cfg of PLL_CLKIN_MUX // pragma PAP_ARC_REGULAR_ROUTING_CFG_BODY
{
    if ( CLKIN[0] --> CLKOUT )
    {
        SC_CLKIN_SEL     := 3'b000      ;
    }
    
    if( CLKIN[1] --> CLKOUT )
    {
        SC_CLKIN_SEL     := 3'b010      ;
    }
    
    if( CLKIN[2] --> CLKOUT )
    {
        SC_CLKIN_SEL     := 3'b001      ;
    }
    
    if( CLKIN[3] --> CLKOUT )
    {
        SC_CLKIN_SEL     := 3'b011      ;
    }
    
    if( CLKIN[4] --> CLKOUT )
    {
        SC_CLKIN_SEL     := 3'b100      ;
    }
    
    if( CLKIN[5] --> CLKOUT )
    {
        SC_CLKIN_SEL     := 3'b110      ;
    }
    
    if( CLKIN[6] --> CLKOUT )
    {
        SC_CLKIN_SEL     := 3'b101      ;
    }
    
    if( CLKIN[7] --> CLKOUT )
    {
        SC_CLKIN_SEL     := 3'b111      ;
    }
}; // end of configuration cfg of PLL_CLKIN_MUX





