

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Sat Aug 08 02:10:14 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        fir_prj
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k160tfbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.43|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   78|   78|   79|   79|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |   77|   77|         7|          -|          -|    11|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.89ns
ST_1: stg_9 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !0

ST_1: stg_10 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([11 x i32]* %c) nounwind, !map !6

ST_1: stg_11 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !12

ST_1: stg_12 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

ST_1: x_read [1/1] 0.00ns
:4  %x_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %x) nounwind

ST_1: stg_14 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %y, [7 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_15 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i32 %x, [7 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_16 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecMemCore([11 x i32]* %c, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_17 [1/1] 0.89ns
:8  br label %1


 <State 2>: 2.82ns
ST_2: acc [1/1] 0.00ns
:0  %acc = phi i32 [ 0, %0 ], [ %acc_1, %5 ]

ST_2: i [1/1] 0.00ns
:1  %i = phi i5 [ 10, %0 ], [ %i_1, %5 ]

ST_2: i_cast [1/1] 0.00ns
:2  %i_cast = sext i5 %i to i32

ST_2: tmp [1/1] 0.00ns
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i, i32 4)

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

ST_2: stg_23 [1/1] 0.00ns
:5  br i1 %tmp, label %6, label %2

ST_2: stg_24 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str3) nounwind

ST_2: tmp_1 [1/1] 1.17ns
:1  %tmp_1 = icmp eq i5 %i, 0

ST_2: stg_26 [1/1] 0.00ns
:2  br i1 %tmp_1, label %3, label %4

ST_2: tmp_7 [1/1] 0.00ns
:0  %tmp_7 = trunc i5 %i to i4

ST_2: tmp_2 [1/1] 0.43ns
:1  %tmp_2 = add i4 -1, %tmp_7

ST_2: tmp_3 [1/1] 0.00ns
:2  %tmp_3 = zext i4 %tmp_2 to i64

ST_2: shift_reg_addr [1/1] 0.00ns
:3  %shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_3

ST_2: data [2/2] 2.39ns
:4  %data = load i32* %shift_reg_addr, align 4

ST_2: stg_32 [1/1] 2.39ns
:0  store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16

ST_2: stg_33 [1/1] 0.89ns
:1  br label %5

ST_2: stg_34 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_vld.i32P(i32* %y, i32 %acc) nounwind

ST_2: stg_35 [1/1] 0.00ns
:1  ret void


 <State 3>: 4.78ns
ST_3: data [1/2] 2.39ns
:4  %data = load i32* %shift_reg_addr, align 4

ST_3: tmp_4 [1/1] 0.00ns
:5  %tmp_4 = zext i32 %i_cast to i64

ST_3: shift_reg_addr_1 [1/1] 0.00ns
:6  %shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_4

ST_3: stg_39 [1/1] 2.39ns
:7  store i32 %data, i32* %shift_reg_addr_1, align 4

ST_3: stg_40 [1/1] 0.89ns
:8  br label %5

ST_3: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = zext i32 %i_cast to i64

ST_3: c_addr [1/1] 0.00ns
:2  %c_addr = getelementptr [11 x i32]* %c, i64 0, i64 %tmp_5

ST_3: c_load [2/2] 2.39ns
:3  %c_load = load i32* %c_addr, align 4

ST_3: i_1 [1/1] 1.24ns
:6  %i_1 = add i5 %i, -1


 <State 4>: 2.39ns
ST_4: data1 [1/1] 0.00ns
:0  %data1 = phi i32 [ %x_read, %3 ], [ %data, %4 ]

ST_4: c_load [1/2] 2.39ns
:3  %c_load = load i32* %c_addr, align 4


 <State 5>: 8.43ns
ST_5: tmp_6 [3/3] 8.43ns
:4  %tmp_6 = mul nsw i32 %c_load, %data1


 <State 6>: 8.43ns
ST_6: tmp_6 [2/3] 8.43ns
:4  %tmp_6 = mul nsw i32 %c_load, %data1


 <State 7>: 8.43ns
ST_7: tmp_6 [1/3] 8.43ns
:4  %tmp_6 = mul nsw i32 %c_load, %data1


 <State 8>: 1.60ns
ST_8: acc_1 [1/1] 1.60ns
:5  %acc_1 = add nsw i32 %tmp_6, %acc

ST_8: stg_51 [1/1] 0.00ns
:7  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x35f921ed30; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x35f921f7e0; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x35f921f5a0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x35f921eee0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_9            (specbitsmap      ) [ 000000000]
stg_10           (specbitsmap      ) [ 000000000]
stg_11           (specbitsmap      ) [ 000000000]
stg_12           (spectopmodule    ) [ 000000000]
x_read           (read             ) [ 001111111]
stg_14           (specinterface    ) [ 000000000]
stg_15           (specinterface    ) [ 000000000]
stg_16           (specmemcore      ) [ 000000000]
stg_17           (br               ) [ 011111111]
acc              (phi              ) [ 001111111]
i                (phi              ) [ 001100000]
i_cast           (sext             ) [ 000100000]
tmp              (bitselect        ) [ 001111111]
empty            (speclooptripcount) [ 000000000]
stg_23           (br               ) [ 000000000]
stg_24           (specloopname     ) [ 000000000]
tmp_1            (icmp             ) [ 001111111]
stg_26           (br               ) [ 000000000]
tmp_7            (trunc            ) [ 000000000]
tmp_2            (add              ) [ 000000000]
tmp_3            (zext             ) [ 000000000]
shift_reg_addr   (getelementptr    ) [ 000100000]
stg_32           (store            ) [ 000000000]
stg_33           (br               ) [ 001111111]
stg_34           (write            ) [ 000000000]
stg_35           (ret              ) [ 000000000]
data             (load             ) [ 001111111]
tmp_4            (zext             ) [ 000000000]
shift_reg_addr_1 (getelementptr    ) [ 000000000]
stg_39           (store            ) [ 000000000]
stg_40           (br               ) [ 001111111]
tmp_5            (zext             ) [ 000000000]
c_addr           (getelementptr    ) [ 000010000]
i_1              (add              ) [ 011011111]
data1            (phi              ) [ 000011110]
c_load           (load             ) [ 000001110]
tmp_6            (mul              ) [ 000000001]
acc_1            (add              ) [ 011111111]
stg_51           (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="x_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="stg_34_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_34/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="shift_reg_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="4" slack="0"/>
<pin id="73" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data/2 stg_32/2 stg_39/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="shift_reg_addr_1_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="c_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/3 "/>
</bind>
</comp>

<comp id="103" class="1005" name="acc_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="acc_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="32" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="i_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="1"/>
<pin id="118" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="5" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="data1_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data1 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="data1_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="3"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="32" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data1/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_cast_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="5" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_7_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_4_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="1"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_5_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="1"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="1"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="32" slack="1"/>
<pin id="188" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="acc_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="0" index="1" bw="32" slack="6"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/8 "/>
</bind>
</comp>

<comp id="195" class="1005" name="x_read_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="201" class="1005" name="i_cast_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="210" class="1005" name="tmp_1_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="214" class="1005" name="shift_reg_addr_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="1"/>
<pin id="216" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="219" class="1005" name="data_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data "/>
</bind>
</comp>

<comp id="224" class="1005" name="c_addr_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="1"/>
<pin id="226" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="229" class="1005" name="i_1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="1"/>
<pin id="231" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="234" class="1005" name="c_load_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="239" class="1005" name="tmp_6_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="244" class="1005" name="acc_1_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="52" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="48" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="80"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="50" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="48" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="76" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="90"><net_src comp="82" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="48" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="107" pin="4"/><net_sink comp="62" pin=2"/></net>

<net id="115"><net_src comp="107" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="137"><net_src comp="131" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="141"><net_src comp="120" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="120" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="120" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="120" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="156" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="174"><net_src comp="171" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="178"><net_src comp="175" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="183"><net_src comp="116" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="54" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="128" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="103" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="56" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="204"><net_src comp="138" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="213"><net_src comp="150" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="69" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="222"><net_src comp="76" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="227"><net_src comp="91" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="232"><net_src comp="179" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="237"><net_src comp="98" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="242"><net_src comp="185" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="247"><net_src comp="190" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="107" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {2 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		tmp : 1
		stg_23 : 2
		tmp_1 : 1
		stg_26 : 2
		tmp_7 : 1
		tmp_2 : 2
		tmp_3 : 3
		shift_reg_addr : 4
		data : 5
		stg_34 : 1
	State 3
		shift_reg_addr_1 : 1
		stg_39 : 2
		c_addr : 1
		c_load : 2
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_2_fu_160    |    0    |    0    |    4    |
|    add   |     i_1_fu_179     |    0    |    0    |    5    |
|          |    acc_1_fu_190    |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    mul   |     grp_fu_185     |    4    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   icmp   |    tmp_1_fu_150    |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|   read   |  x_read_read_fu_56 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   write  | stg_34_write_fu_62 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |    i_cast_fu_138   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
| bitselect|     tmp_fu_142     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |    tmp_7_fu_156    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_3_fu_166    |    0    |    0    |    0    |
|   zext   |    tmp_4_fu_171    |    0    |    0    |    0    |
|          |    tmp_5_fu_175    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    4    |    0    |    43   |
|----------|--------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|shift_reg|    0   |   64   |    6   |
+---------+--------+--------+--------+
|  Total  |    0   |   64   |    6   |
+---------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     acc_1_reg_244    |   32   |
|      acc_reg_103     |   32   |
|    c_addr_reg_224    |    4   |
|    c_load_reg_234    |   32   |
|     data1_reg_128    |   32   |
|     data_reg_219     |   32   |
|      i_1_reg_229     |    5   |
|    i_cast_reg_201    |   32   |
|       i_reg_116      |    5   |
|shift_reg_addr_reg_214|    4   |
|     tmp_1_reg_210    |    1   |
|     tmp_6_reg_239    |   32   |
|    x_read_reg_195    |   32   |
+----------------------+--------+
|         Total        |   275  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_76 |  p0  |   4  |   4  |   16   ||    4    |
| grp_access_fu_76 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_98 |  p0  |   2  |   4  |    8   ||    4    |
|    acc_reg_103   |  p0  |   2  |  32  |   64   ||    32   |
|     i_reg_116    |  p0  |   2  |   5  |   10   ||    5    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   162  ||   4.46  ||    77   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   43   |
|   Memory  |    0   |    -   |    -   |   64   |    6   |
|Multiplexer|    -   |    -   |    4   |    -   |   77   |
|  Register |    -   |    -   |    -   |   275  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    4   |    4   |   339  |   126  |
+-----------+--------+--------+--------+--------+--------+
