INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project3-1/Project3-1.ip_user_files/bd/design_1/ipshared/ee7c/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_andgate_0_0/sim/design_1_andgate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_andgate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project3-1/Project3-1.ip_user_files/bd/design_1/ipshared/811e/notgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module notgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_notgate_0_0/sim/design_1_notgate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_notgate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_notgate_1_0/sim/design_1_notgate_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_notgate_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project3-1/Project3-1.ip_user_files/bd/design_1/ipshared/0f02/orgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_orgate_0_0/sim/design_1_orgate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_orgate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_andgate_1_0/sim/design_1_andgate_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_andgate_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_orgate_1_0/sim/design_1_orgate_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_orgate_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_orgate_2_0/sim/design_1_orgate_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_orgate_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_andgate_1_1/sim/design_1_andgate_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_andgate_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_andgate_0_1/sim/design_1_andgate_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_andgate_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_andgate_0_2/sim/design_1_andgate_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_andgate_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_andgate_0_3/sim/design_1_andgate_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_andgate_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_andgate_2_0/sim/design_1_andgate_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_andgate_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project3-1/Project3-1.ip_user_files/bd/design_1/ip/design_1_andgate_2_1/sim/design_1_andgate_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_andgate_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project3-1/Project3-1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project3-1/Project3-1.srcs/sim_1/new/design_1_sim_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thatcher/Desktop/Project3-1/Project3-1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
