Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Fri Dec 11 01:42:20 2020
| Host         : LAPTOP-QJB5DEH5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MainSPI_timing_summary_routed.rpt -pb MainSPI_timing_summary_routed.pb -rpx MainSPI_timing_summary_routed.rpx -warn_on_violation
| Design       : MainSPI
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: JAA[0] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Clock_Divide/spi_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 340 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.061        0.000                      0                  143        0.115        0.000                      0                  143        4.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.061        0.000                      0                  143        0.115        0.000                      0                  143        4.500        0.000                       0                   110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.053%)  route 3.518ns (80.947%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.566     5.087    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  LED_DISPLAY/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  LED_DISPLAY/cnt_reg[1]/Q
                         net (fo=2, routed)           1.151     6.694    LED_DISPLAY/cnt_reg[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.818 f  LED_DISPLAY/SegmentsValue[3]_i_7/O
                         net (fo=1, routed)           0.578     7.396    LED_DISPLAY/SegmentsValue[3]_i_7_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.520 f  LED_DISPLAY/SegmentsValue[3]_i_3/O
                         net (fo=3, routed)           1.030     8.550    LED_DISPLAY/SegmentsValue[3]_i_3_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.674 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.759     9.433    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.438    14.779    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[28]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.429    14.494    LED_DISPLAY/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.053%)  route 3.518ns (80.947%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.566     5.087    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  LED_DISPLAY/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  LED_DISPLAY/cnt_reg[1]/Q
                         net (fo=2, routed)           1.151     6.694    LED_DISPLAY/cnt_reg[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.818 f  LED_DISPLAY/SegmentsValue[3]_i_7/O
                         net (fo=1, routed)           0.578     7.396    LED_DISPLAY/SegmentsValue[3]_i_7_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.520 f  LED_DISPLAY/SegmentsValue[3]_i_3/O
                         net (fo=3, routed)           1.030     8.550    LED_DISPLAY/SegmentsValue[3]_i_3_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.674 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.759     9.433    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.438    14.779    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[29]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.429    14.494    LED_DISPLAY/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.053%)  route 3.518ns (80.947%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.566     5.087    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  LED_DISPLAY/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  LED_DISPLAY/cnt_reg[1]/Q
                         net (fo=2, routed)           1.151     6.694    LED_DISPLAY/cnt_reg[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.818 f  LED_DISPLAY/SegmentsValue[3]_i_7/O
                         net (fo=1, routed)           0.578     7.396    LED_DISPLAY/SegmentsValue[3]_i_7_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.520 f  LED_DISPLAY/SegmentsValue[3]_i_3/O
                         net (fo=3, routed)           1.030     8.550    LED_DISPLAY/SegmentsValue[3]_i_3_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.674 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.759     9.433    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.438    14.779    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[30]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.429    14.494    LED_DISPLAY/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.053%)  route 3.518ns (80.947%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.566     5.087    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  LED_DISPLAY/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  LED_DISPLAY/cnt_reg[1]/Q
                         net (fo=2, routed)           1.151     6.694    LED_DISPLAY/cnt_reg[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.818 f  LED_DISPLAY/SegmentsValue[3]_i_7/O
                         net (fo=1, routed)           0.578     7.396    LED_DISPLAY/SegmentsValue[3]_i_7_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.520 f  LED_DISPLAY/SegmentsValue[3]_i_3/O
                         net (fo=3, routed)           1.030     8.550    LED_DISPLAY/SegmentsValue[3]_i_3_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.674 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.759     9.433    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.438    14.779    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[31]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.429    14.494    LED_DISPLAY/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.828ns (18.753%)  route 3.587ns (81.247%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.566     5.087    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  LED_DISPLAY/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  LED_DISPLAY/cnt_reg[1]/Q
                         net (fo=2, routed)           1.151     6.694    LED_DISPLAY/cnt_reg[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.818 f  LED_DISPLAY/SegmentsValue[3]_i_7/O
                         net (fo=1, routed)           0.578     7.396    LED_DISPLAY/SegmentsValue[3]_i_7_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.520 f  LED_DISPLAY/SegmentsValue[3]_i_3/O
                         net (fo=3, routed)           1.030     8.550    LED_DISPLAY/SegmentsValue[3]_i_3_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.674 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.828     9.503    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X28Y47         FDRE                                         r  LED_DISPLAY/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.448    14.789    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  LED_DISPLAY/cnt_reg[16]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X28Y47         FDRE (Setup_fdre_C_R)       -0.429    14.599    LED_DISPLAY/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.828ns (18.753%)  route 3.587ns (81.247%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.566     5.087    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  LED_DISPLAY/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  LED_DISPLAY/cnt_reg[1]/Q
                         net (fo=2, routed)           1.151     6.694    LED_DISPLAY/cnt_reg[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.818 f  LED_DISPLAY/SegmentsValue[3]_i_7/O
                         net (fo=1, routed)           0.578     7.396    LED_DISPLAY/SegmentsValue[3]_i_7_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.520 f  LED_DISPLAY/SegmentsValue[3]_i_3/O
                         net (fo=3, routed)           1.030     8.550    LED_DISPLAY/SegmentsValue[3]_i_3_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.674 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.828     9.503    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X28Y47         FDRE                                         r  LED_DISPLAY/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.448    14.789    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  LED_DISPLAY/cnt_reg[17]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X28Y47         FDRE (Setup_fdre_C_R)       -0.429    14.599    LED_DISPLAY/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.828ns (18.753%)  route 3.587ns (81.247%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.566     5.087    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  LED_DISPLAY/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  LED_DISPLAY/cnt_reg[1]/Q
                         net (fo=2, routed)           1.151     6.694    LED_DISPLAY/cnt_reg[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.818 f  LED_DISPLAY/SegmentsValue[3]_i_7/O
                         net (fo=1, routed)           0.578     7.396    LED_DISPLAY/SegmentsValue[3]_i_7_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.520 f  LED_DISPLAY/SegmentsValue[3]_i_3/O
                         net (fo=3, routed)           1.030     8.550    LED_DISPLAY/SegmentsValue[3]_i_3_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.674 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.828     9.503    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X28Y47         FDRE                                         r  LED_DISPLAY/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.448    14.789    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  LED_DISPLAY/cnt_reg[18]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X28Y47         FDRE (Setup_fdre_C_R)       -0.429    14.599    LED_DISPLAY/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.828ns (18.753%)  route 3.587ns (81.247%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.566     5.087    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  LED_DISPLAY/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  LED_DISPLAY/cnt_reg[1]/Q
                         net (fo=2, routed)           1.151     6.694    LED_DISPLAY/cnt_reg[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.818 f  LED_DISPLAY/SegmentsValue[3]_i_7/O
                         net (fo=1, routed)           0.578     7.396    LED_DISPLAY/SegmentsValue[3]_i_7_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.520 f  LED_DISPLAY/SegmentsValue[3]_i_3/O
                         net (fo=3, routed)           1.030     8.550    LED_DISPLAY/SegmentsValue[3]_i_3_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.674 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.828     9.503    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X28Y47         FDRE                                         r  LED_DISPLAY/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.448    14.789    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  LED_DISPLAY/cnt_reg[19]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X28Y47         FDRE (Setup_fdre_C_R)       -0.429    14.599    LED_DISPLAY/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.828ns (19.360%)  route 3.449ns (80.640%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.566     5.087    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  LED_DISPLAY/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  LED_DISPLAY/cnt_reg[1]/Q
                         net (fo=2, routed)           1.151     6.694    LED_DISPLAY/cnt_reg[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.818 f  LED_DISPLAY/SegmentsValue[3]_i_7/O
                         net (fo=1, routed)           0.578     7.396    LED_DISPLAY/SegmentsValue[3]_i_7_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.520 f  LED_DISPLAY/SegmentsValue[3]_i_3/O
                         net (fo=3, routed)           1.030     8.550    LED_DISPLAY/SegmentsValue[3]_i_3_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.674 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.690     9.364    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X28Y46         FDRE                                         r  LED_DISPLAY/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.447    14.788    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  LED_DISPLAY/cnt_reg[12]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X28Y46         FDRE (Setup_fdre_C_R)       -0.429    14.598    LED_DISPLAY/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.828ns (19.360%)  route 3.449ns (80.640%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.566     5.087    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  LED_DISPLAY/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  LED_DISPLAY/cnt_reg[1]/Q
                         net (fo=2, routed)           1.151     6.694    LED_DISPLAY/cnt_reg[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.818 f  LED_DISPLAY/SegmentsValue[3]_i_7/O
                         net (fo=1, routed)           0.578     7.396    LED_DISPLAY/SegmentsValue[3]_i_7_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.520 f  LED_DISPLAY/SegmentsValue[3]_i_3/O
                         net (fo=3, routed)           1.030     8.550    LED_DISPLAY/SegmentsValue[3]_i_3_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.674 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.690     9.364    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X28Y46         FDRE                                         r  LED_DISPLAY/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.447    14.788    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  LED_DISPLAY/cnt_reg[13]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X28Y46         FDRE (Setup_fdre_C_R)       -0.429    14.598    LED_DISPLAY/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  5.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.564     1.447    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  LED_DISPLAY/cnt_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    LED_DISPLAY/cnt_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  LED_DISPLAY/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    LED_DISPLAY/cnt_reg[24]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  LED_DISPLAY/cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    LED_DISPLAY/cnt_reg[28]_i_1_n_7
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.832     1.959    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    LED_DISPLAY/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.564     1.447    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  LED_DISPLAY/cnt_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    LED_DISPLAY/cnt_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  LED_DISPLAY/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    LED_DISPLAY/cnt_reg[24]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  LED_DISPLAY/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.946    LED_DISPLAY/cnt_reg[28]_i_1_n_5
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.832     1.959    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[30]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    LED_DISPLAY/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.564     1.447    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  LED_DISPLAY/cnt_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    LED_DISPLAY/cnt_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  LED_DISPLAY/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    LED_DISPLAY/cnt_reg[24]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  LED_DISPLAY/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    LED_DISPLAY/cnt_reg[28]_i_1_n_6
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.832     1.959    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[29]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    LED_DISPLAY/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.564     1.447    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  LED_DISPLAY/cnt_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    LED_DISPLAY/cnt_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  LED_DISPLAY/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    LED_DISPLAY/cnt_reg[24]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  LED_DISPLAY/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.971    LED_DISPLAY/cnt_reg[28]_i_1_n_4
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.832     1.959    LED_DISPLAY/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[31]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    LED_DISPLAY/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Clock_Divide/delay_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divide/delay_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.563     1.446    Clock_Divide/clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Clock_Divide/delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Clock_Divide/delay_reg[11]/Q
                         net (fo=2, routed)           0.117     1.704    Clock_Divide/delay_reg[11]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  Clock_Divide/delay_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    Clock_Divide/delay_reg[8]_i_1_n_4
    SLICE_X39Y44         FDRE                                         r  Clock_Divide/delay_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.832     1.959    Clock_Divide/clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Clock_Divide/delay_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    Clock_Divide/delay_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Clock_Divide/delay_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divide/delay_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.563     1.446    Clock_Divide/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Clock_Divide/delay_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Clock_Divide/delay_reg[19]/Q
                         net (fo=2, routed)           0.117     1.704    Clock_Divide/delay_reg[19]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  Clock_Divide/delay_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    Clock_Divide/delay_reg[16]_i_1_n_4
    SLICE_X39Y46         FDRE                                         r  Clock_Divide/delay_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.832     1.959    Clock_Divide/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Clock_Divide/delay_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    Clock_Divide/delay_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Clock_Divide/delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divide/delay_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.563     1.446    Clock_Divide/clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  Clock_Divide/delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Clock_Divide/delay_reg[7]/Q
                         net (fo=2, routed)           0.117     1.704    Clock_Divide/delay_reg[7]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  Clock_Divide/delay_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    Clock_Divide/delay_reg[4]_i_1_n_4
    SLICE_X39Y43         FDRE                                         r  Clock_Divide/delay_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.832     1.959    Clock_Divide/clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  Clock_Divide/delay_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    Clock_Divide/delay_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Clock_Divide/delay_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divide/delay_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.564     1.447    Clock_Divide/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  Clock_Divide/delay_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Clock_Divide/delay_reg[23]/Q
                         net (fo=2, routed)           0.117     1.705    Clock_Divide/delay_reg[23]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  Clock_Divide/delay_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    Clock_Divide/delay_reg[20]_i_1_n_4
    SLICE_X39Y47         FDRE                                         r  Clock_Divide/delay_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.833     1.960    Clock_Divide/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  Clock_Divide/delay_reg[23]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    Clock_Divide/delay_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clock_Divide/delay_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divide/delay_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.564     1.447    Clock_Divide/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  Clock_Divide/delay_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Clock_Divide/delay_reg[31]/Q
                         net (fo=2, routed)           0.119     1.707    Clock_Divide/delay_reg[31]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  Clock_Divide/delay_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    Clock_Divide/delay_reg[28]_i_1_n_4
    SLICE_X39Y49         FDRE                                         r  Clock_Divide/delay_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.833     1.960    Clock_Divide/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  Clock_Divide/delay_reg[31]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.105     1.552    Clock_Divide/delay_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clock_Divide/delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divide/delay_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.563     1.446    Clock_Divide/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  Clock_Divide/delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Clock_Divide/delay_reg[15]/Q
                         net (fo=2, routed)           0.120     1.707    Clock_Divide/delay_reg[15]
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  Clock_Divide/delay_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    Clock_Divide/delay_reg[12]_i_1_n_4
    SLICE_X39Y45         FDRE                                         r  Clock_Divide/delay_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.832     1.959    Clock_Divide/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  Clock_Divide/delay_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    Clock_Divide/delay_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   Clock_Divide/delay_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y44   Clock_Divide/delay_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y44   Clock_Divide/delay_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   Clock_Divide/delay_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   Clock_Divide/delay_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   Clock_Divide/delay_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   Clock_Divide/delay_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y48   Clock_Divide/delay_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y48   Clock_Divide/delay_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Clock_Divide/delay_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   Clock_Divide/delay_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   Clock_Divide/delay_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   Clock_Divide/delay_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   Clock_Divide/delay_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   Clock_Divide/delay_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   Clock_Divide/delay_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   Clock_Divide/delay_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   Clock_Divide/delay_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   Clock_Divide/delay_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   LED_DISPLAY/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   LED_DISPLAY/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   LED_DISPLAY/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   LED_DISPLAY/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   LED_DISPLAY/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   LED_DISPLAY/cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y50   LED_DISPLAY/cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y50   LED_DISPLAY/cnt_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y50   LED_DISPLAY/cnt_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   LED_DISPLAY/cnt_reg[22]/C



