\hypertarget{group___r_c_c_ex___exported___macros}{}\doxysection{RCCEx Exported Macros}
\label{group___r_c_c_ex___exported___macros}\index{RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable}{RCCEx\+\_\+\+Peripheral\+\_\+\+Clock\+\_\+\+Enable\+\_\+\+Disable}}
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB/\+APB peripheral clock. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable___status}{Peripheral Clock Enable Disable Status}}
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB/\+APB peripheral clock. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c_ex___force___release___peripheral___reset}{RCCEx Force Release Peripheral Reset}}
\begin{DoxyCompactList}\small\item\em Forces or releases AHB/\+APB peripheral reset. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___sleep___enable___disable}{RCCEx Peripheral Clock Sleep Enable Disable}}
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB/\+APB peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status}{AHB/\+APB Peripheral Clock Sleep Enable Disable Status}}
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB/\+APB peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga56d9ad48b28e7aa4ad3aadca5b4fd431}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RCC\+\_\+\+PLLSource\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLM\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLN\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLP\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLQ\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the main PLL clock source, multiplication and division factors. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga292ca7c84f192778314125ed6d7c8333}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIMCLKPRESCALER}}(\+\_\+\+\_\+\+PRESC\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the Timers clocks prescalers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga829deb86fa0bf2b9303599f25143bb83}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLSAI\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe6e58efc5730641fd3282ba749e4d1b}{RCC\+\_\+\+CR\+\_\+\+PLLSAION}}))
\begin{DoxyCompactList}\small\item\em Macros to Enable or Disable the PLLISAI. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8ec70b1740682f5145ac93c17eb87ce8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLSAI\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe6e58efc5730641fd3282ba749e4d1b}{RCC\+\_\+\+CR\+\_\+\+PLLSAION}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaceef24f97e3781b61c14681fb7cc7346}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLSAI\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+PLLSAIN\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLSAIP\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLSAIQ\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLSAIR\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the PLLSAI clock multiplication and division factors. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9aafdab89de4a330a682731e28e535eb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLI2\+S\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+PLLI2\+SN\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLI2\+SP\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLI2\+SQ\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLI2\+SR\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the PLLI2S clock multiplication and division factors. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gafc7cf4dd4c7859bcefe0d46cc56426bb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLI2\+S\+\_\+\+PLLSAICLKDIVQ\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+PLLI2\+SDiv\+Q\+\_\+\+\_\+)~(\mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9619c2dc93910c8fc0695a7a8d4c0122}{RCC\+\_\+\+DCKCFGR1\+\_\+\+PLLI2\+SDIVQ}}, (\+\_\+\+\_\+\+PLLI2\+SDiv\+Q\+\_\+\+\_\+)-\/1))
\begin{DoxyCompactList}\small\item\em Macro to configure the SAI clock Divider coming from PLLI2S. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad4fc19bc8f6c50dca02f9d0b14fc41fd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLSAI\+\_\+\+PLLSAICLKDIVQ\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+PLLSAIDiv\+Q\+\_\+\+\_\+)~(\mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd983d14b4cebb74fceca3398da68f6e}{RCC\+\_\+\+DCKCFGR1\+\_\+\+PLLSAIDIVQ}}, ((\+\_\+\+\_\+\+PLLSAIDiv\+Q\+\_\+\+\_\+)-\/1)$<$$<$8))
\begin{DoxyCompactList}\small\item\em Macro to configure the SAI clock Divider coming from PLLSAI. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga57c7909a2eb8ee312705c224607d00c6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)~                             \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39267c47746b6cc3581086f9cfc6685c}{RCC\+\_\+\+DCKCFGR1\+\_\+\+SAI1\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure SAI1 clock source selection. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9af45dae7c2f2f1c8848be68d7bded7e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+SAI1\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39267c47746b6cc3581086f9cfc6685c}{RCC\+\_\+\+DCKCFGR1\+\_\+\+SAI1\+SEL}})))
\begin{DoxyCompactList}\small\item\em Macro to get the SAI1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga18ab74d31998863f042a39d50f27c163}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)~                            \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db7491ac00761981765d7db2eac72a9}{RCC\+\_\+\+DCKCFGR1\+\_\+\+SAI2\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure SAI2 clock source selection. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac12f70a6d677938196f8d8a64d0c743e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+SAI2\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db7491ac00761981765d7db2eac72a9}{RCC\+\_\+\+DCKCFGR1\+\_\+\+SAI2\+SEL}})))
\begin{DoxyCompactList}\small\item\em Macro to get the SAI2 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8948d01638a1ff52529310a1eba70caa}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLSAI\+\_\+\+ENABLE\+\_\+\+IT}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CIR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7017a347f40972bc457594991a5470}{RCC\+\_\+\+CIR\+\_\+\+PLLSAIRDYIE}}))
\begin{DoxyCompactList}\small\item\em Enable PLLSAI\+\_\+\+RDY interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga90647b25667347150cdf62a0f580736e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLSAI\+\_\+\+DISABLE\+\_\+\+IT}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CIR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7017a347f40972bc457594991a5470}{RCC\+\_\+\+CIR\+\_\+\+PLLSAIRDYIE}}))
\begin{DoxyCompactList}\small\item\em Disable PLLSAI\+\_\+\+RDY interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9e755ee880ecfa4142683029c601a296}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLSAI\+\_\+\+CLEAR\+\_\+\+IT}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CIR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33085822ed319bf2549742043e56f55f}{RCC\+\_\+\+CIR\+\_\+\+PLLSAIRDYF}}))
\begin{DoxyCompactList}\small\item\em Clear the PLLSAI RDY interrupt pending bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga478a4064faa2f2f1fa7320fe6b60b5ba}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLSAI\+\_\+\+GET\+\_\+\+IT}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CIR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7017a347f40972bc457594991a5470}{RCC\+\_\+\+CIR\+\_\+\+PLLSAIRDYIE}})) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7017a347f40972bc457594991a5470}{RCC\+\_\+\+CIR\+\_\+\+PLLSAIRDYIE}}))
\begin{DoxyCompactList}\small\item\em Check the PLLSAI RDY interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga573e020db1ec841ff9c9d36da2b82a6b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLSAI\+\_\+\+GET\+\_\+\+FLAG}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab57d64642fb17fa0f3d90db47c7fb95d}{RCC\+\_\+\+CR\+\_\+\+PLLSAIRDY}})) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab57d64642fb17fa0f3d90db47c7fb95d}{RCC\+\_\+\+CR\+\_\+\+PLLSAIRDY}}))
\begin{DoxyCompactList}\small\item\em Check PLLSAI RDY flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga4a027bee91b86bd6c280265c43624fc6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+SCLKSOURCE}}()~(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d43413fd6b17bd988ccae9e34296412}{RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC}}))
\begin{DoxyCompactList}\small\item\em Macro to Get I2S clock source selection. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga90e36ab9a2478f1c6066432e230845a2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae763b3390d07477e2bbd9879785ce3ba}{RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C1\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C1 clock (I2\+C1\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab9372aa811e622a602d2b3657790c8e7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C1\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae763b3390d07477e2bbd9879785ce3ba}{RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C1\+SEL}})))
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+C1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga49280a374f55802d8063a083350572ab}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac413ab74d6faf96664f17d4ab2bcc977}{RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C2\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C2 clock (I2\+C2\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga374d6807df83720c548fdea1d86d3852}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C2\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac413ab74d6faf96664f17d4ab2bcc977}{RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C2\+SEL}})))
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+C2 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2ca9240d0a7d79ca5f72b298255e73ee}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29195373a877da87b5bf0bbe23e6925}{RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C3\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C3 clock (I2\+C3\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac1a897c77611227b305f8dde521c0d9e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C3\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29195373a877da87b5bf0bbe23e6925}{RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C3\+SEL}})))
\begin{DoxyCompactList}\small\item\em macro to get the I2\+C3 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5ef626e39760793f37dd107f633c1404}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+I2\+C4\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C4\+SEL, (uint32\+\_\+t)(\+\_\+\+\_\+\+I2\+C4\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C4 clock (I2\+C4\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga6632a1fbc809f6f6dedde0d36cbaa3c9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C4\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C4\+SEL)))
\begin{DoxyCompactList}\small\item\em macro to get the I2\+C4 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga4a383ccb3cc3caaea1f4226e3e61f3e0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30b89ee6e5a276238c46be7622bc6621}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART1\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the USART1 clock (USART1\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaf6ff545446befd6af48cd5108e8fbc2e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART1\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30b89ee6e5a276238c46be7622bc6621}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART1\+SEL}})))
\begin{DoxyCompactList}\small\item\em macro to get the USART1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaa413643f4a106ca54111e8ff510290ca}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f6dbd8b556cc7531450b793b0a517c6}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART2\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the USART2 clock (USART2\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga7f2fecdd9f75bb71677602f9b2c22dd7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART2\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f6dbd8b556cc7531450b793b0a517c6}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART2\+SEL}})))
\begin{DoxyCompactList}\small\item\em macro to get the USART2 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga732383844537c59f16d5882a8fa1670d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad38d0c1a8d2e19d780991882f11ede}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART3\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the USART3 clock (USART3\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab52c0cea73126e6f71f7ea7cb9d37378}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART3\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad38d0c1a8d2e19d780991882f11ede}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART3\+SEL}})))
\begin{DoxyCompactList}\small\item\em macro to get the USART3 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab9ffca069f4dfc371811e084170998c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+UART4\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeab59ae0b2c4c068a00a97cc47cfa29}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART4\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+UART4\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the UART4 clock (UART4\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga91d2925bf5e1d3dad19e77d620591ae0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+UART4\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeab59ae0b2c4c068a00a97cc47cfa29}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART4\+SEL}})))
\begin{DoxyCompactList}\small\item\em macro to get the UART4 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga3115ed733d8be4b363e3324a024479b5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+UART5\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga135b1ea9734e9c98a4b4c46ae55892be}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART5\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+UART5\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the UART5 clock (UART5\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8c0fc64b4ab3fbb914788d1f5731f28e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+UART5\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga135b1ea9734e9c98a4b4c46ae55892be}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART5\+SEL}})))
\begin{DoxyCompactList}\small\item\em macro to get the UART5 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga43e1d7400af3a191b3fc89d461799f3d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+USART6\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150008561051f3fa159f4d69dd0f2e54}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART6\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+USART6\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the USART6 clock (USART6\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga544fa1b282526a1e12562e35bea55d13}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART6\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150008561051f3fa159f4d69dd0f2e54}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART6\+SEL}})))
\begin{DoxyCompactList}\small\item\em macro to get the USART6 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaccf73dcde838afb32d15e578e2097607}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+UART7\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e3960231ff117751346592a24a48b}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART7\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+UART7\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the UART7 clock (UART7\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga50e3e434918cccde0b2a78df2c25ffed}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+UART7\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e3960231ff117751346592a24a48b}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART7\+SEL}})))
\begin{DoxyCompactList}\small\item\em macro to get the UART7 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2d9185e53c66b1b79d117988487093a2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+UART8\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1377f96dd88df3089d6baf40fa6c679c}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART8\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+UART8\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the UART8 clock (UART8\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gace745b2a77de9c74e19d6d029869fe5b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+UART8\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1377f96dd88df3089d6baf40fa6c679c}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART8\+SEL}})))
\begin{DoxyCompactList}\small\item\em macro to get the UART8 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2a59d733248c7e8f36c2c6abd1dd2bb4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga475ba3a1e935e2ea57c2a8be8d76c035}{RCC\+\_\+\+DCKCFGR2\+\_\+\+LPTIM1\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the LPTIM1 clock (LPTIM1\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad6688c07a2a8c314df547de8caf378bb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPTIM1\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga475ba3a1e935e2ea57c2a8be8d76c035}{RCC\+\_\+\+DCKCFGR2\+\_\+\+LPTIM1\+SEL}})))
\begin{DoxyCompactList}\small\item\em macro to get the LPTIM1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9e0aa37c13e7e0751abf5c271ff0affb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+CEC\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, RCC\+\_\+\+DCKCFGR2\+\_\+\+CECSEL, (uint32\+\_\+t)(\+\_\+\+\_\+\+CEC\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the CEC clock (CECCLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga7a636a5c50887bba7270924c3eb6ef2f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+CEC\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, RCC\+\_\+\+DCKCFGR2\+\_\+\+CECSEL)))
\begin{DoxyCompactList}\small\item\em macro to get the CEC clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga24e95e53683115f1e978ad1bff021a77}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CLK48\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+CLK48\+\_\+\+SOURCE\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5180ea88ae4019f4978db8f39052989}{RCC\+\_\+\+DCKCFGR2\+\_\+\+CK48\+MSEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+CLK48\+\_\+\+SOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the CLK48 source (CLK48\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9b3a77cb4bb659160407d3dcf96b6915}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+CLK48\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5180ea88ae4019f4978db8f39052989}{RCC\+\_\+\+DCKCFGR2\+\_\+\+CK48\+MSEL}})))
\begin{DoxyCompactList}\small\item\em macro to get the CLK48 source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab0f67736ba0c44c47e38b83ceedd3c17}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+SDMMC1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac425036a0d1c95abc942433675c7ef84}{RCC\+\_\+\+DCKCFGR2\+\_\+\+SDMMC1\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+SDMMC1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the SDMMC1 clock (SDMMC1\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaec0b9b20a99feaf35a2b072485b82b83}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+SDMMC1\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac425036a0d1c95abc942433675c7ef84}{RCC\+\_\+\+DCKCFGR2\+\_\+\+SDMMC1\+SEL}})))
\begin{DoxyCompactList}\small\item\em macro to get the SDMMC1 clock source. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga9e0aa37c13e7e0751abf5c271ff0affb}\label{group___r_c_c_ex___exported___macros_ga9e0aa37c13e7e0751abf5c271ff0affb}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_CEC\_CONFIG@{\_\_HAL\_RCC\_CEC\_CONFIG}}
\index{\_\_HAL\_RCC\_CEC\_CONFIG@{\_\_HAL\_RCC\_CEC\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CEC\_CONFIG}{\_\_HAL\_RCC\_CEC\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+CEC\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, RCC\+\_\+\+DCKCFGR2\+\_\+\+CECSEL, (uint32\+\_\+t)(\+\_\+\+\_\+\+CEC\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the CEC clock (CECCLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+CEC\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the CEC clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+CECCLKSOURCE\+\_\+\+LSE\+: LSE selected as CEC clock \item RCC\+\_\+\+CECCLKSOURCE\+\_\+\+HSI\+: HSI divided by 488 selected as CEC clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l03085}{3085}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga24e95e53683115f1e978ad1bff021a77}\label{group___r_c_c_ex___exported___macros_ga24e95e53683115f1e978ad1bff021a77}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_CLK48\_CONFIG@{\_\_HAL\_RCC\_CLK48\_CONFIG}}
\index{\_\_HAL\_RCC\_CLK48\_CONFIG@{\_\_HAL\_RCC\_CLK48\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CLK48\_CONFIG}{\_\_HAL\_RCC\_CLK48\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CLK48\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+CLK48\+\_\+\+SOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5180ea88ae4019f4978db8f39052989}{RCC\+\_\+\+DCKCFGR2\+\_\+\+CK48\+MSEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+CLK48\+\_\+\+SOURCE\+\_\+\+\_\+))}



Macro to configure the CLK48 source (CLK48\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+CLK48\+\_\+\+SOURCE\+\_\+\+\_\+} & specifies the CLK48 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+CLK48\+SOURCE\+\_\+\+PLL\+: PLL selected as CLK48 source \item RCC\+\_\+\+CLK48\+SOURCE\+\_\+\+PLLSAIP\+: PLLSAIP selected as CLK48 source \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l03102}{3102}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga7a636a5c50887bba7270924c3eb6ef2f}\label{group___r_c_c_ex___exported___macros_ga7a636a5c50887bba7270924c3eb6ef2f}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_CEC\_SOURCE@{\_\_HAL\_RCC\_GET\_CEC\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_CEC\_SOURCE@{\_\_HAL\_RCC\_GET\_CEC\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_CEC\_SOURCE}{\_\_HAL\_RCC\_GET\_CEC\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+CEC\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, RCC\+\_\+\+DCKCFGR2\+\_\+\+CECSEL)))}



macro to get the CEC clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+CECCLKSOURCE\+\_\+\+LSE\+: LSE selected as CEC clock \item RCC\+\_\+\+CECCLKSOURCE\+\_\+\+HSI\+: HSI selected as CEC clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l03093}{3093}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga9b3a77cb4bb659160407d3dcf96b6915}\label{group___r_c_c_ex___exported___macros_ga9b3a77cb4bb659160407d3dcf96b6915}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_CLK48\_SOURCE@{\_\_HAL\_RCC\_GET\_CLK48\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_CLK48\_SOURCE@{\_\_HAL\_RCC\_GET\_CLK48\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_CLK48\_SOURCE}{\_\_HAL\_RCC\_GET\_CLK48\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+CLK48\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5180ea88ae4019f4978db8f39052989}{RCC\+\_\+\+DCKCFGR2\+\_\+\+CK48\+MSEL}})))}



macro to get the CLK48 source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+CLK48\+SOURCE\+\_\+\+PLL\+: PLL used as CLK48 source \item RCC\+\_\+\+CLK48\+SOURCE\+\_\+\+PLLSAIP\+: PLLSAIP used as CLK48 source \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l03110}{3110}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_gab9372aa811e622a602d2b3657790c8e7}\label{group___r_c_c_ex___exported___macros_gab9372aa811e622a602d2b3657790c8e7}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_I2C1\_SOURCE@{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE@{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE}{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C1\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae763b3390d07477e2bbd9879785ce3ba}{RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C1\+SEL}})))}



Macro to get the I2\+C1 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as I2\+C1 clock \item RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as I2\+C1 clock \item RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as I2\+C1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02830}{2830}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga374d6807df83720c548fdea1d86d3852}\label{group___r_c_c_ex___exported___macros_ga374d6807df83720c548fdea1d86d3852}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_I2C2\_SOURCE@{\_\_HAL\_RCC\_GET\_I2C2\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_I2C2\_SOURCE@{\_\_HAL\_RCC\_GET\_I2C2\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_I2C2\_SOURCE}{\_\_HAL\_RCC\_GET\_I2C2\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C2\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac413ab74d6faf96664f17d4ab2bcc977}{RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C2\+SEL}})))}



Macro to get the I2\+C2 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as I2\+C2 clock \item RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as I2\+C2 clock \item RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as I2\+C2 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02849}{2849}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_gac1a897c77611227b305f8dde521c0d9e}\label{group___r_c_c_ex___exported___macros_gac1a897c77611227b305f8dde521c0d9e}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_I2C3\_SOURCE@{\_\_HAL\_RCC\_GET\_I2C3\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_I2C3\_SOURCE@{\_\_HAL\_RCC\_GET\_I2C3\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_I2C3\_SOURCE}{\_\_HAL\_RCC\_GET\_I2C3\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C3\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29195373a877da87b5bf0bbe23e6925}{RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C3\+SEL}})))}



macro to get the I2\+C3 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as I2\+C3 clock \item RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as I2\+C3 clock \item RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as I2\+C3 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02868}{2868}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga6632a1fbc809f6f6dedde0d36cbaa3c9}\label{group___r_c_c_ex___exported___macros_ga6632a1fbc809f6f6dedde0d36cbaa3c9}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_I2C4\_SOURCE@{\_\_HAL\_RCC\_GET\_I2C4\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_I2C4\_SOURCE@{\_\_HAL\_RCC\_GET\_I2C4\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_I2C4\_SOURCE}{\_\_HAL\_RCC\_GET\_I2C4\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C4\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C4\+SEL)))}



macro to get the I2\+C4 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+I2\+C4\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as I2\+C4 clock \item RCC\+\_\+\+I2\+C4\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as I2\+C4 clock \item RCC\+\_\+\+I2\+C4\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as I2\+C4 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02887}{2887}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga4a027bee91b86bd6c280265c43624fc6}\label{group___r_c_c_ex___exported___macros_ga4a027bee91b86bd6c280265c43624fc6}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_I2SCLKSOURCE@{\_\_HAL\_RCC\_GET\_I2SCLKSOURCE}}
\index{\_\_HAL\_RCC\_GET\_I2SCLKSOURCE@{\_\_HAL\_RCC\_GET\_I2SCLKSOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_I2SCLKSOURCE}{\_\_HAL\_RCC\_GET\_I2SCLKSOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+SCLKSOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d43413fd6b17bd988ccae9e34296412}{RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC}}))}



Macro to Get I2S clock source selection. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+I2\+SCLKSOURCE\+\_\+\+PLLI2S\+: PLLI2S VCO output clock divided by PLLI2\+SR used as I2S clock. \item RCC\+\_\+\+I2\+SCLKSOURCE\+\_\+\+EXT\+: External clock mapped on the I2\+S\+\_\+\+CKIN pin used as I2S clock source \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02811}{2811}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_gad6688c07a2a8c314df547de8caf378bb}\label{group___r_c_c_ex___exported___macros_gad6688c07a2a8c314df547de8caf378bb}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE@{\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE@{\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE}{\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPTIM1\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga475ba3a1e935e2ea57c2a8be8d76c035}{RCC\+\_\+\+DCKCFGR2\+\_\+\+LPTIM1\+SEL}})))}



macro to get the LPTIM1 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK selected as LPTIM1 clock \item RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as LPTIM1 clock \item RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+LSI\+: LSI selected as LPTIM1 clock \item RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+LSE\+: LSE selected as LPTIM1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l03076}{3076}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga9af45dae7c2f2f1c8848be68d7bded7e}\label{group___r_c_c_ex___exported___macros_ga9af45dae7c2f2f1c8848be68d7bded7e}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_SAI1\_SOURCE@{\_\_HAL\_RCC\_GET\_SAI1\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_SAI1\_SOURCE@{\_\_HAL\_RCC\_GET\_SAI1\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_SAI1\_SOURCE}{\_\_HAL\_RCC\_GET\_SAI1\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+SAI1\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39267c47746b6cc3581086f9cfc6685c}{RCC\+\_\+\+DCKCFGR1\+\_\+\+SAI1\+SEL}})))}



Macro to get the SAI1 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+PLLI2S\+: PLLI2\+S\+\_\+Q clock divided by PLLI2\+SDIVQ used as SAI1 clock. \item RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+PLLSAI\+: PLLISAI\+\_\+Q clock divided by PLLSAIDIVQ used as SAI1 clock. \item RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+PIN\+: External clock mapped on the I2\+S\+\_\+\+CKIN pin used as SAI1 clock. \item RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+PLLSRC\+: HSI or HSE depending from PLL Source clock used as SAI1 clock. \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\begin{DoxyNote}{Note}
The RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+PLLSRC value is only available with STM32\+F767/769/777/779xx Devices 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02748}{2748}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_gac12f70a6d677938196f8d8a64d0c743e}\label{group___r_c_c_ex___exported___macros_gac12f70a6d677938196f8d8a64d0c743e}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_SAI2\_SOURCE@{\_\_HAL\_RCC\_GET\_SAI2\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_SAI2\_SOURCE@{\_\_HAL\_RCC\_GET\_SAI2\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_SAI2\_SOURCE}{\_\_HAL\_RCC\_GET\_SAI2\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+SAI2\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db7491ac00761981765d7db2eac72a9}{RCC\+\_\+\+DCKCFGR1\+\_\+\+SAI2\+SEL}})))}



Macro to get the SAI2 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+SAI2\+CLKSOURCE\+\_\+\+PLLI2S\+: PLLI2\+S\+\_\+Q clock divided by PLLI2\+SDIVQ used as SAI2 clock. \item RCC\+\_\+\+SAI2\+CLKSOURCE\+\_\+\+PLLSAI\+: PLLISAI\+\_\+Q clock divided by PLLSAIDIVQ used as SAI2 clock. \item RCC\+\_\+\+SAI2\+CLKSOURCE\+\_\+\+PIN\+: External clock mapped on the I2\+S\+\_\+\+CKIN pin used as SAI2 clock. \item RCC\+\_\+\+SAI2\+CLKSOURCE\+\_\+\+PLLSRC\+: HSI or HSE depending from PLL Source clock used as SAI2 clock. \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\begin{DoxyNote}{Note}
The RCC\+\_\+\+SAI2\+CLKSOURCE\+\_\+\+PLLSRC value is only available with STM32\+F767/769/777/779xx Devices 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02781}{2781}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_gaec0b9b20a99feaf35a2b072485b82b83}\label{group___r_c_c_ex___exported___macros_gaec0b9b20a99feaf35a2b072485b82b83}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_SDMMC1\_SOURCE@{\_\_HAL\_RCC\_GET\_SDMMC1\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_SDMMC1\_SOURCE@{\_\_HAL\_RCC\_GET\_SDMMC1\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_SDMMC1\_SOURCE}{\_\_HAL\_RCC\_GET\_SDMMC1\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+SDMMC1\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac425036a0d1c95abc942433675c7ef84}{RCC\+\_\+\+DCKCFGR2\+\_\+\+SDMMC1\+SEL}})))}



macro to get the SDMMC1 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+SDMMC1\+CLKSOURCE\+\_\+\+CLK48\+: CLK48 selected as SDMMC1 clock \item RCC\+\_\+\+SDMMC1\+CLKSOURCE\+\_\+\+SYSCLK\+: SYSCLK selected as SDMMC1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l03127}{3127}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga91d2925bf5e1d3dad19e77d620591ae0}\label{group___r_c_c_ex___exported___macros_ga91d2925bf5e1d3dad19e77d620591ae0}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_UART4\_SOURCE@{\_\_HAL\_RCC\_GET\_UART4\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_UART4\_SOURCE@{\_\_HAL\_RCC\_GET\_UART4\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_UART4\_SOURCE}{\_\_HAL\_RCC\_GET\_UART4\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+UART4\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeab59ae0b2c4c068a00a97cc47cfa29}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART4\+SEL}})))}



macro to get the UART4 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as UART4 clock \item RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as UART4 clock \item RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as UART4 clock \item RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+LSE\+: LSE selected as UART4 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02971}{2971}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga8c0fc64b4ab3fbb914788d1f5731f28e}\label{group___r_c_c_ex___exported___macros_ga8c0fc64b4ab3fbb914788d1f5731f28e}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_UART5\_SOURCE@{\_\_HAL\_RCC\_GET\_UART5\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_UART5\_SOURCE@{\_\_HAL\_RCC\_GET\_UART5\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_UART5\_SOURCE}{\_\_HAL\_RCC\_GET\_UART5\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+UART5\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga135b1ea9734e9c98a4b4c46ae55892be}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART5\+SEL}})))}



macro to get the UART5 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as UART5 clock \item RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as UART5 clock \item RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as UART5 clock \item RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+LSE\+: LSE selected as UART5 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02992}{2992}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga50e3e434918cccde0b2a78df2c25ffed}\label{group___r_c_c_ex___exported___macros_ga50e3e434918cccde0b2a78df2c25ffed}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_UART7\_SOURCE@{\_\_HAL\_RCC\_GET\_UART7\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_UART7\_SOURCE@{\_\_HAL\_RCC\_GET\_UART7\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_UART7\_SOURCE}{\_\_HAL\_RCC\_GET\_UART7\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+UART7\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e3960231ff117751346592a24a48b}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART7\+SEL}})))}



macro to get the UART7 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as UART7 clock \item RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as UART7 clock \item RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as UART7 clock \item RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+LSE\+: LSE selected as UART7 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l03034}{3034}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_gace745b2a77de9c74e19d6d029869fe5b}\label{group___r_c_c_ex___exported___macros_gace745b2a77de9c74e19d6d029869fe5b}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_UART8\_SOURCE@{\_\_HAL\_RCC\_GET\_UART8\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_UART8\_SOURCE@{\_\_HAL\_RCC\_GET\_UART8\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_UART8\_SOURCE}{\_\_HAL\_RCC\_GET\_UART8\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+UART8\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1377f96dd88df3089d6baf40fa6c679c}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART8\+SEL}})))}



macro to get the UART8 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as UART8 clock \item RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as UART8 clock \item RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as UART8 clock \item RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+LSE\+: LSE selected as UART8 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l03055}{3055}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_gaf6ff545446befd6af48cd5108e8fbc2e}\label{group___r_c_c_ex___exported___macros_gaf6ff545446befd6af48cd5108e8fbc2e}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_USART1\_SOURCE@{\_\_HAL\_RCC\_GET\_USART1\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_USART1\_SOURCE@{\_\_HAL\_RCC\_GET\_USART1\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_USART1\_SOURCE}{\_\_HAL\_RCC\_GET\_USART1\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART1\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30b89ee6e5a276238c46be7622bc6621}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART1\+SEL}})))}



macro to get the USART1 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+PCLK2\+: PCLK2 selected as USART1 clock \item RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as USART1 clock \item RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as USART1 clock \item RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+LSE\+: LSE selected as USART1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02908}{2908}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga7f2fecdd9f75bb71677602f9b2c22dd7}\label{group___r_c_c_ex___exported___macros_ga7f2fecdd9f75bb71677602f9b2c22dd7}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_USART2\_SOURCE@{\_\_HAL\_RCC\_GET\_USART2\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_USART2\_SOURCE@{\_\_HAL\_RCC\_GET\_USART2\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_USART2\_SOURCE}{\_\_HAL\_RCC\_GET\_USART2\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART2\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f6dbd8b556cc7531450b793b0a517c6}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART2\+SEL}})))}



macro to get the USART2 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as USART2 clock \item RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as USART2 clock \item RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as USART2 clock \item RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+LSE\+: LSE selected as USART2 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02929}{2929}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_gab52c0cea73126e6f71f7ea7cb9d37378}\label{group___r_c_c_ex___exported___macros_gab52c0cea73126e6f71f7ea7cb9d37378}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_USART3\_SOURCE@{\_\_HAL\_RCC\_GET\_USART3\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_USART3\_SOURCE@{\_\_HAL\_RCC\_GET\_USART3\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_USART3\_SOURCE}{\_\_HAL\_RCC\_GET\_USART3\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART3\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad38d0c1a8d2e19d780991882f11ede}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART3\+SEL}})))}



macro to get the USART3 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as USART3 clock \item RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as USART3 clock \item RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as USART3 clock \item RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+LSE\+: LSE selected as USART3 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02950}{2950}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga544fa1b282526a1e12562e35bea55d13}\label{group___r_c_c_ex___exported___macros_ga544fa1b282526a1e12562e35bea55d13}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_USART6\_SOURCE@{\_\_HAL\_RCC\_GET\_USART6\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_USART6\_SOURCE@{\_\_HAL\_RCC\_GET\_USART6\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_USART6\_SOURCE}{\_\_HAL\_RCC\_GET\_USART6\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART6\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150008561051f3fa159f4d69dd0f2e54}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART6\+SEL}})))}



macro to get the USART6 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+USART6\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as USART6 clock \item RCC\+\_\+\+USART6\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as USART6 clock \item RCC\+\_\+\+USART6\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as USART6 clock \item RCC\+\_\+\+USART6\+CLKSOURCE\+\_\+\+LSE\+: LSE selected as USART6 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l03013}{3013}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga90e36ab9a2478f1c6066432e230845a2}\label{group___r_c_c_ex___exported___macros_ga90e36ab9a2478f1c6066432e230845a2}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_I2C1\_CONFIG@{\_\_HAL\_RCC\_I2C1\_CONFIG}}
\index{\_\_HAL\_RCC\_I2C1\_CONFIG@{\_\_HAL\_RCC\_I2C1\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_CONFIG}{\_\_HAL\_RCC\_I2C1\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae763b3390d07477e2bbd9879785ce3ba}{RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C1\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the I2\+C1 clock (I2\+C1\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the I2\+C1 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as I2\+C1 clock \item RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as I2\+C1 clock \item RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as I2\+C1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02821}{2821}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga49280a374f55802d8063a083350572ab}\label{group___r_c_c_ex___exported___macros_ga49280a374f55802d8063a083350572ab}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_I2C2\_CONFIG@{\_\_HAL\_RCC\_I2C2\_CONFIG}}
\index{\_\_HAL\_RCC\_I2C2\_CONFIG@{\_\_HAL\_RCC\_I2C2\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_CONFIG}{\_\_HAL\_RCC\_I2C2\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac413ab74d6faf96664f17d4ab2bcc977}{RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C2\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the I2\+C2 clock (I2\+C2\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the I2\+C2 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as I2\+C2 clock \item RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as I2\+C2 clock \item RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as I2\+C2 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02840}{2840}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga2ca9240d0a7d79ca5f72b298255e73ee}\label{group___r_c_c_ex___exported___macros_ga2ca9240d0a7d79ca5f72b298255e73ee}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_I2C3\_CONFIG@{\_\_HAL\_RCC\_I2C3\_CONFIG}}
\index{\_\_HAL\_RCC\_I2C3\_CONFIG@{\_\_HAL\_RCC\_I2C3\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C3\_CONFIG}{\_\_HAL\_RCC\_I2C3\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29195373a877da87b5bf0bbe23e6925}{RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C3\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the I2\+C3 clock (I2\+C3\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the I2\+C3 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as I2\+C3 clock \item RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as I2\+C3 clock \item RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as I2\+C3 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02859}{2859}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga5ef626e39760793f37dd107f633c1404}\label{group___r_c_c_ex___exported___macros_ga5ef626e39760793f37dd107f633c1404}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_I2C4\_CONFIG@{\_\_HAL\_RCC\_I2C4\_CONFIG}}
\index{\_\_HAL\_RCC\_I2C4\_CONFIG@{\_\_HAL\_RCC\_I2C4\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C4\_CONFIG}{\_\_HAL\_RCC\_I2C4\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+I2\+C4\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C4\+SEL, (uint32\+\_\+t)(\+\_\+\+\_\+\+I2\+C4\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the I2\+C4 clock (I2\+C4\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+I2\+C4\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the I2\+C4 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+I2\+C4\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as I2\+C4 clock \item RCC\+\_\+\+I2\+C4\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as I2\+C4 clock \item RCC\+\_\+\+I2\+C4\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as I2\+C4 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02878}{2878}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga2a59d733248c7e8f36c2c6abd1dd2bb4}\label{group___r_c_c_ex___exported___macros_ga2a59d733248c7e8f36c2c6abd1dd2bb4}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_LPTIM1\_CONFIG@{\_\_HAL\_RCC\_LPTIM1\_CONFIG}}
\index{\_\_HAL\_RCC\_LPTIM1\_CONFIG@{\_\_HAL\_RCC\_LPTIM1\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM1\_CONFIG}{\_\_HAL\_RCC\_LPTIM1\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga475ba3a1e935e2ea57c2a8be8d76c035}{RCC\+\_\+\+DCKCFGR2\+\_\+\+LPTIM1\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the LPTIM1 clock (LPTIM1\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the LPTIM1 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK selected as LPTIM1 clock \item RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as LPTIM1 clock \item RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+LSI\+: LSI selected as LPTIM1 clock \item RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+LSE\+: LSE selected as LPTIM1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l03066}{3066}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga56d9ad48b28e7aa4ad3aadca5b4fd431}\label{group___r_c_c_ex___exported___macros_ga56d9ad48b28e7aa4ad3aadca5b4fd431}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_PLL\_CONFIG@{\_\_HAL\_RCC\_PLL\_CONFIG}}
\index{\_\_HAL\_RCC\_PLL\_CONFIG@{\_\_HAL\_RCC\_PLL\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_CONFIG}{\_\_HAL\_RCC\_PLL\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RCC\+\_\+\+PLLSource\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLM\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLN\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLP\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLQ\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                            (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR = (0x20000000 | (\_\_RCC\_PLLSource\_\_) | (\_\_PLLM\_\_)| \(\backslash\)}
\DoxyCodeLine{                            ((\_\_PLLN\_\_) << \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}})                          | \(\backslash\)}
\DoxyCodeLine{                            ((((\_\_PLLP\_\_) >> 1) -\/1) << \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\_PLLCFGR\_PLLP\_Pos}})              | \(\backslash\)}
\DoxyCodeLine{                            ((\_\_PLLQ\_\_) << \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac574324eee39c3dcee75b37d7728c9ae}{RCC\_PLLCFGR\_PLLQ\_Pos}})))}

\end{DoxyCode}


Macro to configure the main PLL clock source, multiplication and division factors. 

\begin{DoxyNote}{Note}
This function must be used only when the main PLL is disabled. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RCC\+\_\+\+PLLSource\+\_\+\+\_\+} & specifies the PLL entry clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI\+: HSI oscillator clock selected as PLL clock entry \item RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE\+: HSE oscillator clock selected as PLL clock entry \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
This clock source (RCC\+\_\+\+PLLSource) is common for the main PLL and PLLI2S. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLM\+\_\+\+\_\+} & specifies the division factor for PLL VCO input clock This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 63. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 1 to 2 MHz. It is recommended to select a frequency of 2 MHz to limit PLL jitter. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLN\+\_\+\+\_\+} & specifies the multiplication factor for PLL VCO output clock This parameter must be a number between Min\+\_\+\+Data = 50 and Max\+\_\+\+Data = 432. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLN parameter correctly to ensure that the VCO output frequency is between 100 and 432 MHz. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLP\+\_\+\+\_\+} & specifies the division factor for main system clock (SYSCLK) This parameter must be a number in the range \{2, 4, 6, or 8\}. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLP parameter correctly to not exceed 216 MHz on the System clock frequency. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLQ\+\_\+\+\_\+} & specifies the division factor for OTG FS, SDMMC and RNG clocks This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 15. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
If the USB OTG FS is used in your application, you have to set the PLLQ parameter correctly to have 48 MHz clock for the USB. However, the SDMMC and RNG need a frequency lower than or equal to 48 MHz to work correctly. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02575}{2575}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga9aafdab89de4a330a682731e28e535eb}\label{group___r_c_c_ex___exported___macros_ga9aafdab89de4a330a682731e28e535eb}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_PLLI2S\_CONFIG@{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}
\index{\_\_HAL\_RCC\_PLLI2S\_CONFIG@{\_\_HAL\_RCC\_PLLI2S\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLLI2S\_CONFIG}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLI2\+S\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PLLI2\+SN\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLI2\+SP\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLI2\+SQ\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLI2\+SR\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                               (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR = ((\_\_PLLI2SN\_\_) << \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf5415c0debb40f8932d59677103a2}{RCC\_PLLI2SCFGR\_PLLI2SN\_Pos}}) |\(\backslash\)}
\DoxyCodeLine{                               ((\_\_PLLI2SP\_\_) << RCC\_PLLI2SCFGR\_PLLI2SP\_Pos)                    |\(\backslash\)}
\DoxyCodeLine{                               ((\_\_PLLI2SQ\_\_) << \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3085a67c22c361297bdc9e997918f2}{RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos}})                    |\(\backslash\)}
\DoxyCodeLine{                               ((\_\_PLLI2SR\_\_) << \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e7478c8a17f7d07b937e180f8f13f4}{RCC\_PLLI2SCFGR\_PLLI2SR\_Pos}}))}

\end{DoxyCode}


Macro to configure the PLLI2S clock multiplication and division factors. 

\begin{DoxyNote}{Note}
This macro must be used only when the PLLI2S is disabled. 

PLLI2S clock source is common with the main PLL (configured in \mbox{\hyperlink{group___r_c_c___exported___functions___group1_gad0a4b5c7459219fafc15f3f867563ef3}{HAL\+\_\+\+RCC\+\_\+\+Clock\+Config()}} API) 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLI2\+SN\+\_\+\+\_\+} & specifies the multiplication factor for PLLI2S VCO output clock. This parameter must be a number between Min\+\_\+\+Data = 50 and Max\+\_\+\+Data = 432. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLI2\+SN parameter correctly to ensure that the VCO output frequency is between Min\+\_\+\+Data = 100 and Max\+\_\+\+Data = 432 MHz. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLI2\+SP\+\_\+\+\_\+} & specifies the division factor for SPDDIF-\/\+RX clock. This parameter can be a value of RCCEx\+\_\+\+PLLI2\+SP\+\_\+\+Clock\+\_\+\+Divider. \\
\hline
{\em \+\_\+\+\_\+\+PLLI2\+SQ\+\_\+\+\_\+} & specifies the division factor for SAI clock. This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 15. \\
\hline
{\em \+\_\+\+\_\+\+PLLI2\+SR\+\_\+\+\_\+} & specifies the division factor for I2S clock This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 7. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLI2\+SR parameter correctly to not exceed 192 MHz on the I2S clock frequency. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02682}{2682}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_gafc7cf4dd4c7859bcefe0d46cc56426bb}\label{group___r_c_c_ex___exported___macros_gafc7cf4dd4c7859bcefe0d46cc56426bb}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_PLLI2S\_PLLSAICLKDIVQ\_CONFIG@{\_\_HAL\_RCC\_PLLI2S\_PLLSAICLKDIVQ\_CONFIG}}
\index{\_\_HAL\_RCC\_PLLI2S\_PLLSAICLKDIVQ\_CONFIG@{\_\_HAL\_RCC\_PLLI2S\_PLLSAICLKDIVQ\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLLI2S\_PLLSAICLKDIVQ\_CONFIG}{\_\_HAL\_RCC\_PLLI2S\_PLLSAICLKDIVQ\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLI2\+S\+\_\+\+PLLSAICLKDIVQ\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PLLI2\+SDiv\+Q\+\_\+\+\_\+ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9619c2dc93910c8fc0695a7a8d4c0122}{RCC\+\_\+\+DCKCFGR1\+\_\+\+PLLI2\+SDIVQ}}, (\+\_\+\+\_\+\+PLLI2\+SDiv\+Q\+\_\+\+\_\+)-\/1))}



Macro to configure the SAI clock Divider coming from PLLI2S. 

\begin{DoxyNote}{Note}
This function must be called before enabling the PLLI2S. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLI2\+SDiv\+Q\+\_\+\+\_\+} & specifies the PLLI2S division factor for SAI1 clock . This parameter must be a number between 1 and 32. SAI1 clock frequency = f(\+PLLI2\+SQ) / {\bfseries{PLLI2\+SDivQ}} \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02695}{2695}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga9e755ee880ecfa4142683029c601a296}\label{group___r_c_c_ex___exported___macros_ga9e755ee880ecfa4142683029c601a296}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_PLLSAI\_CLEAR\_IT@{\_\_HAL\_RCC\_PLLSAI\_CLEAR\_IT}}
\index{\_\_HAL\_RCC\_PLLSAI\_CLEAR\_IT@{\_\_HAL\_RCC\_PLLSAI\_CLEAR\_IT}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLLSAI\_CLEAR\_IT}{\_\_HAL\_RCC\_PLLSAI\_CLEAR\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLSAI\+\_\+\+CLEAR\+\_\+\+IT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CIR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33085822ed319bf2549742043e56f55f}{RCC\+\_\+\+CIR\+\_\+\+PLLSAIRDYF}}))}



Clear the PLLSAI RDY interrupt pending bits. 



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02794}{2794}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_gaceef24f97e3781b61c14681fb7cc7346}\label{group___r_c_c_ex___exported___macros_gaceef24f97e3781b61c14681fb7cc7346}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_PLLSAI\_CONFIG@{\_\_HAL\_RCC\_PLLSAI\_CONFIG}}
\index{\_\_HAL\_RCC\_PLLSAI\_CONFIG@{\_\_HAL\_RCC\_PLLSAI\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLLSAI\_CONFIG}{\_\_HAL\_RCC\_PLLSAI\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLSAI\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PLLSAIN\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLSAIP\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLSAIQ\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLSAIR\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                               (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR = ((\_\_PLLSAIN\_\_) << \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d80dccff119dd75f8060a692cdef9a4}{RCC\_PLLSAICFGR\_PLLSAIN\_Pos}}) |\(\backslash\)}
\DoxyCodeLine{                               ((\_\_PLLSAIP\_\_) << \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd56942391927ce283f693d3b5c0ebf}{RCC\_PLLSAICFGR\_PLLSAIP\_Pos}})                    |\(\backslash\)}
\DoxyCodeLine{                               ((\_\_PLLSAIQ\_\_) << \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5679451afe5c65d63e573f615abe9e9c}{RCC\_PLLSAICFGR\_PLLSAIQ\_Pos}})                    |\(\backslash\)}
\DoxyCodeLine{                               ((\_\_PLLSAIR\_\_) << RCC\_PLLSAICFGR\_PLLSAIR\_Pos))}

\end{DoxyCode}


Macro to configure the PLLSAI clock multiplication and division factors. 

\begin{DoxyNote}{Note}
This function must be used only when the PLLSAI is disabled. 

PLLSAI clock source is common with the main PLL (configured in RCC\+\_\+\+PLLConfig function ) 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLSAIN\+\_\+\+\_\+} & specifies the multiplication factor for PLLSAI VCO output clock. This parameter must be a number between Min\+\_\+\+Data = 50 and Max\+\_\+\+Data = 432. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLSAIN parameter correctly to ensure that the VCO output frequency is between Min\+\_\+\+Data = 100 and Max\+\_\+\+Data = 432 MHz. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLSAIP\+\_\+\+\_\+} & specifies the division factor for USB, RNG, SDMMC clocks This parameter can be a value of \mbox{\hyperlink{group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider}{RCCEx PLLSAIP Clock Divider}}. \\
\hline
{\em \+\_\+\+\_\+\+PLLSAIQ\+\_\+\+\_\+} & specifies the division factor for SAI clock This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 15. \\
\hline
{\em \+\_\+\+\_\+\+PLLSAIR\+\_\+\+\_\+} & specifies the division factor for LTDC clock This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 7. \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02659}{2659}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga8ec70b1740682f5145ac93c17eb87ce8}\label{group___r_c_c_ex___exported___macros_ga8ec70b1740682f5145ac93c17eb87ce8}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_PLLSAI\_DISABLE@{\_\_HAL\_RCC\_PLLSAI\_DISABLE}}
\index{\_\_HAL\_RCC\_PLLSAI\_DISABLE@{\_\_HAL\_RCC\_PLLSAI\_DISABLE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLLSAI\_DISABLE}{\_\_HAL\_RCC\_PLLSAI\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLSAI\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe6e58efc5730641fd3282ba749e4d1b}{RCC\+\_\+\+CR\+\_\+\+PLLSAION}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02603}{2603}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga90647b25667347150cdf62a0f580736e}\label{group___r_c_c_ex___exported___macros_ga90647b25667347150cdf62a0f580736e}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_PLLSAI\_DISABLE\_IT@{\_\_HAL\_RCC\_PLLSAI\_DISABLE\_IT}}
\index{\_\_HAL\_RCC\_PLLSAI\_DISABLE\_IT@{\_\_HAL\_RCC\_PLLSAI\_DISABLE\_IT}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLLSAI\_DISABLE\_IT}{\_\_HAL\_RCC\_PLLSAI\_DISABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLSAI\+\_\+\+DISABLE\+\_\+\+IT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CIR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7017a347f40972bc457594991a5470}{RCC\+\_\+\+CIR\+\_\+\+PLLSAIRDYIE}}))}



Disable PLLSAI\+\_\+\+RDY interrupt. 



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02790}{2790}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga829deb86fa0bf2b9303599f25143bb83}\label{group___r_c_c_ex___exported___macros_ga829deb86fa0bf2b9303599f25143bb83}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_PLLSAI\_ENABLE@{\_\_HAL\_RCC\_PLLSAI\_ENABLE}}
\index{\_\_HAL\_RCC\_PLLSAI\_ENABLE@{\_\_HAL\_RCC\_PLLSAI\_ENABLE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLLSAI\_ENABLE}{\_\_HAL\_RCC\_PLLSAI\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLSAI\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe6e58efc5730641fd3282ba749e4d1b}{RCC\+\_\+\+CR\+\_\+\+PLLSAION}}))}



Macros to Enable or Disable the PLLISAI. 

\begin{DoxyNote}{Note}
The PLLSAI is disabled by hardware when entering STOP and STANDBY modes. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02602}{2602}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga8948d01638a1ff52529310a1eba70caa}\label{group___r_c_c_ex___exported___macros_ga8948d01638a1ff52529310a1eba70caa}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_PLLSAI\_ENABLE\_IT@{\_\_HAL\_RCC\_PLLSAI\_ENABLE\_IT}}
\index{\_\_HAL\_RCC\_PLLSAI\_ENABLE\_IT@{\_\_HAL\_RCC\_PLLSAI\_ENABLE\_IT}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLLSAI\_ENABLE\_IT}{\_\_HAL\_RCC\_PLLSAI\_ENABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLSAI\+\_\+\+ENABLE\+\_\+\+IT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CIR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7017a347f40972bc457594991a5470}{RCC\+\_\+\+CIR\+\_\+\+PLLSAIRDYIE}}))}



Enable PLLSAI\+\_\+\+RDY interrupt. 



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02786}{2786}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga573e020db1ec841ff9c9d36da2b82a6b}\label{group___r_c_c_ex___exported___macros_ga573e020db1ec841ff9c9d36da2b82a6b}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG@{\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG}}
\index{\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG@{\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG}{\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLSAI\+\_\+\+GET\+\_\+\+FLAG(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab57d64642fb17fa0f3d90db47c7fb95d}{RCC\+\_\+\+CR\+\_\+\+PLLSAIRDY}})) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab57d64642fb17fa0f3d90db47c7fb95d}{RCC\+\_\+\+CR\+\_\+\+PLLSAIRDY}}))}



Check PLLSAI RDY flag is set or not. 


\begin{DoxyRetVals}{Return values}
{\em The} & new state (TRUE or FALSE). \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02804}{2804}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga478a4064faa2f2f1fa7320fe6b60b5ba}\label{group___r_c_c_ex___exported___macros_ga478a4064faa2f2f1fa7320fe6b60b5ba}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_PLLSAI\_GET\_IT@{\_\_HAL\_RCC\_PLLSAI\_GET\_IT}}
\index{\_\_HAL\_RCC\_PLLSAI\_GET\_IT@{\_\_HAL\_RCC\_PLLSAI\_GET\_IT}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLLSAI\_GET\_IT}{\_\_HAL\_RCC\_PLLSAI\_GET\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLSAI\+\_\+\+GET\+\_\+\+IT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CIR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7017a347f40972bc457594991a5470}{RCC\+\_\+\+CIR\+\_\+\+PLLSAIRDYIE}})) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7017a347f40972bc457594991a5470}{RCC\+\_\+\+CIR\+\_\+\+PLLSAIRDYIE}}))}



Check the PLLSAI RDY interrupt has occurred or not. 


\begin{DoxyRetVals}{Return values}
{\em The} & new state (TRUE or FALSE). \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02799}{2799}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_gad4fc19bc8f6c50dca02f9d0b14fc41fd}\label{group___r_c_c_ex___exported___macros_gad4fc19bc8f6c50dca02f9d0b14fc41fd}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVQ\_CONFIG@{\_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVQ\_CONFIG}}
\index{\_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVQ\_CONFIG@{\_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVQ\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVQ\_CONFIG}{\_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVQ\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLSAI\+\_\+\+PLLSAICLKDIVQ\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PLLSAIDiv\+Q\+\_\+\+\_\+ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd983d14b4cebb74fceca3398da68f6e}{RCC\+\_\+\+DCKCFGR1\+\_\+\+PLLSAIDIVQ}}, ((\+\_\+\+\_\+\+PLLSAIDiv\+Q\+\_\+\+\_\+)-\/1)$<$$<$8))}



Macro to configure the SAI clock Divider coming from PLLSAI. 

\begin{DoxyNote}{Note}
This function must be called before enabling the PLLSAI. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLSAIDiv\+Q\+\_\+\+\_\+} & specifies the PLLSAI division factor for SAI1 clock . This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 32. SAI1 clock frequency = f(\+PLLSAIQ) / {\bfseries{PLLSAIDivQ}} \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02703}{2703}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga57c7909a2eb8ee312705c224607d00c6}\label{group___r_c_c_ex___exported___macros_ga57c7909a2eb8ee312705c224607d00c6}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_SAI1\_CONFIG@{\_\_HAL\_RCC\_SAI1\_CONFIG}}
\index{\_\_HAL\_RCC\_SAI1\_CONFIG@{\_\_HAL\_RCC\_SAI1\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI1\_CONFIG}{\_\_HAL\_RCC\_SAI1\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                             \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39267c47746b6cc3581086f9cfc6685c}{RCC\+\_\+\+DCKCFGR1\+\_\+\+SAI1\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+))}



Macro to configure SAI1 clock source selection. 

\begin{DoxyNote}{Note}
This function must be called before enabling PLLSAI, PLLI2S and the SAI clock. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+} & specifies the SAI1 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+PLLI2S\+: PLLI2\+S\+\_\+Q clock divided by PLLI2\+SDIVQ used as SAI1 clock. \item RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+PLLSAI\+: PLLISAI\+\_\+Q clock divided by PLLSAIDIVQ used as SAI1 clock. \item RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+PIN\+: External clock mapped on the I2\+S\+\_\+\+CKIN pin used as SAI1 clock. \item RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+PLLSRC\+: HSI or HSE depending from PLL Source clock used as SAI1 clock. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
The RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+PLLSRC value is only available with STM32\+F767/769/777/779xx Devices 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02733}{2733}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga18ab74d31998863f042a39d50f27c163}\label{group___r_c_c_ex___exported___macros_ga18ab74d31998863f042a39d50f27c163}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_SAI2\_CONFIG@{\_\_HAL\_RCC\_SAI2\_CONFIG}}
\index{\_\_HAL\_RCC\_SAI2\_CONFIG@{\_\_HAL\_RCC\_SAI2\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI2\_CONFIG}{\_\_HAL\_RCC\_SAI2\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                            \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db7491ac00761981765d7db2eac72a9}{RCC\+\_\+\+DCKCFGR1\+\_\+\+SAI2\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+))}



Macro to configure SAI2 clock source selection. 

\begin{DoxyNote}{Note}
This function must be called before enabling PLLSAI, PLLI2S and the SAI clock. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+} & specifies the SAI2 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+SAI2\+CLKSOURCE\+\_\+\+PLLI2S\+: PLLI2\+S\+\_\+Q clock divided by PLLI2\+SDIVQ used as SAI2 clock. \item RCC\+\_\+\+SAI2\+CLKSOURCE\+\_\+\+PLLSAI\+: PLLISAI\+\_\+Q clock divided by PLLSAIDIVQ used as SAI2 clock. \item RCC\+\_\+\+SAI2\+CLKSOURCE\+\_\+\+PIN\+: External clock mapped on the I2\+S\+\_\+\+CKIN pin used as SAI2 clock. \item RCC\+\_\+\+SAI2\+CLKSOURCE\+\_\+\+PLLSRC\+: HSI or HSE depending from PLL Source clock used as SAI2 clock. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
The RCC\+\_\+\+SAI2\+CLKSOURCE\+\_\+\+PLLSRC value is only available with STM32\+F767/769/777/779xx Devices 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02765}{2765}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_gab0f67736ba0c44c47e38b83ceedd3c17}\label{group___r_c_c_ex___exported___macros_gab0f67736ba0c44c47e38b83ceedd3c17}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_SDMMC1\_CONFIG@{\_\_HAL\_RCC\_SDMMC1\_CONFIG}}
\index{\_\_HAL\_RCC\_SDMMC1\_CONFIG@{\_\_HAL\_RCC\_SDMMC1\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SDMMC1\_CONFIG}{\_\_HAL\_RCC\_SDMMC1\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+SDMMC1\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac425036a0d1c95abc942433675c7ef84}{RCC\+\_\+\+DCKCFGR2\+\_\+\+SDMMC1\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+SDMMC1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the SDMMC1 clock (SDMMC1\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+SDMMC1\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the SDMMC1 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+SDMMC1\+CLKSOURCE\+\_\+\+CLK48\+: CLK48 selected as SDMMC clock \item RCC\+\_\+\+SDMMC1\+CLKSOURCE\+\_\+\+SYSCLK\+: SYSCLK selected as SDMMC clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l03119}{3119}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga292ca7c84f192778314125ed6d7c8333}\label{group___r_c_c_ex___exported___macros_ga292ca7c84f192778314125ed6d7c8333}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_TIMCLKPRESCALER@{\_\_HAL\_RCC\_TIMCLKPRESCALER}}
\index{\_\_HAL\_RCC\_TIMCLKPRESCALER@{\_\_HAL\_RCC\_TIMCLKPRESCALER}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIMCLKPRESCALER}{\_\_HAL\_RCC\_TIMCLKPRESCALER}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIMCLKPRESCALER(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PRESC\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR1 \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423027632ab6cdb73f6e17c72547aba1}{RCC\_DCKCFGR1\_TIMPRE}});\(\backslash\)}
\DoxyCodeLine{                                                 RCC-\/>DCKCFGR1 |= (\_\_PRESC\_\_);           \(\backslash\)}
\DoxyCodeLine{                                                \}\textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Macro to configure the Timers clocks prescalers. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PRESC\+\_\+\+\_\+} & specifies the Timers clocks prescalers selection This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+TIMPRES\+\_\+\+DESACTIVATED\+: The Timers kernels clocks prescaler is equal to HPRE if PPREx is corresponding to division by 1 or 2, else it is equal to \mbox{[}(HPRE $\ast$ PPREx) / 2\mbox{]} if PPREx is corresponding to division by 4 or more. \item RCC\+\_\+\+TIMPRES\+\_\+\+ACTIVATED\+: The Timers kernels clocks prescaler is equal to HPRE if PPREx is corresponding to division by 1, 2 or 4, else it is equal to \mbox{[}(HPRE $\ast$ PPREx) / 4\mbox{]} if PPREx is corresponding to division by 8 or more. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02595}{2595}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_gab9ffca069f4dfc371811e084170998c5}\label{group___r_c_c_ex___exported___macros_gab9ffca069f4dfc371811e084170998c5}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_UART4\_CONFIG@{\_\_HAL\_RCC\_UART4\_CONFIG}}
\index{\_\_HAL\_RCC\_UART4\_CONFIG@{\_\_HAL\_RCC\_UART4\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART4\_CONFIG}{\_\_HAL\_RCC\_UART4\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+UART4\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeab59ae0b2c4c068a00a97cc47cfa29}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART4\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+UART4\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the UART4 clock (UART4\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+UART4\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the UART4 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as UART4 clock \item RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as UART4 clock \item RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as UART4 clock \item RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+LSE\+: LSE selected as UART4 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02961}{2961}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga3115ed733d8be4b363e3324a024479b5}\label{group___r_c_c_ex___exported___macros_ga3115ed733d8be4b363e3324a024479b5}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_UART5\_CONFIG@{\_\_HAL\_RCC\_UART5\_CONFIG}}
\index{\_\_HAL\_RCC\_UART5\_CONFIG@{\_\_HAL\_RCC\_UART5\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART5\_CONFIG}{\_\_HAL\_RCC\_UART5\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+UART5\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga135b1ea9734e9c98a4b4c46ae55892be}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART5\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+UART5\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the UART5 clock (UART5\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+UART5\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the UART5 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as UART5 clock \item RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as UART5 clock \item RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as UART5 clock \item RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+LSE\+: LSE selected as UART5 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02982}{2982}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_gaccf73dcde838afb32d15e578e2097607}\label{group___r_c_c_ex___exported___macros_gaccf73dcde838afb32d15e578e2097607}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_UART7\_CONFIG@{\_\_HAL\_RCC\_UART7\_CONFIG}}
\index{\_\_HAL\_RCC\_UART7\_CONFIG@{\_\_HAL\_RCC\_UART7\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART7\_CONFIG}{\_\_HAL\_RCC\_UART7\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+UART7\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e3960231ff117751346592a24a48b}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART7\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+UART7\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the UART7 clock (UART7\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+UART7\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the UART7 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as UART7 clock \item RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as UART7 clock \item RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as UART7 clock \item RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+LSE\+: LSE selected as UART7 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l03024}{3024}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga2d9185e53c66b1b79d117988487093a2}\label{group___r_c_c_ex___exported___macros_ga2d9185e53c66b1b79d117988487093a2}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_UART8\_CONFIG@{\_\_HAL\_RCC\_UART8\_CONFIG}}
\index{\_\_HAL\_RCC\_UART8\_CONFIG@{\_\_HAL\_RCC\_UART8\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART8\_CONFIG}{\_\_HAL\_RCC\_UART8\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+UART8\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1377f96dd88df3089d6baf40fa6c679c}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART8\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+UART8\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the UART8 clock (UART8\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+UART8\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the UART8 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as UART8 clock \item RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as UART8 clock \item RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as UART8 clock \item RCC\+\_\+\+UART8\+CLKSOURCE\+\_\+\+LSE\+: LSE selected as UART8 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l03045}{3045}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga4a383ccb3cc3caaea1f4226e3e61f3e0}\label{group___r_c_c_ex___exported___macros_ga4a383ccb3cc3caaea1f4226e3e61f3e0}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_USART1\_CONFIG@{\_\_HAL\_RCC\_USART1\_CONFIG}}
\index{\_\_HAL\_RCC\_USART1\_CONFIG@{\_\_HAL\_RCC\_USART1\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_CONFIG}{\_\_HAL\_RCC\_USART1\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30b89ee6e5a276238c46be7622bc6621}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART1\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the USART1 clock (USART1\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the USART1 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+PCLK2\+: PCLK2 selected as USART1 clock \item RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as USART1 clock \item RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as USART1 clock \item RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+LSE\+: LSE selected as USART1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02898}{2898}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_gaa413643f4a106ca54111e8ff510290ca}\label{group___r_c_c_ex___exported___macros_gaa413643f4a106ca54111e8ff510290ca}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_USART2\_CONFIG@{\_\_HAL\_RCC\_USART2\_CONFIG}}
\index{\_\_HAL\_RCC\_USART2\_CONFIG@{\_\_HAL\_RCC\_USART2\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_CONFIG}{\_\_HAL\_RCC\_USART2\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f6dbd8b556cc7531450b793b0a517c6}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART2\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the USART2 clock (USART2\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the USART2 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as USART2 clock \item RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as USART2 clock \item RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as USART2 clock \item RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+LSE\+: LSE selected as USART2 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02919}{2919}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga732383844537c59f16d5882a8fa1670d}\label{group___r_c_c_ex___exported___macros_ga732383844537c59f16d5882a8fa1670d}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_USART3\_CONFIG@{\_\_HAL\_RCC\_USART3\_CONFIG}}
\index{\_\_HAL\_RCC\_USART3\_CONFIG@{\_\_HAL\_RCC\_USART3\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART3\_CONFIG}{\_\_HAL\_RCC\_USART3\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad38d0c1a8d2e19d780991882f11ede}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART3\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the USART3 clock (USART3\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the USART3 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as USART3 clock \item RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as USART3 clock \item RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as USART3 clock \item RCC\+\_\+\+USART3\+CLKSOURCE\+\_\+\+LSE\+: LSE selected as USART3 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02940}{2940}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___exported___macros_ga43e1d7400af3a191b3fc89d461799f3d}\label{group___r_c_c_ex___exported___macros_ga43e1d7400af3a191b3fc89d461799f3d}} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_USART6\_CONFIG@{\_\_HAL\_RCC\_USART6\_CONFIG}}
\index{\_\_HAL\_RCC\_USART6\_CONFIG@{\_\_HAL\_RCC\_USART6\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART6\_CONFIG}{\_\_HAL\_RCC\_USART6\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+USART6\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$DCKCFGR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150008561051f3fa159f4d69dd0f2e54}{RCC\+\_\+\+DCKCFGR2\+\_\+\+USART6\+SEL}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+USART6\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macro to configure the USART6 clock (USART6\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+USART6\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the USART6 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+USART6\+CLKSOURCE\+\_\+\+PCLK1\+: PCLK1 selected as USART6 clock \item RCC\+\_\+\+USART6\+CLKSOURCE\+\_\+\+HSI\+: HSI selected as USART6 clock \item RCC\+\_\+\+USART6\+CLKSOURCE\+\_\+\+SYSCLK\+: System Clock selected as USART6 clock \item RCC\+\_\+\+USART6\+CLKSOURCE\+\_\+\+LSE\+: LSE selected as USART6 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l03003}{3003}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

