static void\r\nF_1 ( struct V_1 * V_2 , struct V_3 * V_4 , int V_5 )\r\n{\r\nF_2 ( V_2 -> V_6 , F_3 ( V_2 ) -> V_5 , V_5 ,\r\nV_4 -> V_7 [ V_5 ] ) ;\r\n}\r\nstatic void F_4 ( struct V_1 * V_2 , int V_8 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_3 * V_11 = & F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] ;\r\nV_11 -> V_7 [ V_14 ] = V_9 -> V_15 = V_8 ;\r\nif ( V_9 -> V_15 && F_6 ( V_2 -> V_6 ) ) {\r\nV_11 -> V_7 [ V_14 ] = 0x80 ;\r\nV_11 -> V_7 [ V_16 ] = V_9 -> V_15 << 2 ;\r\nF_1 ( V_2 , V_11 , V_16 ) ;\r\n}\r\nF_1 ( V_2 , V_11 , V_14 ) ;\r\n}\r\nstatic void F_7 ( struct V_1 * V_2 , int V_8 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_3 * V_11 = & F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] ;\r\nV_9 -> V_17 = V_8 ;\r\nif ( V_8 < 0 )\r\nV_8 += 0x40 ;\r\nV_11 -> V_18 = V_8 ;\r\nF_8 ( V_2 -> V_6 , V_9 -> V_5 , V_19 , V_11 -> V_18 ) ;\r\n}\r\nstatic void F_9 ( struct V_1 * V_2 , struct V_20 * V_21 , int V_22 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nstruct V_25 * V_26 = F_10 ( & V_24 -> V_27 ) ;\r\nstruct V_28 * V_29 = F_11 ( & V_24 -> V_27 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_30 * V_31 = & F_5 ( V_6 ) -> V_12 ;\r\nstruct V_3 * V_11 = & V_31 -> V_13 [ V_9 -> V_5 ] ;\r\nstruct V_32 * V_33 = & V_11 -> V_34 ;\r\nstruct V_35 V_36 ;\r\nif ( F_12 ( V_26 , V_9 -> V_5 ? V_37 : V_38 ,\r\n& V_36 ) )\r\nreturn;\r\nV_33 -> V_39 = 0 ;\r\nif ( V_24 -> V_27 . V_40 . V_41 > 0x40 && V_22 <= ( V_36 . V_42 . V_43 / 2 ) )\r\nmemset ( & V_36 . V_44 , 0 , sizeof( V_36 . V_44 ) ) ;\r\nif ( ! V_29 -> V_45 ( V_29 , & V_36 , V_22 , V_33 ) )\r\nreturn;\r\nV_31 -> V_46 &= V_47 | V_48 | V_49 ;\r\nif ( V_24 -> V_27 . V_40 . V_50 == V_51 )\r\nV_31 -> V_46 |= V_52 ;\r\nif ( V_24 -> V_27 . V_40 . V_41 < 0x41 )\r\nV_31 -> V_46 |= V_53 |\r\nV_54 ;\r\nV_31 -> V_46 |= V_9 -> V_5 ? V_48 : V_47 ;\r\nif ( V_33 -> V_39 )\r\nF_13 ( V_24 , L_1 ,\r\nV_33 -> V_55 , V_33 -> V_56 , V_33 -> V_57 , V_33 -> V_58 , V_33 -> V_59 ) ;\r\nelse\r\nF_13 ( V_24 , L_2 ,\r\nV_33 -> V_55 , V_33 -> V_57 , V_33 -> V_59 ) ;\r\nV_9 -> V_60 . V_61 ( V_9 , V_9 -> V_60 . V_62 ) ;\r\n}\r\nstatic void\r\nF_14 ( struct V_1 * V_2 , int V_21 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nunsigned char V_63 = 0 , V_64 = 0 ;\r\nunsigned char V_65 ;\r\nF_13 ( V_24 , L_3 , V_21 ,\r\nV_9 -> V_5 ) ;\r\nif ( V_9 -> V_66 == V_21 )\r\nreturn;\r\nV_9 -> V_66 = V_21 ;\r\nif ( F_15 ( V_6 ) )\r\nF_16 ( V_6 , V_9 -> V_5 ) ;\r\nV_65 = F_17 ( V_6 , V_9 -> V_5 ,\r\nV_67 ) & ~ 0xC0 ;\r\nswitch ( V_21 ) {\r\ncase V_68 :\r\nV_63 = 0x20 ;\r\nV_64 = 0x80 ;\r\nV_65 |= 0x80 ;\r\nbreak;\r\ncase V_69 :\r\nV_63 = 0x20 ;\r\nV_64 = 0x80 ;\r\nV_65 |= 0x40 ;\r\nbreak;\r\ncase V_70 :\r\nV_63 = 0x20 ;\r\nV_64 = 0x00 ;\r\nV_65 |= 0xC0 ;\r\nbreak;\r\ncase V_71 :\r\ndefault:\r\nV_63 = 0x00 ;\r\nV_64 = 0x80 ;\r\nbreak;\r\n}\r\nF_18 ( V_6 , V_9 -> V_5 , true ) ;\r\nV_63 |= ( F_19 ( V_6 , V_9 -> V_5 , V_72 ) & ~ 0x20 ) ;\r\nF_20 ( V_6 , V_9 -> V_5 , V_72 , V_63 ) ;\r\nV_64 |= ( F_17 ( V_6 , V_9 -> V_5 , V_73 ) & ~ 0x80 ) ;\r\nF_21 ( 10 ) ;\r\nF_2 ( V_6 , V_9 -> V_5 , V_73 , V_64 ) ;\r\nF_18 ( V_6 , V_9 -> V_5 , false ) ;\r\nF_2 ( V_6 , V_9 -> V_5 , V_67 , V_65 ) ;\r\n}\r\nstatic void\r\nF_22 ( struct V_1 * V_2 , struct V_20 * V_21 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_3 * V_11 = & F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] ;\r\nstruct V_74 * V_75 = V_2 -> V_76 -> V_75 ;\r\nint V_77 = ( V_21 -> V_78 >> 3 ) - 1 ;\r\nint V_79 = ( V_21 -> V_80 >> 3 ) + 1 ;\r\nint V_81 = ( V_21 -> V_82 >> 3 ) + 1 ;\r\nint V_83 = ( V_21 -> V_84 >> 3 ) - 5 ;\r\nint V_85 = ( V_21 -> V_78 >> 3 ) - 1 ;\r\nint V_86 = ( V_21 -> V_84 >> 3 ) - 1 ;\r\nint V_87 = V_21 -> V_88 - 1 ;\r\nint V_89 = V_21 -> V_90 - 1 ;\r\nint V_91 = V_21 -> V_92 - 1 ;\r\nint V_93 = V_21 -> V_94 - 2 ;\r\nint V_95 = V_21 -> V_88 - 1 ;\r\nint V_96 = V_21 -> V_94 - 1 ;\r\nstruct V_97 * V_98 ;\r\nbool V_99 = false ;\r\nF_23 (encoder, &dev->mode_config.encoder_list, head) {\r\nstruct V_100 * V_101 = V_100 ( V_98 ) ;\r\nif ( V_98 -> V_2 == V_2 &&\r\n( V_101 -> V_102 -> type == V_103 ||\r\nV_101 -> V_102 -> type == V_104 ) )\r\nV_99 = true ;\r\n}\r\nif ( V_99 ) {\r\nV_89 = V_93 - 3 ;\r\nV_91 = V_93 - 2 ;\r\nV_95 = V_89 ;\r\nV_79 = V_83 - 5 ;\r\nV_81 = V_83 - 2 ;\r\nV_86 = V_83 + 4 ;\r\n#if 0\r\nif (dev->overlayAdaptor && drm->device.info.family >= NV_DEVICE_INFO_V0_CELSIUS)\r\nhorizTotal += 2;\r\n#endif\r\n}\r\nif ( V_21 -> V_105 & V_106 )\r\nV_93 |= 1 ;\r\n#if 0\r\nErrorF("horizDisplay: 0x%X \n", horizDisplay);\r\nErrorF("horizStart: 0x%X \n", horizStart);\r\nErrorF("horizEnd: 0x%X \n", horizEnd);\r\nErrorF("horizTotal: 0x%X \n", horizTotal);\r\nErrorF("horizBlankStart: 0x%X \n", horizBlankStart);\r\nErrorF("horizBlankEnd: 0x%X \n", horizBlankEnd);\r\nErrorF("vertDisplay: 0x%X \n", vertDisplay);\r\nErrorF("vertStart: 0x%X \n", vertStart);\r\nErrorF("vertEnd: 0x%X \n", vertEnd);\r\nErrorF("vertTotal: 0x%X \n", vertTotal);\r\nErrorF("vertBlankStart: 0x%X \n", vertBlankStart);\r\nErrorF("vertBlankEnd: 0x%X \n", vertBlankEnd);\r\n#endif\r\nif ( ( V_21 -> V_105 & ( V_107 | V_108 ) )\r\n&& ( V_21 -> V_105 & ( V_109 | V_110 ) ) ) {\r\nV_11 -> V_111 = 0x23 ;\r\nif ( V_21 -> V_105 & V_108 )\r\nV_11 -> V_111 |= 0x40 ;\r\nif ( V_21 -> V_105 & V_110 )\r\nV_11 -> V_111 |= 0x80 ;\r\n} else {\r\nint V_112 = V_21 -> V_112 ;\r\nif ( V_21 -> V_105 & V_113 )\r\nV_112 *= 2 ;\r\nif ( V_21 -> V_114 > 1 )\r\nV_112 *= V_21 -> V_114 ;\r\nif ( V_112 < 400 )\r\nV_11 -> V_111 = 0xA3 ;\r\nelse if ( V_112 < 480 )\r\nV_11 -> V_111 = 0x63 ;\r\nelse if ( V_112 < 768 )\r\nV_11 -> V_111 = 0xE3 ;\r\nelse\r\nV_11 -> V_111 = 0x23 ;\r\n}\r\nV_11 -> V_115 [ V_116 ] = 0x00 ;\r\nif ( V_21 -> V_105 & V_117 )\r\nV_11 -> V_115 [ V_72 ] = 0x29 ;\r\nelse\r\nV_11 -> V_115 [ V_72 ] = 0x21 ;\r\nV_11 -> V_115 [ V_118 ] = 0x0F ;\r\nV_11 -> V_115 [ V_119 ] = 0x00 ;\r\nV_11 -> V_115 [ V_120 ] = 0x0E ;\r\nV_11 -> V_7 [ V_121 ] = V_83 ;\r\nV_11 -> V_7 [ V_122 ] = V_77 ;\r\nV_11 -> V_7 [ V_123 ] = V_85 ;\r\nV_11 -> V_7 [ V_124 ] = ( 1 << 7 ) |\r\nF_24 ( V_86 , 0 , V_125 ) ;\r\nV_11 -> V_7 [ V_126 ] = V_79 ;\r\nV_11 -> V_7 [ V_127 ] = F_24 ( V_86 , 5 , V_128 ) |\r\nF_24 ( V_81 , 0 , V_129 ) ;\r\nV_11 -> V_7 [ V_130 ] = V_93 ;\r\nV_11 -> V_7 [ V_131 ] = F_24 ( V_89 , 9 , V_132 ) |\r\nF_24 ( V_87 , 9 , V_133 ) |\r\nF_24 ( V_93 , 9 , V_134 ) |\r\n( 1 << 4 ) |\r\nF_24 ( V_95 , 8 , V_135 ) |\r\nF_24 ( V_89 , 8 , V_136 ) |\r\nF_24 ( V_87 , 8 , V_137 ) |\r\nF_24 ( V_93 , 8 , V_138 ) ;\r\nV_11 -> V_7 [ V_139 ] = 0x00 ;\r\nV_11 -> V_7 [ V_140 ] = ( ( V_21 -> V_105 & V_113 ) ? F_25 ( V_141 ) : 0 ) |\r\n1 << 6 |\r\nF_24 ( V_95 , 9 , V_142 ) ;\r\nV_11 -> V_7 [ V_143 ] = 0x00 ;\r\nV_11 -> V_7 [ V_144 ] = 0x00 ;\r\nV_11 -> V_7 [ V_145 ] = 0x00 ;\r\nV_11 -> V_7 [ V_146 ] = 0x00 ;\r\nV_11 -> V_7 [ V_147 ] = 0x00 ;\r\nV_11 -> V_7 [ V_148 ] = 0x00 ;\r\nV_11 -> V_7 [ V_149 ] = V_89 ;\r\nV_11 -> V_7 [ V_150 ] = 1 << 5 | F_24 ( V_91 , 0 , V_151 ) ;\r\nV_11 -> V_7 [ V_152 ] = V_87 ;\r\nV_11 -> V_7 [ V_153 ] = V_75 -> V_154 [ 0 ] / 8 ;\r\nV_11 -> V_7 [ V_155 ] = 0x00 ;\r\nV_11 -> V_7 [ V_156 ] = V_95 ;\r\nV_11 -> V_7 [ V_157 ] = V_96 ;\r\nV_11 -> V_7 [ V_73 ] = 0x43 ;\r\nV_11 -> V_7 [ V_158 ] = 0xff ;\r\nV_11 -> V_7 [ V_159 ] =\r\nF_24 ( V_75 -> V_154 [ 0 ] / 8 , 8 , V_160 ) ;\r\nV_11 -> V_7 [ V_161 ] =\r\nF_24 ( V_75 -> V_154 [ 0 ] / 8 , 11 , V_162 ) ;\r\nV_11 -> V_7 [ V_67 ] = V_21 -> V_78 < 1280 ?\r\nF_25 ( V_163 ) : 0x00 ;\r\nV_11 -> V_7 [ V_164 ] = F_24 ( V_86 , 6 , V_165 ) |\r\nF_24 ( V_95 , 10 , V_166 ) |\r\nF_24 ( V_89 , 10 , V_167 ) |\r\nF_24 ( V_87 , 10 , V_168 ) |\r\nF_24 ( V_93 , 10 , V_169 ) ;\r\nV_11 -> V_7 [ V_170 ] = F_24 ( V_79 , 8 , V_171 ) |\r\nF_24 ( V_85 , 8 , V_172 ) |\r\nF_24 ( V_77 , 8 , V_173 ) |\r\nF_24 ( V_83 , 8 , V_174 ) ;\r\nV_11 -> V_7 [ V_175 ] = F_24 ( V_95 , 11 , V_176 ) |\r\nF_24 ( V_89 , 11 , V_177 ) |\r\nF_24 ( V_87 , 11 , V_178 ) |\r\nF_24 ( V_93 , 11 , V_179 ) ;\r\nif ( V_21 -> V_105 & V_106 ) {\r\nV_83 = ( V_83 >> 1 ) & ~ 1 ;\r\nV_11 -> V_7 [ V_180 ] = V_83 ;\r\nV_11 -> V_7 [ V_170 ] |= F_24 ( V_83 , 8 , V_181 ) ;\r\n} else\r\nV_11 -> V_7 [ V_180 ] = 0xff ;\r\nV_11 -> V_182 [ V_183 ] = 0x00 ;\r\nV_11 -> V_182 [ V_184 ] = 0x00 ;\r\nV_11 -> V_182 [ V_185 ] = 0x00 ;\r\nV_11 -> V_182 [ V_186 ] = 0x00 ;\r\nV_11 -> V_182 [ V_187 ] = 0x00 ;\r\nV_11 -> V_182 [ V_188 ] = 0x40 ;\r\nV_11 -> V_182 [ V_189 ] = 0x05 ;\r\nV_11 -> V_182 [ V_190 ] = 0x0F ;\r\nV_11 -> V_182 [ V_191 ] = 0xFF ;\r\nV_11 -> V_192 [ 0 ] = 0x00 ;\r\nV_11 -> V_192 [ 1 ] = 0x01 ;\r\nV_11 -> V_192 [ 2 ] = 0x02 ;\r\nV_11 -> V_192 [ 3 ] = 0x03 ;\r\nV_11 -> V_192 [ 4 ] = 0x04 ;\r\nV_11 -> V_192 [ 5 ] = 0x05 ;\r\nV_11 -> V_192 [ 6 ] = 0x06 ;\r\nV_11 -> V_192 [ 7 ] = 0x07 ;\r\nV_11 -> V_192 [ 8 ] = 0x08 ;\r\nV_11 -> V_192 [ 9 ] = 0x09 ;\r\nV_11 -> V_192 [ 10 ] = 0x0A ;\r\nV_11 -> V_192 [ 11 ] = 0x0B ;\r\nV_11 -> V_192 [ 12 ] = 0x0C ;\r\nV_11 -> V_192 [ 13 ] = 0x0D ;\r\nV_11 -> V_192 [ 14 ] = 0x0E ;\r\nV_11 -> V_192 [ 15 ] = 0x0F ;\r\nV_11 -> V_192 [ V_193 ] = 0x01 ;\r\nV_11 -> V_192 [ V_194 ] = 0x00 ;\r\nV_11 -> V_192 [ V_195 ] = 0x0F ;\r\nV_11 -> V_192 [ V_196 ] = 0x00 ;\r\nV_11 -> V_192 [ V_197 ] = 0x00 ;\r\n}\r\nstatic void\r\nF_26 ( struct V_1 * V_2 , struct V_20 * V_21 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_3 * V_11 = & F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] ;\r\nstruct V_3 * V_198 = & F_5 ( V_6 ) -> V_199 . V_13 [ V_9 -> V_5 ] ;\r\nstruct V_97 * V_98 ;\r\nbool V_200 = false , V_201 = false , V_202 = false ,\r\nV_203 = false ;\r\nF_23 (encoder, &dev->mode_config.encoder_list, head) {\r\nstruct V_100 * V_101 = V_100 ( V_98 ) ;\r\nbool V_204 = false ;\r\nif ( V_98 -> V_2 != V_2 )\r\ncontinue;\r\nif ( V_101 -> V_102 -> type == V_103 )\r\nV_204 = V_200 = true ;\r\nif ( V_101 -> V_102 -> type == V_205 )\r\nV_202 = true ;\r\nif ( V_101 -> V_102 -> type == V_104 )\r\nV_204 = V_201 = true ;\r\nif ( V_101 -> V_102 -> V_206 != V_207 && V_204 )\r\nV_203 = true ;\r\n}\r\nV_11 -> V_7 [ V_208 ] = V_198 -> V_7 [ V_208 ] & ~ ( 1 << 5 ) ;\r\nV_11 -> V_209 = 0 ;\r\nif ( V_9 -> V_5 == 0 )\r\nV_11 -> V_209 |= V_210 ;\r\n#if 0\r\nif (dev->overlayAdaptor) {\r\nNVPortPrivPtr pPriv = GET_OVERLAY_PRIVATE(dev);\r\nif (pPriv->overlayCRTC == nv_crtc->index)\r\nregp->crtc_eng_ctrl |= NV_CRTC_FSEL_OVERLAY;\r\n}\r\n#endif\r\nV_11 -> V_211 = V_212 |\r\nV_213 |\r\nV_214 ;\r\nif ( V_24 -> V_27 . V_40 . V_41 >= 0x11 )\r\nV_11 -> V_211 |= V_215 ;\r\nif ( V_21 -> V_105 & V_113 )\r\nV_11 -> V_211 |= V_216 ;\r\nV_11 -> V_7 [ V_217 ] = 0 ;\r\nV_11 -> V_7 [ V_218 ] = 0 ;\r\nif ( V_200 )\r\nV_11 -> V_7 [ V_219 ] = 0x11 ;\r\nelse if ( V_201 )\r\nV_11 -> V_7 [ V_219 ] = 0x88 ;\r\nelse\r\nV_11 -> V_7 [ V_219 ] = 0x22 ;\r\nV_11 -> V_7 [ V_220 ] = V_198 -> V_7 [ V_220 ] ;\r\nF_4 ( V_2 , V_9 -> V_15 ) ;\r\nif ( V_9 -> V_5 == 0 )\r\nV_11 -> V_7 [ V_221 ] = V_198 -> V_7 [ V_221 ] | 0x80 ;\r\nV_11 -> V_7 [ V_222 ] = F_5 ( V_6 ) -> V_199 . V_13 [ 0 ] . V_7 [ V_222 ] ;\r\nif ( ! V_9 -> V_5 )\r\nV_11 -> V_7 [ V_222 ] += 4 ;\r\nV_11 -> V_7 [ V_223 ] = V_203 ;\r\nif ( V_24 -> V_27 . V_40 . V_50 >= V_224 )\r\nV_11 -> V_7 [ 0x9f ] = V_203 ? 0x11 : 0x1 ;\r\nV_11 -> V_225 = V_21 -> V_88 - 3 ;\r\nV_11 -> V_226 = V_21 -> V_88 - 1 ;\r\nif ( V_24 -> V_27 . V_40 . V_50 == V_51 )\r\nV_11 -> V_227 = F_27 ( V_6 , 0 , V_228 ) ;\r\nif ( V_24 -> V_27 . V_40 . V_50 >= V_224 )\r\nV_11 -> V_229 = F_27 ( V_6 , 0 , V_230 ) ;\r\nif ( V_24 -> V_27 . V_40 . V_50 >= V_231 )\r\nV_11 -> V_232 = V_233 ;\r\nelse\r\nV_11 -> V_232 = V_234 ;\r\nif ( V_24 -> V_27 . V_40 . V_50 == V_51 ) {\r\nV_11 -> V_7 [ V_235 ] = 0xFF ;\r\nV_11 -> V_7 [ V_236 ] = 0x1 ;\r\n}\r\nV_11 -> V_7 [ V_237 ] = ( V_2 -> V_76 -> V_75 -> V_238 + 1 ) / 8 ;\r\nif ( V_200 || V_201 || V_202 )\r\nV_11 -> V_7 [ V_237 ] |= ( 1 << 7 ) ;\r\nif ( V_24 -> V_27 . V_40 . V_50 >= V_231 )\r\nV_11 -> V_239 = ( 1 << 25 ) ;\r\nV_11 -> V_240 = V_241 |\r\nV_242 |\r\nV_243 ;\r\nif ( V_2 -> V_76 -> V_75 -> V_238 == 16 )\r\nV_11 -> V_240 |= V_244 ;\r\nif ( V_24 -> V_27 . V_40 . V_41 >= 0x11 )\r\nV_11 -> V_240 |= V_245 ;\r\nV_11 -> V_246 = 0 ;\r\nV_11 -> V_247 = 0 ;\r\nF_7 ( V_2 , V_9 -> V_17 ) ;\r\nV_11 -> V_248 = 0x100 ;\r\nV_11 -> V_249 = 0x0 ;\r\nV_11 -> V_250 = 0xfffff ;\r\nV_11 -> V_251 = 0x1 ;\r\n}\r\nstatic int\r\nF_28 ( struct V_1 * V_2 , struct V_74 * V_252 )\r\n{\r\nstruct F_5 * V_253 = F_5 ( V_2 -> V_6 ) ;\r\nstruct V_254 * V_255 = V_254 ( V_2 -> V_76 -> V_75 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nint V_256 ;\r\nV_256 = F_29 ( V_255 -> V_257 , V_258 , false ) ;\r\nif ( V_256 == 0 ) {\r\nif ( V_253 -> V_259 [ V_9 -> V_5 ] )\r\nF_30 ( V_253 -> V_259 [ V_9 -> V_5 ] ) ;\r\nF_31 ( V_255 -> V_257 , & V_253 -> V_259 [ V_9 -> V_5 ] ) ;\r\n}\r\nreturn V_256 ;\r\n}\r\nstatic int\r\nF_32 ( struct V_1 * V_2 , struct V_20 * V_21 ,\r\nstruct V_20 * V_260 ,\r\nint V_261 , int V_262 , struct V_74 * V_252 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nint V_256 ;\r\nF_13 ( V_24 , L_4 , V_9 -> V_5 ) ;\r\nF_33 ( V_260 ) ;\r\nV_256 = F_28 ( V_2 , V_252 ) ;\r\nif ( V_256 )\r\nreturn V_256 ;\r\nF_34 ( V_6 , V_9 -> V_5 , - 1 ) ;\r\nF_22 ( V_2 , V_260 ) ;\r\nif ( V_24 -> V_27 . V_40 . V_50 == V_51 )\r\nF_8 ( V_6 , 0 , V_263 , F_5 ( V_6 ) -> V_12 . V_264 ) ;\r\nF_26 ( V_2 , V_260 ) ;\r\nF_9 ( V_2 , V_21 , V_260 -> clock ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_35 ( struct V_1 * V_2 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_30 * V_31 = & F_5 ( V_6 ) -> V_12 ;\r\nstruct V_3 * V_265 = & V_31 -> V_13 [ V_9 -> V_5 ] ;\r\nstruct V_30 * V_266 = & F_5 ( V_6 ) -> V_199 ;\r\nstruct V_3 * V_267 = & V_266 -> V_13 [ V_9 -> V_5 ] ;\r\nif ( F_15 ( V_2 -> V_6 ) )\r\nF_16 ( V_2 -> V_6 , V_9 -> V_5 ) ;\r\nF_36 ( V_2 -> V_6 , V_9 -> V_5 , V_266 ) ;\r\nV_31 -> V_264 = V_266 -> V_264 & ~ ( 0x5 << 16 ) ;\r\nV_265 -> V_7 [ V_268 ] = V_267 -> V_7 [ V_268 ] ;\r\nV_31 -> V_46 = V_266 -> V_46 & ~ ( V_47 | V_48 | V_49 ) ;\r\nV_265 -> V_229 = V_267 -> V_229 ;\r\n}\r\nstatic void F_37 ( struct V_1 * V_2 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nint V_269 = V_9 -> V_5 ;\r\nT_1 V_270 = F_5 ( V_6 ) -> V_199 . V_13 [ V_269 ] . V_7 [ V_271 ] ;\r\nif ( F_15 ( V_2 -> V_6 ) )\r\nF_16 ( V_2 -> V_6 , V_269 ) ;\r\nF_38 ( V_2 -> V_6 , V_269 , & F_5 ( V_6 ) -> V_199 ) ;\r\nF_34 ( V_2 -> V_6 , V_269 , V_270 ) ;\r\nV_9 -> V_66 = V_272 ;\r\n}\r\nstatic void F_39 ( struct V_1 * V_2 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nconst struct V_273 * V_274 = V_2 -> V_275 ;\r\nif ( F_15 ( V_6 ) )\r\nF_16 ( V_6 , V_9 -> V_5 ) ;\r\nF_40 ( V_6 , V_9 -> V_5 ) ;\r\nV_274 -> V_276 ( V_2 , V_70 ) ;\r\nF_41 ( V_6 , V_9 -> V_5 , true ) ;\r\nF_42 ( V_6 , V_9 -> V_5 , V_277 , V_278 ) ;\r\nif ( V_24 -> V_27 . V_40 . V_50 == V_51 ) {\r\nT_2 V_279 = F_43 ( V_6 , V_9 -> V_5 , V_280 ) ;\r\nF_8 ( V_6 , V_9 -> V_5 , V_280 , V_279 & ~ 0x10000 ) ;\r\n}\r\n}\r\nstatic void F_44 ( struct V_1 * V_2 )\r\n{\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nconst struct V_273 * V_274 = V_2 -> V_275 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nF_38 ( V_6 , V_9 -> V_5 , & F_5 ( V_6 ) -> V_12 ) ;\r\nF_45 ( V_2 , V_2 -> V_261 , V_2 -> V_262 , NULL ) ;\r\n#ifdef F_46\r\n{\r\nT_1 V_281 = F_17 ( V_6 , V_9 -> V_5 , V_282 ) ;\r\nV_281 |= F_25 ( V_283 ) ;\r\nF_2 ( V_6 , V_9 -> V_5 , V_282 , V_281 ) ;\r\n}\r\n#endif\r\nV_274 -> V_276 ( V_2 , V_71 ) ;\r\nF_47 ( V_6 , V_9 -> V_5 ) ;\r\n}\r\nstatic void F_48 ( struct V_1 * V_2 )\r\n{\r\nstruct F_5 * V_253 = F_5 ( V_2 -> V_6 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nif ( ! V_9 )\r\nreturn;\r\nF_49 ( V_2 ) ;\r\nif ( V_253 -> V_259 [ V_9 -> V_5 ] )\r\nF_30 ( V_253 -> V_259 [ V_9 -> V_5 ] ) ;\r\nF_31 ( NULL , & V_253 -> V_259 [ V_9 -> V_5 ] ) ;\r\nF_50 ( V_9 -> V_60 . V_257 ) ;\r\nF_30 ( V_9 -> V_60 . V_257 ) ;\r\nF_31 ( NULL , & V_9 -> V_60 . V_257 ) ;\r\nF_51 ( V_9 ) ;\r\n}\r\nstatic void\r\nF_52 ( struct V_1 * V_2 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_9 -> V_284 . V_6 ;\r\nstruct V_285 { T_1 V_286 , V_287 , V_288 ; } V_289 ( ( V_290 ) ) * V_291 ;\r\nint V_292 ;\r\nV_291 = (struct V_285 * ) F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] . V_293 ;\r\nfor ( V_292 = 0 ; V_292 < 256 ; V_292 ++ ) {\r\nV_291 [ V_292 ] . V_286 = V_9 -> V_294 . V_286 [ V_292 ] >> 8 ;\r\nV_291 [ V_292 ] . V_287 = V_9 -> V_294 . V_287 [ V_292 ] >> 8 ;\r\nV_291 [ V_292 ] . V_288 = V_9 -> V_294 . V_288 [ V_292 ] >> 8 ;\r\n}\r\nF_53 ( V_6 , V_9 -> V_5 , & F_5 ( V_6 ) -> V_12 ) ;\r\n}\r\nstatic void\r\nF_54 ( struct V_1 * V_2 )\r\n{\r\nstruct F_5 * V_253 = F_5 ( V_2 -> V_6 ) ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nif ( V_253 -> V_259 [ V_9 -> V_5 ] )\r\nF_30 ( V_253 -> V_259 [ V_9 -> V_5 ] ) ;\r\nF_31 ( NULL , & V_253 -> V_259 [ V_9 -> V_5 ] ) ;\r\n}\r\nstatic int\r\nF_55 ( struct V_1 * V_2 , T_3 * V_286 , T_3 * V_287 , T_3 * V_288 ,\r\nT_2 V_295 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nint V_292 ;\r\nfor ( V_292 = 0 ; V_292 < V_295 ; V_292 ++ ) {\r\nV_9 -> V_294 . V_286 [ V_292 ] = V_286 [ V_292 ] ;\r\nV_9 -> V_294 . V_287 [ V_292 ] = V_287 [ V_292 ] ;\r\nV_9 -> V_294 . V_288 [ V_292 ] = V_288 [ V_292 ] ;\r\n}\r\nif ( ! V_9 -> V_284 . V_76 -> V_75 ) {\r\nV_9 -> V_294 . V_238 = 0 ;\r\nreturn 0 ;\r\n}\r\nF_52 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_56 ( struct V_1 * V_2 ,\r\nstruct V_74 * V_296 ,\r\nint V_261 , int V_262 , bool V_297 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_10 * V_6 = V_2 -> V_6 ;\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nstruct V_3 * V_11 = & F_5 ( V_6 ) -> V_12 . V_13 [ V_9 -> V_5 ] ;\r\nstruct V_74 * V_298 ;\r\nstruct V_254 * V_75 ;\r\nint V_299 , V_300 ;\r\nF_13 ( V_24 , L_5 , V_9 -> V_5 ) ;\r\nif ( ! V_297 && ! V_2 -> V_76 -> V_75 ) {\r\nF_13 ( V_24 , L_6 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_297 ) {\r\nV_298 = V_296 ;\r\nV_75 = V_254 ( V_296 ) ;\r\n} else {\r\nV_298 = V_2 -> V_76 -> V_75 ;\r\nV_75 = V_254 ( V_2 -> V_76 -> V_75 ) ;\r\n}\r\nV_9 -> V_75 . V_62 = V_75 -> V_257 -> V_301 . V_62 ;\r\nif ( V_9 -> V_294 . V_238 != V_298 -> V_238 ) {\r\nV_9 -> V_294 . V_238 = V_298 -> V_238 ;\r\nF_52 ( V_2 ) ;\r\n}\r\nV_11 -> V_7 [ V_237 ] &= ~ 3 ;\r\nV_11 -> V_7 [ V_237 ] |= ( V_2 -> V_76 -> V_75 -> V_238 + 1 ) / 8 ;\r\nV_11 -> V_240 &= ~ V_244 ;\r\nif ( V_2 -> V_76 -> V_75 -> V_238 == 16 )\r\nV_11 -> V_240 |= V_244 ;\r\nF_1 ( V_2 , V_11 , V_237 ) ;\r\nF_8 ( V_6 , V_9 -> V_5 , V_302 ,\r\nV_11 -> V_240 ) ;\r\nV_11 -> V_7 [ V_153 ] = V_298 -> V_154 [ 0 ] >> 3 ;\r\nV_11 -> V_7 [ V_159 ] =\r\nF_24 ( V_298 -> V_154 [ 0 ] >> 3 , 8 , V_160 ) ;\r\nV_11 -> V_7 [ V_161 ] =\r\nF_24 ( V_298 -> V_154 [ 0 ] / 8 , 11 , V_162 ) ;\r\nF_1 ( V_2 , V_11 , V_159 ) ;\r\nF_1 ( V_2 , V_11 , V_153 ) ;\r\nF_1 ( V_2 , V_11 , V_161 ) ;\r\nV_11 -> V_303 = V_9 -> V_75 . V_62 & ~ 3 ;\r\nV_11 -> V_303 += ( V_262 * V_298 -> V_154 [ 0 ] ) + ( V_261 * V_298 -> V_304 / 8 ) ;\r\nF_57 ( V_6 , V_9 -> V_5 , V_11 -> V_303 ) ;\r\nF_58 ( V_6 , V_2 -> V_21 . clock , V_298 -> V_304 ,\r\n& V_299 , & V_300 ) ;\r\nV_11 -> V_7 [ V_305 ] = V_299 ;\r\nV_11 -> V_7 [ V_306 ] = V_300 & 0xff ;\r\nF_1 ( V_2 , V_11 , V_305 ) ;\r\nF_1 ( V_2 , V_11 , V_306 ) ;\r\nif ( V_24 -> V_27 . V_40 . V_50 >= V_307 ) {\r\nV_11 -> V_7 [ V_308 ] = V_300 >> 8 ;\r\nF_1 ( V_2 , V_11 , V_308 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_45 ( struct V_1 * V_2 , int V_261 , int V_262 ,\r\nstruct V_74 * V_252 )\r\n{\r\nint V_256 = F_28 ( V_2 , V_252 ) ;\r\nif ( V_256 )\r\nreturn V_256 ;\r\nreturn F_56 ( V_2 , V_252 , V_261 , V_262 , false ) ;\r\n}\r\nstatic int\r\nF_59 ( struct V_1 * V_2 ,\r\nstruct V_74 * V_75 ,\r\nint V_261 , int V_262 , enum V_309 V_31 )\r\n{\r\nstruct V_23 * V_24 = V_23 ( V_2 -> V_6 ) ;\r\nstruct V_10 * V_6 = V_24 -> V_6 ;\r\nif ( V_31 == V_310 )\r\nF_60 ( V_6 ) ;\r\nelse\r\nF_61 ( V_6 ) ;\r\nreturn F_56 ( V_2 , V_75 , V_261 , V_262 , true ) ;\r\n}\r\nstatic void F_62 ( struct V_10 * V_6 , struct V_311 * V_312 ,\r\nstruct V_311 * V_313 )\r\n{\r\nint V_314 = F_63 ( V_6 ) ;\r\nT_2 V_315 ;\r\nint V_292 , V_316 ;\r\nfor ( V_292 = 0 ; V_292 < V_314 ; V_292 ++ ) {\r\nfor ( V_316 = 0 ; V_316 < V_314 ; V_316 ++ ) {\r\nV_315 = F_64 ( V_312 , V_292 * 64 + V_316 ) ;\r\nF_65 ( V_313 , V_292 * V_314 + V_316 , ( V_315 & 0x80000000 ) >> 16\r\n| ( V_315 & 0xf80000 ) >> 9\r\n| ( V_315 & 0xf800 ) >> 6\r\n| ( V_315 & 0xf8 ) >> 3 ) ;\r\n}\r\n}\r\n}\r\nstatic void F_66 ( struct V_10 * V_6 , struct V_311 * V_312 ,\r\nstruct V_311 * V_313 )\r\n{\r\nT_2 V_315 ;\r\nint V_317 , V_292 ;\r\nfor ( V_292 = 0 ; V_292 < 64 * 64 ; V_292 ++ ) {\r\nV_315 = F_64 ( V_312 , V_292 ) ;\r\nV_317 = V_315 >> 24 ;\r\nif ( V_317 > 0 && V_317 < 255 )\r\nV_315 = ( V_315 & 0x00ffffff ) | ( ( V_317 + 1 ) << 24 ) ;\r\n#ifdef F_46\r\n{\r\nstruct V_23 * V_24 = V_23 ( V_6 ) ;\r\nif ( V_24 -> V_27 . V_40 . V_41 == 0x11 ) {\r\nV_315 = ( ( V_315 & 0x000000ff ) << 24 ) |\r\n( ( V_315 & 0x0000ff00 ) << 8 ) |\r\n( ( V_315 & 0x00ff0000 ) >> 8 ) |\r\n( ( V_315 & 0xff000000 ) >> 24 ) ;\r\n}\r\n}\r\n#endif\r\nF_67 ( V_313 , V_292 , V_315 ) ;\r\n}\r\n}\r\nstatic int\r\nF_68 ( struct V_1 * V_2 , struct V_318 * V_319 ,\r\nT_2 V_320 , T_2 V_314 , T_2 V_321 )\r\n{\r\nstruct V_23 * V_24 = V_23 ( V_2 -> V_6 ) ;\r\nstruct V_10 * V_6 = V_24 -> V_6 ;\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nstruct V_311 * V_60 = NULL ;\r\nstruct V_322 * V_323 ;\r\nint V_256 = 0 ;\r\nif ( ! V_320 ) {\r\nV_9 -> V_60 . V_324 ( V_9 , true ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_314 != 64 || V_321 != 64 )\r\nreturn - V_325 ;\r\nV_323 = F_69 ( V_319 , V_320 ) ;\r\nif ( ! V_323 )\r\nreturn - V_326 ;\r\nV_60 = F_70 ( V_323 ) ;\r\nV_256 = F_71 ( V_60 ) ;\r\nif ( V_256 )\r\ngoto V_327;\r\nif ( V_24 -> V_27 . V_40 . V_41 >= 0x11 )\r\nF_66 ( V_6 , V_60 , V_9 -> V_60 . V_257 ) ;\r\nelse\r\nF_62 ( V_6 , V_60 , V_9 -> V_60 . V_257 ) ;\r\nF_50 ( V_60 ) ;\r\nV_9 -> V_60 . V_62 = V_9 -> V_60 . V_257 -> V_301 . V_62 ;\r\nV_9 -> V_60 . V_61 ( V_9 , V_9 -> V_60 . V_62 ) ;\r\nV_9 -> V_60 . V_328 ( V_9 , true ) ;\r\nV_327:\r\nF_72 ( V_323 ) ;\r\nreturn V_256 ;\r\n}\r\nstatic int\r\nF_73 ( struct V_1 * V_2 , int V_261 , int V_262 )\r\n{\r\nstruct F_3 * V_9 = F_3 ( V_2 ) ;\r\nV_9 -> V_60 . V_329 ( V_9 , V_261 , V_262 ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_74 ( struct V_330 * V_331 )\r\n{\r\nstruct V_10 * V_6 ;\r\nstruct V_23 * V_24 ;\r\nint V_256 ;\r\nstruct V_1 * V_2 ;\r\nbool V_332 = false ;\r\nif ( ! V_331 || ! V_331 -> V_2 )\r\nreturn - V_325 ;\r\nV_6 = V_331 -> V_2 -> V_6 ;\r\nV_256 = F_75 ( V_6 -> V_6 ) ;\r\nif ( V_256 < 0 && V_256 != - V_333 )\r\nreturn V_256 ;\r\nV_256 = F_76 ( V_331 ) ;\r\nV_24 = V_23 ( V_6 ) ;\r\nF_23 (crtc, &dev->mode_config.crtc_list, head) {\r\nif ( V_2 -> V_334 )\r\nV_332 = true ;\r\n}\r\nF_77 ( V_6 -> V_6 ) ;\r\nif ( V_332 && ! V_24 -> V_335 ) {\r\nV_24 -> V_335 = true ;\r\nreturn V_256 ;\r\n}\r\nif ( ! V_332 && V_24 -> V_335 ) {\r\nF_78 ( V_6 -> V_6 ) ;\r\nV_24 -> V_335 = false ;\r\n}\r\nF_78 ( V_6 -> V_6 ) ;\r\nreturn V_256 ;\r\n}\r\nint\r\nF_79 ( struct V_10 * V_6 , int V_336 )\r\n{\r\nstruct F_3 * V_9 ;\r\nint V_256 , V_292 ;\r\nV_9 = F_80 ( sizeof( * V_9 ) , V_337 ) ;\r\nif ( ! V_9 )\r\nreturn - V_338 ;\r\nfor ( V_292 = 0 ; V_292 < 256 ; V_292 ++ ) {\r\nV_9 -> V_294 . V_286 [ V_292 ] = V_292 << 8 ;\r\nV_9 -> V_294 . V_287 [ V_292 ] = V_292 << 8 ;\r\nV_9 -> V_294 . V_288 [ V_292 ] = V_292 << 8 ;\r\n}\r\nV_9 -> V_294 . V_238 = 0 ;\r\nV_9 -> V_5 = V_336 ;\r\nV_9 -> V_66 = V_272 ;\r\nV_9 -> V_339 = F_35 ;\r\nV_9 -> V_340 = F_37 ;\r\nF_81 ( V_6 , & V_9 -> V_284 , & V_341 ) ;\r\nF_82 ( & V_9 -> V_284 , & V_342 ) ;\r\nF_83 ( & V_9 -> V_284 , 256 ) ;\r\nV_256 = F_84 ( V_6 , 64 * 64 * 4 , 0x100 , V_258 ,\r\n0 , 0x0000 , NULL , NULL , & V_9 -> V_60 . V_257 ) ;\r\nif ( ! V_256 ) {\r\nV_256 = F_29 ( V_9 -> V_60 . V_257 , V_258 , false ) ;\r\nif ( ! V_256 ) {\r\nV_256 = F_71 ( V_9 -> V_60 . V_257 ) ;\r\nif ( V_256 )\r\nF_30 ( V_9 -> V_60 . V_257 ) ;\r\n}\r\nif ( V_256 )\r\nF_31 ( NULL , & V_9 -> V_60 . V_257 ) ;\r\n}\r\nF_85 ( V_9 ) ;\r\nreturn 0 ;\r\n}
