
usb_to_com.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d434  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  0800d5bc  0800d5bc  0000e5bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800da80  0800da80  0000f178  2**0
                  CONTENTS
  4 .ARM          00000008  0800da80  0800da80  0000ea80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800da88  0800da88  0000f178  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800da88  0800da88  0000ea88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800da8c  0800da8c  0000ea8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000178  20000000  0800da90  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f178  2**0
                  CONTENTS
 10 .bss          00002478  20000178  20000178  0000f178  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200025f0  200025f0  0000f178  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f178  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ad17  00000000  00000000  0000f1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000046c0  00000000  00000000  00029ebf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017a0  00000000  00000000  0002e580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000122b  00000000  00000000  0002fd20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002533a  00000000  00000000  00030f4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ef66  00000000  00000000  00056285  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1238  00000000  00000000  000751eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00146423  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000061ec  00000000  00000000  00146468  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000059  00000000  00000000  0014c654  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000178 	.word	0x20000178
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800d5a4 	.word	0x0800d5a4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000017c 	.word	0x2000017c
 80001c4:	0800d5a4 	.word	0x0800d5a4

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <Init_Timer_chanal>:
uint8_t Set_Direction_OY(uint8_t status);
uint8_t Set_Direction_OZ(uint8_t status);
static MC_Axis_t Rotbot_axis[NUM_AXIT_ROBOT];
Axis_Config_t Rotbot_axis_target[NUM_AXIT_ROBOT]={0,};
void Init_Timer_chanal(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80004bc:	2100      	movs	r1, #0
 80004be:	4818      	ldr	r0, [pc, #96]	@ (8000520 <Init_Timer_chanal+0x68>)
 80004c0:	f005 ffe4 	bl	800648c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 80004c4:	2100      	movs	r1, #0
 80004c6:	4817      	ldr	r0, [pc, #92]	@ (8000524 <Init_Timer_chanal+0x6c>)
 80004c8:	f005 ffe0 	bl	800648c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80004cc:	2104      	movs	r1, #4
 80004ce:	4816      	ldr	r0, [pc, #88]	@ (8000528 <Init_Timer_chanal+0x70>)
 80004d0:	f005 ffdc 	bl	800648c <HAL_TIM_PWM_Start>
	/* 1. Reset Counter */
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 80004d4:	4b12      	ldr	r3, [pc, #72]	@ (8000520 <Init_Timer_chanal+0x68>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	2200      	movs	r2, #0
 80004da:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim5, 0);
 80004dc:	4b11      	ldr	r3, [pc, #68]	@ (8000524 <Init_Timer_chanal+0x6c>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	2200      	movs	r2, #0
 80004e2:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 80004e4:	4b10      	ldr	r3, [pc, #64]	@ (8000528 <Init_Timer_chanal+0x70>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	2200      	movs	r2, #0
 80004ea:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80004ec:	2108      	movs	r1, #8
 80004ee:	480f      	ldr	r0, [pc, #60]	@ (800052c <Init_Timer_chanal+0x74>)
 80004f0:	f005 ffcc 	bl	800648c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80004f4:	2100      	movs	r1, #0
 80004f6:	480e      	ldr	r0, [pc, #56]	@ (8000530 <Init_Timer_chanal+0x78>)
 80004f8:	f005 ffc8 	bl	800648c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80004fc:	2100      	movs	r1, #0
 80004fe:	480d      	ldr	r0, [pc, #52]	@ (8000534 <Init_Timer_chanal+0x7c>)
 8000500:	f005 ffc4 	bl	800648c <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COUNTER(&htim8, 0);
 8000504:	4b09      	ldr	r3, [pc, #36]	@ (800052c <Init_Timer_chanal+0x74>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	2200      	movs	r2, #0
 800050a:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 800050c:	4b08      	ldr	r3, [pc, #32]	@ (8000530 <Init_Timer_chanal+0x78>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	2200      	movs	r2, #0
 8000512:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000514:	4b07      	ldr	r3, [pc, #28]	@ (8000534 <Init_Timer_chanal+0x7c>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	2200      	movs	r2, #0
 800051a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800051c:	bf00      	nop
 800051e:	bd80      	pop	{r7, pc}
 8000520:	20000418 	.word	0x20000418
 8000524:	20000460 	.word	0x20000460
 8000528:	20000388 	.word	0x20000388
 800052c:	200004f0 	.word	0x200004f0
 8000530:	200003d0 	.word	0x200003d0
 8000534:	20000340 	.word	0x20000340

08000538 <Copy_target_fromPC>:
void Copy_target_fromPC(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 800053e:	2300      	movs	r3, #0
 8000540:	607b      	str	r3, [r7, #4]
 8000542:	e037      	b.n	80005b4 <Copy_target_fromPC+0x7c>
	{
		Rotbot_axis_target[i].target_position = Get_Holding_Registers(Rotbot_axis[i].indexaxis);
 8000544:	4a1f      	ldr	r2, [pc, #124]	@ (80005c4 <Copy_target_fromPC+0x8c>)
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	214c      	movs	r1, #76	@ 0x4c
 800054a:	fb01 f303 	mul.w	r3, r1, r3
 800054e:	4413      	add	r3, r2
 8000550:	3340      	adds	r3, #64	@ 0x40
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	4618      	mov	r0, r3
 8000556:	f00c fb13 	bl	800cb80 <Get_Holding_Registers>
 800055a:	4603      	mov	r3, r0
 800055c:	ee07 3a90 	vmov	s15, r3
 8000560:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000564:	4918      	ldr	r1, [pc, #96]	@ (80005c8 <Copy_target_fromPC+0x90>)
 8000566:	687a      	ldr	r2, [r7, #4]
 8000568:	4613      	mov	r3, r2
 800056a:	005b      	lsls	r3, r3, #1
 800056c:	4413      	add	r3, r2
 800056e:	009b      	lsls	r3, r3, #2
 8000570:	440b      	add	r3, r1
 8000572:	edc3 7a00 	vstr	s15, [r3]
		Rotbot_axis_target[i].target_speed=     Get_Holding_Registers(Rotbot_axis[i].indexaxis +1);
 8000576:	4a13      	ldr	r2, [pc, #76]	@ (80005c4 <Copy_target_fromPC+0x8c>)
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	214c      	movs	r1, #76	@ 0x4c
 800057c:	fb01 f303 	mul.w	r3, r1, r3
 8000580:	4413      	add	r3, r2
 8000582:	3340      	adds	r3, #64	@ 0x40
 8000584:	781b      	ldrb	r3, [r3, #0]
 8000586:	3301      	adds	r3, #1
 8000588:	b2db      	uxtb	r3, r3
 800058a:	4618      	mov	r0, r3
 800058c:	f00c faf8 	bl	800cb80 <Get_Holding_Registers>
 8000590:	4603      	mov	r3, r0
 8000592:	ee07 3a90 	vmov	s15, r3
 8000596:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800059a:	490b      	ldr	r1, [pc, #44]	@ (80005c8 <Copy_target_fromPC+0x90>)
 800059c:	687a      	ldr	r2, [r7, #4]
 800059e:	4613      	mov	r3, r2
 80005a0:	005b      	lsls	r3, r3, #1
 80005a2:	4413      	add	r3, r2
 80005a4:	009b      	lsls	r3, r3, #2
 80005a6:	440b      	add	r3, r1
 80005a8:	3304      	adds	r3, #4
 80005aa:	edc3 7a00 	vstr	s15, [r3]
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	3301      	adds	r3, #1
 80005b2:	607b      	str	r3, [r7, #4]
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2b02      	cmp	r3, #2
 80005b8:	ddc4      	ble.n	8000544 <Copy_target_fromPC+0xc>
	}
}
 80005ba:	bf00      	nop
 80005bc:	bf00      	nop
 80005be:	3708      	adds	r7, #8
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	20000194 	.word	0x20000194
 80005c8:	20000278 	.word	0x20000278

080005cc <Reset_position>:
void Reset_position(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b083      	sub	sp, #12
 80005d0:	af00      	add	r7, sp, #0
	for(int i=0x00U;i<NUM_AXIT_ROBOT;i++)
 80005d2:	2300      	movs	r3, #0
 80005d4:	607b      	str	r3, [r7, #4]
 80005d6:	e066      	b.n	80006a6 <Reset_position+0xda>
	{
		Rotbot_axis[i].current_pos =0x00U;
 80005d8:	4a38      	ldr	r2, [pc, #224]	@ (80006bc <Reset_position+0xf0>)
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	214c      	movs	r1, #76	@ 0x4c
 80005de:	fb01 f303 	mul.w	r3, r1, r3
 80005e2:	4413      	add	r3, r2
 80005e4:	3314      	adds	r3, #20
 80005e6:	2200      	movs	r2, #0
 80005e8:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].target_pos =0x00U;
 80005ea:	4a34      	ldr	r2, [pc, #208]	@ (80006bc <Reset_position+0xf0>)
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	214c      	movs	r1, #76	@ 0x4c
 80005f0:	fb01 f303 	mul.w	r3, r1, r3
 80005f4:	4413      	add	r3, r2
 80005f6:	3318      	adds	r3, #24
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].current_speed=0x00U;
 80005fc:	4a2f      	ldr	r2, [pc, #188]	@ (80006bc <Reset_position+0xf0>)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	214c      	movs	r1, #76	@ 0x4c
 8000602:	fb01 f303 	mul.w	r3, r1, r3
 8000606:	4413      	add	r3, r2
 8000608:	3324      	adds	r3, #36	@ 0x24
 800060a:	2200      	movs	r2, #0
 800060c:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].target_speed=0X00U;
 800060e:	4a2b      	ldr	r2, [pc, #172]	@ (80006bc <Reset_position+0xf0>)
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	214c      	movs	r1, #76	@ 0x4c
 8000614:	fb01 f303 	mul.w	r3, r1, r3
 8000618:	4413      	add	r3, r2
 800061a:	3328      	adds	r3, #40	@ 0x28
 800061c:	2200      	movs	r2, #0
 800061e:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].accel =0X00U;
 8000620:	4a26      	ldr	r2, [pc, #152]	@ (80006bc <Reset_position+0xf0>)
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	214c      	movs	r1, #76	@ 0x4c
 8000626:	fb01 f303 	mul.w	r3, r1, r3
 800062a:	4413      	add	r3, r2
 800062c:	332c      	adds	r3, #44	@ 0x2c
 800062e:	f04f 0200 	mov.w	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].state =STANDSTILL;
 8000634:	4a21      	ldr	r2, [pc, #132]	@ (80006bc <Reset_position+0xf0>)
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	214c      	movs	r1, #76	@ 0x4c
 800063a:	fb01 f303 	mul.w	r3, r1, r3
 800063e:	4413      	add	r3, r2
 8000640:	3331      	adds	r3, #49	@ 0x31
 8000642:	2200      	movs	r2, #0
 8000644:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].ramp_time=0x00U;
 8000646:	4a1d      	ldr	r2, [pc, #116]	@ (80006bc <Reset_position+0xf0>)
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	214c      	movs	r1, #76	@ 0x4c
 800064c:	fb01 f303 	mul.w	r3, r1, r3
 8000650:	4413      	add	r3, r2
 8000652:	3334      	adds	r3, #52	@ 0x34
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].counter_pos=0x00U;
 8000658:	4a18      	ldr	r2, [pc, #96]	@ (80006bc <Reset_position+0xf0>)
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	214c      	movs	r1, #76	@ 0x4c
 800065e:	fb01 f303 	mul.w	r3, r1, r3
 8000662:	4413      	add	r3, r2
 8000664:	3320      	adds	r3, #32
 8000666:	2200      	movs	r2, #0
 8000668:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].direction=0x00U;
 800066a:	4a14      	ldr	r2, [pc, #80]	@ (80006bc <Reset_position+0xf0>)
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	214c      	movs	r1, #76	@ 0x4c
 8000670:	fb01 f303 	mul.w	r3, r1, r3
 8000674:	4413      	add	r3, r2
 8000676:	3330      	adds	r3, #48	@ 0x30
 8000678:	2200      	movs	r2, #0
 800067a:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].fulse_stop=0x00U;
 800067c:	4a0f      	ldr	r2, [pc, #60]	@ (80006bc <Reset_position+0xf0>)
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	214c      	movs	r1, #76	@ 0x4c
 8000682:	fb01 f303 	mul.w	r3, r1, r3
 8000686:	4413      	add	r3, r2
 8000688:	3338      	adds	r3, #56	@ 0x38
 800068a:	2200      	movs	r2, #0
 800068c:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].offset=0x00U;
 800068e:	4a0b      	ldr	r2, [pc, #44]	@ (80006bc <Reset_position+0xf0>)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	214c      	movs	r1, #76	@ 0x4c
 8000694:	fb01 f303 	mul.w	r3, r1, r3
 8000698:	4413      	add	r3, r2
 800069a:	3332      	adds	r3, #50	@ 0x32
 800069c:	2200      	movs	r2, #0
 800069e:	701a      	strb	r2, [r3, #0]
	for(int i=0x00U;i<NUM_AXIT_ROBOT;i++)
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	3301      	adds	r3, #1
 80006a4:	607b      	str	r3, [r7, #4]
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	2b02      	cmp	r3, #2
 80006aa:	dd95      	ble.n	80005d8 <Reset_position+0xc>
	}
}
 80006ac:	bf00      	nop
 80006ae:	bf00      	nop
 80006b0:	370c      	adds	r7, #12
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop
 80006bc:	20000194 	.word	0x20000194

080006c0 <Robot_Init>:
void Robot_Init(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
	// TRỤC X
	Rotbot_axis[AXIT_X_ROBOT].htim= &htim1;
 80006c4:	4b27      	ldr	r3, [pc, #156]	@ (8000764 <Robot_Init+0xa4>)
 80006c6:	4a28      	ldr	r2, [pc, #160]	@ (8000768 <Robot_Init+0xa8>)
 80006c8:	601a      	str	r2, [r3, #0]
	Rotbot_axis[AXIT_X_ROBOT].htim_counter= &htim2;
 80006ca:	4b26      	ldr	r3, [pc, #152]	@ (8000764 <Robot_Init+0xa4>)
 80006cc:	4a27      	ldr	r2, [pc, #156]	@ (800076c <Robot_Init+0xac>)
 80006ce:	605a      	str	r2, [r3, #4]
	Rotbot_axis[AXIT_X_ROBOT].channel=TIM_CHANNEL_1;
 80006d0:	4b24      	ldr	r3, [pc, #144]	@ (8000764 <Robot_Init+0xa4>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	609a      	str	r2, [r3, #8]
	Rotbot_axis[AXIT_X_ROBOT].channel_counter=TIM_CHANNEL_2;
 80006d6:	4b23      	ldr	r3, [pc, #140]	@ (8000764 <Robot_Init+0xa4>)
 80006d8:	2204      	movs	r2, #4
 80006da:	60da      	str	r2, [r3, #12]
	Rotbot_axis[AXIT_X_ROBOT].Set_Direction_Pin=Set_Direction_OX;
 80006dc:	4b21      	ldr	r3, [pc, #132]	@ (8000764 <Robot_Init+0xa4>)
 80006de:	4a24      	ldr	r2, [pc, #144]	@ (8000770 <Robot_Init+0xb0>)
 80006e0:	611a      	str	r2, [r3, #16]
	Rotbot_axis[AXIT_X_ROBOT].max_axis=MAX_Axis_OX;//&Rotbot_axis_target[AXIT_X_ROBOT].max_limit;
 80006e2:	4b20      	ldr	r3, [pc, #128]	@ (8000764 <Robot_Init+0xa4>)
 80006e4:	f24d 6210 	movw	r2, #54800	@ 0xd610
 80006e8:	645a      	str	r2, [r3, #68]	@ 0x44
	Rotbot_axis[AXIT_X_ROBOT].indexaxis=0x00U;
 80006ea:	4b1e      	ldr	r3, [pc, #120]	@ (8000764 <Robot_Init+0xa4>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	// TRỤC Y
	Rotbot_axis[AXIT_Y_ROBOT].htim= &htim3;
 80006f2:	4b1c      	ldr	r3, [pc, #112]	@ (8000764 <Robot_Init+0xa4>)
 80006f4:	4a1f      	ldr	r2, [pc, #124]	@ (8000774 <Robot_Init+0xb4>)
 80006f6:	64da      	str	r2, [r3, #76]	@ 0x4c
	Rotbot_axis[AXIT_Y_ROBOT].htim_counter= &htim5;
 80006f8:	4b1a      	ldr	r3, [pc, #104]	@ (8000764 <Robot_Init+0xa4>)
 80006fa:	4a1f      	ldr	r2, [pc, #124]	@ (8000778 <Robot_Init+0xb8>)
 80006fc:	651a      	str	r2, [r3, #80]	@ 0x50
	Rotbot_axis[AXIT_Y_ROBOT].channel=TIM_CHANNEL_1;
 80006fe:	4b19      	ldr	r3, [pc, #100]	@ (8000764 <Robot_Init+0xa4>)
 8000700:	2200      	movs	r2, #0
 8000702:	655a      	str	r2, [r3, #84]	@ 0x54
	Rotbot_axis[AXIT_Y_ROBOT].channel_counter=TIM_CHANNEL_1;
 8000704:	4b17      	ldr	r3, [pc, #92]	@ (8000764 <Robot_Init+0xa4>)
 8000706:	2200      	movs	r2, #0
 8000708:	659a      	str	r2, [r3, #88]	@ 0x58
	Rotbot_axis[AXIT_Y_ROBOT].Set_Direction_Pin=Set_Direction_OY;
 800070a:	4b16      	ldr	r3, [pc, #88]	@ (8000764 <Robot_Init+0xa4>)
 800070c:	4a1b      	ldr	r2, [pc, #108]	@ (800077c <Robot_Init+0xbc>)
 800070e:	65da      	str	r2, [r3, #92]	@ 0x5c
	Rotbot_axis[AXIT_Y_ROBOT].max_axis=MAX_Axis_OY;//&Rotbot_axis_target[AXIT_Y_ROBOT].max_limit;
 8000710:	4b14      	ldr	r3, [pc, #80]	@ (8000764 <Robot_Init+0xa4>)
 8000712:	f646 5260 	movw	r2, #28000	@ 0x6d60
 8000716:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	Rotbot_axis[AXIT_Y_ROBOT].indexaxis=0x03U;
 800071a:	4b12      	ldr	r3, [pc, #72]	@ (8000764 <Robot_Init+0xa4>)
 800071c:	2203      	movs	r2, #3
 800071e:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	// TRỤC Z
	Rotbot_axis[AXIT_Z_ROBOT].htim= &htim8;
 8000722:	4b10      	ldr	r3, [pc, #64]	@ (8000764 <Robot_Init+0xa4>)
 8000724:	4a16      	ldr	r2, [pc, #88]	@ (8000780 <Robot_Init+0xc0>)
 8000726:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	Rotbot_axis[AXIT_Z_ROBOT].htim_counter= &htim4;
 800072a:	4b0e      	ldr	r3, [pc, #56]	@ (8000764 <Robot_Init+0xa4>)
 800072c:	4a15      	ldr	r2, [pc, #84]	@ (8000784 <Robot_Init+0xc4>)
 800072e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	Rotbot_axis[AXIT_Z_ROBOT].channel=TIM_CHANNEL_3;
 8000732:	4b0c      	ldr	r3, [pc, #48]	@ (8000764 <Robot_Init+0xa4>)
 8000734:	2208      	movs	r2, #8
 8000736:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
	Rotbot_axis[AXIT_Z_ROBOT].channel_counter=TIM_CHANNEL_1;
 800073a:	4b0a      	ldr	r3, [pc, #40]	@ (8000764 <Robot_Init+0xa4>)
 800073c:	2200      	movs	r2, #0
 800073e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
	Rotbot_axis[AXIT_Z_ROBOT].Set_Direction_Pin=Set_Direction_OZ;
 8000742:	4b08      	ldr	r3, [pc, #32]	@ (8000764 <Robot_Init+0xa4>)
 8000744:	4a10      	ldr	r2, [pc, #64]	@ (8000788 <Robot_Init+0xc8>)
 8000746:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	Rotbot_axis[AXIT_Z_ROBOT].max_axis=MAX_Axis_OZ;//&Rotbot_axis_target[AXIT_Z_ROBOT].max_limit;
 800074a:	4b06      	ldr	r3, [pc, #24]	@ (8000764 <Robot_Init+0xa4>)
 800074c:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8000750:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
	Rotbot_axis[AXIT_Z_ROBOT].indexaxis=0x06U;
 8000754:	4b03      	ldr	r3, [pc, #12]	@ (8000764 <Robot_Init+0xa4>)
 8000756:	2206      	movs	r2, #6
 8000758:	f883 20d8 	strb.w	r2, [r3, #216]	@ 0xd8
	Reset_position();
 800075c:	f7ff ff36 	bl	80005cc <Reset_position>
}
 8000760:	bf00      	nop
 8000762:	bd80      	pop	{r7, pc}
 8000764:	20000194 	.word	0x20000194
 8000768:	20000340 	.word	0x20000340
 800076c:	20000388 	.word	0x20000388
 8000770:	080016c1 	.word	0x080016c1
 8000774:	200003d0 	.word	0x200003d0
 8000778:	20000460 	.word	0x20000460
 800077c:	08001709 	.word	0x08001709
 8000780:	200004f0 	.word	0x200004f0
 8000784:	20000418 	.word	0x20000418
 8000788:	0800174d 	.word	0x0800174d

0800078c <MC_MoveAbsolute>:
    axis->counter_pos=0x00U;
    axis->current_speed=SET_SPEED_1000HZ;
    // CƯỠNG BỨC cập nhật giá trị từ vùng đệm vào thanh ghi thực thi CỦA timer đếm xung
}
void MC_MoveAbsolute(MC_Axis_t* axis, int32_t pos, uint32_t speed)// mục đích Kích hoạt di chuyển đến vị trí tuyệt đối
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b084      	sub	sp, #16
 8000790:	af00      	add	r7, sp, #0
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	60b9      	str	r1, [r7, #8]
 8000796:	607a      	str	r2, [r7, #4]
	// 1. Kiểm tra nếu trục đang bận hoặc có lỗi thì không nhận lệnh mới (Tùy logic)
		if(axis->state == AXIS_ERROR || axis->busy == 0x01) return;
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800079e:	b2db      	uxtb	r3, r3
 80007a0:	2b07      	cmp	r3, #7
 80007a2:	d075      	beq.n	8000890 <MC_MoveAbsolute+0x104>
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	2b01      	cmp	r3, #1
 80007ae:	d06f      	beq.n	8000890 <MC_MoveAbsolute+0x104>

		// 2. Gán các tham số mục tiêu
		if(pos >= axis->max_axis) pos= axis->max_axis;
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007b4:	68ba      	ldr	r2, [r7, #8]
 80007b6:	429a      	cmp	r2, r3
 80007b8:	db02      	blt.n	80007c0 <MC_MoveAbsolute+0x34>
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007be:	60bb      	str	r3, [r7, #8]
		if(pos <= 0x00U) pos=0U;// tránh chạm home liên tục sinh ngắt
 80007c0:	68bb      	ldr	r3, [r7, #8]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d101      	bne.n	80007ca <MC_MoveAbsolute+0x3e>
 80007c6:	2300      	movs	r3, #0
 80007c8:	60bb      	str	r3, [r7, #8]
		axis->target_pos = pos;
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	68ba      	ldr	r2, [r7, #8]
 80007ce:	619a      	str	r2, [r3, #24]
		axis->target_speed = speed;
 80007d0:	687a      	ldr	r2, [r7, #4]
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	629a      	str	r2, [r3, #40]	@ 0x28
		axis->accel = jerk_table[(speed/(uint32_t)1000)-1] ;// speed là 1k đến 50k
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	4a30      	ldr	r2, [pc, #192]	@ (800089c <MC_MoveAbsolute+0x110>)
 80007da:	fba2 2303 	umull	r2, r3, r2, r3
 80007de:	099b      	lsrs	r3, r3, #6
 80007e0:	3b01      	subs	r3, #1
 80007e2:	4a2f      	ldr	r2, [pc, #188]	@ (80008a0 <MC_MoveAbsolute+0x114>)
 80007e4:	009b      	lsls	r3, r3, #2
 80007e6:	4413      	add	r3, r2
 80007e8:	681a      	ldr	r2, [r3, #0]
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	62da      	str	r2, [r3, #44]	@ 0x2c
		// 3. Xác định hướng di chuyển
		if (axis->target_pos > axis->current_pos) {
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	699a      	ldr	r2, [r3, #24]
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	695b      	ldr	r3, [r3, #20]
 80007f6:	429a      	cmp	r2, r3
 80007f8:	dd04      	ble.n	8000804 <MC_MoveAbsolute+0x78>
			axis->direction = 0x00; // Chạy tiến
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	2200      	movs	r2, #0
 80007fe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 8000802:	e009      	b.n	8000818 <MC_MoveAbsolute+0x8c>
		} else if (axis->target_pos < axis->current_pos) {
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	699a      	ldr	r2, [r3, #24]
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	695b      	ldr	r3, [r3, #20]
 800080c:	429a      	cmp	r2, r3
 800080e:	da41      	bge.n	8000894 <MC_MoveAbsolute+0x108>
			axis->direction = 0x01; // Chạy lùi
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	2201      	movs	r2, #1
 8000814:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		} else
		{
			return; // Đã ở đúng vị trí
		}
	    //  Chọn hướng đi cho chân DIR
		if(axis->Set_Direction_Pin(axis->direction) != axis->direction)
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	691b      	ldr	r3, [r3, #16]
 800081c:	68fa      	ldr	r2, [r7, #12]
 800081e:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8000822:	4610      	mov	r0, r2
 8000824:	4798      	blx	r3
 8000826:	4603      	mov	r3, r0
 8000828:	461a      	mov	r2, r3
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000830:	429a      	cmp	r2, r3
 8000832:	d006      	beq.n	8000842 <MC_MoveAbsolute+0xb6>
		{
			axis->Set_Direction_Pin(axis->direction);
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	691b      	ldr	r3, [r3, #16]
 8000838:	68fa      	ldr	r2, [r7, #12]
 800083a:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 800083e:	4610      	mov	r0, r2
 8000840:	4798      	blx	r3
		}
		axis->delta_pos = axis->target_pos > axis->current_pos ? (axis->target_pos - axis->current_pos):(axis->current_pos - axis->target_pos);
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	699a      	ldr	r2, [r3, #24]
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	695b      	ldr	r3, [r3, #20]
 800084a:	429a      	cmp	r2, r3
 800084c:	dd05      	ble.n	800085a <MC_MoveAbsolute+0xce>
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	699a      	ldr	r2, [r3, #24]
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	695b      	ldr	r3, [r3, #20]
 8000856:	1ad3      	subs	r3, r2, r3
 8000858:	e004      	b.n	8000864 <MC_MoveAbsolute+0xd8>
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	695a      	ldr	r2, [r3, #20]
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	699b      	ldr	r3, [r3, #24]
 8000862:	1ad3      	subs	r3, r2, r3
 8000864:	68fa      	ldr	r2, [r7, #12]
 8000866:	61d3      	str	r3, [r2, #28]
		// 4. Chuyển trạng thái sang Tăng tốc để bộ Handler bắt đầu làm việc
		axis->state = START_RUN;
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	2201      	movs	r2, #1
 800086c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		axis->busy = 0x01U;
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	2201      	movs	r2, #1
 8000874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
		axis->done = 0x00U;
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	2200      	movs	r2, #0
 800087c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
	    axis->counter_pos=0x00U;
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	2200      	movs	r2, #0
 8000884:	621a      	str	r2, [r3, #32]
	    axis->current_speed=SET_SPEED_1000HZ;
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800088c:	625a      	str	r2, [r3, #36]	@ 0x24
 800088e:	e002      	b.n	8000896 <MC_MoveAbsolute+0x10a>
		if(axis->state == AXIS_ERROR || axis->busy == 0x01) return;
 8000890:	bf00      	nop
 8000892:	e000      	b.n	8000896 <MC_MoveAbsolute+0x10a>
			return; // Đã ở đúng vị trí
 8000894:	bf00      	nop
	    // CƯỠNG BỨC cập nhật giá trị từ vùng đệm vào thanh ghi thực thi CỦA timer đếm xung
}
 8000896:	3710      	adds	r7, #16
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	10624dd3 	.word	0x10624dd3
 80008a0:	0800d604 	.word	0x0800d604

080008a4 <Timer_PWM_Chanal_Start>:
void Timer_PWM_Chanal_Start(MC_Axis_t* axis)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
	// RESET BỘ ĐẾM COUNTER CỦA TIMER PHÁT XUNG VÀ TIMER ĐẾM XUNG
	__HAL_TIM_SET_COUNTER(axis->htim, 0);
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	2200      	movs	r2, #0
 80008b4:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(axis->htim_counter, 0);
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	685b      	ldr	r3, [r3, #4]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	2200      	movs	r2, #0
 80008be:	625a      	str	r2, [r3, #36]	@ 0x24
	//	 SET SỐ XUNG CẦN ĐẾM CỦA TIMER ĐẾN XUNG ĐỂ DỪNG XUNG CỦA TIMER PHÁT XUNG
	__HAL_TIM_SET_AUTORELOAD(axis->htim_counter, axis->delta_pos);
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	69da      	ldr	r2, [r3, #28]
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	685b      	ldr	r3, [r3, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	69da      	ldr	r2, [r3, #28]
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	685b      	ldr	r3, [r3, #4]
 80008d4:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(axis->htim_counter, axis->channel_counter, axis->delta_pos);
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	68db      	ldr	r3, [r3, #12]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d106      	bne.n	80008ec <Timer_PWM_Chanal_Start+0x48>
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	69da      	ldr	r2, [r3, #28]
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	685b      	ldr	r3, [r3, #4]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80008ea:	e01e      	b.n	800092a <Timer_PWM_Chanal_Start+0x86>
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	68db      	ldr	r3, [r3, #12]
 80008f0:	2b04      	cmp	r3, #4
 80008f2:	d107      	bne.n	8000904 <Timer_PWM_Chanal_Start+0x60>
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	69d9      	ldr	r1, [r3, #28]
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	685b      	ldr	r3, [r3, #4]
 80008fc:	681a      	ldr	r2, [r3, #0]
 80008fe:	460b      	mov	r3, r1
 8000900:	6393      	str	r3, [r2, #56]	@ 0x38
 8000902:	e012      	b.n	800092a <Timer_PWM_Chanal_Start+0x86>
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	68db      	ldr	r3, [r3, #12]
 8000908:	2b08      	cmp	r3, #8
 800090a:	d107      	bne.n	800091c <Timer_PWM_Chanal_Start+0x78>
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	69d9      	ldr	r1, [r3, #28]
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	685b      	ldr	r3, [r3, #4]
 8000914:	681a      	ldr	r2, [r3, #0]
 8000916:	460b      	mov	r3, r1
 8000918:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800091a:	e006      	b.n	800092a <Timer_PWM_Chanal_Start+0x86>
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	69d9      	ldr	r1, [r3, #28]
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	685b      	ldr	r3, [r3, #4]
 8000924:	681a      	ldr	r2, [r3, #0]
 8000926:	460b      	mov	r3, r1
 8000928:	6413      	str	r3, [r2, #64]	@ 0x40
	axis->htim_counter->Instance->EGR = TIM_EGR_UG;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	685b      	ldr	r3, [r3, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	2201      	movs	r2, #1
 8000932:	615a      	str	r2, [r3, #20]
    // set tần só ban đầu của timer phát xung là 15 hz, lúc khởi động coi tần số gần bằng min là 1kHz
    __HAL_TIM_SET_AUTORELOAD(axis->htim, SET_FREQ_1KHZ);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800093e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000948:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, (SET_FREQ_1KHZ/2));
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	689b      	ldr	r3, [r3, #8]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d106      	bne.n	8000960 <Timer_PWM_Chanal_Start+0xbc>
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800095c:	635a      	str	r2, [r3, #52]	@ 0x34
 800095e:	e01b      	b.n	8000998 <Timer_PWM_Chanal_Start+0xf4>
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	689b      	ldr	r3, [r3, #8]
 8000964:	2b04      	cmp	r3, #4
 8000966:	d106      	bne.n	8000976 <Timer_PWM_Chanal_Start+0xd2>
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	681a      	ldr	r2, [r3, #0]
 800096e:	f240 13f3 	movw	r3, #499	@ 0x1f3
 8000972:	6393      	str	r3, [r2, #56]	@ 0x38
 8000974:	e010      	b.n	8000998 <Timer_PWM_Chanal_Start+0xf4>
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	689b      	ldr	r3, [r3, #8]
 800097a:	2b08      	cmp	r3, #8
 800097c:	d106      	bne.n	800098c <Timer_PWM_Chanal_Start+0xe8>
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	681a      	ldr	r2, [r3, #0]
 8000984:	f240 13f3 	movw	r3, #499	@ 0x1f3
 8000988:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800098a:	e005      	b.n	8000998 <Timer_PWM_Chanal_Start+0xf4>
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	681a      	ldr	r2, [r3, #0]
 8000992:	f240 13f3 	movw	r3, #499	@ 0x1f3
 8000996:	6413      	str	r3, [r2, #64]	@ 0x40

    axis->htim->Instance->EGR = TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	2201      	movs	r2, #1
 80009a0:	615a      	str	r2, [r3, #20]
}
 80009a2:	bf00      	nop
 80009a4:	370c      	adds	r7, #12
 80009a6:	46bd      	mov	sp, r7
 80009a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ac:	4770      	bx	lr

080009ae <MC_MoveHomeAbsolute>:

	taget_move = (axis->current_pos + distance);
	MC_MoveAbsolute(axis,taget_move,freq);
}
uint8_t MC_MoveHomeAbsolute(MC_Axis_t* axis)
{
 80009ae:	b480      	push	{r7}
 80009b0:	b083      	sub	sp, #12
 80009b2:	af00      	add	r7, sp, #0
 80009b4:	6078      	str	r0, [r7, #4]
	if(axis->busy != 0x00U)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80009bc:	b2db      	uxtb	r3, r3
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d036      	beq.n	8000a30 <MC_MoveHomeAbsolute+0x82>
	{
		__HAL_TIM_SET_COMPARE(axis->htim, axis->channel, 0x00u);
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	689b      	ldr	r3, [r3, #8]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d105      	bne.n	80009d6 <MC_MoveHomeAbsolute+0x28>
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	2200      	movs	r2, #0
 80009d2:	635a      	str	r2, [r3, #52]	@ 0x34
 80009d4:	e018      	b.n	8000a08 <MC_MoveHomeAbsolute+0x5a>
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	689b      	ldr	r3, [r3, #8]
 80009da:	2b04      	cmp	r3, #4
 80009dc:	d105      	bne.n	80009ea <MC_MoveHomeAbsolute+0x3c>
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	681a      	ldr	r2, [r3, #0]
 80009e4:	2300      	movs	r3, #0
 80009e6:	6393      	str	r3, [r2, #56]	@ 0x38
 80009e8:	e00e      	b.n	8000a08 <MC_MoveHomeAbsolute+0x5a>
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	689b      	ldr	r3, [r3, #8]
 80009ee:	2b08      	cmp	r3, #8
 80009f0:	d105      	bne.n	80009fe <MC_MoveHomeAbsolute+0x50>
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	2300      	movs	r3, #0
 80009fa:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80009fc:	e004      	b.n	8000a08 <MC_MoveHomeAbsolute+0x5a>
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	681a      	ldr	r2, [r3, #0]
 8000a04:	2300      	movs	r3, #0
 8000a06:	6413      	str	r3, [r2, #64]	@ 0x40
		axis->htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	695a      	ldr	r2, [r3, #20]
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	f042 0201 	orr.w	r2, r2, #1
 8000a1a:	615a      	str	r2, [r3, #20]
		axis->ramp_time=0x00U;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	2200      	movs	r2, #0
 8000a20:	635a      	str	r2, [r3, #52]	@ 0x34
		axis->state = STANDSTILL;
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	2200      	movs	r2, #0
 8000a26:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		axis->current_speed = 0x00U;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	return 0x01U;
 8000a30:	2301      	movs	r3, #1
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	370c      	adds	r7, #12
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr
	...

08000a40 <Emergency_Stop>:
void Emergency_Stop(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 8000a46:	2300      	movs	r3, #0
 8000a48:	607b      	str	r3, [r7, #4]
 8000a4a:	e00b      	b.n	8000a64 <Emergency_Stop+0x24>
	{
		MC_MoveHomeAbsolute(&Rotbot_axis[i]);// thay đổi tần số ở đây
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	224c      	movs	r2, #76	@ 0x4c
 8000a50:	fb02 f303 	mul.w	r3, r2, r3
 8000a54:	4a07      	ldr	r2, [pc, #28]	@ (8000a74 <Emergency_Stop+0x34>)
 8000a56:	4413      	add	r3, r2
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f7ff ffa8 	bl	80009ae <MC_MoveHomeAbsolute>
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	3301      	adds	r3, #1
 8000a62:	607b      	str	r3, [r7, #4]
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	2b02      	cmp	r3, #2
 8000a68:	ddf0      	ble.n	8000a4c <Emergency_Stop+0xc>
	}
}
 8000a6a:	bf00      	nop
 8000a6c:	bf00      	nop
 8000a6e:	3708      	adds	r7, #8
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	20000194 	.word	0x20000194

08000a78 <Interrup_gpio_OX>:
void Interrup_gpio_OX(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
		GPIOA->ODR &=~(1<<9u);
 8000a7c:	4b20      	ldr	r3, [pc, #128]	@ (8000b00 <Interrup_gpio_OX+0x88>)
 8000a7e:	695b      	ldr	r3, [r3, #20]
 8000a80:	4a1f      	ldr	r2, [pc, #124]	@ (8000b00 <Interrup_gpio_OX+0x88>)
 8000a82:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000a86:	6153      	str	r3, [r2, #20]
        __HAL_TIM_SET_COMPARE(Rotbot_axis[AXIT_X_ROBOT].htim, Rotbot_axis[AXIT_X_ROBOT].channel, 0x00u);
 8000a88:	4b1e      	ldr	r3, [pc, #120]	@ (8000b04 <Interrup_gpio_OX+0x8c>)
 8000a8a:	689b      	ldr	r3, [r3, #8]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d105      	bne.n	8000a9c <Interrup_gpio_OX+0x24>
 8000a90:	4b1c      	ldr	r3, [pc, #112]	@ (8000b04 <Interrup_gpio_OX+0x8c>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	2200      	movs	r2, #0
 8000a98:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a9a:	e018      	b.n	8000ace <Interrup_gpio_OX+0x56>
 8000a9c:	4b19      	ldr	r3, [pc, #100]	@ (8000b04 <Interrup_gpio_OX+0x8c>)
 8000a9e:	689b      	ldr	r3, [r3, #8]
 8000aa0:	2b04      	cmp	r3, #4
 8000aa2:	d105      	bne.n	8000ab0 <Interrup_gpio_OX+0x38>
 8000aa4:	4b17      	ldr	r3, [pc, #92]	@ (8000b04 <Interrup_gpio_OX+0x8c>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	681a      	ldr	r2, [r3, #0]
 8000aaa:	2300      	movs	r3, #0
 8000aac:	6393      	str	r3, [r2, #56]	@ 0x38
 8000aae:	e00e      	b.n	8000ace <Interrup_gpio_OX+0x56>
 8000ab0:	4b14      	ldr	r3, [pc, #80]	@ (8000b04 <Interrup_gpio_OX+0x8c>)
 8000ab2:	689b      	ldr	r3, [r3, #8]
 8000ab4:	2b08      	cmp	r3, #8
 8000ab6:	d105      	bne.n	8000ac4 <Interrup_gpio_OX+0x4c>
 8000ab8:	4b12      	ldr	r3, [pc, #72]	@ (8000b04 <Interrup_gpio_OX+0x8c>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	681a      	ldr	r2, [r3, #0]
 8000abe:	2300      	movs	r3, #0
 8000ac0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000ac2:	e004      	b.n	8000ace <Interrup_gpio_OX+0x56>
 8000ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b04 <Interrup_gpio_OX+0x8c>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	681a      	ldr	r2, [r3, #0]
 8000aca:	2300      	movs	r3, #0
 8000acc:	6413      	str	r3, [r2, #64]	@ 0x40
        Rotbot_axis[AXIT_X_ROBOT].htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000ace:	4b0d      	ldr	r3, [pc, #52]	@ (8000b04 <Interrup_gpio_OX+0x8c>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	695a      	ldr	r2, [r3, #20]
 8000ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8000b04 <Interrup_gpio_OX+0x8c>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	f042 0201 	orr.w	r2, r2, #1
 8000ae0:	615a      	str	r2, [r3, #20]
        Rotbot_axis[AXIT_X_ROBOT].ramp_time=0x00U;
 8000ae2:	4b08      	ldr	r3, [pc, #32]	@ (8000b04 <Interrup_gpio_OX+0x8c>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	635a      	str	r2, [r3, #52]	@ 0x34
        Rotbot_axis[AXIT_X_ROBOT].state = STANDSTILL;
 8000ae8:	4b06      	ldr	r3, [pc, #24]	@ (8000b04 <Interrup_gpio_OX+0x8c>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        Rotbot_axis[AXIT_X_ROBOT].current_speed=0x00U;
 8000af0:	4b04      	ldr	r3, [pc, #16]	@ (8000b04 <Interrup_gpio_OX+0x8c>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000af6:	bf00      	nop
 8000af8:	46bd      	mov	sp, r7
 8000afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afe:	4770      	bx	lr
 8000b00:	40020000 	.word	0x40020000
 8000b04:	20000194 	.word	0x20000194

08000b08 <Interrup_gpio_OY>:
void Interrup_gpio_OY(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
	GPIOC->ODR &=~(1<<7U);
 8000b0c:	4b21      	ldr	r3, [pc, #132]	@ (8000b94 <Interrup_gpio_OY+0x8c>)
 8000b0e:	695b      	ldr	r3, [r3, #20]
 8000b10:	4a20      	ldr	r2, [pc, #128]	@ (8000b94 <Interrup_gpio_OY+0x8c>)
 8000b12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000b16:	6153      	str	r3, [r2, #20]
    __HAL_TIM_SET_COMPARE(Rotbot_axis[AXIT_Y_ROBOT].htim, Rotbot_axis[AXIT_Y_ROBOT].channel, 0x00u);
 8000b18:	4b1f      	ldr	r3, [pc, #124]	@ (8000b98 <Interrup_gpio_OY+0x90>)
 8000b1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d105      	bne.n	8000b2c <Interrup_gpio_OY+0x24>
 8000b20:	4b1d      	ldr	r3, [pc, #116]	@ (8000b98 <Interrup_gpio_OY+0x90>)
 8000b22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	2200      	movs	r2, #0
 8000b28:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b2a:	e018      	b.n	8000b5e <Interrup_gpio_OY+0x56>
 8000b2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000b98 <Interrup_gpio_OY+0x90>)
 8000b2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000b30:	2b04      	cmp	r3, #4
 8000b32:	d105      	bne.n	8000b40 <Interrup_gpio_OY+0x38>
 8000b34:	4b18      	ldr	r3, [pc, #96]	@ (8000b98 <Interrup_gpio_OY+0x90>)
 8000b36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b38:	681a      	ldr	r2, [r3, #0]
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	6393      	str	r3, [r2, #56]	@ 0x38
 8000b3e:	e00e      	b.n	8000b5e <Interrup_gpio_OY+0x56>
 8000b40:	4b15      	ldr	r3, [pc, #84]	@ (8000b98 <Interrup_gpio_OY+0x90>)
 8000b42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000b44:	2b08      	cmp	r3, #8
 8000b46:	d105      	bne.n	8000b54 <Interrup_gpio_OY+0x4c>
 8000b48:	4b13      	ldr	r3, [pc, #76]	@ (8000b98 <Interrup_gpio_OY+0x90>)
 8000b4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b4c:	681a      	ldr	r2, [r3, #0]
 8000b4e:	2300      	movs	r3, #0
 8000b50:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000b52:	e004      	b.n	8000b5e <Interrup_gpio_OY+0x56>
 8000b54:	4b10      	ldr	r3, [pc, #64]	@ (8000b98 <Interrup_gpio_OY+0x90>)
 8000b56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	6413      	str	r3, [r2, #64]	@ 0x40
    Rotbot_axis[AXIT_Y_ROBOT].htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000b5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b98 <Interrup_gpio_OY+0x90>)
 8000b60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	695a      	ldr	r2, [r3, #20]
 8000b66:	4b0c      	ldr	r3, [pc, #48]	@ (8000b98 <Interrup_gpio_OY+0x90>)
 8000b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	f042 0201 	orr.w	r2, r2, #1
 8000b70:	615a      	str	r2, [r3, #20]
    Rotbot_axis[AXIT_Y_ROBOT].ramp_time=0x00U;
 8000b72:	4b09      	ldr	r3, [pc, #36]	@ (8000b98 <Interrup_gpio_OY+0x90>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    Rotbot_axis[AXIT_Y_ROBOT].state = STANDSTILL;
 8000b7a:	4b07      	ldr	r3, [pc, #28]	@ (8000b98 <Interrup_gpio_OY+0x90>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    Rotbot_axis[AXIT_Y_ROBOT].current_speed=0x00U;
 8000b82:	4b05      	ldr	r3, [pc, #20]	@ (8000b98 <Interrup_gpio_OY+0x90>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8000b88:	bf00      	nop
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	40020800 	.word	0x40020800
 8000b98:	20000194 	.word	0x20000194

08000b9c <Interrup_gpio_OZ>:
void Interrup_gpio_OZ(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
	GPIOC->ODR &=~(1<<9U);
 8000ba0:	4b26      	ldr	r3, [pc, #152]	@ (8000c3c <Interrup_gpio_OZ+0xa0>)
 8000ba2:	695b      	ldr	r3, [r3, #20]
 8000ba4:	4a25      	ldr	r2, [pc, #148]	@ (8000c3c <Interrup_gpio_OZ+0xa0>)
 8000ba6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000baa:	6153      	str	r3, [r2, #20]
	__HAL_TIM_SET_COMPARE(Rotbot_axis[AXIT_Z_ROBOT].htim, Rotbot_axis[AXIT_Z_ROBOT].channel, 0x00u);
 8000bac:	4b24      	ldr	r3, [pc, #144]	@ (8000c40 <Interrup_gpio_OZ+0xa4>)
 8000bae:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d106      	bne.n	8000bc4 <Interrup_gpio_OZ+0x28>
 8000bb6:	4b22      	ldr	r3, [pc, #136]	@ (8000c40 <Interrup_gpio_OZ+0xa4>)
 8000bb8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bc2:	e01d      	b.n	8000c00 <Interrup_gpio_OZ+0x64>
 8000bc4:	4b1e      	ldr	r3, [pc, #120]	@ (8000c40 <Interrup_gpio_OZ+0xa4>)
 8000bc6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000bca:	2b04      	cmp	r3, #4
 8000bcc:	d106      	bne.n	8000bdc <Interrup_gpio_OZ+0x40>
 8000bce:	4b1c      	ldr	r3, [pc, #112]	@ (8000c40 <Interrup_gpio_OZ+0xa4>)
 8000bd0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000bd4:	681a      	ldr	r2, [r3, #0]
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	6393      	str	r3, [r2, #56]	@ 0x38
 8000bda:	e011      	b.n	8000c00 <Interrup_gpio_OZ+0x64>
 8000bdc:	4b18      	ldr	r3, [pc, #96]	@ (8000c40 <Interrup_gpio_OZ+0xa4>)
 8000bde:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000be2:	2b08      	cmp	r3, #8
 8000be4:	d106      	bne.n	8000bf4 <Interrup_gpio_OZ+0x58>
 8000be6:	4b16      	ldr	r3, [pc, #88]	@ (8000c40 <Interrup_gpio_OZ+0xa4>)
 8000be8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000bec:	681a      	ldr	r2, [r3, #0]
 8000bee:	2300      	movs	r3, #0
 8000bf0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000bf2:	e005      	b.n	8000c00 <Interrup_gpio_OZ+0x64>
 8000bf4:	4b12      	ldr	r3, [pc, #72]	@ (8000c40 <Interrup_gpio_OZ+0xa4>)
 8000bf6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000bfa:	681a      	ldr	r2, [r3, #0]
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	6413      	str	r3, [r2, #64]	@ 0x40
    Rotbot_axis[AXIT_Z_ROBOT].htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000c00:	4b0f      	ldr	r3, [pc, #60]	@ (8000c40 <Interrup_gpio_OZ+0xa4>)
 8000c02:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	695a      	ldr	r2, [r3, #20]
 8000c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c40 <Interrup_gpio_OZ+0xa4>)
 8000c0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	f042 0201 	orr.w	r2, r2, #1
 8000c16:	615a      	str	r2, [r3, #20]
    Rotbot_axis[AXIT_Z_ROBOT].ramp_time=0x00U;
 8000c18:	4b09      	ldr	r3, [pc, #36]	@ (8000c40 <Interrup_gpio_OZ+0xa4>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    Rotbot_axis[AXIT_Z_ROBOT].state = STANDSTILL;
 8000c20:	4b07      	ldr	r3, [pc, #28]	@ (8000c40 <Interrup_gpio_OZ+0xa4>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
    Rotbot_axis[AXIT_Z_ROBOT].current_speed=0x00U;
 8000c28:	4b05      	ldr	r3, [pc, #20]	@ (8000c40 <Interrup_gpio_OZ+0xa4>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	40020800 	.word	0x40020800
 8000c40:	20000194 	.word	0x20000194

08000c44 <Motor_Busy>:
        Rotbot_axis[AXIT_Z_ROBOT].current_speed=0x00U;
	}

}
uint8_t Motor_Busy(void)// kiểm tra xem 3 trục robot có đã goàn toàn dừng lại chưa
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
	return (Rotbot_axis[0].busy || Rotbot_axis[1].busy || Rotbot_axis[2].busy) ;;
 8000c48:	4b0d      	ldr	r3, [pc, #52]	@ (8000c80 <Motor_Busy+0x3c>)
 8000c4a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d10b      	bne.n	8000c6c <Motor_Busy+0x28>
 8000c54:	4b0a      	ldr	r3, [pc, #40]	@ (8000c80 <Motor_Busy+0x3c>)
 8000c56:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d105      	bne.n	8000c6c <Motor_Busy+0x28>
 8000c60:	4b07      	ldr	r3, [pc, #28]	@ (8000c80 <Motor_Busy+0x3c>)
 8000c62:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <Motor_Busy+0x2c>
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	e000      	b.n	8000c72 <Motor_Busy+0x2e>
 8000c70:	2300      	movs	r3, #0
 8000c72:	b2db      	uxtb	r3, r3
}
 8000c74:	4618      	mov	r0, r3
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	20000194 	.word	0x20000194

08000c84 <Move_Home_3Step>:
uint8_t Move_Home_3Step(volatile uint8_t * home_tep)// về home 3 giai đoạn
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
	//uint8_t result=0x00U;
	static uint16_t counter_100=0x00U;
	static uint8_t onetime=0x00U;
	static uint8_t step=0x00U;
	static uint16_t time=0x00U;
	if( *home_tep == 0x01)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	2b01      	cmp	r3, #1
 8000c94:	d105      	bne.n	8000ca2 <Move_Home_3Step+0x1e>
	{
		step=0x01U;
 8000c96:	4ba4      	ldr	r3, [pc, #656]	@ (8000f28 <Move_Home_3Step+0x2a4>)
 8000c98:	2201      	movs	r2, #1
 8000c9a:	701a      	strb	r2, [r3, #0]
		*home_tep = 0x02U;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2202      	movs	r2, #2
 8000ca0:	701a      	strb	r2, [r3, #0]

	}
	switch(step)
 8000ca2:	4ba1      	ldr	r3, [pc, #644]	@ (8000f28 <Move_Home_3Step+0x2a4>)
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	3b01      	subs	r3, #1
 8000ca8:	2b04      	cmp	r3, #4
 8000caa:	f200 81db 	bhi.w	8001064 <Move_Home_3Step+0x3e0>
 8000cae:	a201      	add	r2, pc, #4	@ (adr r2, 8000cb4 <Move_Home_3Step+0x30>)
 8000cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cb4:	08000cc9 	.word	0x08000cc9
 8000cb8:	08000d6d 	.word	0x08000d6d
 8000cbc:	08000e75 	.word	0x08000e75
 8000cc0:	08000f45 	.word	0x08000f45
 8000cc4:	08000ffd 	.word	0x08000ffd
	{
		case 0x01U:
		{
            // step 1 : đưa Z VỀ 0 trước
			if(onetime==0x00U)
 8000cc8:	4b98      	ldr	r3, [pc, #608]	@ (8000f2c <Move_Home_3Step+0x2a8>)
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d125      	bne.n	8000d1c <Move_Home_3Step+0x98>
			{
				if(Motor_Busy()==0x00U)
 8000cd0:	f7ff ffb8 	bl	8000c44 <Motor_Busy>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d120      	bne.n	8000d1c <Move_Home_3Step+0x98>
				{
					Rotbot_axis[2].current_pos=13000U;
 8000cda:	4b95      	ldr	r3, [pc, #596]	@ (8000f30 <Move_Home_3Step+0x2ac>)
 8000cdc:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8000ce0:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
					if(Get_State_Sensor(AXIT_Z_ROBOT)==0x00U) MC_MoveAbsolute(&Rotbot_axis[2],0x00U,5000U);// di chuyển về home
 8000ce4:	2002      	movs	r0, #2
 8000ce6:	f000 ff9d 	bl	8001c24 <Get_State_Sensor>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d105      	bne.n	8000cfc <Move_Home_3Step+0x78>
 8000cf0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	488f      	ldr	r0, [pc, #572]	@ (8000f34 <Move_Home_3Step+0x2b0>)
 8000cf8:	f7ff fd48 	bl	800078c <MC_MoveAbsolute>
					if(++counter_100 >= 2U)
 8000cfc:	4b8e      	ldr	r3, [pc, #568]	@ (8000f38 <Move_Home_3Step+0x2b4>)
 8000cfe:	881b      	ldrh	r3, [r3, #0]
 8000d00:	3301      	adds	r3, #1
 8000d02:	b29a      	uxth	r2, r3
 8000d04:	4b8c      	ldr	r3, [pc, #560]	@ (8000f38 <Move_Home_3Step+0x2b4>)
 8000d06:	801a      	strh	r2, [r3, #0]
 8000d08:	4b8b      	ldr	r3, [pc, #556]	@ (8000f38 <Move_Home_3Step+0x2b4>)
 8000d0a:	881b      	ldrh	r3, [r3, #0]
 8000d0c:	2b01      	cmp	r3, #1
 8000d0e:	d905      	bls.n	8000d1c <Move_Home_3Step+0x98>
					{
						onetime=0x01U;
 8000d10:	4b86      	ldr	r3, [pc, #536]	@ (8000f2c <Move_Home_3Step+0x2a8>)
 8000d12:	2201      	movs	r2, #1
 8000d14:	701a      	strb	r2, [r3, #0]
						counter_100=0x00U;
 8000d16:	4b88      	ldr	r3, [pc, #544]	@ (8000f38 <Move_Home_3Step+0x2b4>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	801a      	strh	r2, [r3, #0]
					}
				}
			}
			if(Get_State_Sensor(AXIT_Z_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Z_ROBOT]);// nếu chạm home thì dừng
 8000d1c:	2002      	movs	r0, #2
 8000d1e:	f000 ff81 	bl	8001c24 <Get_State_Sensor>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d002      	beq.n	8000d2e <Move_Home_3Step+0xaa>
 8000d28:	4882      	ldr	r0, [pc, #520]	@ (8000f34 <Move_Home_3Step+0x2b0>)
 8000d2a:	f7ff fe40 	bl	80009ae <MC_MoveHomeAbsolute>
			if(Motor_Busy()==0x00U)
 8000d2e:	f7ff ff89 	bl	8000c44 <Motor_Busy>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d115      	bne.n	8000d64 <Move_Home_3Step+0xe0>
			{
				if(++time>=1000U)
 8000d38:	4b80      	ldr	r3, [pc, #512]	@ (8000f3c <Move_Home_3Step+0x2b8>)
 8000d3a:	881b      	ldrh	r3, [r3, #0]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	b29a      	uxth	r2, r3
 8000d40:	4b7e      	ldr	r3, [pc, #504]	@ (8000f3c <Move_Home_3Step+0x2b8>)
 8000d42:	801a      	strh	r2, [r3, #0]
 8000d44:	4b7d      	ldr	r3, [pc, #500]	@ (8000f3c <Move_Home_3Step+0x2b8>)
 8000d46:	881b      	ldrh	r3, [r3, #0]
 8000d48:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000d4c:	f0c0 818c 	bcc.w	8001068 <Move_Home_3Step+0x3e4>
				{
					time =0x00U;
 8000d50:	4b7a      	ldr	r3, [pc, #488]	@ (8000f3c <Move_Home_3Step+0x2b8>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	801a      	strh	r2, [r3, #0]
					step=0x02U;
 8000d56:	4b74      	ldr	r3, [pc, #464]	@ (8000f28 <Move_Home_3Step+0x2a4>)
 8000d58:	2202      	movs	r2, #2
 8000d5a:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000d5c:	4b73      	ldr	r3, [pc, #460]	@ (8000f2c <Move_Home_3Step+0x2a8>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	701a      	strb	r2, [r3, #0]
				}
			}
			else time=0x00U;
		}
		break;
 8000d62:	e181      	b.n	8001068 <Move_Home_3Step+0x3e4>
			else time=0x00U;
 8000d64:	4b75      	ldr	r3, [pc, #468]	@ (8000f3c <Move_Home_3Step+0x2b8>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	801a      	strh	r2, [r3, #0]
		break;
 8000d6a:	e17d      	b.n	8001068 <Move_Home_3Step+0x3e4>
		case 0x02U:
		{
			// step 2 : về home max 2 trục 550cm và 280cm, NẾU chạm home ở ngắt ngoài thì cho về MC_Stop
			if(onetime==0x00U)
 8000d6c:	4b6f      	ldr	r3, [pc, #444]	@ (8000f2c <Move_Home_3Step+0x2a8>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d145      	bne.n	8000e00 <Move_Home_3Step+0x17c>
			{
				if(Motor_Busy()==0x00U)
 8000d74:	f7ff ff66 	bl	8000c44 <Motor_Busy>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d140      	bne.n	8000e00 <Move_Home_3Step+0x17c>
				{
					Rotbot_axis[0].current_pos=55000U;
 8000d7e:	4b6c      	ldr	r3, [pc, #432]	@ (8000f30 <Move_Home_3Step+0x2ac>)
 8000d80:	f24d 62d8 	movw	r2, #55000	@ 0xd6d8
 8000d84:	615a      	str	r2, [r3, #20]
					Rotbot_axis[1].current_pos=28000U;
 8000d86:	4b6a      	ldr	r3, [pc, #424]	@ (8000f30 <Move_Home_3Step+0x2ac>)
 8000d88:	f646 5260 	movw	r2, #28000	@ 0x6d60
 8000d8c:	661a      	str	r2, [r3, #96]	@ 0x60
					Rotbot_axis[2].current_pos=13000U;
 8000d8e:	4b68      	ldr	r3, [pc, #416]	@ (8000f30 <Move_Home_3Step+0x2ac>)
 8000d90:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8000d94:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
					if(Get_State_Sensor(AXIT_X_ROBOT) ==0x00U ) MC_MoveAbsolute(&Rotbot_axis[0],0x00U,1500U);
 8000d98:	2000      	movs	r0, #0
 8000d9a:	f000 ff43 	bl	8001c24 <Get_State_Sensor>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d105      	bne.n	8000db0 <Move_Home_3Step+0x12c>
 8000da4:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000da8:	2100      	movs	r1, #0
 8000daa:	4861      	ldr	r0, [pc, #388]	@ (8000f30 <Move_Home_3Step+0x2ac>)
 8000dac:	f7ff fcee 	bl	800078c <MC_MoveAbsolute>
					if(Get_State_Sensor(AXIT_Y_ROBOT) ==0x00U) MC_MoveAbsolute(&Rotbot_axis[1],0x00U,1500U);
 8000db0:	2001      	movs	r0, #1
 8000db2:	f000 ff37 	bl	8001c24 <Get_State_Sensor>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d105      	bne.n	8000dc8 <Move_Home_3Step+0x144>
 8000dbc:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	485f      	ldr	r0, [pc, #380]	@ (8000f40 <Move_Home_3Step+0x2bc>)
 8000dc4:	f7ff fce2 	bl	800078c <MC_MoveAbsolute>
					if(Get_State_Sensor(AXIT_Z_ROBOT) ==0x00U) MC_MoveAbsolute(&Rotbot_axis[2],0x00U,1500U);
 8000dc8:	2002      	movs	r0, #2
 8000dca:	f000 ff2b 	bl	8001c24 <Get_State_Sensor>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d105      	bne.n	8000de0 <Move_Home_3Step+0x15c>
 8000dd4:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4856      	ldr	r0, [pc, #344]	@ (8000f34 <Move_Home_3Step+0x2b0>)
 8000ddc:	f7ff fcd6 	bl	800078c <MC_MoveAbsolute>
				    if(++counter_100 > 1U)
 8000de0:	4b55      	ldr	r3, [pc, #340]	@ (8000f38 <Move_Home_3Step+0x2b4>)
 8000de2:	881b      	ldrh	r3, [r3, #0]
 8000de4:	3301      	adds	r3, #1
 8000de6:	b29a      	uxth	r2, r3
 8000de8:	4b53      	ldr	r3, [pc, #332]	@ (8000f38 <Move_Home_3Step+0x2b4>)
 8000dea:	801a      	strh	r2, [r3, #0]
 8000dec:	4b52      	ldr	r3, [pc, #328]	@ (8000f38 <Move_Home_3Step+0x2b4>)
 8000dee:	881b      	ldrh	r3, [r3, #0]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d905      	bls.n	8000e00 <Move_Home_3Step+0x17c>
					{
				    	onetime=0x01U;
 8000df4:	4b4d      	ldr	r3, [pc, #308]	@ (8000f2c <Move_Home_3Step+0x2a8>)
 8000df6:	2201      	movs	r2, #1
 8000df8:	701a      	strb	r2, [r3, #0]
				    	counter_100=0x00U;
 8000dfa:	4b4f      	ldr	r3, [pc, #316]	@ (8000f38 <Move_Home_3Step+0x2b4>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	801a      	strh	r2, [r3, #0]
					}
				}

			}
			if(Get_State_Sensor(AXIT_X_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_X_ROBOT]);// NẾU K CHẠM HOME LÀ LỖI
 8000e00:	2000      	movs	r0, #0
 8000e02:	f000 ff0f 	bl	8001c24 <Get_State_Sensor>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d002      	beq.n	8000e12 <Move_Home_3Step+0x18e>
 8000e0c:	4848      	ldr	r0, [pc, #288]	@ (8000f30 <Move_Home_3Step+0x2ac>)
 8000e0e:	f7ff fdce 	bl	80009ae <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Y_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Y_ROBOT]);
 8000e12:	2001      	movs	r0, #1
 8000e14:	f000 ff06 	bl	8001c24 <Get_State_Sensor>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d002      	beq.n	8000e24 <Move_Home_3Step+0x1a0>
 8000e1e:	4848      	ldr	r0, [pc, #288]	@ (8000f40 <Move_Home_3Step+0x2bc>)
 8000e20:	f7ff fdc5 	bl	80009ae <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Z_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Z_ROBOT]);
 8000e24:	2002      	movs	r0, #2
 8000e26:	f000 fefd 	bl	8001c24 <Get_State_Sensor>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d002      	beq.n	8000e36 <Move_Home_3Step+0x1b2>
 8000e30:	4840      	ldr	r0, [pc, #256]	@ (8000f34 <Move_Home_3Step+0x2b0>)
 8000e32:	f7ff fdbc 	bl	80009ae <MC_MoveHomeAbsolute>
			if(Motor_Busy()==0x00U)
 8000e36:	f7ff ff05 	bl	8000c44 <Motor_Busy>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d115      	bne.n	8000e6c <Move_Home_3Step+0x1e8>
			{
				if(++time>=1000U)
 8000e40:	4b3e      	ldr	r3, [pc, #248]	@ (8000f3c <Move_Home_3Step+0x2b8>)
 8000e42:	881b      	ldrh	r3, [r3, #0]
 8000e44:	3301      	adds	r3, #1
 8000e46:	b29a      	uxth	r2, r3
 8000e48:	4b3c      	ldr	r3, [pc, #240]	@ (8000f3c <Move_Home_3Step+0x2b8>)
 8000e4a:	801a      	strh	r2, [r3, #0]
 8000e4c:	4b3b      	ldr	r3, [pc, #236]	@ (8000f3c <Move_Home_3Step+0x2b8>)
 8000e4e:	881b      	ldrh	r3, [r3, #0]
 8000e50:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000e54:	f0c0 810a 	bcc.w	800106c <Move_Home_3Step+0x3e8>
				{
					time =0x00U;
 8000e58:	4b38      	ldr	r3, [pc, #224]	@ (8000f3c <Move_Home_3Step+0x2b8>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	801a      	strh	r2, [r3, #0]
					step=0x03U;
 8000e5e:	4b32      	ldr	r3, [pc, #200]	@ (8000f28 <Move_Home_3Step+0x2a4>)
 8000e60:	2203      	movs	r2, #3
 8000e62:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000e64:	4b31      	ldr	r3, [pc, #196]	@ (8000f2c <Move_Home_3Step+0x2a8>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	701a      	strb	r2, [r3, #0]
				}

			}
			else time=0x00U;
		}
		break;
 8000e6a:	e0ff      	b.n	800106c <Move_Home_3Step+0x3e8>
			else time=0x00U;
 8000e6c:	4b33      	ldr	r3, [pc, #204]	@ (8000f3c <Move_Home_3Step+0x2b8>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	801a      	strh	r2, [r3, #0]
		break;
 8000e72:	e0fb      	b.n	800106c <Move_Home_3Step+0x3e8>
		case 0x03U:// đi xa khoảng 5CM mỗi trục
		{

			if(onetime==0x00U)
 8000e74:	4b2d      	ldr	r3, [pc, #180]	@ (8000f2c <Move_Home_3Step+0x2a8>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d121      	bne.n	8000ec0 <Move_Home_3Step+0x23c>
			{
				Rotbot_axis[0].current_pos=0x00U;
 8000e7c:	4b2c      	ldr	r3, [pc, #176]	@ (8000f30 <Move_Home_3Step+0x2ac>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	615a      	str	r2, [r3, #20]
				Rotbot_axis[1].current_pos=0x00U;
 8000e82:	4b2b      	ldr	r3, [pc, #172]	@ (8000f30 <Move_Home_3Step+0x2ac>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	661a      	str	r2, [r3, #96]	@ 0x60
				Rotbot_axis[2].current_pos=0x00U;
 8000e88:	4b29      	ldr	r3, [pc, #164]	@ (8000f30 <Move_Home_3Step+0x2ac>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
				MC_MoveAbsolute(&Rotbot_axis[0],3000U,4000U);
 8000e90:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000e94:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000e98:	4825      	ldr	r0, [pc, #148]	@ (8000f30 <Move_Home_3Step+0x2ac>)
 8000e9a:	f7ff fc77 	bl	800078c <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[1],3000U,4000U);
 8000e9e:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000ea2:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000ea6:	4826      	ldr	r0, [pc, #152]	@ (8000f40 <Move_Home_3Step+0x2bc>)
 8000ea8:	f7ff fc70 	bl	800078c <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[2],3000U,4000U);
 8000eac:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000eb0:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000eb4:	481f      	ldr	r0, [pc, #124]	@ (8000f34 <Move_Home_3Step+0x2b0>)
 8000eb6:	f7ff fc69 	bl	800078c <MC_MoveAbsolute>
				onetime=0x01U;
 8000eba:	4b1c      	ldr	r3, [pc, #112]	@ (8000f2c <Move_Home_3Step+0x2a8>)
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	701a      	strb	r2, [r3, #0]
			}
			if(Motor_Busy()==0x00U)
 8000ec0:	f7ff fec0 	bl	8000c44 <Motor_Busy>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	f040 80d2 	bne.w	8001070 <Move_Home_3Step+0x3ec>
			{

				if(++time>=1000U)
 8000ecc:	4b1b      	ldr	r3, [pc, #108]	@ (8000f3c <Move_Home_3Step+0x2b8>)
 8000ece:	881b      	ldrh	r3, [r3, #0]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	b29a      	uxth	r2, r3
 8000ed4:	4b19      	ldr	r3, [pc, #100]	@ (8000f3c <Move_Home_3Step+0x2b8>)
 8000ed6:	801a      	strh	r2, [r3, #0]
 8000ed8:	4b18      	ldr	r3, [pc, #96]	@ (8000f3c <Move_Home_3Step+0x2b8>)
 8000eda:	881b      	ldrh	r3, [r3, #0]
 8000edc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ee0:	f0c0 80c6 	bcc.w	8001070 <Move_Home_3Step+0x3ec>
				{
					time =0x00U;
 8000ee4:	4b15      	ldr	r3, [pc, #84]	@ (8000f3c <Move_Home_3Step+0x2b8>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	801a      	strh	r2, [r3, #0]
					step=0x04U;
 8000eea:	4b0f      	ldr	r3, [pc, #60]	@ (8000f28 <Move_Home_3Step+0x2a4>)
 8000eec:	2204      	movs	r2, #4
 8000eee:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000ef0:	4b0e      	ldr	r3, [pc, #56]	@ (8000f2c <Move_Home_3Step+0x2a8>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	701a      	strb	r2, [r3, #0]
					Rotbot_axis[0].current_pos +=1000U;
 8000ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f30 <Move_Home_3Step+0x2ac>)
 8000ef8:	695b      	ldr	r3, [r3, #20]
 8000efa:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000efe:	461a      	mov	r2, r3
 8000f00:	4b0b      	ldr	r3, [pc, #44]	@ (8000f30 <Move_Home_3Step+0x2ac>)
 8000f02:	615a      	str	r2, [r3, #20]
					Rotbot_axis[1].current_pos +=1000U;
 8000f04:	4b0a      	ldr	r3, [pc, #40]	@ (8000f30 <Move_Home_3Step+0x2ac>)
 8000f06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f08:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	4b08      	ldr	r3, [pc, #32]	@ (8000f30 <Move_Home_3Step+0x2ac>)
 8000f10:	661a      	str	r2, [r3, #96]	@ 0x60
					Rotbot_axis[2].current_pos +=1000U;
 8000f12:	4b07      	ldr	r3, [pc, #28]	@ (8000f30 <Move_Home_3Step+0x2ac>)
 8000f14:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8000f18:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	4b04      	ldr	r3, [pc, #16]	@ (8000f30 <Move_Home_3Step+0x2ac>)
 8000f20:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
				}
			}
		}
		break;
 8000f24:	e0a4      	b.n	8001070 <Move_Home_3Step+0x3ec>
 8000f26:	bf00      	nop
 8000f28:	2000029c 	.word	0x2000029c
 8000f2c:	2000029d 	.word	0x2000029d
 8000f30:	20000194 	.word	0x20000194
 8000f34:	2000022c 	.word	0x2000022c
 8000f38:	2000029e 	.word	0x2000029e
 8000f3c:	200002a0 	.word	0x200002a0
 8000f40:	200001e0 	.word	0x200001e0
		case 0x04U://
		{
			// step 2 : về home max 2 trục 550cm và 280cm, NẾU chạm home ở ngắt ngoài thì cho về MC_Stop
			if(onetime==0x00U)
 8000f44:	4b4f      	ldr	r3, [pc, #316]	@ (8001084 <Move_Home_3Step+0x400>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d120      	bne.n	8000f8e <Move_Home_3Step+0x30a>
			{
				MC_MoveAbsolute(&Rotbot_axis[0],0x00U,1000U);
 8000f4c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f50:	2100      	movs	r1, #0
 8000f52:	484d      	ldr	r0, [pc, #308]	@ (8001088 <Move_Home_3Step+0x404>)
 8000f54:	f7ff fc1a 	bl	800078c <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[1],0x00U,1000U);
 8000f58:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	484b      	ldr	r0, [pc, #300]	@ (800108c <Move_Home_3Step+0x408>)
 8000f60:	f7ff fc14 	bl	800078c <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[2],0x00U,1000U);
 8000f64:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f68:	2100      	movs	r1, #0
 8000f6a:	4849      	ldr	r0, [pc, #292]	@ (8001090 <Move_Home_3Step+0x40c>)
 8000f6c:	f7ff fc0e 	bl	800078c <MC_MoveAbsolute>
				Rotbot_axis[0].homing=0x01U;
 8000f70:	4b45      	ldr	r3, [pc, #276]	@ (8001088 <Move_Home_3Step+0x404>)
 8000f72:	2201      	movs	r2, #1
 8000f74:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
				Rotbot_axis[1].homing=0x01U;
 8000f78:	4b43      	ldr	r3, [pc, #268]	@ (8001088 <Move_Home_3Step+0x404>)
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
				Rotbot_axis[2].homing=0x01U;
 8000f80:	4b41      	ldr	r3, [pc, #260]	@ (8001088 <Move_Home_3Step+0x404>)
 8000f82:	2201      	movs	r2, #1
 8000f84:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				onetime=0x01U;
 8000f88:	4b3e      	ldr	r3, [pc, #248]	@ (8001084 <Move_Home_3Step+0x400>)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	701a      	strb	r2, [r3, #0]
			}
			if(Get_State_Sensor(AXIT_X_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_X_ROBOT]);// NẾU K CHẠM HOME LÀ LỖI
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f000 fe48 	bl	8001c24 <Get_State_Sensor>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d002      	beq.n	8000fa0 <Move_Home_3Step+0x31c>
 8000f9a:	483b      	ldr	r0, [pc, #236]	@ (8001088 <Move_Home_3Step+0x404>)
 8000f9c:	f7ff fd07 	bl	80009ae <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Y_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Y_ROBOT]);
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f000 fe3f 	bl	8001c24 <Get_State_Sensor>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d002      	beq.n	8000fb2 <Move_Home_3Step+0x32e>
 8000fac:	4837      	ldr	r0, [pc, #220]	@ (800108c <Move_Home_3Step+0x408>)
 8000fae:	f7ff fcfe 	bl	80009ae <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Z_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Z_ROBOT]);
 8000fb2:	2002      	movs	r0, #2
 8000fb4:	f000 fe36 	bl	8001c24 <Get_State_Sensor>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d002      	beq.n	8000fc4 <Move_Home_3Step+0x340>
 8000fbe:	4834      	ldr	r0, [pc, #208]	@ (8001090 <Move_Home_3Step+0x40c>)
 8000fc0:	f7ff fcf5 	bl	80009ae <MC_MoveHomeAbsolute>
			if(Motor_Busy()==0x00U)
 8000fc4:	f7ff fe3e 	bl	8000c44 <Motor_Busy>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d152      	bne.n	8001074 <Move_Home_3Step+0x3f0>
			{
				if(++time>=1000U)
 8000fce:	4b31      	ldr	r3, [pc, #196]	@ (8001094 <Move_Home_3Step+0x410>)
 8000fd0:	881b      	ldrh	r3, [r3, #0]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	b29a      	uxth	r2, r3
 8000fd6:	4b2f      	ldr	r3, [pc, #188]	@ (8001094 <Move_Home_3Step+0x410>)
 8000fd8:	801a      	strh	r2, [r3, #0]
 8000fda:	4b2e      	ldr	r3, [pc, #184]	@ (8001094 <Move_Home_3Step+0x410>)
 8000fdc:	881b      	ldrh	r3, [r3, #0]
 8000fde:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000fe2:	d347      	bcc.n	8001074 <Move_Home_3Step+0x3f0>
				{
					time =0x00U;
 8000fe4:	4b2b      	ldr	r3, [pc, #172]	@ (8001094 <Move_Home_3Step+0x410>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	801a      	strh	r2, [r3, #0]
					onetime=0x00U;
 8000fea:	4b26      	ldr	r3, [pc, #152]	@ (8001084 <Move_Home_3Step+0x400>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	701a      	strb	r2, [r3, #0]
					step=0x05U;
 8000ff0:	4b29      	ldr	r3, [pc, #164]	@ (8001098 <Move_Home_3Step+0x414>)
 8000ff2:	2205      	movs	r2, #5
 8000ff4:	701a      	strb	r2, [r3, #0]
					Reset_position();
 8000ff6:	f7ff fae9 	bl	80005cc <Reset_position>

				}
			}
		}
		break;
 8000ffa:	e03b      	b.n	8001074 <Move_Home_3Step+0x3f0>
		case 0x05U://
		{
			if(onetime==0x00U)
 8000ffc:	4b21      	ldr	r3, [pc, #132]	@ (8001084 <Move_Home_3Step+0x400>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d114      	bne.n	800102e <Move_Home_3Step+0x3aa>
			{
				MC_MoveAbsolute(&Rotbot_axis[0],100U,1000U);
 8001004:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001008:	2164      	movs	r1, #100	@ 0x64
 800100a:	481f      	ldr	r0, [pc, #124]	@ (8001088 <Move_Home_3Step+0x404>)
 800100c:	f7ff fbbe 	bl	800078c <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[1],100U,1000U);
 8001010:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001014:	2164      	movs	r1, #100	@ 0x64
 8001016:	481d      	ldr	r0, [pc, #116]	@ (800108c <Move_Home_3Step+0x408>)
 8001018:	f7ff fbb8 	bl	800078c <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[2],100U,1000U);
 800101c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001020:	2164      	movs	r1, #100	@ 0x64
 8001022:	481b      	ldr	r0, [pc, #108]	@ (8001090 <Move_Home_3Step+0x40c>)
 8001024:	f7ff fbb2 	bl	800078c <MC_MoveAbsolute>
				onetime=0x01U;
 8001028:	4b16      	ldr	r3, [pc, #88]	@ (8001084 <Move_Home_3Step+0x400>)
 800102a:	2201      	movs	r2, #1
 800102c:	701a      	strb	r2, [r3, #0]
			}
			if(Motor_Busy()==0x00U)
 800102e:	f7ff fe09 	bl	8000c44 <Motor_Busy>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d11f      	bne.n	8001078 <Move_Home_3Step+0x3f4>
			{
				if(++time>=1000U)
 8001038:	4b16      	ldr	r3, [pc, #88]	@ (8001094 <Move_Home_3Step+0x410>)
 800103a:	881b      	ldrh	r3, [r3, #0]
 800103c:	3301      	adds	r3, #1
 800103e:	b29a      	uxth	r2, r3
 8001040:	4b14      	ldr	r3, [pc, #80]	@ (8001094 <Move_Home_3Step+0x410>)
 8001042:	801a      	strh	r2, [r3, #0]
 8001044:	4b13      	ldr	r3, [pc, #76]	@ (8001094 <Move_Home_3Step+0x410>)
 8001046:	881b      	ldrh	r3, [r3, #0]
 8001048:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800104c:	d314      	bcc.n	8001078 <Move_Home_3Step+0x3f4>
				{
					time =0x00U;
 800104e:	4b11      	ldr	r3, [pc, #68]	@ (8001094 <Move_Home_3Step+0x410>)
 8001050:	2200      	movs	r2, #0
 8001052:	801a      	strh	r2, [r3, #0]
					onetime=0x00U;
 8001054:	4b0b      	ldr	r3, [pc, #44]	@ (8001084 <Move_Home_3Step+0x400>)
 8001056:	2200      	movs	r2, #0
 8001058:	701a      	strb	r2, [r3, #0]
					step=0x00U;
 800105a:	4b0f      	ldr	r3, [pc, #60]	@ (8001098 <Move_Home_3Step+0x414>)
 800105c:	2200      	movs	r2, #0
 800105e:	701a      	strb	r2, [r3, #0]
					return 0x01U;
 8001060:	2301      	movs	r3, #1
 8001062:	e00b      	b.n	800107c <Move_Home_3Step+0x3f8>
			}

		}
		break;
		default:
		break;
 8001064:	bf00      	nop
 8001066:	e008      	b.n	800107a <Move_Home_3Step+0x3f6>
		break;
 8001068:	bf00      	nop
 800106a:	e006      	b.n	800107a <Move_Home_3Step+0x3f6>
		break;
 800106c:	bf00      	nop
 800106e:	e004      	b.n	800107a <Move_Home_3Step+0x3f6>
		break;
 8001070:	bf00      	nop
 8001072:	e002      	b.n	800107a <Move_Home_3Step+0x3f6>
		break;
 8001074:	bf00      	nop
 8001076:	e000      	b.n	800107a <Move_Home_3Step+0x3f6>
		break;
 8001078:	bf00      	nop
	}
	return 0x00U;
 800107a:	2300      	movs	r3, #0
}
 800107c:	4618      	mov	r0, r3
 800107e:	3708      	adds	r7, #8
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	2000029d 	.word	0x2000029d
 8001088:	20000194 	.word	0x20000194
 800108c:	200001e0 	.word	0x200001e0
 8001090:	2000022c 	.word	0x2000022c
 8001094:	200002a0 	.word	0x200002a0
 8001098:	2000029c 	.word	0x2000029c

0800109c <MC_MoveLinear>:
uint8_t MC_MoveLinear(int32_t posx,int32_t posy,int32_t posz )// thời điểm kết thúc gần bằng nhau tuyệt đối
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b08a      	sub	sp, #40	@ 0x28
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	60f8      	str	r0, [r7, #12]
 80010a4:	60b9      	str	r1, [r7, #8]
 80010a6:	607a      	str	r2, [r7, #4]
	float deltaX=(float)( posx > Rotbot_axis[0].current_pos ? posx-Rotbot_axis[0].current_pos : Rotbot_axis[0].current_pos - posx);
 80010a8:	4b5d      	ldr	r3, [pc, #372]	@ (8001220 <MC_MoveLinear+0x184>)
 80010aa:	695b      	ldr	r3, [r3, #20]
 80010ac:	68fa      	ldr	r2, [r7, #12]
 80010ae:	429a      	cmp	r2, r3
 80010b0:	dd08      	ble.n	80010c4 <MC_MoveLinear+0x28>
 80010b2:	4b5b      	ldr	r3, [pc, #364]	@ (8001220 <MC_MoveLinear+0x184>)
 80010b4:	695b      	ldr	r3, [r3, #20]
 80010b6:	68fa      	ldr	r2, [r7, #12]
 80010b8:	1ad3      	subs	r3, r2, r3
 80010ba:	ee07 3a90 	vmov	s15, r3
 80010be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010c2:	e007      	b.n	80010d4 <MC_MoveLinear+0x38>
 80010c4:	4b56      	ldr	r3, [pc, #344]	@ (8001220 <MC_MoveLinear+0x184>)
 80010c6:	695a      	ldr	r2, [r3, #20]
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	1ad3      	subs	r3, r2, r3
 80010cc:	ee07 3a90 	vmov	s15, r3
 80010d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010d4:	edc7 7a07 	vstr	s15, [r7, #28]
	float deltaY=(float)( posy > Rotbot_axis[1].current_pos ? posy-Rotbot_axis[1].current_pos : Rotbot_axis[1].current_pos - posy);
 80010d8:	4b51      	ldr	r3, [pc, #324]	@ (8001220 <MC_MoveLinear+0x184>)
 80010da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010dc:	68ba      	ldr	r2, [r7, #8]
 80010de:	429a      	cmp	r2, r3
 80010e0:	dd08      	ble.n	80010f4 <MC_MoveLinear+0x58>
 80010e2:	4b4f      	ldr	r3, [pc, #316]	@ (8001220 <MC_MoveLinear+0x184>)
 80010e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010e6:	68ba      	ldr	r2, [r7, #8]
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	ee07 3a90 	vmov	s15, r3
 80010ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010f2:	e007      	b.n	8001104 <MC_MoveLinear+0x68>
 80010f4:	4b4a      	ldr	r3, [pc, #296]	@ (8001220 <MC_MoveLinear+0x184>)
 80010f6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	1ad3      	subs	r3, r2, r3
 80010fc:	ee07 3a90 	vmov	s15, r3
 8001100:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001104:	edc7 7a06 	vstr	s15, [r7, #24]
	float Lmax = (deltaX > deltaY) ? deltaX : deltaY;
 8001108:	ed97 7a07 	vldr	s14, [r7, #28]
 800110c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001110:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001118:	dd01      	ble.n	800111e <MC_MoveLinear+0x82>
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	e000      	b.n	8001120 <MC_MoveLinear+0x84>
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	617b      	str	r3, [r7, #20]
	MC_MoveAbsolute(&Rotbot_axis[2],posz,Rotbot_axis_target[2].target_speed);
 8001122:	4b40      	ldr	r3, [pc, #256]	@ (8001224 <MC_MoveLinear+0x188>)
 8001124:	edd3 7a07 	vldr	s15, [r3, #28]
 8001128:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800112c:	ee17 2a90 	vmov	r2, s15
 8001130:	6879      	ldr	r1, [r7, #4]
 8001132:	483d      	ldr	r0, [pc, #244]	@ (8001228 <MC_MoveLinear+0x18c>)
 8001134:	f7ff fb2a 	bl	800078c <MC_MoveAbsolute>
	if(Lmax==0x00U) return 0;
 8001138:	edd7 7a05 	vldr	s15, [r7, #20]
 800113c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001144:	d101      	bne.n	800114a <MC_MoveLinear+0xae>
 8001146:	2300      	movs	r3, #0
 8001148:	e065      	b.n	8001216 <MC_MoveLinear+0x17a>
	float freq_max =(float) (Rotbot_axis_target[0].target_speed > Rotbot_axis_target[1].target_speed) ? Rotbot_axis_target[0].target_speed : Rotbot_axis_target[1].target_speed;
 800114a:	4b36      	ldr	r3, [pc, #216]	@ (8001224 <MC_MoveLinear+0x188>)
 800114c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001150:	4b34      	ldr	r3, [pc, #208]	@ (8001224 <MC_MoveLinear+0x188>)
 8001152:	edd3 7a04 	vldr	s15, [r3, #16]
 8001156:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800115a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800115e:	dd02      	ble.n	8001166 <MC_MoveLinear+0xca>
 8001160:	4b30      	ldr	r3, [pc, #192]	@ (8001224 <MC_MoveLinear+0x188>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	e001      	b.n	800116a <MC_MoveLinear+0xce>
 8001166:	4b2f      	ldr	r3, [pc, #188]	@ (8001224 <MC_MoveLinear+0x188>)
 8001168:	691b      	ldr	r3, [r3, #16]
 800116a:	613b      	str	r3, [r7, #16]

	int32_t freqx=(int32_t)((freq_max*deltaX/Lmax));
 800116c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001170:	edd7 7a07 	vldr	s15, [r7, #28]
 8001174:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001178:	ed97 7a05 	vldr	s14, [r7, #20]
 800117c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001180:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001184:	ee17 3a90 	vmov	r3, s15
 8001188:	627b      	str	r3, [r7, #36]	@ 0x24

	if(freqx > Rotbot_axis_target[0].target_speed) freqx=Rotbot_axis_target[0].target_speed;
 800118a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800118c:	ee07 3a90 	vmov	s15, r3
 8001190:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001194:	4b23      	ldr	r3, [pc, #140]	@ (8001224 <MC_MoveLinear+0x188>)
 8001196:	edd3 7a01 	vldr	s15, [r3, #4]
 800119a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800119e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a2:	dd07      	ble.n	80011b4 <MC_MoveLinear+0x118>
 80011a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001224 <MC_MoveLinear+0x188>)
 80011a6:	edd3 7a01 	vldr	s15, [r3, #4]
 80011aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011ae:	ee17 3a90 	vmov	r3, s15
 80011b2:	627b      	str	r3, [r7, #36]	@ 0x24

	int32_t freqy=(int32_t)((freq_max*deltaY/Lmax));
 80011b4:	ed97 7a04 	vldr	s14, [r7, #16]
 80011b8:	edd7 7a06 	vldr	s15, [r7, #24]
 80011bc:	ee67 6a27 	vmul.f32	s13, s14, s15
 80011c0:	ed97 7a05 	vldr	s14, [r7, #20]
 80011c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011cc:	ee17 3a90 	vmov	r3, s15
 80011d0:	623b      	str	r3, [r7, #32]

	if(freqy > Rotbot_axis_target[1].target_speed) freqy=Rotbot_axis_target[1].target_speed;
 80011d2:	6a3b      	ldr	r3, [r7, #32]
 80011d4:	ee07 3a90 	vmov	s15, r3
 80011d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011dc:	4b11      	ldr	r3, [pc, #68]	@ (8001224 <MC_MoveLinear+0x188>)
 80011de:	edd3 7a04 	vldr	s15, [r3, #16]
 80011e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ea:	dd07      	ble.n	80011fc <MC_MoveLinear+0x160>
 80011ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001224 <MC_MoveLinear+0x188>)
 80011ee:	edd3 7a04 	vldr	s15, [r3, #16]
 80011f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011f6:	ee17 3a90 	vmov	r3, s15
 80011fa:	623b      	str	r3, [r7, #32]

	MC_MoveAbsolute(&Rotbot_axis[0],posx,freqx);
 80011fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011fe:	461a      	mov	r2, r3
 8001200:	68f9      	ldr	r1, [r7, #12]
 8001202:	4807      	ldr	r0, [pc, #28]	@ (8001220 <MC_MoveLinear+0x184>)
 8001204:	f7ff fac2 	bl	800078c <MC_MoveAbsolute>
	MC_MoveAbsolute(&Rotbot_axis[1],posy,freqy);
 8001208:	6a3b      	ldr	r3, [r7, #32]
 800120a:	461a      	mov	r2, r3
 800120c:	68b9      	ldr	r1, [r7, #8]
 800120e:	4807      	ldr	r0, [pc, #28]	@ (800122c <MC_MoveLinear+0x190>)
 8001210:	f7ff fabc 	bl	800078c <MC_MoveAbsolute>
	return 0x01U;
 8001214:	2301      	movs	r3, #1
}
 8001216:	4618      	mov	r0, r3
 8001218:	3728      	adds	r7, #40	@ 0x28
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	20000194 	.word	0x20000194
 8001224:	20000278 	.word	0x20000278
 8001228:	2000022c 	.word	0x2000022c
 800122c:	200001e0 	.word	0x200001e0

08001230 <MC_MoveHandle>:
void MC_MoveHandle(uint8_t axis,uint8_t status, int dir)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	603a      	str	r2, [r7, #0]
 800123a:	71fb      	strb	r3, [r7, #7]
 800123c:	460b      	mov	r3, r1
 800123e:	71bb      	strb	r3, [r7, #6]
	if(Get_home_done()==0x00U) return ;
 8001240:	f001 fc6c 	bl	8002b1c <Get_home_done>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d05c      	beq.n	8001304 <MC_MoveHandle+0xd4>
	switch(status)
 800124a:	79bb      	ldrb	r3, [r7, #6]
 800124c:	2b03      	cmp	r3, #3
 800124e:	d04f      	beq.n	80012f0 <MC_MoveHandle+0xc0>
 8001250:	2b03      	cmp	r3, #3
 8001252:	dc59      	bgt.n	8001308 <MC_MoveHandle+0xd8>
 8001254:	2b01      	cmp	r3, #1
 8001256:	d002      	beq.n	800125e <MC_MoveHandle+0x2e>
 8001258:	2b02      	cmp	r3, #2
 800125a:	d017      	beq.n	800128c <MC_MoveHandle+0x5c>
			MC_MoveHomeAbsolute(&Rotbot_axis[axis]);
		}
		break;

		default:
		break;
 800125c:	e054      	b.n	8001308 <MC_MoveHandle+0xd8>
			MC_MoveAbsolute(&Rotbot_axis[axis],dir*(Rotbot_axis[axis].max_axis),3000U);
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	224c      	movs	r2, #76	@ 0x4c
 8001262:	fb02 f303 	mul.w	r3, r2, r3
 8001266:	4a2a      	ldr	r2, [pc, #168]	@ (8001310 <MC_MoveHandle+0xe0>)
 8001268:	1898      	adds	r0, r3, r2
 800126a:	79fb      	ldrb	r3, [r7, #7]
 800126c:	4a28      	ldr	r2, [pc, #160]	@ (8001310 <MC_MoveHandle+0xe0>)
 800126e:	214c      	movs	r1, #76	@ 0x4c
 8001270:	fb01 f303 	mul.w	r3, r1, r3
 8001274:	4413      	add	r3, r2
 8001276:	3344      	adds	r3, #68	@ 0x44
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	683a      	ldr	r2, [r7, #0]
 800127c:	fb02 f303 	mul.w	r3, r2, r3
 8001280:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001284:	4619      	mov	r1, r3
 8001286:	f7ff fa81 	bl	800078c <MC_MoveAbsolute>
		break;
 800128a:	e03e      	b.n	800130a <MC_MoveHandle+0xda>
			if(dir==0x00U)
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d119      	bne.n	80012c6 <MC_MoveHandle+0x96>
				int32_t value = (Rotbot_axis[axis].current_pos > 10U) ? Rotbot_axis[axis].current_pos - 10U : 0x00U;
 8001292:	79fb      	ldrb	r3, [r7, #7]
 8001294:	4a1e      	ldr	r2, [pc, #120]	@ (8001310 <MC_MoveHandle+0xe0>)
 8001296:	214c      	movs	r1, #76	@ 0x4c
 8001298:	fb01 f303 	mul.w	r3, r1, r3
 800129c:	4413      	add	r3, r2
 800129e:	3314      	adds	r3, #20
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2b0a      	cmp	r3, #10
 80012a4:	bf38      	it	cc
 80012a6:	230a      	movcc	r3, #10
 80012a8:	3b0a      	subs	r3, #10
 80012aa:	60fb      	str	r3, [r7, #12]
				MC_MoveAbsolute(&Rotbot_axis[axis],value,5000U);
 80012ac:	79fb      	ldrb	r3, [r7, #7]
 80012ae:	224c      	movs	r2, #76	@ 0x4c
 80012b0:	fb02 f303 	mul.w	r3, r2, r3
 80012b4:	4a16      	ldr	r2, [pc, #88]	@ (8001310 <MC_MoveHandle+0xe0>)
 80012b6:	4413      	add	r3, r2
 80012b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012bc:	68f9      	ldr	r1, [r7, #12]
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff fa64 	bl	800078c <MC_MoveAbsolute>
		break;
 80012c4:	e021      	b.n	800130a <MC_MoveHandle+0xda>
				MC_MoveAbsolute(&Rotbot_axis[axis],Rotbot_axis[axis].current_pos + 10U,5000U);
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	224c      	movs	r2, #76	@ 0x4c
 80012ca:	fb02 f303 	mul.w	r3, r2, r3
 80012ce:	4a10      	ldr	r2, [pc, #64]	@ (8001310 <MC_MoveHandle+0xe0>)
 80012d0:	1898      	adds	r0, r3, r2
 80012d2:	79fb      	ldrb	r3, [r7, #7]
 80012d4:	4a0e      	ldr	r2, [pc, #56]	@ (8001310 <MC_MoveHandle+0xe0>)
 80012d6:	214c      	movs	r1, #76	@ 0x4c
 80012d8:	fb01 f303 	mul.w	r3, r1, r3
 80012dc:	4413      	add	r3, r2
 80012de:	3314      	adds	r3, #20
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	330a      	adds	r3, #10
 80012e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012e8:	4619      	mov	r1, r3
 80012ea:	f7ff fa4f 	bl	800078c <MC_MoveAbsolute>
		break;
 80012ee:	e00c      	b.n	800130a <MC_MoveHandle+0xda>
			MC_MoveHomeAbsolute(&Rotbot_axis[axis]);
 80012f0:	79fb      	ldrb	r3, [r7, #7]
 80012f2:	224c      	movs	r2, #76	@ 0x4c
 80012f4:	fb02 f303 	mul.w	r3, r2, r3
 80012f8:	4a05      	ldr	r2, [pc, #20]	@ (8001310 <MC_MoveHandle+0xe0>)
 80012fa:	4413      	add	r3, r2
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff fb56 	bl	80009ae <MC_MoveHomeAbsolute>
		break;
 8001302:	e002      	b.n	800130a <MC_MoveHandle+0xda>
	if(Get_home_done()==0x00U) return ;
 8001304:	bf00      	nop
 8001306:	e000      	b.n	800130a <MC_MoveHandle+0xda>
		break;
 8001308:	bf00      	nop
	}
}
 800130a:	3710      	adds	r7, #16
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	20000194 	.word	0x20000194

08001314 <Rotbot_controler>:
void Rotbot_controler(MC_Axis_t* axis)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
	int32_t curent_counter=0x00U;
 800131c:	2300      	movs	r3, #0
 800131e:	60fb      	str	r3, [r7, #12]
	uint32_t new_arr=0x00U;
 8001320:	2300      	movs	r3, #0
 8001322:	60bb      	str	r3, [r7, #8]
    switch (axis->state)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800132a:	b2db      	uxtb	r3, r3
 800132c:	3b01      	subs	r3, #1
 800132e:	2b04      	cmp	r3, #4
 8001330:	f200 80ae 	bhi.w	8001490 <Rotbot_controler+0x17c>
 8001334:	a201      	add	r2, pc, #4	@ (adr r2, 800133c <Rotbot_controler+0x28>)
 8001336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800133a:	bf00      	nop
 800133c:	08001351 	.word	0x08001351
 8001340:	08001381 	.word	0x08001381
 8001344:	08001405 	.word	0x08001405
 8001348:	08001423 	.word	0x08001423
 800134c:	0800146f 	.word	0x0800146f
    {
		case START_RUN:
		{
			Timer_PWM_Chanal_Start(axis);
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f7ff faa7 	bl	80008a4 <Timer_PWM_Chanal_Start>
			if(axis->homing==0x01U)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800135c:	b2db      	uxtb	r3, r3
 800135e:	2b01      	cmp	r3, #1
 8001360:	d104      	bne.n	800136c <Rotbot_controler+0x58>
			{
				axis->state =HOME_STOPPING;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2205      	movs	r2, #5
 8001366:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800136a:	e003      	b.n	8001374 <Rotbot_controler+0x60>
				//time1khz=0x00U;
			}
			else
			{
				axis->state = ACCELERATING;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2202      	movs	r2, #2
 8001370:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			}

			axis->ramp_time++;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001378:	1c5a      	adds	r2, r3, #1
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	635a      	str	r2, [r3, #52]	@ 0x34
		}
		break;
 800137e:	e08e      	b.n	800149e <Rotbot_controler+0x18a>
        case ACCELERATING://Đang tăng tốc
            // Tăng vận tốc dần dần
        	if(axis->ramp_time>=TIME_RAMPING)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001384:	2b64      	cmp	r3, #100	@ 0x64
 8001386:	d916      	bls.n	80013b6 <Rotbot_controler+0xa2>
			{
        		axis->fulse_stop = axis->counter_pos;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6a1a      	ldr	r2, [r3, #32]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	639a      	str	r2, [r3, #56]	@ 0x38
        		axis->ramp_time --;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001394:	1e5a      	subs	r2, r3, #1
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	635a      	str	r2, [r3, #52]	@ 0x34
        		axis->state = CONSTANT_VEL;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2203      	movs	r2, #3
 800139e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        		if(axis->target_speed>SET_SPEED_1000HZ) axis->current_speed = axis->target_speed;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80013aa:	d919      	bls.n	80013e0 <Rotbot_controler+0xcc>
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	625a      	str	r2, [r3, #36]	@ 0x24
 80013b4:	e014      	b.n	80013e0 <Rotbot_controler+0xcc>
        		// TÌM Số xung đã được ramping, để khi còn lại số xung này thì giảm
        		// ĐÂY Chính là số xung còn lại axis->counter_pos
			}
        	else
        	{
        		axis->current_speed = SET_SPEED_1000HZ + (uint32_t)((axis->accel)*triangle_array[axis->ramp_time]);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013c0:	4a92      	ldr	r2, [pc, #584]	@ (800160c <Rotbot_controler+0x2f8>)
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	4413      	add	r3, r2
 80013c6:	edd3 7a00 	vldr	s15, [r3]
 80013ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013d2:	ee17 3a90 	vmov	r3, s15
 80013d6:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80013da:	461a      	mov	r2, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	625a      	str	r2, [r3, #36]	@ 0x24
        	}
        	axis->ramp_time++;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013e4:	1c5a      	adds	r2, r3, #1
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	635a      	str	r2, [r3, #52]	@ 0x34
        	// có trường hợp mà thời gian chạy mà ramping chưa max mà đã dừng thì luôn luôn so sánh số xung hiện tại và tổng số xung cần băm
        	if(axis->delta_pos <= (2*axis->counter_pos))
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	69db      	ldr	r3, [r3, #28]
 80013ee:	461a      	mov	r2, r3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6a1b      	ldr	r3, [r3, #32]
 80013f4:	005b      	lsls	r3, r3, #1
 80013f6:	429a      	cmp	r2, r3
 80013f8:	d84c      	bhi.n	8001494 <Rotbot_controler+0x180>
        	{
        		axis->state = DECELERATING;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2204      	movs	r2, #4
 80013fe:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        	}
            break;
 8001402:	e047      	b.n	8001494 <Rotbot_controler+0x180>

        case CONSTANT_VEL:// chạy với tần số cố định
        	if((axis->delta_pos-axis->counter_pos) <= axis->fulse_stop)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	69db      	ldr	r3, [r3, #28]
 8001408:	461a      	mov	r2, r3
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6a1b      	ldr	r3, [r3, #32]
 800140e:	1ad2      	subs	r2, r2, r3
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001414:	429a      	cmp	r2, r3
 8001416:	d83f      	bhi.n	8001498 <Rotbot_controler+0x184>
			{
        		axis->state = DECELERATING;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2204      	movs	r2, #4
 800141c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			}
        	break;
 8001420:	e03a      	b.n	8001498 <Rotbot_controler+0x184>
        case DECELERATING:
        	axis->ramp_time--;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001426:	1e5a      	subs	r2, r3, #1
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	635a      	str	r2, [r3, #52]	@ 0x34
			if(axis->ramp_time <=0 ) axis->ramp_time=0x00U;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001430:	2b00      	cmp	r3, #0
 8001432:	dc02      	bgt.n	800143a <Rotbot_controler+0x126>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2200      	movs	r2, #0
 8001438:	635a      	str	r2, [r3, #52]	@ 0x34
			if(axis->ramp_time<TIME_RAMPING)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800143e:	2b64      	cmp	r3, #100	@ 0x64
 8001440:	d82c      	bhi.n	800149c <Rotbot_controler+0x188>
			{
				axis->current_speed =SET_SPEED_1000HZ + (uint32_t)((axis->accel)*triangle_array[axis->ramp_time]);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800144c:	4a6f      	ldr	r2, [pc, #444]	@ (800160c <Rotbot_controler+0x2f8>)
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	4413      	add	r3, r2
 8001452:	edd3 7a00 	vldr	s15, [r3]
 8001456:	ee67 7a27 	vmul.f32	s15, s14, s15
 800145a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800145e:	ee17 3a90 	vmov	r3, s15
 8001462:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001466:	461a      	mov	r2, r3
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	625a      	str	r2, [r3, #36]	@ 0x24
			}
        	break;
 800146c:	e016      	b.n	800149c <Rotbot_controler+0x188>
        case HOME_STOPPING:
			if(axis->current_pos > 1500U)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	695b      	ldr	r3, [r3, #20]
 8001472:	461a      	mov	r2, r3
 8001474:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8001478:	429a      	cmp	r2, r3
 800147a:	d904      	bls.n	8001486 <Rotbot_controler+0x172>
			{
				axis->current_speed =SET_SPEED_1000HZ;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001482:	625a      	str	r2, [r3, #36]	@ 0x24
			}
			else
			{
				axis->current_speed =SET_SPEED_500HZ;
			}
        	break;
 8001484:	e00b      	b.n	800149e <Rotbot_controler+0x18a>
				axis->current_speed =SET_SPEED_500HZ;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800148c:	625a      	str	r2, [r3, #36]	@ 0x24
        	break;
 800148e:	e006      	b.n	800149e <Rotbot_controler+0x18a>
        default:
            break;
 8001490:	bf00      	nop
 8001492:	e004      	b.n	800149e <Rotbot_controler+0x18a>
            break;
 8001494:	bf00      	nop
 8001496:	e002      	b.n	800149e <Rotbot_controler+0x18a>
        	break;
 8001498:	bf00      	nop
 800149a:	e000      	b.n	800149e <Rotbot_controler+0x18a>
        	break;
 800149c:	bf00      	nop
    }
    // CẬP NHẬT PHẦN CỨNG
    if ( axis->busy==0x01)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2b01      	cmp	r3, #1
 80014a8:	f040 80ea 	bne.w	8001680 <Rotbot_controler+0x36c>
    {
    	if(axis->current_speed >= SET_SPEED_500HZ)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014b0:	f5b3 7ff9 	cmp.w	r3, #498	@ 0x1f2
 80014b4:	d936      	bls.n	8001524 <Rotbot_controler+0x210>
    	{
			 new_arr = (uint32_t)(1000000U / (uint32_t)(axis->current_speed)); // Giả sử Clock Timer 1MHz
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014ba:	461a      	mov	r2, r3
 80014bc:	4b54      	ldr	r3, [pc, #336]	@ (8001610 <Rotbot_controler+0x2fc>)
 80014be:	fbb3 f3f2 	udiv	r3, r3, r2
 80014c2:	60bb      	str	r3, [r7, #8]
			__HAL_TIM_SET_AUTORELOAD(axis->htim, (new_arr));
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	68ba      	ldr	r2, [r7, #8]
 80014cc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	68ba      	ldr	r2, [r7, #8]
 80014d4:	60da      	str	r2, [r3, #12]
			__HAL_TIM_SET_COMPARE(axis->htim, axis->channel, (new_arr / 2));
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	689b      	ldr	r3, [r3, #8]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d106      	bne.n	80014ec <Rotbot_controler+0x1d8>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	68ba      	ldr	r2, [r7, #8]
 80014e6:	0852      	lsrs	r2, r2, #1
 80014e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80014ea:	e01b      	b.n	8001524 <Rotbot_controler+0x210>
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	2b04      	cmp	r3, #4
 80014f2:	d106      	bne.n	8001502 <Rotbot_controler+0x1ee>
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	085b      	lsrs	r3, r3, #1
 80014fe:	6393      	str	r3, [r2, #56]	@ 0x38
 8001500:	e010      	b.n	8001524 <Rotbot_controler+0x210>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	689b      	ldr	r3, [r3, #8]
 8001506:	2b08      	cmp	r3, #8
 8001508:	d106      	bne.n	8001518 <Rotbot_controler+0x204>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	085b      	lsrs	r3, r3, #1
 8001514:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001516:	e005      	b.n	8001524 <Rotbot_controler+0x210>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	68bb      	ldr	r3, [r7, #8]
 8001520:	085b      	lsrs	r3, r3, #1
 8001522:	6413      	str	r3, [r2, #64]	@ 0x40
    	}
        curent_counter=axis->htim_counter->Instance->CNT;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800152c:	60fb      	str	r3, [r7, #12]
        if(axis->direction == 0x00)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001534:	2b00      	cmp	r3, #0
 8001536:	d112      	bne.n	800155e <Rotbot_controler+0x24a>
        {
                axis->current_pos += ((curent_counter-axis->counter_pos));
 8001538:	68fa      	ldr	r2, [r7, #12]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6a1b      	ldr	r3, [r3, #32]
 800153e:	1ad3      	subs	r3, r2, r3
 8001540:	687a      	ldr	r2, [r7, #4]
 8001542:	6952      	ldr	r2, [r2, #20]
 8001544:	4413      	add	r3, r2
 8001546:	461a      	mov	r2, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	615a      	str	r2, [r3, #20]
                axis->current_pos +=axis->offset;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	695b      	ldr	r3, [r3, #20]
 8001550:	687a      	ldr	r2, [r7, #4]
 8001552:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8001556:	441a      	add	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	615a      	str	r2, [r3, #20]
 800155c:	e011      	b.n	8001582 <Rotbot_controler+0x26e>
        }
        else
        {
        	axis->current_pos -= (curent_counter-axis->counter_pos);
 800155e:	68fa      	ldr	r2, [r7, #12]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6a1b      	ldr	r3, [r3, #32]
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	6952      	ldr	r2, [r2, #20]
 800156a:	1ad3      	subs	r3, r2, r3
 800156c:	461a      	mov	r2, r3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	615a      	str	r2, [r3, #20]
        	axis->current_pos -=axis->offset;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	695b      	ldr	r3, [r3, #20]
 8001576:	687a      	ldr	r2, [r7, #4]
 8001578:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 800157c:	1a9a      	subs	r2, r3, r2
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	615a      	str	r2, [r3, #20]
        }
        axis->offset=0x00U;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2200      	movs	r2, #0
 8001586:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
        Update_Input_Register(axis->indexaxis,axis->current_pos,axis->current_speed,(uint16_t)axis->state);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	695b      	ldr	r3, [r3, #20]
 8001594:	b299      	uxth	r1, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800159a:	b29a      	uxth	r2, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	f00b fa84 	bl	800cab0 <Update_Input_Register>
        axis->counter_pos = curent_counter;
 80015a8:	68fa      	ldr	r2, [r7, #12]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	621a      	str	r2, [r3, #32]
        if(axis->done == 0x01U)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d148      	bne.n	800164a <Rotbot_controler+0x336>
        {
        	axis->homing=0x00U;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2200      	movs	r2, #0
 80015bc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        	axis->done = 0x00U;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2200      	movs	r2, #0
 80015c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            axis->busy = 0x00U;// lần sau mới cho busy về 0
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2200      	movs	r2, #0
 80015cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, 0x00u);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d105      	bne.n	80015e4 <Rotbot_controler+0x2d0>
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2200      	movs	r2, #0
 80015e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80015e2:	e01c      	b.n	800161e <Rotbot_controler+0x30a>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	2b04      	cmp	r3, #4
 80015ea:	d105      	bne.n	80015f8 <Rotbot_controler+0x2e4>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	2300      	movs	r3, #0
 80015f4:	6393      	str	r3, [r2, #56]	@ 0x38
 80015f6:	e012      	b.n	800161e <Rotbot_controler+0x30a>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	2b08      	cmp	r3, #8
 80015fe:	d109      	bne.n	8001614 <Rotbot_controler+0x300>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	2300      	movs	r3, #0
 8001608:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800160a:	e008      	b.n	800161e <Rotbot_controler+0x30a>
 800160c:	0800d6cc 	.word	0x0800d6cc
 8001610:	000f4240 	.word	0x000f4240
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	2300      	movs	r3, #0
 800161c:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_AUTORELOAD(axis->htim, SET_FREQ_1KHZ);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001628:	62da      	str	r2, [r3, #44]	@ 0x2c
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001632:	60da      	str	r2, [r3, #12]
            axis->htim->Instance->EGR |= TIM_EGR_UG; // Ép cập nhật để ra 0V ngay lập tức
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	695a      	ldr	r2, [r3, #20]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f042 0201 	orr.w	r2, r2, #1
 8001646:	615a      	str	r2, [r3, #20]
            axis->done = 0x01U;
            axis->ramp_time=0x00U;
            axis->fulse_stop=0x00U;
        }
    }
}
 8001648:	e01a      	b.n	8001680 <Rotbot_controler+0x36c>
        else if ( axis->current_pos == axis->target_pos || axis->ramp_time==0x00U)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	695a      	ldr	r2, [r3, #20]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	699b      	ldr	r3, [r3, #24]
 8001652:	429a      	cmp	r2, r3
 8001654:	d003      	beq.n	800165e <Rotbot_controler+0x34a>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800165a:	2b00      	cmp	r3, #0
 800165c:	d110      	bne.n	8001680 <Rotbot_controler+0x36c>
            axis->current_speed = 0x00U;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2200      	movs	r2, #0
 8001662:	625a      	str	r2, [r3, #36]	@ 0x24
            axis->state = STANDSTILL;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2200      	movs	r2, #0
 8001668:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
            axis->done = 0x01U;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2201      	movs	r2, #1
 8001670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            axis->ramp_time=0x00U;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2200      	movs	r2, #0
 8001678:	635a      	str	r2, [r3, #52]	@ 0x34
            axis->fulse_stop=0x00U;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2200      	movs	r2, #0
 800167e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001680:	bf00      	nop
 8001682:	3710      	adds	r7, #16
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <MC_Control_Interrupt>:
void  MC_Control_Interrupt(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 800168e:	2300      	movs	r3, #0
 8001690:	607b      	str	r3, [r7, #4]
 8001692:	e00b      	b.n	80016ac <MC_Control_Interrupt+0x24>
	{
		Rotbot_controler(&Rotbot_axis[i]);// thay đổi tần số ở đây
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	224c      	movs	r2, #76	@ 0x4c
 8001698:	fb02 f303 	mul.w	r3, r2, r3
 800169c:	4a07      	ldr	r2, [pc, #28]	@ (80016bc <MC_Control_Interrupt+0x34>)
 800169e:	4413      	add	r3, r2
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff fe37 	bl	8001314 <Rotbot_controler>
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	3301      	adds	r3, #1
 80016aa:	607b      	str	r3, [r7, #4]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	ddf0      	ble.n	8001694 <MC_Control_Interrupt+0xc>
	}
}
 80016b2:	bf00      	nop
 80016b4:	bf00      	nop
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	20000194 	.word	0x20000194

080016c0 <Set_Direction_OX>:

uint8_t Set_Direction_OX(uint8_t status)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	4603      	mov	r3, r0
 80016c8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9, status );
 80016ca:	79fb      	ldrb	r3, [r7, #7]
 80016cc:	461a      	mov	r2, r3
 80016ce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016d2:	480c      	ldr	r0, [pc, #48]	@ (8001704 <Set_Direction_OX+0x44>)
 80016d4:	f002 fea4 	bl	8004420 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9, status );
 80016d8:	79fb      	ldrb	r3, [r7, #7]
 80016da:	461a      	mov	r2, r3
 80016dc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016e0:	4808      	ldr	r0, [pc, #32]	@ (8001704 <Set_Direction_OX+0x44>)
 80016e2:	f002 fe9d 	bl	8004420 <HAL_GPIO_WritePin>
	return HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_9) > 0x00U ? 0x01U:0x00U;
 80016e6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016ea:	4806      	ldr	r0, [pc, #24]	@ (8001704 <Set_Direction_OX+0x44>)
 80016ec:	f002 fe80 	bl	80043f0 <HAL_GPIO_ReadPin>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <Set_Direction_OX+0x3a>
 80016f6:	2301      	movs	r3, #1
 80016f8:	e000      	b.n	80016fc <Set_Direction_OX+0x3c>
 80016fa:	2300      	movs	r3, #0
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	40020000 	.word	0x40020000

08001708 <Set_Direction_OY>:
uint8_t Set_Direction_OY(uint8_t status)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	4603      	mov	r3, r0
 8001710:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7, status );
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	461a      	mov	r2, r3
 8001716:	2180      	movs	r1, #128	@ 0x80
 8001718:	480b      	ldr	r0, [pc, #44]	@ (8001748 <Set_Direction_OY+0x40>)
 800171a:	f002 fe81 	bl	8004420 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7, status );
 800171e:	79fb      	ldrb	r3, [r7, #7]
 8001720:	461a      	mov	r2, r3
 8001722:	2180      	movs	r1, #128	@ 0x80
 8001724:	4808      	ldr	r0, [pc, #32]	@ (8001748 <Set_Direction_OY+0x40>)
 8001726:	f002 fe7b 	bl	8004420 <HAL_GPIO_WritePin>
	return HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_7) > 0x00U ? 0x01U:0x00U;
 800172a:	2180      	movs	r1, #128	@ 0x80
 800172c:	4806      	ldr	r0, [pc, #24]	@ (8001748 <Set_Direction_OY+0x40>)
 800172e:	f002 fe5f 	bl	80043f0 <HAL_GPIO_ReadPin>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <Set_Direction_OY+0x34>
 8001738:	2301      	movs	r3, #1
 800173a:	e000      	b.n	800173e <Set_Direction_OY+0x36>
 800173c:	2300      	movs	r3, #0
}
 800173e:	4618      	mov	r0, r3
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	40020800 	.word	0x40020800

0800174c <Set_Direction_OZ>:
uint8_t Set_Direction_OZ(uint8_t status)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9, status );
 8001756:	79fb      	ldrb	r3, [r7, #7]
 8001758:	461a      	mov	r2, r3
 800175a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800175e:	480c      	ldr	r0, [pc, #48]	@ (8001790 <Set_Direction_OZ+0x44>)
 8001760:	f002 fe5e 	bl	8004420 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9, status );
 8001764:	79fb      	ldrb	r3, [r7, #7]
 8001766:	461a      	mov	r2, r3
 8001768:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800176c:	4808      	ldr	r0, [pc, #32]	@ (8001790 <Set_Direction_OZ+0x44>)
 800176e:	f002 fe57 	bl	8004420 <HAL_GPIO_WritePin>
	return HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_9) > 0x00U ? 0x01U:0x00U;
 8001772:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001776:	4806      	ldr	r0, [pc, #24]	@ (8001790 <Set_Direction_OZ+0x44>)
 8001778:	f002 fe3a 	bl	80043f0 <HAL_GPIO_ReadPin>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <Set_Direction_OZ+0x3a>
 8001782:	2301      	movs	r3, #1
 8001784:	e000      	b.n	8001788 <Set_Direction_OZ+0x3c>
 8001786:	2300      	movs	r3, #0
}
 8001788:	4618      	mov	r0, r3
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	40020800 	.word	0x40020800

08001794 <TIM7_Interrupt>:
	return _tGloabal_milis;
}


void TIM7_Interrupt(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
	++_tGloabal_milis;
 800179a:	4b21      	ldr	r3, [pc, #132]	@ (8001820 <TIM7_Interrupt+0x8c>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	3301      	adds	r3, #1
 80017a0:	4a1f      	ldr	r2, [pc, #124]	@ (8001820 <TIM7_Interrupt+0x8c>)
 80017a2:	6013      	str	r3, [r2, #0]
	MC_Control_Interrupt();
 80017a4:	f7ff ff70 	bl	8001688 <MC_Control_Interrupt>
	if(_tGloabal_milis>=0x7FFFFFFFU)
 80017a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001820 <TIM7_Interrupt+0x8c>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d330      	bcc.n	8001816 <TIM7_Interrupt+0x82>
	{
		_tGloabal_milis=0x00U;
 80017b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001820 <TIM7_Interrupt+0x8c>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	601a      	str	r2, [r3, #0]
		for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 80017ba:	2300      	movs	r3, #0
 80017bc:	607b      	str	r3, [r7, #4]
 80017be:	e027      	b.n	8001810 <TIM7_Interrupt+0x7c>
		{
			TID_Timer[i].Time_Cur=0x00U;
 80017c0:	4a18      	ldr	r2, [pc, #96]	@ (8001824 <TIM7_Interrupt+0x90>)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	011b      	lsls	r3, r3, #4
 80017c6:	4413      	add	r3, r2
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
			if(TID_Timer[i].End_Time>0x7FFFFFFFU)
 80017cc:	4a15      	ldr	r2, [pc, #84]	@ (8001824 <TIM7_Interrupt+0x90>)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	011b      	lsls	r3, r3, #4
 80017d2:	4413      	add	r3, r2
 80017d4:	330c      	adds	r3, #12
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	da0f      	bge.n	80017fc <TIM7_Interrupt+0x68>
			{
				TID_Timer[i].End_Time=TID_Timer[i].End_Time-0x7FFFFFFFU;
 80017dc:	4a11      	ldr	r2, [pc, #68]	@ (8001824 <TIM7_Interrupt+0x90>)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	011b      	lsls	r3, r3, #4
 80017e2:	4413      	add	r3, r2
 80017e4:	330c      	adds	r3, #12
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80017ec:	3301      	adds	r3, #1
 80017ee:	490d      	ldr	r1, [pc, #52]	@ (8001824 <TIM7_Interrupt+0x90>)
 80017f0:	687a      	ldr	r2, [r7, #4]
 80017f2:	0112      	lsls	r2, r2, #4
 80017f4:	440a      	add	r2, r1
 80017f6:	320c      	adds	r2, #12
 80017f8:	6013      	str	r3, [r2, #0]
 80017fa:	e006      	b.n	800180a <TIM7_Interrupt+0x76>
			}
			else
			{
				TID_Timer[i].End_Time=0x00U;
 80017fc:	4a09      	ldr	r2, [pc, #36]	@ (8001824 <TIM7_Interrupt+0x90>)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	011b      	lsls	r3, r3, #4
 8001802:	4413      	add	r3, r2
 8001804:	330c      	adds	r3, #12
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
		for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	3301      	adds	r3, #1
 800180e:	607b      	str	r3, [r7, #4]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2b05      	cmp	r3, #5
 8001814:	ddd4      	ble.n	80017c0 <TIM7_Interrupt+0x2c>
			}
		}
	}
}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	20000304 	.word	0x20000304
 8001824:	200002a4 	.word	0x200002a4

08001828 <Delay_SetTimer>:
	TID_Timer[id].Time_Delay=0x00U;
	TID_Timer[id].Time_Cur=0x00U;
	TID_Timer[id].End_Time=0x00U;
}
void Delay_SetTimer(uint8_t id,uint32_t timer)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	6039      	str	r1, [r7, #0]
 8001832:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].active=0x01U;
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	4a16      	ldr	r2, [pc, #88]	@ (8001890 <Delay_SetTimer+0x68>)
 8001838:	011b      	lsls	r3, r3, #4
 800183a:	4413      	add	r3, r2
 800183c:	3304      	adds	r3, #4
 800183e:	2201      	movs	r2, #1
 8001840:	701a      	strb	r2, [r3, #0]
	TID_Timer[id].Time_Delay=timer;
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	4a12      	ldr	r2, [pc, #72]	@ (8001890 <Delay_SetTimer+0x68>)
 8001846:	011b      	lsls	r3, r3, #4
 8001848:	4413      	add	r3, r2
 800184a:	3308      	adds	r3, #8
 800184c:	683a      	ldr	r2, [r7, #0]
 800184e:	601a      	str	r2, [r3, #0]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	4a10      	ldr	r2, [pc, #64]	@ (8001894 <Delay_SetTimer+0x6c>)
 8001854:	6812      	ldr	r2, [r2, #0]
 8001856:	490e      	ldr	r1, [pc, #56]	@ (8001890 <Delay_SetTimer+0x68>)
 8001858:	011b      	lsls	r3, r3, #4
 800185a:	440b      	add	r3, r1
 800185c:	601a      	str	r2, [r3, #0]
	TID_Timer[id].End_Time=TID_Timer[id].Time_Cur+TID_Timer[id].Time_Delay;
 800185e:	79fb      	ldrb	r3, [r7, #7]
 8001860:	4a0b      	ldr	r2, [pc, #44]	@ (8001890 <Delay_SetTimer+0x68>)
 8001862:	011b      	lsls	r3, r3, #4
 8001864:	4413      	add	r3, r2
 8001866:	6819      	ldr	r1, [r3, #0]
 8001868:	79fb      	ldrb	r3, [r7, #7]
 800186a:	4a09      	ldr	r2, [pc, #36]	@ (8001890 <Delay_SetTimer+0x68>)
 800186c:	011b      	lsls	r3, r3, #4
 800186e:	4413      	add	r3, r2
 8001870:	3308      	adds	r3, #8
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	79fb      	ldrb	r3, [r7, #7]
 8001876:	440a      	add	r2, r1
 8001878:	4905      	ldr	r1, [pc, #20]	@ (8001890 <Delay_SetTimer+0x68>)
 800187a:	011b      	lsls	r3, r3, #4
 800187c:	440b      	add	r3, r1
 800187e:	330c      	adds	r3, #12
 8001880:	601a      	str	r2, [r3, #0]
}
 8001882:	bf00      	nop
 8001884:	370c      	adds	r7, #12
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	200002a4 	.word	0x200002a4
 8001894:	20000304 	.word	0x20000304

08001898 <Delay_GetTimer>:
uint8_t Delay_GetTimer(uint8_t id)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	4603      	mov	r3, r0
 80018a0:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	4a16      	ldr	r2, [pc, #88]	@ (8001900 <Delay_GetTimer+0x68>)
 80018a6:	6812      	ldr	r2, [r2, #0]
 80018a8:	4916      	ldr	r1, [pc, #88]	@ (8001904 <Delay_GetTimer+0x6c>)
 80018aa:	011b      	lsls	r3, r3, #4
 80018ac:	440b      	add	r3, r1
 80018ae:	601a      	str	r2, [r3, #0]
	if(TID_Timer[id].active==0x01U)
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	4a14      	ldr	r2, [pc, #80]	@ (8001904 <Delay_GetTimer+0x6c>)
 80018b4:	011b      	lsls	r3, r3, #4
 80018b6:	4413      	add	r3, r2
 80018b8:	3304      	adds	r3, #4
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d119      	bne.n	80018f4 <Delay_GetTimer+0x5c>
	{
		if(TID_Timer[id].Time_Cur>=TID_Timer[id].End_Time)
 80018c0:	79fb      	ldrb	r3, [r7, #7]
 80018c2:	4a10      	ldr	r2, [pc, #64]	@ (8001904 <Delay_GetTimer+0x6c>)
 80018c4:	011b      	lsls	r3, r3, #4
 80018c6:	4413      	add	r3, r2
 80018c8:	681a      	ldr	r2, [r3, #0]
 80018ca:	79fb      	ldrb	r3, [r7, #7]
 80018cc:	490d      	ldr	r1, [pc, #52]	@ (8001904 <Delay_GetTimer+0x6c>)
 80018ce:	011b      	lsls	r3, r3, #4
 80018d0:	440b      	add	r3, r1
 80018d2:	330c      	adds	r3, #12
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	429a      	cmp	r2, r3
 80018d8:	d30c      	bcc.n	80018f4 <Delay_GetTimer+0x5c>
		{
			Delay_SetTimer(id,TID_Timer[id].Time_Delay);
 80018da:	79fb      	ldrb	r3, [r7, #7]
 80018dc:	4a09      	ldr	r2, [pc, #36]	@ (8001904 <Delay_GetTimer+0x6c>)
 80018de:	011b      	lsls	r3, r3, #4
 80018e0:	4413      	add	r3, r2
 80018e2:	3308      	adds	r3, #8
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	79fb      	ldrb	r3, [r7, #7]
 80018e8:	4611      	mov	r1, r2
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7ff ff9c 	bl	8001828 <Delay_SetTimer>
			return 0x01U;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e000      	b.n	80018f6 <Delay_GetTimer+0x5e>
		}
	}
	return 0x00U;
 80018f4:	2300      	movs	r3, #0
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	20000304 	.word	0x20000304
 8001904:	200002a4 	.word	0x200002a4

08001908 <Gpio_read_input>:
	{ Out_put_Duphong9  },
};

volatile static Input_state_Sesor   sensor;
uint32_t Gpio_read_input(void)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
	uint32_t idr =GPIOC->IDR;
 800190e:	4b5a      	ldr	r3, [pc, #360]	@ (8001a78 <Gpio_read_input+0x170>)
 8001910:	691b      	ldr	r3, [r3, #16]
 8001912:	603b      	str	r3, [r7, #0]
	uint32_t input=0x00U;
 8001914:	2300      	movs	r3, #0
 8001916:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_0) input |= (1<<0);
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	f003 0301 	and.w	r3, r3, #1
 800191e:	2b00      	cmp	r3, #0
 8001920:	d003      	beq.n	800192a <Gpio_read_input+0x22>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_1) input |= (1<<1);
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	f003 0302 	and.w	r3, r3, #2
 8001930:	2b00      	cmp	r3, #0
 8001932:	d003      	beq.n	800193c <Gpio_read_input+0x34>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f043 0302 	orr.w	r3, r3, #2
 800193a:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_2) input |= (1<<2);
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	f003 0304 	and.w	r3, r3, #4
 8001942:	2b00      	cmp	r3, #0
 8001944:	d003      	beq.n	800194e <Gpio_read_input+0x46>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f043 0304 	orr.w	r3, r3, #4
 800194c:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_3) input |= (1<<3);
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	f003 0308 	and.w	r3, r3, #8
 8001954:	2b00      	cmp	r3, #0
 8001956:	d003      	beq.n	8001960 <Gpio_read_input+0x58>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f043 0308 	orr.w	r3, r3, #8
 800195e:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_4) input |= (1<<4);
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	f003 0310 	and.w	r3, r3, #16
 8001966:	2b00      	cmp	r3, #0
 8001968:	d003      	beq.n	8001972 <Gpio_read_input+0x6a>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	f043 0310 	orr.w	r3, r3, #16
 8001970:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_5) input |= (1<<5);
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	f003 0320 	and.w	r3, r3, #32
 8001978:	2b00      	cmp	r3, #0
 800197a:	d003      	beq.n	8001984 <Gpio_read_input+0x7c>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	f043 0320 	orr.w	r3, r3, #32
 8001982:	607b      	str	r3, [r7, #4]
	idr =GPIOB->IDR;
 8001984:	4b3d      	ldr	r3, [pc, #244]	@ (8001a7c <Gpio_read_input+0x174>)
 8001986:	691b      	ldr	r3, [r3, #16]
 8001988:	603b      	str	r3, [r7, #0]
	if(idr & GPIO_PIN_0) input |= (1<<6);
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	f003 0301 	and.w	r3, r3, #1
 8001990:	2b00      	cmp	r3, #0
 8001992:	d003      	beq.n	800199c <Gpio_read_input+0x94>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800199a:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_1) input |= (1<<7);
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	f003 0302 	and.w	r3, r3, #2
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d003      	beq.n	80019ae <Gpio_read_input+0xa6>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019ac:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_12) input |= (1<<17);
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d003      	beq.n	80019c0 <Gpio_read_input+0xb8>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019be:	607b      	str	r3, [r7, #4]
	idr =GPIOE->IDR;
 80019c0:	4b2f      	ldr	r3, [pc, #188]	@ (8001a80 <Gpio_read_input+0x178>)
 80019c2:	691b      	ldr	r3, [r3, #16]
 80019c4:	603b      	str	r3, [r7, #0]
	if(idr & GPIO_PIN_7) input |= (1<<8);
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d003      	beq.n	80019d8 <Gpio_read_input+0xd0>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019d6:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_8) input |= (1<<9);
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d003      	beq.n	80019ea <Gpio_read_input+0xe2>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019e8:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_9) input |= (1<<10);
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d003      	beq.n	80019fc <Gpio_read_input+0xf4>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019fa:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_10) input |= (1<<11);
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d003      	beq.n	8001a0e <Gpio_read_input+0x106>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a0c:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_11) input |= (1<<12);
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d003      	beq.n	8001a20 <Gpio_read_input+0x118>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a1e:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_12) input |= (1<<13);
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d003      	beq.n	8001a32 <Gpio_read_input+0x12a>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001a30:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_13) input |= (1<<14);
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d003      	beq.n	8001a44 <Gpio_read_input+0x13c>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a42:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_14) input |= (1<<15);
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d003      	beq.n	8001a56 <Gpio_read_input+0x14e>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a54:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_15) input |= (1<<16);
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d003      	beq.n	8001a68 <Gpio_read_input+0x160>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a66:	607b      	str	r3, [r7, #4]
	return input;
 8001a68:	687b      	ldr	r3, [r7, #4]
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	370c      	adds	r7, #12
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	40020800 	.word	0x40020800
 8001a7c:	40020400 	.word	0x40020400
 8001a80:	40021000 	.word	0x40021000

08001a84 <Gpio_input>:

void Gpio_input()
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
	uint32_t input_sensor_current;
	uint8_t input_read;
	input_sensor_current=Gpio_read_input();
 8001a8a:	f7ff ff3d 	bl	8001908 <Gpio_read_input>
 8001a8e:	60b8      	str	r0, [r7, #8]
    for (int i = 0; i < NUM_SENSORS; i++)
 8001a90:	2300      	movs	r3, #0
 8001a92:	60fb      	str	r3, [r7, #12]
 8001a94:	e041      	b.n	8001b1a <Gpio_input+0x96>
    {
    	input_read=(input_sensor_current &(1<<i)) ? 0x01U :0x00U;
 8001a96:	2201      	movs	r2, #1
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <Gpio_input+0x28>
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	e000      	b.n	8001aae <Gpio_input+0x2a>
 8001aac:	2300      	movs	r3, #0
 8001aae:	71fb      	strb	r3, [r7, #7]
        // 2. So sánh với lần đọc trước
        if (input_read == sensor.Last_Sensor_Reading[i])
 8001ab0:	4a1e      	ldr	r2, [pc, #120]	@ (8001b2c <Gpio_input+0xa8>)
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	3312      	adds	r3, #18
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	b2db      	uxtb	r3, r3
 8001abc:	79fa      	ldrb	r2, [r7, #7]
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	d11c      	bne.n	8001afc <Gpio_input+0x78>
        {
            // Tín hiệu vẫn GIỮ NGUYÊN trạng thái (không có rung dội)
            if (sensor.Sample_Counter[i] < NUMBER_GPIO_SAMPLING)
 8001ac2:	4a1a      	ldr	r2, [pc, #104]	@ (8001b2c <Gpio_input+0xa8>)
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	4413      	add	r3, r2
 8001ac8:	3324      	adds	r3, #36	@ 0x24
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	2b09      	cmp	r3, #9
 8001ad0:	d80e      	bhi.n	8001af0 <Gpio_input+0x6c>
            {
            	sensor.Sample_Counter[i]++; // Tăng bộ đếm ổn định
 8001ad2:	4a16      	ldr	r2, [pc, #88]	@ (8001b2c <Gpio_input+0xa8>)
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	4413      	add	r3, r2
 8001ad8:	3324      	adds	r3, #36	@ 0x24
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	3301      	adds	r3, #1
 8001ae0:	b2d9      	uxtb	r1, r3
 8001ae2:	4a12      	ldr	r2, [pc, #72]	@ (8001b2c <Gpio_input+0xa8>)
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	4413      	add	r3, r2
 8001ae8:	3324      	adds	r3, #36	@ 0x24
 8001aea:	460a      	mov	r2, r1
 8001aec:	701a      	strb	r2, [r3, #0]
 8001aee:	e00b      	b.n	8001b08 <Gpio_input+0x84>
            }
            else
            {
                // Đã đủ ngưỡng ổn định, CẬP NHẬT trạng thái chính thức
            	sensor.Sensor_State[i] = input_read;
 8001af0:	4a0e      	ldr	r2, [pc, #56]	@ (8001b2c <Gpio_input+0xa8>)
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	4413      	add	r3, r2
 8001af6:	79fa      	ldrb	r2, [r7, #7]
 8001af8:	701a      	strb	r2, [r3, #0]
 8001afa:	e005      	b.n	8001b08 <Gpio_input+0x84>
        }
        else
        {
            // Tín hiệu BỊ THAY ĐỔI (có thể do rung dội hoặc trạng thái thực)
            // Đặt bộ đếm về 0 và chờ xác nhận lại
        	sensor.Sample_Counter[i] = 0;
 8001afc:	4a0b      	ldr	r2, [pc, #44]	@ (8001b2c <Gpio_input+0xa8>)
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	4413      	add	r3, r2
 8001b02:	3324      	adds	r3, #36	@ 0x24
 8001b04:	2200      	movs	r2, #0
 8001b06:	701a      	strb	r2, [r3, #0]
        }
        // 3. Cập nhật lần đọc trước cho chu kỳ tiếp theo
    	sensor.Last_Sensor_Reading[i] = input_read;
 8001b08:	4a08      	ldr	r2, [pc, #32]	@ (8001b2c <Gpio_input+0xa8>)
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	3312      	adds	r3, #18
 8001b10:	79fa      	ldrb	r2, [r7, #7]
 8001b12:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_SENSORS; i++)
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	3301      	adds	r3, #1
 8001b18:	60fb      	str	r3, [r7, #12]
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	2b11      	cmp	r3, #17
 8001b1e:	d9ba      	bls.n	8001a96 <Gpio_input+0x12>
    }
}
 8001b20:	bf00      	nop
 8001b22:	bf00      	nop
 8001b24:	3710      	adds	r7, #16
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	20000308 	.word	0x20000308

08001b30 <Task_gpio_input>:
void Task_gpio_input(void)// copy dữ liệu sang địa chỉ 10000
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
	uint32_t gpio_input=0x00U;
 8001b36:	2300      	movs	r3, #0
 8001b38:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < NUM_SENSORS; i++)
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	603b      	str	r3, [r7, #0]
 8001b3e:	e010      	b.n	8001b62 <Task_gpio_input+0x32>
	{
		if(sensor.Sensor_State[i])
 8001b40:	4a17      	ldr	r2, [pc, #92]	@ (8001ba0 <Task_gpio_input+0x70>)
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	4413      	add	r3, r2
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d006      	beq.n	8001b5c <Task_gpio_input+0x2c>
		{
			gpio_input |=1UL<<i;
 8001b4e:	2201      	movs	r2, #1
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < NUM_SENSORS; i++)
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	603b      	str	r3, [r7, #0]
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	2b11      	cmp	r3, #17
 8001b66:	d9eb      	bls.n	8001b40 <Task_gpio_input+0x10>
		}
	}
	Set_Inputs_Database(0x00U,(uint8_t)(gpio_input>>0U));
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	2000      	movs	r0, #0
 8001b70:	f00a fff2 	bl	800cb58 <Set_Inputs_Database>
	//Inputs_Database[0]=(uint8_t)(gpio_input>>0U);
	Set_Inputs_Database(0x01U,(uint8_t)((uint8_t)(gpio_input>>8U)));
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	0a1b      	lsrs	r3, r3, #8
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	2001      	movs	r0, #1
 8001b7e:	f00a ffeb 	bl	800cb58 <Set_Inputs_Database>
	//Inputs_Database[1]=(uint8_t)(gpio_input>>8U);

	Set_Inputs_Database(0x02U,(uint8_t)((gpio_input>>16U)&(0x03U)));
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	0c1b      	lsrs	r3, r3, #16
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	f003 0303 	and.w	r3, r3, #3
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	4619      	mov	r1, r3
 8001b90:	2002      	movs	r0, #2
 8001b92:	f00a ffe1 	bl	800cb58 <Set_Inputs_Database>
	//Inputs_Database[2] |= (uint8_t)((gpio_input>>16U)&(0x03U));
	// gán gpio_input sang mảng Inputs_Database[0] -> 18 bit
}
 8001b96:	bf00      	nop
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	20000308 	.word	0x20000308

08001ba4 <Task_gpio_output>:
void Task_gpio_output(void)// copy dữ liệu sang địa chỉ 10000
{
 8001ba4:	b590      	push	{r4, r7, lr}
 8001ba6:	b085      	sub	sp, #20
 8001ba8:	af00      	add	r7, sp, #0
	uint32_t gpio_output = ( (uint32_t)Get_Coild(2) << 0  ) |
 8001baa:	2002      	movs	r0, #2
 8001bac:	f00a ffbe 	bl	800cb2c <Get_Coild>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	461c      	mov	r4, r3
						 ( (uint32_t)Get_Coild(3) << 8  ) |
 8001bb4:	2003      	movs	r0, #3
 8001bb6:	f00a ffb9 	bl	800cb2c <Get_Coild>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	021b      	lsls	r3, r3, #8
	uint32_t gpio_output = ( (uint32_t)Get_Coild(2) << 0  ) |
 8001bbe:	431c      	orrs	r4, r3
						 ( (uint32_t)Get_Coild(4) << 16 ) ;
 8001bc0:	2004      	movs	r0, #4
 8001bc2:	f00a ffb3 	bl	800cb2c <Get_Coild>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	041b      	lsls	r3, r3, #16
	uint32_t gpio_output = ( (uint32_t)Get_Coild(2) << 0  ) |
 8001bca:	4323      	orrs	r3, r4
 8001bcc:	60bb      	str	r3, [r7, #8]
	uint8_t state=0x00U;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < NUM_SENSORS; i++)
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	60fb      	str	r3, [r7, #12]
 8001bd6:	e01b      	b.n	8001c10 <Task_gpio_output+0x6c>
	{
		state =(gpio_output&(1UL<<i)) ? 0x00U:0x01U;
 8001bd8:	68ba      	ldr	r2, [r7, #8]
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	fa22 f303 	lsr.w	r3, r2, r3
 8001be0:	f003 0301 	and.w	r3, r3, #1
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	bf0c      	ite	eq
 8001be8:	2301      	moveq	r3, #1
 8001bea:	2300      	movne	r3, #0
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	71fb      	strb	r3, [r7, #7]
		if (Gpio_output[i].handler != NULL)
 8001bf0:	4a0b      	ldr	r2, [pc, #44]	@ (8001c20 <Task_gpio_output+0x7c>)
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d006      	beq.n	8001c0a <Task_gpio_output+0x66>
		{
			Gpio_output[i].handler(state);
 8001bfc:	4a08      	ldr	r2, [pc, #32]	@ (8001c20 <Task_gpio_output+0x7c>)
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c04:	79fa      	ldrb	r2, [r7, #7]
 8001c06:	4610      	mov	r0, r2
 8001c08:	4798      	blx	r3
	for (int i = 0; i < NUM_SENSORS; i++)
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	3301      	adds	r3, #1
 8001c0e:	60fb      	str	r3, [r7, #12]
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	2b11      	cmp	r3, #17
 8001c14:	d9e0      	bls.n	8001bd8 <Task_gpio_output+0x34>
		}
	}
}
 8001c16:	bf00      	nop
 8001c18:	bf00      	nop
 8001c1a:	3714      	adds	r7, #20
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd90      	pop	{r4, r7, pc}
 8001c20:	20000000 	.word	0x20000000

08001c24 <Get_State_Sensor>:
uint8_t Get_State_Sensor(uint8_t channel)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	71fb      	strb	r3, [r7, #7]
	return sensor.Sensor_State[channel];
 8001c2e:	79fb      	ldrb	r3, [r7, #7]
 8001c30:	4a04      	ldr	r2, [pc, #16]	@ (8001c44 <Get_State_Sensor+0x20>)
 8001c32:	5cd3      	ldrb	r3, [r2, r3]
 8001c34:	b2db      	uxtb	r3, r3
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	370c      	adds	r7, #12
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	20000308 	.word	0x20000308

08001c48 <Out_put_Xilanh1>:

void Out_put_Xilanh1(uint8_t status)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_3, status );
 8001c52:	79fb      	ldrb	r3, [r7, #7]
 8001c54:	461a      	mov	r2, r3
 8001c56:	2108      	movs	r1, #8
 8001c58:	4803      	ldr	r0, [pc, #12]	@ (8001c68 <Out_put_Xilanh1+0x20>)
 8001c5a:	f002 fbe1 	bl	8004420 <HAL_GPIO_WritePin>
}
 8001c5e:	bf00      	nop
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	40020c00 	.word	0x40020c00

08001c6c <Out_put_Xilanh2>:
void Out_put_Xilanh2(uint8_t status)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4603      	mov	r3, r0
 8001c74:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_4, status );
 8001c76:	79fb      	ldrb	r3, [r7, #7]
 8001c78:	461a      	mov	r2, r3
 8001c7a:	2110      	movs	r1, #16
 8001c7c:	4803      	ldr	r0, [pc, #12]	@ (8001c8c <Out_put_Xilanh2+0x20>)
 8001c7e:	f002 fbcf 	bl	8004420 <HAL_GPIO_WritePin>
}
 8001c82:	bf00      	nop
 8001c84:	3708      	adds	r7, #8
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40020c00 	.word	0x40020c00

08001c90 <Out_put_Vacum_hut1>:
void Out_put_Vacum_hut1(uint8_t status)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	4603      	mov	r3, r0
 8001c98:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5, status );
 8001c9a:	79fb      	ldrb	r3, [r7, #7]
 8001c9c:	461a      	mov	r2, r3
 8001c9e:	2120      	movs	r1, #32
 8001ca0:	4803      	ldr	r0, [pc, #12]	@ (8001cb0 <Out_put_Vacum_hut1+0x20>)
 8001ca2:	f002 fbbd 	bl	8004420 <HAL_GPIO_WritePin>
}
 8001ca6:	bf00      	nop
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	40020c00 	.word	0x40020c00

08001cb4 <Out_put_Vacum_hut2>:
void Out_put_Vacum_hut2(uint8_t status)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	4603      	mov	r3, r0
 8001cbc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_6, status );
 8001cbe:	79fb      	ldrb	r3, [r7, #7]
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	2140      	movs	r1, #64	@ 0x40
 8001cc4:	4803      	ldr	r0, [pc, #12]	@ (8001cd4 <Out_put_Vacum_hut2+0x20>)
 8001cc6:	f002 fbab 	bl	8004420 <HAL_GPIO_WritePin>
}
 8001cca:	bf00      	nop
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40020c00 	.word	0x40020c00

08001cd8 <Out_put_Vacum_nha1>:
void Out_put_Vacum_nha1(uint8_t status)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4603      	mov	r3, r0
 8001ce0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_7, status );
 8001ce2:	79fb      	ldrb	r3, [r7, #7]
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	2180      	movs	r1, #128	@ 0x80
 8001ce8:	4803      	ldr	r0, [pc, #12]	@ (8001cf8 <Out_put_Vacum_nha1+0x20>)
 8001cea:	f002 fb99 	bl	8004420 <HAL_GPIO_WritePin>
}
 8001cee:	bf00      	nop
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	40020c00 	.word	0x40020c00

08001cfc <Out_put_Vacum_nha2>:
void Out_put_Vacum_nha2(uint8_t status)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3, status );
 8001d06:	79fb      	ldrb	r3, [r7, #7]
 8001d08:	461a      	mov	r2, r3
 8001d0a:	2108      	movs	r1, #8
 8001d0c:	4803      	ldr	r0, [pc, #12]	@ (8001d1c <Out_put_Vacum_nha2+0x20>)
 8001d0e:	f002 fb87 	bl	8004420 <HAL_GPIO_WritePin>
}
 8001d12:	bf00      	nop
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40020400 	.word	0x40020400

08001d20 <Out_put_Den_xanh>:
void Out_put_Den_xanh(uint8_t status)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4, status );
 8001d2a:	79fb      	ldrb	r3, [r7, #7]
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	2110      	movs	r1, #16
 8001d30:	4803      	ldr	r0, [pc, #12]	@ (8001d40 <Out_put_Den_xanh+0x20>)
 8001d32:	f002 fb75 	bl	8004420 <HAL_GPIO_WritePin>
}
 8001d36:	bf00      	nop
 8001d38:	3708      	adds	r7, #8
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	40020400 	.word	0x40020400

08001d44 <Out_put_Den_do>:
void Out_put_Den_do(uint8_t status)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5, status );
 8001d4e:	79fb      	ldrb	r3, [r7, #7]
 8001d50:	461a      	mov	r2, r3
 8001d52:	2120      	movs	r1, #32
 8001d54:	4803      	ldr	r0, [pc, #12]	@ (8001d64 <Out_put_Den_do+0x20>)
 8001d56:	f002 fb63 	bl	8004420 <HAL_GPIO_WritePin>
}
 8001d5a:	bf00      	nop
 8001d5c:	3708      	adds	r7, #8
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	40020400 	.word	0x40020400

08001d68 <Out_put_Den_coi>:
void Out_put_Den_coi(uint8_t status)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	4603      	mov	r3, r0
 8001d70:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8, status );
 8001d72:	79fb      	ldrb	r3, [r7, #7]
 8001d74:	461a      	mov	r2, r3
 8001d76:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d7a:	4803      	ldr	r0, [pc, #12]	@ (8001d88 <Out_put_Den_coi+0x20>)
 8001d7c:	f002 fb50 	bl	8004420 <HAL_GPIO_WritePin>
}
 8001d80:	bf00      	nop
 8001d82:	3708      	adds	r7, #8
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	40020400 	.word	0x40020400

08001d8c <Out_put_Duphong1>:
void Out_put_Duphong1(uint8_t status)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	4603      	mov	r3, r0
 8001d94:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9, status );
 8001d96:	79fb      	ldrb	r3, [r7, #7]
 8001d98:	461a      	mov	r2, r3
 8001d9a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d9e:	4803      	ldr	r0, [pc, #12]	@ (8001dac <Out_put_Duphong1+0x20>)
 8001da0:	f002 fb3e 	bl	8004420 <HAL_GPIO_WritePin>
}
 8001da4:	bf00      	nop
 8001da6:	3708      	adds	r7, #8
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	40020400 	.word	0x40020400

08001db0 <Out_put_Duphong2>:
void Out_put_Duphong2(uint8_t status)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	4603      	mov	r3, r0
 8001db8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0, status );
 8001dba:	79fb      	ldrb	r3, [r7, #7]
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	2101      	movs	r1, #1
 8001dc0:	4803      	ldr	r0, [pc, #12]	@ (8001dd0 <Out_put_Duphong2+0x20>)
 8001dc2:	f002 fb2d 	bl	8004420 <HAL_GPIO_WritePin>
}
 8001dc6:	bf00      	nop
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	40021000 	.word	0x40021000

08001dd4 <Out_put_Duphong3>:
void Out_put_Duphong3(uint8_t status)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1, status );
 8001dde:	79fb      	ldrb	r3, [r7, #7]
 8001de0:	461a      	mov	r2, r3
 8001de2:	2102      	movs	r1, #2
 8001de4:	4803      	ldr	r0, [pc, #12]	@ (8001df4 <Out_put_Duphong3+0x20>)
 8001de6:	f002 fb1b 	bl	8004420 <HAL_GPIO_WritePin>
}
 8001dea:	bf00      	nop
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	40021000 	.word	0x40021000

08001df8 <Out_put_Duphong4>:
void Out_put_Duphong4(uint8_t status)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	4603      	mov	r3, r0
 8001e00:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_2, status );
 8001e02:	79fb      	ldrb	r3, [r7, #7]
 8001e04:	461a      	mov	r2, r3
 8001e06:	2104      	movs	r1, #4
 8001e08:	4803      	ldr	r0, [pc, #12]	@ (8001e18 <Out_put_Duphong4+0x20>)
 8001e0a:	f002 fb09 	bl	8004420 <HAL_GPIO_WritePin>
}
 8001e0e:	bf00      	nop
 8001e10:	3708      	adds	r7, #8
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	40021000 	.word	0x40021000

08001e1c <Out_put_Duphong5>:
void Out_put_Duphong5(uint8_t status)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	4603      	mov	r3, r0
 8001e24:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3, status );
 8001e26:	79fb      	ldrb	r3, [r7, #7]
 8001e28:	461a      	mov	r2, r3
 8001e2a:	2108      	movs	r1, #8
 8001e2c:	4803      	ldr	r0, [pc, #12]	@ (8001e3c <Out_put_Duphong5+0x20>)
 8001e2e:	f002 faf7 	bl	8004420 <HAL_GPIO_WritePin>
}
 8001e32:	bf00      	nop
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	40021000 	.word	0x40021000

08001e40 <Out_put_Duphong6>:
void Out_put_Duphong6(uint8_t status)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_4, status );
 8001e4a:	79fb      	ldrb	r3, [r7, #7]
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	2110      	movs	r1, #16
 8001e50:	4803      	ldr	r0, [pc, #12]	@ (8001e60 <Out_put_Duphong6+0x20>)
 8001e52:	f002 fae5 	bl	8004420 <HAL_GPIO_WritePin>
}
 8001e56:	bf00      	nop
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	40021000 	.word	0x40021000

08001e64 <Out_put_Duphong7>:
void Out_put_Duphong7(uint8_t status)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_5, status );
 8001e6e:	79fb      	ldrb	r3, [r7, #7]
 8001e70:	461a      	mov	r2, r3
 8001e72:	2120      	movs	r1, #32
 8001e74:	4803      	ldr	r0, [pc, #12]	@ (8001e84 <Out_put_Duphong7+0x20>)
 8001e76:	f002 fad3 	bl	8004420 <HAL_GPIO_WritePin>
}
 8001e7a:	bf00      	nop
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	40021000 	.word	0x40021000

08001e88 <Out_put_Duphong8>:
void Out_put_Duphong8(uint8_t status)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	4603      	mov	r3, r0
 8001e90:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6, status );
 8001e92:	79fb      	ldrb	r3, [r7, #7]
 8001e94:	461a      	mov	r2, r3
 8001e96:	2140      	movs	r1, #64	@ 0x40
 8001e98:	4803      	ldr	r0, [pc, #12]	@ (8001ea8 <Out_put_Duphong8+0x20>)
 8001e9a:	f002 fac1 	bl	8004420 <HAL_GPIO_WritePin>
}
 8001e9e:	bf00      	nop
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	40021000 	.word	0x40021000

08001eac <Out_put_Duphong9>:
void Out_put_Duphong9(uint8_t status)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13, status );
 8001eb6:	79fb      	ldrb	r3, [r7, #7]
 8001eb8:	461a      	mov	r2, r3
 8001eba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ebe:	4803      	ldr	r0, [pc, #12]	@ (8001ecc <Out_put_Duphong9+0x20>)
 8001ec0:	f002 faae 	bl	8004420 <HAL_GPIO_WritePin>
}
 8001ec4:	bf00      	nop
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40020800 	.word	0x40020800

08001ed0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ed4:	f001 fb46 	bl	8003564 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ed8:	f000 f842 	bl	8001f60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001edc:	f000 fcba 	bl	8002854 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ee0:	f000 fc90 	bl	8002804 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 8001ee4:	f00a f846 	bl	800bf74 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 8001ee8:	f000 f8a4 	bl	8002034 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001eec:	f000 f9ce 	bl	800228c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001ef0:	f000 fa5a 	bl	80023a8 <MX_TIM4_Init>
  MX_TIM2_Init();
 8001ef4:	f000 f956 	bl	80021a4 <MX_TIM2_Init>
  MX_TIM8_Init();
 8001ef8:	f000 fb78 	bl	80025ec <MX_TIM8_Init>
  MX_TIM5_Init();
 8001efc:	f000 faca 	bl	8002494 <MX_TIM5_Init>
  MX_TIM7_Init();
 8001f00:	f000 fb3e 	bl	8002580 <MX_TIM7_Init>
  MX_USART2_UART_Init();
 8001f04:	f000 fc2a 	bl	800275c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001f08:	f000 fc52 	bl	80027b0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  Init_Timer_chanal();
 8001f0c:	f7fe fad4 	bl	80004b8 <Init_Timer_chanal>
  Robot_Init();
 8001f10:	f7fe fbd6 	bl	80006c0 <Robot_Init>
  Delay_SetTimer(TID_TIMER_1ms,1);
 8001f14:	2101      	movs	r1, #1
 8001f16:	2000      	movs	r0, #0
 8001f18:	f7ff fc86 	bl	8001828 <Delay_SetTimer>
  Delay_SetTimer(TID_TIMER_1000ms,5000);
 8001f1c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001f20:	2003      	movs	r0, #3
 8001f22:	f7ff fc81 	bl	8001828 <Delay_SetTimer>
  HMI_Init();
 8001f26:	f00a fd19 	bl	800c95c <HMI_Init>
  HAL_TIM_Base_Start_IT(&htim7);
 8001f2a:	480b      	ldr	r0, [pc, #44]	@ (8001f58 <main+0x88>)
 8001f2c:	f004 f9e4 	bl	80062f8 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  	 // bổ sung watdog sau khi chạy ok
		time_on=Delay_GetTimer(TID_TIMER_1ms);
 8001f30:	2000      	movs	r0, #0
 8001f32:	f7ff fcb1 	bl	8001898 <Delay_GetTimer>
 8001f36:	4603      	mov	r3, r0
 8001f38:	461a      	mov	r2, r3
 8001f3a:	4b08      	ldr	r3, [pc, #32]	@ (8001f5c <main+0x8c>)
 8001f3c:	701a      	strb	r2, [r3, #0]
		if(time_on==0x01)
 8001f3e:	4b07      	ldr	r3, [pc, #28]	@ (8001f5c <main+0x8c>)
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d105      	bne.n	8001f52 <main+0x82>
		{
			Task_Run_HMI();
 8001f46:	f000 fea7 	bl	8002c98 <Task_Run_HMI>
			Task_gpio_output();
 8001f4a:	f7ff fe2b 	bl	8001ba4 <Task_gpio_output>
			Task_gpio_input();
 8001f4e:	f7ff fdef 	bl	8001b30 <Task_gpio_input>
		}
		Task_Run_Home();
 8001f52:	f000 fef5 	bl	8002d40 <Task_Run_Home>
		time_on=Delay_GetTimer(TID_TIMER_1ms);
 8001f56:	e7eb      	b.n	8001f30 <main+0x60>
 8001f58:	200004a8 	.word	0x200004a8
 8001f5c:	20000688 	.word	0x20000688

08001f60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b094      	sub	sp, #80	@ 0x50
 8001f64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f66:	f107 0320 	add.w	r3, r7, #32
 8001f6a:	2230      	movs	r2, #48	@ 0x30
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f00b faec 	bl	800d54c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f74:	f107 030c 	add.w	r3, r7, #12
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]
 8001f7c:	605a      	str	r2, [r3, #4]
 8001f7e:	609a      	str	r2, [r3, #8]
 8001f80:	60da      	str	r2, [r3, #12]
 8001f82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f84:	2300      	movs	r3, #0
 8001f86:	60bb      	str	r3, [r7, #8]
 8001f88:	4b28      	ldr	r3, [pc, #160]	@ (800202c <SystemClock_Config+0xcc>)
 8001f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8c:	4a27      	ldr	r2, [pc, #156]	@ (800202c <SystemClock_Config+0xcc>)
 8001f8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f92:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f94:	4b25      	ldr	r3, [pc, #148]	@ (800202c <SystemClock_Config+0xcc>)
 8001f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f9c:	60bb      	str	r3, [r7, #8]
 8001f9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	607b      	str	r3, [r7, #4]
 8001fa4:	4b22      	ldr	r3, [pc, #136]	@ (8002030 <SystemClock_Config+0xd0>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a21      	ldr	r2, [pc, #132]	@ (8002030 <SystemClock_Config+0xd0>)
 8001faa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fae:	6013      	str	r3, [r2, #0]
 8001fb0:	4b1f      	ldr	r3, [pc, #124]	@ (8002030 <SystemClock_Config+0xd0>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fb8:	607b      	str	r3, [r7, #4]
 8001fba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001fc0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001fc4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001fca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001fd0:	2304      	movs	r3, #4
 8001fd2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001fd4:	23a8      	movs	r3, #168	@ 0xa8
 8001fd6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fd8:	2302      	movs	r3, #2
 8001fda:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001fdc:	2307      	movs	r3, #7
 8001fde:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fe0:	f107 0320 	add.w	r3, r7, #32
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f003 fc9f 	bl	8005928 <HAL_RCC_OscConfig>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d001      	beq.n	8001ff4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ff0:	f000 fd87 	bl	8002b02 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ff4:	230f      	movs	r3, #15
 8001ff6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ff8:	2302      	movs	r3, #2
 8001ffa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002000:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002004:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002006:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800200a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800200c:	f107 030c 	add.w	r3, r7, #12
 8002010:	2105      	movs	r1, #5
 8002012:	4618      	mov	r0, r3
 8002014:	f003 ff00 	bl	8005e18 <HAL_RCC_ClockConfig>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800201e:	f000 fd70 	bl	8002b02 <Error_Handler>
  }
}
 8002022:	bf00      	nop
 8002024:	3750      	adds	r7, #80	@ 0x50
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	40023800 	.word	0x40023800
 8002030:	40007000 	.word	0x40007000

08002034 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b09a      	sub	sp, #104	@ 0x68
 8002038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800203a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800203e:	2200      	movs	r2, #0
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	605a      	str	r2, [r3, #4]
 8002044:	609a      	str	r2, [r3, #8]
 8002046:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002048:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	605a      	str	r2, [r3, #4]
 8002052:	609a      	str	r2, [r3, #8]
 8002054:	60da      	str	r2, [r3, #12]
 8002056:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002058:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002062:	f107 0320 	add.w	r3, r7, #32
 8002066:	2200      	movs	r2, #0
 8002068:	601a      	str	r2, [r3, #0]
 800206a:	605a      	str	r2, [r3, #4]
 800206c:	609a      	str	r2, [r3, #8]
 800206e:	60da      	str	r2, [r3, #12]
 8002070:	611a      	str	r2, [r3, #16]
 8002072:	615a      	str	r2, [r3, #20]
 8002074:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002076:	463b      	mov	r3, r7
 8002078:	2220      	movs	r2, #32
 800207a:	2100      	movs	r1, #0
 800207c:	4618      	mov	r0, r3
 800207e:	f00b fa65 	bl	800d54c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002082:	4b46      	ldr	r3, [pc, #280]	@ (800219c <MX_TIM1_Init+0x168>)
 8002084:	4a46      	ldr	r2, [pc, #280]	@ (80021a0 <MX_TIM1_Init+0x16c>)
 8002086:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8002088:	4b44      	ldr	r3, [pc, #272]	@ (800219c <MX_TIM1_Init+0x168>)
 800208a:	2253      	movs	r2, #83	@ 0x53
 800208c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800208e:	4b43      	ldr	r3, [pc, #268]	@ (800219c <MX_TIM1_Init+0x168>)
 8002090:	2200      	movs	r2, #0
 8002092:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8002094:	4b41      	ldr	r3, [pc, #260]	@ (800219c <MX_TIM1_Init+0x168>)
 8002096:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800209a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800209c:	4b3f      	ldr	r3, [pc, #252]	@ (800219c <MX_TIM1_Init+0x168>)
 800209e:	2200      	movs	r2, #0
 80020a0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80020a2:	4b3e      	ldr	r3, [pc, #248]	@ (800219c <MX_TIM1_Init+0x168>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80020a8:	4b3c      	ldr	r3, [pc, #240]	@ (800219c <MX_TIM1_Init+0x168>)
 80020aa:	2280      	movs	r2, #128	@ 0x80
 80020ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80020ae:	483b      	ldr	r0, [pc, #236]	@ (800219c <MX_TIM1_Init+0x168>)
 80020b0:	f004 f8d2 	bl	8006258 <HAL_TIM_Base_Init>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80020ba:	f000 fd22 	bl	8002b02 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020c2:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80020c4:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80020c8:	4619      	mov	r1, r3
 80020ca:	4834      	ldr	r0, [pc, #208]	@ (800219c <MX_TIM1_Init+0x168>)
 80020cc:	f004 fc58 	bl	8006980 <HAL_TIM_ConfigClockSource>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80020d6:	f000 fd14 	bl	8002b02 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80020da:	4830      	ldr	r0, [pc, #192]	@ (800219c <MX_TIM1_Init+0x168>)
 80020dc:	f004 f97c 	bl	80063d8 <HAL_TIM_PWM_Init>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 80020e6:	f000 fd0c 	bl	8002b02 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 80020ea:	2305      	movs	r3, #5
 80020ec:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 80020ee:	2310      	movs	r3, #16
 80020f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80020f2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80020f6:	4619      	mov	r1, r3
 80020f8:	4828      	ldr	r0, [pc, #160]	@ (800219c <MX_TIM1_Init+0x168>)
 80020fa:	f004 fd08 	bl	8006b0e <HAL_TIM_SlaveConfigSynchro>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8002104:	f000 fcfd 	bl	8002b02 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8002108:	2340      	movs	r3, #64	@ 0x40
 800210a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800210c:	2380      	movs	r3, #128	@ 0x80
 800210e:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002110:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002114:	4619      	mov	r1, r3
 8002116:	4821      	ldr	r0, [pc, #132]	@ (800219c <MX_TIM1_Init+0x168>)
 8002118:	f005 f914 	bl	8007344 <HAL_TIMEx_MasterConfigSynchronization>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 8002122:	f000 fcee 	bl	8002b02 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002126:	2360      	movs	r3, #96	@ 0x60
 8002128:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 800212a:	2300      	movs	r3, #0
 800212c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800212e:	2300      	movs	r3, #0
 8002130:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002132:	2300      	movs	r3, #0
 8002134:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002136:	2300      	movs	r3, #0
 8002138:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800213a:	2300      	movs	r3, #0
 800213c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800213e:	2300      	movs	r3, #0
 8002140:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002142:	f107 0320 	add.w	r3, r7, #32
 8002146:	2200      	movs	r2, #0
 8002148:	4619      	mov	r1, r3
 800214a:	4814      	ldr	r0, [pc, #80]	@ (800219c <MX_TIM1_Init+0x168>)
 800214c:	f004 fb56 	bl	80067fc <HAL_TIM_PWM_ConfigChannel>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8002156:	f000 fcd4 	bl	8002b02 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800215a:	2300      	movs	r3, #0
 800215c:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800215e:	2300      	movs	r3, #0
 8002160:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002162:	2300      	movs	r3, #0
 8002164:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002166:	2300      	movs	r3, #0
 8002168:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800216a:	2300      	movs	r3, #0
 800216c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800216e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002172:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002174:	2300      	movs	r3, #0
 8002176:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002178:	463b      	mov	r3, r7
 800217a:	4619      	mov	r1, r3
 800217c:	4807      	ldr	r0, [pc, #28]	@ (800219c <MX_TIM1_Init+0x168>)
 800217e:	f005 f95d 	bl	800743c <HAL_TIMEx_ConfigBreakDeadTime>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d001      	beq.n	800218c <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8002188:	f000 fcbb 	bl	8002b02 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800218c:	4803      	ldr	r0, [pc, #12]	@ (800219c <MX_TIM1_Init+0x168>)
 800218e:	f000 ff9f 	bl	80030d0 <HAL_TIM_MspPostInit>

}
 8002192:	bf00      	nop
 8002194:	3768      	adds	r7, #104	@ 0x68
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	20000340 	.word	0x20000340
 80021a0:	40010000 	.word	0x40010000

080021a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b08e      	sub	sp, #56	@ 0x38
 80021a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80021aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021ae:	2200      	movs	r2, #0
 80021b0:	601a      	str	r2, [r3, #0]
 80021b2:	605a      	str	r2, [r3, #4]
 80021b4:	609a      	str	r2, [r3, #8]
 80021b6:	60da      	str	r2, [r3, #12]
 80021b8:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021ba:	f107 031c 	add.w	r3, r7, #28
 80021be:	2200      	movs	r2, #0
 80021c0:	601a      	str	r2, [r3, #0]
 80021c2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021c4:	463b      	mov	r3, r7
 80021c6:	2200      	movs	r2, #0
 80021c8:	601a      	str	r2, [r3, #0]
 80021ca:	605a      	str	r2, [r3, #4]
 80021cc:	609a      	str	r2, [r3, #8]
 80021ce:	60da      	str	r2, [r3, #12]
 80021d0:	611a      	str	r2, [r3, #16]
 80021d2:	615a      	str	r2, [r3, #20]
 80021d4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021d6:	4b2c      	ldr	r3, [pc, #176]	@ (8002288 <MX_TIM2_Init+0xe4>)
 80021d8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80021dc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80021de:	4b2a      	ldr	r3, [pc, #168]	@ (8002288 <MX_TIM2_Init+0xe4>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021e4:	4b28      	ldr	r3, [pc, #160]	@ (8002288 <MX_TIM2_Init+0xe4>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80021ea:	4b27      	ldr	r3, [pc, #156]	@ (8002288 <MX_TIM2_Init+0xe4>)
 80021ec:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80021f0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021f2:	4b25      	ldr	r3, [pc, #148]	@ (8002288 <MX_TIM2_Init+0xe4>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80021f8:	4b23      	ldr	r3, [pc, #140]	@ (8002288 <MX_TIM2_Init+0xe4>)
 80021fa:	2280      	movs	r2, #128	@ 0x80
 80021fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80021fe:	4822      	ldr	r0, [pc, #136]	@ (8002288 <MX_TIM2_Init+0xe4>)
 8002200:	f004 f82a 	bl	8006258 <HAL_TIM_Base_Init>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800220a:	f000 fc7a 	bl	8002b02 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800220e:	481e      	ldr	r0, [pc, #120]	@ (8002288 <MX_TIM2_Init+0xe4>)
 8002210:	f004 f8e2 	bl	80063d8 <HAL_TIM_PWM_Init>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800221a:	f000 fc72 	bl	8002b02 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800221e:	2307      	movs	r3, #7
 8002220:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8002222:	2300      	movs	r3, #0
 8002224:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8002226:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800222a:	4619      	mov	r1, r3
 800222c:	4816      	ldr	r0, [pc, #88]	@ (8002288 <MX_TIM2_Init+0xe4>)
 800222e:	f004 fc6e 	bl	8006b0e <HAL_TIM_SlaveConfigSynchro>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d001      	beq.n	800223c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8002238:	f000 fc63 	bl	8002b02 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 800223c:	2350      	movs	r3, #80	@ 0x50
 800223e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002240:	2380      	movs	r3, #128	@ 0x80
 8002242:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002244:	f107 031c 	add.w	r3, r7, #28
 8002248:	4619      	mov	r1, r3
 800224a:	480f      	ldr	r0, [pc, #60]	@ (8002288 <MX_TIM2_Init+0xe4>)
 800224c:	f005 f87a 	bl	8007344 <HAL_TIMEx_MasterConfigSynchronization>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d001      	beq.n	800225a <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8002256:	f000 fc54 	bl	8002b02 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800225a:	2360      	movs	r3, #96	@ 0x60
 800225c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800225e:	2300      	movs	r3, #0
 8002260:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002262:	2300      	movs	r3, #0
 8002264:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002266:	2300      	movs	r3, #0
 8002268:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800226a:	463b      	mov	r3, r7
 800226c:	2204      	movs	r2, #4
 800226e:	4619      	mov	r1, r3
 8002270:	4805      	ldr	r0, [pc, #20]	@ (8002288 <MX_TIM2_Init+0xe4>)
 8002272:	f004 fac3 	bl	80067fc <HAL_TIM_PWM_ConfigChannel>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d001      	beq.n	8002280 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 800227c:	f000 fc41 	bl	8002b02 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002280:	bf00      	nop
 8002282:	3738      	adds	r7, #56	@ 0x38
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	20000388 	.word	0x20000388

0800228c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b092      	sub	sp, #72	@ 0x48
 8002290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002292:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002296:	2200      	movs	r2, #0
 8002298:	601a      	str	r2, [r3, #0]
 800229a:	605a      	str	r2, [r3, #4]
 800229c:	609a      	str	r2, [r3, #8]
 800229e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80022a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022a4:	2200      	movs	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]
 80022a8:	605a      	str	r2, [r3, #4]
 80022aa:	609a      	str	r2, [r3, #8]
 80022ac:	60da      	str	r2, [r3, #12]
 80022ae:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022b0:	f107 031c 	add.w	r3, r7, #28
 80022b4:	2200      	movs	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]
 80022b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022ba:	463b      	mov	r3, r7
 80022bc:	2200      	movs	r2, #0
 80022be:	601a      	str	r2, [r3, #0]
 80022c0:	605a      	str	r2, [r3, #4]
 80022c2:	609a      	str	r2, [r3, #8]
 80022c4:	60da      	str	r2, [r3, #12]
 80022c6:	611a      	str	r2, [r3, #16]
 80022c8:	615a      	str	r2, [r3, #20]
 80022ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80022cc:	4b34      	ldr	r3, [pc, #208]	@ (80023a0 <MX_TIM3_Init+0x114>)
 80022ce:	4a35      	ldr	r2, [pc, #212]	@ (80023a4 <MX_TIM3_Init+0x118>)
 80022d0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 80022d2:	4b33      	ldr	r3, [pc, #204]	@ (80023a0 <MX_TIM3_Init+0x114>)
 80022d4:	2253      	movs	r2, #83	@ 0x53
 80022d6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022d8:	4b31      	ldr	r3, [pc, #196]	@ (80023a0 <MX_TIM3_Init+0x114>)
 80022da:	2200      	movs	r2, #0
 80022dc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80022de:	4b30      	ldr	r3, [pc, #192]	@ (80023a0 <MX_TIM3_Init+0x114>)
 80022e0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80022e4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022e6:	4b2e      	ldr	r3, [pc, #184]	@ (80023a0 <MX_TIM3_Init+0x114>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022ec:	4b2c      	ldr	r3, [pc, #176]	@ (80023a0 <MX_TIM3_Init+0x114>)
 80022ee:	2280      	movs	r2, #128	@ 0x80
 80022f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80022f2:	482b      	ldr	r0, [pc, #172]	@ (80023a0 <MX_TIM3_Init+0x114>)
 80022f4:	f003 ffb0 	bl	8006258 <HAL_TIM_Base_Init>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d001      	beq.n	8002302 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80022fe:	f000 fc00 	bl	8002b02 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002302:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002306:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002308:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800230c:	4619      	mov	r1, r3
 800230e:	4824      	ldr	r0, [pc, #144]	@ (80023a0 <MX_TIM3_Init+0x114>)
 8002310:	f004 fb36 	bl	8006980 <HAL_TIM_ConfigClockSource>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800231a:	f000 fbf2 	bl	8002b02 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800231e:	4820      	ldr	r0, [pc, #128]	@ (80023a0 <MX_TIM3_Init+0x114>)
 8002320:	f004 f85a 	bl	80063d8 <HAL_TIM_PWM_Init>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 800232a:	f000 fbea 	bl	8002b02 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 800232e:	2305      	movs	r3, #5
 8002330:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 8002332:	2320      	movs	r3, #32
 8002334:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8002336:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800233a:	4619      	mov	r1, r3
 800233c:	4818      	ldr	r0, [pc, #96]	@ (80023a0 <MX_TIM3_Init+0x114>)
 800233e:	f004 fbe6 	bl	8006b0e <HAL_TIM_SlaveConfigSynchro>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <MX_TIM3_Init+0xc0>
  {
    Error_Handler();
 8002348:	f000 fbdb 	bl	8002b02 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 800234c:	2340      	movs	r3, #64	@ 0x40
 800234e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002350:	2380      	movs	r3, #128	@ 0x80
 8002352:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002354:	f107 031c 	add.w	r3, r7, #28
 8002358:	4619      	mov	r1, r3
 800235a:	4811      	ldr	r0, [pc, #68]	@ (80023a0 <MX_TIM3_Init+0x114>)
 800235c:	f004 fff2 	bl	8007344 <HAL_TIMEx_MasterConfigSynchronization>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8002366:	f000 fbcc 	bl	8002b02 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800236a:	2360      	movs	r3, #96	@ 0x60
 800236c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800236e:	2300      	movs	r3, #0
 8002370:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002372:	2300      	movs	r3, #0
 8002374:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002376:	2300      	movs	r3, #0
 8002378:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800237a:	463b      	mov	r3, r7
 800237c:	2200      	movs	r2, #0
 800237e:	4619      	mov	r1, r3
 8002380:	4807      	ldr	r0, [pc, #28]	@ (80023a0 <MX_TIM3_Init+0x114>)
 8002382:	f004 fa3b 	bl	80067fc <HAL_TIM_PWM_ConfigChannel>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 800238c:	f000 fbb9 	bl	8002b02 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002390:	4803      	ldr	r0, [pc, #12]	@ (80023a0 <MX_TIM3_Init+0x114>)
 8002392:	f000 fe9d 	bl	80030d0 <HAL_TIM_MspPostInit>

}
 8002396:	bf00      	nop
 8002398:	3748      	adds	r7, #72	@ 0x48
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	200003d0 	.word	0x200003d0
 80023a4:	40000400 	.word	0x40000400

080023a8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b08e      	sub	sp, #56	@ 0x38
 80023ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80023ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023b2:	2200      	movs	r2, #0
 80023b4:	601a      	str	r2, [r3, #0]
 80023b6:	605a      	str	r2, [r3, #4]
 80023b8:	609a      	str	r2, [r3, #8]
 80023ba:	60da      	str	r2, [r3, #12]
 80023bc:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023be:	f107 031c 	add.w	r3, r7, #28
 80023c2:	2200      	movs	r2, #0
 80023c4:	601a      	str	r2, [r3, #0]
 80023c6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023c8:	463b      	mov	r3, r7
 80023ca:	2200      	movs	r2, #0
 80023cc:	601a      	str	r2, [r3, #0]
 80023ce:	605a      	str	r2, [r3, #4]
 80023d0:	609a      	str	r2, [r3, #8]
 80023d2:	60da      	str	r2, [r3, #12]
 80023d4:	611a      	str	r2, [r3, #16]
 80023d6:	615a      	str	r2, [r3, #20]
 80023d8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80023da:	4b2c      	ldr	r3, [pc, #176]	@ (800248c <MX_TIM4_Init+0xe4>)
 80023dc:	4a2c      	ldr	r2, [pc, #176]	@ (8002490 <MX_TIM4_Init+0xe8>)
 80023de:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80023e0:	4b2a      	ldr	r3, [pc, #168]	@ (800248c <MX_TIM4_Init+0xe4>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023e6:	4b29      	ldr	r3, [pc, #164]	@ (800248c <MX_TIM4_Init+0xe4>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 80023ec:	4b27      	ldr	r3, [pc, #156]	@ (800248c <MX_TIM4_Init+0xe4>)
 80023ee:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80023f2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023f4:	4b25      	ldr	r3, [pc, #148]	@ (800248c <MX_TIM4_Init+0xe4>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023fa:	4b24      	ldr	r3, [pc, #144]	@ (800248c <MX_TIM4_Init+0xe4>)
 80023fc:	2280      	movs	r2, #128	@ 0x80
 80023fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002400:	4822      	ldr	r0, [pc, #136]	@ (800248c <MX_TIM4_Init+0xe4>)
 8002402:	f003 ff29 	bl	8006258 <HAL_TIM_Base_Init>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d001      	beq.n	8002410 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 800240c:	f000 fb79 	bl	8002b02 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002410:	481e      	ldr	r0, [pc, #120]	@ (800248c <MX_TIM4_Init+0xe4>)
 8002412:	f003 ffe1 	bl	80063d8 <HAL_TIM_PWM_Init>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d001      	beq.n	8002420 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 800241c:	f000 fb71 	bl	8002b02 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8002420:	2307      	movs	r3, #7
 8002422:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 8002424:	2330      	movs	r3, #48	@ 0x30
 8002426:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8002428:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800242c:	4619      	mov	r1, r3
 800242e:	4817      	ldr	r0, [pc, #92]	@ (800248c <MX_TIM4_Init+0xe4>)
 8002430:	f004 fb6d 	bl	8006b0e <HAL_TIM_SlaveConfigSynchro>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d001      	beq.n	800243e <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 800243a:	f000 fb62 	bl	8002b02 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 800243e:	2340      	movs	r3, #64	@ 0x40
 8002440:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002442:	2380      	movs	r3, #128	@ 0x80
 8002444:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002446:	f107 031c 	add.w	r3, r7, #28
 800244a:	4619      	mov	r1, r3
 800244c:	480f      	ldr	r0, [pc, #60]	@ (800248c <MX_TIM4_Init+0xe4>)
 800244e:	f004 ff79 	bl	8007344 <HAL_TIMEx_MasterConfigSynchronization>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8002458:	f000 fb53 	bl	8002b02 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800245c:	2360      	movs	r3, #96	@ 0x60
 800245e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002460:	2300      	movs	r3, #0
 8002462:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002464:	2300      	movs	r3, #0
 8002466:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002468:	2300      	movs	r3, #0
 800246a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800246c:	463b      	mov	r3, r7
 800246e:	2200      	movs	r2, #0
 8002470:	4619      	mov	r1, r3
 8002472:	4806      	ldr	r0, [pc, #24]	@ (800248c <MX_TIM4_Init+0xe4>)
 8002474:	f004 f9c2 	bl	80067fc <HAL_TIM_PWM_ConfigChannel>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 800247e:	f000 fb40 	bl	8002b02 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002482:	bf00      	nop
 8002484:	3738      	adds	r7, #56	@ 0x38
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	20000418 	.word	0x20000418
 8002490:	40000800 	.word	0x40000800

08002494 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b08e      	sub	sp, #56	@ 0x38
 8002498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800249a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800249e:	2200      	movs	r2, #0
 80024a0:	601a      	str	r2, [r3, #0]
 80024a2:	605a      	str	r2, [r3, #4]
 80024a4:	609a      	str	r2, [r3, #8]
 80024a6:	60da      	str	r2, [r3, #12]
 80024a8:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024aa:	f107 031c 	add.w	r3, r7, #28
 80024ae:	2200      	movs	r2, #0
 80024b0:	601a      	str	r2, [r3, #0]
 80024b2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024b4:	463b      	mov	r3, r7
 80024b6:	2200      	movs	r2, #0
 80024b8:	601a      	str	r2, [r3, #0]
 80024ba:	605a      	str	r2, [r3, #4]
 80024bc:	609a      	str	r2, [r3, #8]
 80024be:	60da      	str	r2, [r3, #12]
 80024c0:	611a      	str	r2, [r3, #16]
 80024c2:	615a      	str	r2, [r3, #20]
 80024c4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80024c6:	4b2c      	ldr	r3, [pc, #176]	@ (8002578 <MX_TIM5_Init+0xe4>)
 80024c8:	4a2c      	ldr	r2, [pc, #176]	@ (800257c <MX_TIM5_Init+0xe8>)
 80024ca:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80024cc:	4b2a      	ldr	r3, [pc, #168]	@ (8002578 <MX_TIM5_Init+0xe4>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024d2:	4b29      	ldr	r3, [pc, #164]	@ (8002578 <MX_TIM5_Init+0xe4>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 80024d8:	4b27      	ldr	r3, [pc, #156]	@ (8002578 <MX_TIM5_Init+0xe4>)
 80024da:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80024de:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024e0:	4b25      	ldr	r3, [pc, #148]	@ (8002578 <MX_TIM5_Init+0xe4>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80024e6:	4b24      	ldr	r3, [pc, #144]	@ (8002578 <MX_TIM5_Init+0xe4>)
 80024e8:	2280      	movs	r2, #128	@ 0x80
 80024ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80024ec:	4822      	ldr	r0, [pc, #136]	@ (8002578 <MX_TIM5_Init+0xe4>)
 80024ee:	f003 feb3 	bl	8006258 <HAL_TIM_Base_Init>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 80024f8:	f000 fb03 	bl	8002b02 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80024fc:	481e      	ldr	r0, [pc, #120]	@ (8002578 <MX_TIM5_Init+0xe4>)
 80024fe:	f003 ff6b 	bl	80063d8 <HAL_TIM_PWM_Init>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 8002508:	f000 fafb 	bl	8002b02 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800250c:	2307      	movs	r3, #7
 800250e:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8002510:	2310      	movs	r3, #16
 8002512:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 8002514:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002518:	4619      	mov	r1, r3
 800251a:	4817      	ldr	r0, [pc, #92]	@ (8002578 <MX_TIM5_Init+0xe4>)
 800251c:	f004 faf7 	bl	8006b0e <HAL_TIM_SlaveConfigSynchro>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <MX_TIM5_Init+0x96>
  {
    Error_Handler();
 8002526:	f000 faec 	bl	8002b02 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 800252a:	2340      	movs	r3, #64	@ 0x40
 800252c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800252e:	2380      	movs	r3, #128	@ 0x80
 8002530:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002532:	f107 031c 	add.w	r3, r7, #28
 8002536:	4619      	mov	r1, r3
 8002538:	480f      	ldr	r0, [pc, #60]	@ (8002578 <MX_TIM5_Init+0xe4>)
 800253a:	f004 ff03 	bl	8007344 <HAL_TIMEx_MasterConfigSynchronization>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d001      	beq.n	8002548 <MX_TIM5_Init+0xb4>
  {
    Error_Handler();
 8002544:	f000 fadd 	bl	8002b02 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002548:	2360      	movs	r3, #96	@ 0x60
 800254a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800254c:	2300      	movs	r3, #0
 800254e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002550:	2300      	movs	r3, #0
 8002552:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002554:	2300      	movs	r3, #0
 8002556:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002558:	463b      	mov	r3, r7
 800255a:	2200      	movs	r2, #0
 800255c:	4619      	mov	r1, r3
 800255e:	4806      	ldr	r0, [pc, #24]	@ (8002578 <MX_TIM5_Init+0xe4>)
 8002560:	f004 f94c 	bl	80067fc <HAL_TIM_PWM_ConfigChannel>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <MX_TIM5_Init+0xda>
  {
    Error_Handler();
 800256a:	f000 faca 	bl	8002b02 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800256e:	bf00      	nop
 8002570:	3738      	adds	r7, #56	@ 0x38
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	20000460 	.word	0x20000460
 800257c:	40000c00 	.word	0x40000c00

08002580 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002586:	463b      	mov	r3, r7
 8002588:	2200      	movs	r2, #0
 800258a:	601a      	str	r2, [r3, #0]
 800258c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800258e:	4b15      	ldr	r3, [pc, #84]	@ (80025e4 <MX_TIM7_Init+0x64>)
 8002590:	4a15      	ldr	r2, [pc, #84]	@ (80025e8 <MX_TIM7_Init+0x68>)
 8002592:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8002594:	4b13      	ldr	r3, [pc, #76]	@ (80025e4 <MX_TIM7_Init+0x64>)
 8002596:	2253      	movs	r2, #83	@ 0x53
 8002598:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800259a:	4b12      	ldr	r3, [pc, #72]	@ (80025e4 <MX_TIM7_Init+0x64>)
 800259c:	2200      	movs	r2, #0
 800259e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 80025a0:	4b10      	ldr	r3, [pc, #64]	@ (80025e4 <MX_TIM7_Init+0x64>)
 80025a2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80025a6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80025a8:	4b0e      	ldr	r3, [pc, #56]	@ (80025e4 <MX_TIM7_Init+0x64>)
 80025aa:	2280      	movs	r2, #128	@ 0x80
 80025ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80025ae:	480d      	ldr	r0, [pc, #52]	@ (80025e4 <MX_TIM7_Init+0x64>)
 80025b0:	f003 fe52 	bl	8006258 <HAL_TIM_Base_Init>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d001      	beq.n	80025be <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80025ba:	f000 faa2 	bl	8002b02 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025be:	2300      	movs	r3, #0
 80025c0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025c2:	2300      	movs	r3, #0
 80025c4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80025c6:	463b      	mov	r3, r7
 80025c8:	4619      	mov	r1, r3
 80025ca:	4806      	ldr	r0, [pc, #24]	@ (80025e4 <MX_TIM7_Init+0x64>)
 80025cc:	f004 feba 	bl	8007344 <HAL_TIMEx_MasterConfigSynchronization>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80025d6:	f000 fa94 	bl	8002b02 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80025da:	bf00      	nop
 80025dc:	3708      	adds	r7, #8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	200004a8 	.word	0x200004a8
 80025e8:	40001400 	.word	0x40001400

080025ec <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b09a      	sub	sp, #104	@ 0x68
 80025f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025f2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80025f6:	2200      	movs	r2, #0
 80025f8:	601a      	str	r2, [r3, #0]
 80025fa:	605a      	str	r2, [r3, #4]
 80025fc:	609a      	str	r2, [r3, #8]
 80025fe:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002600:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002604:	2200      	movs	r2, #0
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	605a      	str	r2, [r3, #4]
 800260a:	609a      	str	r2, [r3, #8]
 800260c:	60da      	str	r2, [r3, #12]
 800260e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002610:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002614:	2200      	movs	r2, #0
 8002616:	601a      	str	r2, [r3, #0]
 8002618:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800261a:	f107 0320 	add.w	r3, r7, #32
 800261e:	2200      	movs	r2, #0
 8002620:	601a      	str	r2, [r3, #0]
 8002622:	605a      	str	r2, [r3, #4]
 8002624:	609a      	str	r2, [r3, #8]
 8002626:	60da      	str	r2, [r3, #12]
 8002628:	611a      	str	r2, [r3, #16]
 800262a:	615a      	str	r2, [r3, #20]
 800262c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800262e:	463b      	mov	r3, r7
 8002630:	2220      	movs	r2, #32
 8002632:	2100      	movs	r1, #0
 8002634:	4618      	mov	r0, r3
 8002636:	f00a ff89 	bl	800d54c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800263a:	4b46      	ldr	r3, [pc, #280]	@ (8002754 <MX_TIM8_Init+0x168>)
 800263c:	4a46      	ldr	r2, [pc, #280]	@ (8002758 <MX_TIM8_Init+0x16c>)
 800263e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 8002640:	4b44      	ldr	r3, [pc, #272]	@ (8002754 <MX_TIM8_Init+0x168>)
 8002642:	2253      	movs	r2, #83	@ 0x53
 8002644:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002646:	4b43      	ldr	r3, [pc, #268]	@ (8002754 <MX_TIM8_Init+0x168>)
 8002648:	2200      	movs	r2, #0
 800264a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 800264c:	4b41      	ldr	r3, [pc, #260]	@ (8002754 <MX_TIM8_Init+0x168>)
 800264e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002652:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002654:	4b3f      	ldr	r3, [pc, #252]	@ (8002754 <MX_TIM8_Init+0x168>)
 8002656:	2200      	movs	r2, #0
 8002658:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800265a:	4b3e      	ldr	r3, [pc, #248]	@ (8002754 <MX_TIM8_Init+0x168>)
 800265c:	2200      	movs	r2, #0
 800265e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002660:	4b3c      	ldr	r3, [pc, #240]	@ (8002754 <MX_TIM8_Init+0x168>)
 8002662:	2280      	movs	r2, #128	@ 0x80
 8002664:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002666:	483b      	ldr	r0, [pc, #236]	@ (8002754 <MX_TIM8_Init+0x168>)
 8002668:	f003 fdf6 	bl	8006258 <HAL_TIM_Base_Init>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d001      	beq.n	8002676 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8002672:	f000 fa46 	bl	8002b02 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002676:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800267a:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800267c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002680:	4619      	mov	r1, r3
 8002682:	4834      	ldr	r0, [pc, #208]	@ (8002754 <MX_TIM8_Init+0x168>)
 8002684:	f004 f97c 	bl	8006980 <HAL_TIM_ConfigClockSource>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800268e:	f000 fa38 	bl	8002b02 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002692:	4830      	ldr	r0, [pc, #192]	@ (8002754 <MX_TIM8_Init+0x168>)
 8002694:	f003 fea0 	bl	80063d8 <HAL_TIM_PWM_Init>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d001      	beq.n	80026a2 <MX_TIM8_Init+0xb6>
  {
    Error_Handler();
 800269e:	f000 fa30 	bl	8002b02 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 80026a2:	2305      	movs	r3, #5
 80026a4:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 80026a6:	2320      	movs	r3, #32
 80026a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 80026aa:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80026ae:	4619      	mov	r1, r3
 80026b0:	4828      	ldr	r0, [pc, #160]	@ (8002754 <MX_TIM8_Init+0x168>)
 80026b2:	f004 fa2c 	bl	8006b0e <HAL_TIM_SlaveConfigSynchro>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <MX_TIM8_Init+0xd4>
  {
    Error_Handler();
 80026bc:	f000 fa21 	bl	8002b02 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC3REF;
 80026c0:	2360      	movs	r3, #96	@ 0x60
 80026c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80026c4:	2380      	movs	r3, #128	@ 0x80
 80026c6:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80026c8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80026cc:	4619      	mov	r1, r3
 80026ce:	4821      	ldr	r0, [pc, #132]	@ (8002754 <MX_TIM8_Init+0x168>)
 80026d0:	f004 fe38 	bl	8007344 <HAL_TIMEx_MasterConfigSynchronization>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d001      	beq.n	80026de <MX_TIM8_Init+0xf2>
  {
    Error_Handler();
 80026da:	f000 fa12 	bl	8002b02 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80026de:	2360      	movs	r3, #96	@ 0x60
 80026e0:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 80026e2:	2300      	movs	r3, #0
 80026e4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026e6:	2300      	movs	r3, #0
 80026e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80026ea:	2300      	movs	r3, #0
 80026ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026ee:	2300      	movs	r3, #0
 80026f0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80026f2:	2300      	movs	r3, #0
 80026f4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80026f6:	2300      	movs	r3, #0
 80026f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80026fa:	f107 0320 	add.w	r3, r7, #32
 80026fe:	2208      	movs	r2, #8
 8002700:	4619      	mov	r1, r3
 8002702:	4814      	ldr	r0, [pc, #80]	@ (8002754 <MX_TIM8_Init+0x168>)
 8002704:	f004 f87a 	bl	80067fc <HAL_TIM_PWM_ConfigChannel>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 800270e:	f000 f9f8 	bl	8002b02 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002712:	2300      	movs	r3, #0
 8002714:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002716:	2300      	movs	r3, #0
 8002718:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800271a:	2300      	movs	r3, #0
 800271c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800271e:	2300      	movs	r3, #0
 8002720:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002722:	2300      	movs	r3, #0
 8002724:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002726:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800272a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800272c:	2300      	movs	r3, #0
 800272e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002730:	463b      	mov	r3, r7
 8002732:	4619      	mov	r1, r3
 8002734:	4807      	ldr	r0, [pc, #28]	@ (8002754 <MX_TIM8_Init+0x168>)
 8002736:	f004 fe81 	bl	800743c <HAL_TIMEx_ConfigBreakDeadTime>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <MX_TIM8_Init+0x158>
  {
    Error_Handler();
 8002740:	f000 f9df 	bl	8002b02 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002744:	4803      	ldr	r0, [pc, #12]	@ (8002754 <MX_TIM8_Init+0x168>)
 8002746:	f000 fcc3 	bl	80030d0 <HAL_TIM_MspPostInit>

}
 800274a:	bf00      	nop
 800274c:	3768      	adds	r7, #104	@ 0x68
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	200004f0 	.word	0x200004f0
 8002758:	40010400 	.word	0x40010400

0800275c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002760:	4b11      	ldr	r3, [pc, #68]	@ (80027a8 <MX_USART2_UART_Init+0x4c>)
 8002762:	4a12      	ldr	r2, [pc, #72]	@ (80027ac <MX_USART2_UART_Init+0x50>)
 8002764:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002766:	4b10      	ldr	r3, [pc, #64]	@ (80027a8 <MX_USART2_UART_Init+0x4c>)
 8002768:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800276c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800276e:	4b0e      	ldr	r3, [pc, #56]	@ (80027a8 <MX_USART2_UART_Init+0x4c>)
 8002770:	2200      	movs	r2, #0
 8002772:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002774:	4b0c      	ldr	r3, [pc, #48]	@ (80027a8 <MX_USART2_UART_Init+0x4c>)
 8002776:	2200      	movs	r2, #0
 8002778:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800277a:	4b0b      	ldr	r3, [pc, #44]	@ (80027a8 <MX_USART2_UART_Init+0x4c>)
 800277c:	2200      	movs	r2, #0
 800277e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002780:	4b09      	ldr	r3, [pc, #36]	@ (80027a8 <MX_USART2_UART_Init+0x4c>)
 8002782:	220c      	movs	r2, #12
 8002784:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002786:	4b08      	ldr	r3, [pc, #32]	@ (80027a8 <MX_USART2_UART_Init+0x4c>)
 8002788:	2200      	movs	r2, #0
 800278a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800278c:	4b06      	ldr	r3, [pc, #24]	@ (80027a8 <MX_USART2_UART_Init+0x4c>)
 800278e:	2200      	movs	r2, #0
 8002790:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002792:	4805      	ldr	r0, [pc, #20]	@ (80027a8 <MX_USART2_UART_Init+0x4c>)
 8002794:	f004 feb8 	bl	8007508 <HAL_UART_Init>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d001      	beq.n	80027a2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800279e:	f000 f9b0 	bl	8002b02 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80027a2:	bf00      	nop
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	20000538 	.word	0x20000538
 80027ac:	40004400 	.word	0x40004400

080027b0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80027b4:	4b11      	ldr	r3, [pc, #68]	@ (80027fc <MX_USART3_UART_Init+0x4c>)
 80027b6:	4a12      	ldr	r2, [pc, #72]	@ (8002800 <MX_USART3_UART_Init+0x50>)
 80027b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80027ba:	4b10      	ldr	r3, [pc, #64]	@ (80027fc <MX_USART3_UART_Init+0x4c>)
 80027bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80027c0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80027c2:	4b0e      	ldr	r3, [pc, #56]	@ (80027fc <MX_USART3_UART_Init+0x4c>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80027c8:	4b0c      	ldr	r3, [pc, #48]	@ (80027fc <MX_USART3_UART_Init+0x4c>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80027ce:	4b0b      	ldr	r3, [pc, #44]	@ (80027fc <MX_USART3_UART_Init+0x4c>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80027d4:	4b09      	ldr	r3, [pc, #36]	@ (80027fc <MX_USART3_UART_Init+0x4c>)
 80027d6:	220c      	movs	r2, #12
 80027d8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027da:	4b08      	ldr	r3, [pc, #32]	@ (80027fc <MX_USART3_UART_Init+0x4c>)
 80027dc:	2200      	movs	r2, #0
 80027de:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80027e0:	4b06      	ldr	r3, [pc, #24]	@ (80027fc <MX_USART3_UART_Init+0x4c>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80027e6:	4805      	ldr	r0, [pc, #20]	@ (80027fc <MX_USART3_UART_Init+0x4c>)
 80027e8:	f004 fe8e 	bl	8007508 <HAL_UART_Init>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80027f2:	f000 f986 	bl	8002b02 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80027f6:	bf00      	nop
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	20000580 	.word	0x20000580
 8002800:	40004800 	.word	0x40004800

08002804 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800280a:	2300      	movs	r3, #0
 800280c:	607b      	str	r3, [r7, #4]
 800280e:	4b10      	ldr	r3, [pc, #64]	@ (8002850 <MX_DMA_Init+0x4c>)
 8002810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002812:	4a0f      	ldr	r2, [pc, #60]	@ (8002850 <MX_DMA_Init+0x4c>)
 8002814:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002818:	6313      	str	r3, [r2, #48]	@ 0x30
 800281a:	4b0d      	ldr	r3, [pc, #52]	@ (8002850 <MX_DMA_Init+0x4c>)
 800281c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002822:	607b      	str	r3, [r7, #4]
 8002824:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8002826:	2200      	movs	r2, #0
 8002828:	2102      	movs	r1, #2
 800282a:	200c      	movs	r0, #12
 800282c:	f001 f80b 	bl	8003846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002830:	200c      	movs	r0, #12
 8002832:	f001 f824 	bl	800387e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 8002836:	2200      	movs	r2, #0
 8002838:	2102      	movs	r1, #2
 800283a:	2010      	movs	r0, #16
 800283c:	f001 f803 	bl	8003846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002840:	2010      	movs	r0, #16
 8002842:	f001 f81c 	bl	800387e <HAL_NVIC_EnableIRQ>

}
 8002846:	bf00      	nop
 8002848:	3708      	adds	r7, #8
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	40023800 	.word	0x40023800

08002854 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b08c      	sub	sp, #48	@ 0x30
 8002858:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800285a:	f107 031c 	add.w	r3, r7, #28
 800285e:	2200      	movs	r2, #0
 8002860:	601a      	str	r2, [r3, #0]
 8002862:	605a      	str	r2, [r3, #4]
 8002864:	609a      	str	r2, [r3, #8]
 8002866:	60da      	str	r2, [r3, #12]
 8002868:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800286a:	2300      	movs	r3, #0
 800286c:	61bb      	str	r3, [r7, #24]
 800286e:	4b99      	ldr	r3, [pc, #612]	@ (8002ad4 <MX_GPIO_Init+0x280>)
 8002870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002872:	4a98      	ldr	r2, [pc, #608]	@ (8002ad4 <MX_GPIO_Init+0x280>)
 8002874:	f043 0310 	orr.w	r3, r3, #16
 8002878:	6313      	str	r3, [r2, #48]	@ 0x30
 800287a:	4b96      	ldr	r3, [pc, #600]	@ (8002ad4 <MX_GPIO_Init+0x280>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287e:	f003 0310 	and.w	r3, r3, #16
 8002882:	61bb      	str	r3, [r7, #24]
 8002884:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002886:	2300      	movs	r3, #0
 8002888:	617b      	str	r3, [r7, #20]
 800288a:	4b92      	ldr	r3, [pc, #584]	@ (8002ad4 <MX_GPIO_Init+0x280>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288e:	4a91      	ldr	r2, [pc, #580]	@ (8002ad4 <MX_GPIO_Init+0x280>)
 8002890:	f043 0304 	orr.w	r3, r3, #4
 8002894:	6313      	str	r3, [r2, #48]	@ 0x30
 8002896:	4b8f      	ldr	r3, [pc, #572]	@ (8002ad4 <MX_GPIO_Init+0x280>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289a:	f003 0304 	and.w	r3, r3, #4
 800289e:	617b      	str	r3, [r7, #20]
 80028a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028a2:	2300      	movs	r3, #0
 80028a4:	613b      	str	r3, [r7, #16]
 80028a6:	4b8b      	ldr	r3, [pc, #556]	@ (8002ad4 <MX_GPIO_Init+0x280>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028aa:	4a8a      	ldr	r2, [pc, #552]	@ (8002ad4 <MX_GPIO_Init+0x280>)
 80028ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028b2:	4b88      	ldr	r3, [pc, #544]	@ (8002ad4 <MX_GPIO_Init+0x280>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ba:	613b      	str	r3, [r7, #16]
 80028bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028be:	2300      	movs	r3, #0
 80028c0:	60fb      	str	r3, [r7, #12]
 80028c2:	4b84      	ldr	r3, [pc, #528]	@ (8002ad4 <MX_GPIO_Init+0x280>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c6:	4a83      	ldr	r2, [pc, #524]	@ (8002ad4 <MX_GPIO_Init+0x280>)
 80028c8:	f043 0301 	orr.w	r3, r3, #1
 80028cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ce:	4b81      	ldr	r3, [pc, #516]	@ (8002ad4 <MX_GPIO_Init+0x280>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	60fb      	str	r3, [r7, #12]
 80028d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028da:	2300      	movs	r3, #0
 80028dc:	60bb      	str	r3, [r7, #8]
 80028de:	4b7d      	ldr	r3, [pc, #500]	@ (8002ad4 <MX_GPIO_Init+0x280>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e2:	4a7c      	ldr	r2, [pc, #496]	@ (8002ad4 <MX_GPIO_Init+0x280>)
 80028e4:	f043 0302 	orr.w	r3, r3, #2
 80028e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ea:	4b7a      	ldr	r3, [pc, #488]	@ (8002ad4 <MX_GPIO_Init+0x280>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	60bb      	str	r3, [r7, #8]
 80028f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028f6:	2300      	movs	r3, #0
 80028f8:	607b      	str	r3, [r7, #4]
 80028fa:	4b76      	ldr	r3, [pc, #472]	@ (8002ad4 <MX_GPIO_Init+0x280>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fe:	4a75      	ldr	r2, [pc, #468]	@ (8002ad4 <MX_GPIO_Init+0x280>)
 8002900:	f043 0308 	orr.w	r3, r3, #8
 8002904:	6313      	str	r3, [r2, #48]	@ 0x30
 8002906:	4b73      	ldr	r3, [pc, #460]	@ (8002ad4 <MX_GPIO_Init+0x280>)
 8002908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800290a:	f003 0308 	and.w	r3, r3, #8
 800290e:	607b      	str	r3, [r7, #4]
 8002910:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, O13_Duphong4_Pin|O14_Duphong5_Pin|O15_Duphong6_Pin|O16_Duphong7_Pin
 8002912:	2201      	movs	r2, #1
 8002914:	217f      	movs	r1, #127	@ 0x7f
 8002916:	4870      	ldr	r0, [pc, #448]	@ (8002ad8 <MX_GPIO_Init+0x284>)
 8002918:	f001 fd82 	bl	8004420 <HAL_GPIO_WritePin>
                          |O17_Duphong8_Pin|O11_Duphong2_Pin|O12_Duphong3_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(O18_Duphong9_GPIO_Port, O18_Duphong9_Pin, GPIO_PIN_SET);
 800291c:	2201      	movs	r2, #1
 800291e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002922:	486e      	ldr	r0, [pc, #440]	@ (8002adc <MX_GPIO_Init+0x288>)
 8002924:	f001 fd7c 	bl	8004420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DIR_TIM3_Pin|DIR_TIM8_Pin, GPIO_PIN_RESET);
 8002928:	2200      	movs	r2, #0
 800292a:	f44f 7120 	mov.w	r1, #640	@ 0x280
 800292e:	486b      	ldr	r0, [pc, #428]	@ (8002adc <MX_GPIO_Init+0x288>)
 8002930:	f001 fd76 	bl	8004420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR_TIM1_Pin|DIR_NO_Pin, GPIO_PIN_RESET);
 8002934:	2200      	movs	r2, #0
 8002936:	f44f 4102 	mov.w	r1, #33280	@ 0x8200
 800293a:	4869      	ldr	r0, [pc, #420]	@ (8002ae0 <MX_GPIO_Init+0x28c>)
 800293c:	f001 fd70 	bl	8004420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, O1_xilanh1_Pin|O2_xilanh2_Pin|O3_vacum_hut1_Pin|O4_vacum_hut2_Pin
 8002940:	2201      	movs	r2, #1
 8002942:	21f8      	movs	r1, #248	@ 0xf8
 8002944:	4867      	ldr	r0, [pc, #412]	@ (8002ae4 <MX_GPIO_Init+0x290>)
 8002946:	f001 fd6b 	bl	8004420 <HAL_GPIO_WritePin>
                          |O5_vacum1_nha_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, O6_vacum2_nha_Pin|O7_Den_Xanh_Pin|O8_Den_Do_Pin|O9_Coi_Pin
 800294a:	2201      	movs	r2, #1
 800294c:	f44f 714e 	mov.w	r1, #824	@ 0x338
 8002950:	4865      	ldr	r0, [pc, #404]	@ (8002ae8 <MX_GPIO_Init+0x294>)
 8002952:	f001 fd65 	bl	8004420 <HAL_GPIO_WritePin>
                          |O10_Duphong1_Pin, GPIO_PIN_SET);

  /*Configure GPIO pins : O13_Duphong4_Pin O14_Duphong5_Pin O15_Duphong6_Pin O16_Duphong7_Pin
                           O17_Duphong8_Pin O11_Duphong2_Pin O12_Duphong3_Pin */
  GPIO_InitStruct.Pin = O13_Duphong4_Pin|O14_Duphong5_Pin|O15_Duphong6_Pin|O16_Duphong7_Pin
 8002956:	237f      	movs	r3, #127	@ 0x7f
 8002958:	61fb      	str	r3, [r7, #28]
                          |O17_Duphong8_Pin|O11_Duphong2_Pin|O12_Duphong3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800295a:	2301      	movs	r3, #1
 800295c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800295e:	2301      	movs	r3, #1
 8002960:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002962:	2300      	movs	r3, #0
 8002964:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002966:	f107 031c 	add.w	r3, r7, #28
 800296a:	4619      	mov	r1, r3
 800296c:	485a      	ldr	r0, [pc, #360]	@ (8002ad8 <MX_GPIO_Init+0x284>)
 800296e:	f001 fba3 	bl	80040b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : O18_Duphong9_Pin */
  GPIO_InitStruct.Pin = O18_Duphong9_Pin;
 8002972:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002976:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002978:	2301      	movs	r3, #1
 800297a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800297c:	2301      	movs	r3, #1
 800297e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002980:	2300      	movs	r3, #0
 8002982:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(O18_Duphong9_GPIO_Port, &GPIO_InitStruct);
 8002984:	f107 031c 	add.w	r3, r7, #28
 8002988:	4619      	mov	r1, r3
 800298a:	4854      	ldr	r0, [pc, #336]	@ (8002adc <MX_GPIO_Init+0x288>)
 800298c:	f001 fb94 	bl	80040b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002990:	230f      	movs	r3, #15
 8002992:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002994:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002998:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299a:	2300      	movs	r3, #0
 800299c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800299e:	f107 031c 	add.w	r3, r7, #28
 80029a2:	4619      	mov	r1, r3
 80029a4:	484d      	ldr	r0, [pc, #308]	@ (8002adc <MX_GPIO_Init+0x288>)
 80029a6:	f001 fb87 	bl	80040b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : I5_STOP_Pin I6_START_Pin */
  GPIO_InitStruct.Pin = I5_STOP_Pin|I6_START_Pin;
 80029aa:	2330      	movs	r3, #48	@ 0x30
 80029ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029ae:	2300      	movs	r3, #0
 80029b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b2:	2300      	movs	r3, #0
 80029b4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029b6:	f107 031c 	add.w	r3, r7, #28
 80029ba:	4619      	mov	r1, r3
 80029bc:	4847      	ldr	r0, [pc, #284]	@ (8002adc <MX_GPIO_Init+0x288>)
 80029be:	f001 fb7b 	bl	80040b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : I7_RESTART_Pin I8_VACUM1_Pin PB12 */
  GPIO_InitStruct.Pin = I7_RESTART_Pin|I8_VACUM1_Pin|GPIO_PIN_12;
 80029c2:	f241 0303 	movw	r3, #4099	@ 0x1003
 80029c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029c8:	2300      	movs	r3, #0
 80029ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029cc:	2300      	movs	r3, #0
 80029ce:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029d0:	f107 031c 	add.w	r3, r7, #28
 80029d4:	4619      	mov	r1, r3
 80029d6:	4844      	ldr	r0, [pc, #272]	@ (8002ae8 <MX_GPIO_Init+0x294>)
 80029d8:	f001 fb6e 	bl	80040b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : I9_VACUM2_Pin I_10Left_DOOR_Pin I_11_RIGHT_DOOR_Pin I12_AP_SUAT_Pin
                           I13_DU_PHONG_Pin I14_DU_PHONG2_Pin I15_DU_PHONG3_Pin I16_DU_PHONG4_Pin
                           I17_DU_PHONG5_Pin */
  GPIO_InitStruct.Pin = I9_VACUM2_Pin|I_10Left_DOOR_Pin|I_11_RIGHT_DOOR_Pin|I12_AP_SUAT_Pin
 80029dc:	f64f 7380 	movw	r3, #65408	@ 0xff80
 80029e0:	61fb      	str	r3, [r7, #28]
                          |I13_DU_PHONG_Pin|I14_DU_PHONG2_Pin|I15_DU_PHONG3_Pin|I16_DU_PHONG4_Pin
                          |I17_DU_PHONG5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029e2:	2300      	movs	r3, #0
 80029e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e6:	2300      	movs	r3, #0
 80029e8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80029ea:	f107 031c 	add.w	r3, r7, #28
 80029ee:	4619      	mov	r1, r3
 80029f0:	4839      	ldr	r0, [pc, #228]	@ (8002ad8 <MX_GPIO_Init+0x284>)
 80029f2:	f001 fb61 	bl	80040b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_TIM3_Pin DIR_TIM8_Pin */
  GPIO_InitStruct.Pin = DIR_TIM3_Pin|DIR_TIM8_Pin;
 80029f6:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80029fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029fc:	2301      	movs	r3, #1
 80029fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a00:	2300      	movs	r3, #0
 8002a02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a04:	2303      	movs	r3, #3
 8002a06:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a08:	f107 031c 	add.w	r3, r7, #28
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	4833      	ldr	r0, [pc, #204]	@ (8002adc <MX_GPIO_Init+0x288>)
 8002a10:	f001 fb52 	bl	80040b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_TIM1_Pin */
  GPIO_InitStruct.Pin = DIR_TIM1_Pin;
 8002a14:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a22:	2303      	movs	r3, #3
 8002a24:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DIR_TIM1_GPIO_Port, &GPIO_InitStruct);
 8002a26:	f107 031c 	add.w	r3, r7, #28
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	482c      	ldr	r0, [pc, #176]	@ (8002ae0 <MX_GPIO_Init+0x28c>)
 8002a2e:	f001 fb43 	bl	80040b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_NO_Pin */
  GPIO_InitStruct.Pin = DIR_NO_Pin;
 8002a32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002a36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a40:	2300      	movs	r3, #0
 8002a42:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DIR_NO_GPIO_Port, &GPIO_InitStruct);
 8002a44:	f107 031c 	add.w	r3, r7, #28
 8002a48:	4619      	mov	r1, r3
 8002a4a:	4825      	ldr	r0, [pc, #148]	@ (8002ae0 <MX_GPIO_Init+0x28c>)
 8002a4c:	f001 fb34 	bl	80040b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : O1_xilanh1_Pin O2_xilanh2_Pin O3_vacum_hut1_Pin O4_vacum_hut2_Pin
                           O5_vacum1_nha_Pin */
  GPIO_InitStruct.Pin = O1_xilanh1_Pin|O2_xilanh2_Pin|O3_vacum_hut1_Pin|O4_vacum_hut2_Pin
 8002a50:	23f8      	movs	r3, #248	@ 0xf8
 8002a52:	61fb      	str	r3, [r7, #28]
                          |O5_vacum1_nha_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a54:	2301      	movs	r3, #1
 8002a56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a60:	f107 031c 	add.w	r3, r7, #28
 8002a64:	4619      	mov	r1, r3
 8002a66:	481f      	ldr	r0, [pc, #124]	@ (8002ae4 <MX_GPIO_Init+0x290>)
 8002a68:	f001 fb26 	bl	80040b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : O6_vacum2_nha_Pin O7_Den_Xanh_Pin O8_Den_Do_Pin O9_Coi_Pin
                           O10_Duphong1_Pin */
  GPIO_InitStruct.Pin = O6_vacum2_nha_Pin|O7_Den_Xanh_Pin|O8_Den_Do_Pin|O9_Coi_Pin
 8002a6c:	f44f 734e 	mov.w	r3, #824	@ 0x338
 8002a70:	61fb      	str	r3, [r7, #28]
                          |O10_Duphong1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a72:	2301      	movs	r3, #1
 8002a74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a76:	2301      	movs	r3, #1
 8002a78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a7e:	f107 031c 	add.w	r3, r7, #28
 8002a82:	4619      	mov	r1, r3
 8002a84:	4818      	ldr	r0, [pc, #96]	@ (8002ae8 <MX_GPIO_Init+0x294>)
 8002a86:	f001 fb17 	bl	80040b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	2006      	movs	r0, #6
 8002a90:	f000 fed9 	bl	8003846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002a94:	2006      	movs	r0, #6
 8002a96:	f000 fef2 	bl	800387e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	2007      	movs	r0, #7
 8002aa0:	f000 fed1 	bl	8003846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002aa4:	2007      	movs	r0, #7
 8002aa6:	f000 feea 	bl	800387e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8002aaa:	2200      	movs	r2, #0
 8002aac:	2100      	movs	r1, #0
 8002aae:	2008      	movs	r0, #8
 8002ab0:	f000 fec9 	bl	8003846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002ab4:	2008      	movs	r0, #8
 8002ab6:	f000 fee2 	bl	800387e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002aba:	2200      	movs	r2, #0
 8002abc:	2100      	movs	r1, #0
 8002abe:	2009      	movs	r0, #9
 8002ac0:	f000 fec1 	bl	8003846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002ac4:	2009      	movs	r0, #9
 8002ac6:	f000 feda 	bl	800387e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002aca:	bf00      	nop
 8002acc:	3730      	adds	r7, #48	@ 0x30
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	40023800 	.word	0x40023800
 8002ad8:	40021000 	.word	0x40021000
 8002adc:	40020800 	.word	0x40020800
 8002ae0:	40020000 	.word	0x40020000
 8002ae4:	40020c00 	.word	0x40020c00
 8002ae8:	40020400 	.word	0x40020400

08002aec <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	4603      	mov	r3, r0
 8002af4:	80fb      	strh	r3, [r7, #6]

}
 8002af6:	bf00      	nop
 8002af8:	370c      	adds	r7, #12
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr

08002b02 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b02:	b480      	push	{r7}
 8002b04:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b06:	b672      	cpsid	i
}
 8002b08:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b0a:	bf00      	nop
 8002b0c:	e7fd      	b.n	8002b0a <Error_Handler+0x8>

08002b0e <Init_hmi>:
	{  Handle_Emergency  },
	{  Main_Reset        },
	{  Main_Stop         }
};
void Init_hmi(void)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	af00      	add	r7, sp, #0
}
 8002b12:	bf00      	nop
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr

08002b1c <Get_home_done>:
uint8_t Get_home_done(void)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0
	return home_done;
 8002b20:	4b03      	ldr	r3, [pc, #12]	@ (8002b30 <Get_home_done+0x14>)
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	b2db      	uxtb	r3, r3
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr
 8002b30:	2000068c 	.word	0x2000068c

08002b34 <Task_Move_Oxis>:
    return 0xffff; // không có bit nào = 1
}
// dữ liệu đã lưu ở Coils_Database[1]; 0-5: trái 0x, phải Ox, lên 0x, xuống 0y, lên 0z, xuống 0z

void Task_Move_Oxis()
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b082      	sub	sp, #8
 8002b38:	af00      	add	r7, sp, #0
	uint8_t current_state=0x00U;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	70fb      	strb	r3, [r7, #3]
	for(int i=0x00U; i< NUM_BUTTON_HOLD;i++)
 8002b3e:	2300      	movs	r3, #0
 8002b40:	607b      	str	r3, [r7, #4]
 8002b42:	e08d      	b.n	8002c60 <Task_Move_Oxis+0x12c>
	{
		current_state= ( (Control_motor->all) &(1<<i))==0x00U ? 0x00U : 0x1U;
 8002b44:	4b4b      	ldr	r3, [pc, #300]	@ (8002c74 <Task_Move_Oxis+0x140>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	fa42 f303 	asr.w	r3, r2, r3
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	bf14      	ite	ne
 8002b5a:	2301      	movne	r3, #1
 8002b5c:	2300      	moveq	r3, #0
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	70fb      	strb	r3, [r7, #3]
		if (current_state == 0x1U)
 8002b62:	78fb      	ldrb	r3, [r7, #3]
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d139      	bne.n	8002bdc <Task_Move_Oxis+0xa8>
		{
			// --- TRƯỜNG HỢP ĐANG NHẤN ---
			hmi_btns[i].press_timer++; // Mỗi lần gọi là 1ms, cứ thế cộng dồn lên
 8002b68:	4943      	ldr	r1, [pc, #268]	@ (8002c78 <Task_Move_Oxis+0x144>)
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	005b      	lsls	r3, r3, #1
 8002b70:	4413      	add	r3, r2
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	440b      	add	r3, r1
 8002b76:	3304      	adds	r3, #4
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	1c59      	adds	r1, r3, #1
 8002b7c:	483e      	ldr	r0, [pc, #248]	@ (8002c78 <Task_Move_Oxis+0x144>)
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	4613      	mov	r3, r2
 8002b82:	005b      	lsls	r3, r3, #1
 8002b84:	4413      	add	r3, r2
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	4403      	add	r3, r0
 8002b8a:	3304      	adds	r3, #4
 8002b8c:	6019      	str	r1, [r3, #0]

			// Nếu giữ đủ 500ms và chưa Jog thì kích hoạt Jog
			if (hmi_btns[i].press_timer >= 150u && hmi_btns[i].is_jogging == 0)
 8002b8e:	493a      	ldr	r1, [pc, #232]	@ (8002c78 <Task_Move_Oxis+0x144>)
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	4613      	mov	r3, r2
 8002b94:	005b      	lsls	r3, r3, #1
 8002b96:	4413      	add	r3, r2
 8002b98:	009b      	lsls	r3, r3, #2
 8002b9a:	440b      	add	r3, r1
 8002b9c:	3304      	adds	r3, #4
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	2b95      	cmp	r3, #149	@ 0x95
 8002ba2:	d951      	bls.n	8002c48 <Task_Move_Oxis+0x114>
 8002ba4:	4934      	ldr	r1, [pc, #208]	@ (8002c78 <Task_Move_Oxis+0x144>)
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	4613      	mov	r3, r2
 8002baa:	005b      	lsls	r3, r3, #1
 8002bac:	4413      	add	r3, r2
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	440b      	add	r3, r1
 8002bb2:	3308      	adds	r3, #8
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d146      	bne.n	8002c48 <Task_Move_Oxis+0x114>
			{
				//MC_Jog(axis, direction, 10000, 5000);
				hmi_btns[i].is_jogging = 1;
 8002bba:	492f      	ldr	r1, [pc, #188]	@ (8002c78 <Task_Move_Oxis+0x144>)
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	4413      	add	r3, r2
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	440b      	add	r3, r1
 8002bc8:	3308      	adds	r3, #8
 8002bca:	2201      	movs	r2, #1
 8002bcc:	701a      	strb	r2, [r3, #0]
				Handle_buttonTable[i].handler(STATUS_JOGGING_OXIS);
 8002bce:	4a2b      	ldr	r2, [pc, #172]	@ (8002c7c <Task_Move_Oxis+0x148>)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bd6:	2001      	movs	r0, #1
 8002bd8:	4798      	blx	r3
 8002bda:	e035      	b.n	8002c48 <Task_Move_Oxis+0x114>
			}
		}
		else
		{
			// --- TRƯỜNG HỢP NHẢ TAY (current_state == 0) ---
			if (hmi_btns[i].last_state == 1)
 8002bdc:	4926      	ldr	r1, [pc, #152]	@ (8002c78 <Task_Move_Oxis+0x144>)
 8002bde:	687a      	ldr	r2, [r7, #4]
 8002be0:	4613      	mov	r3, r2
 8002be2:	005b      	lsls	r3, r3, #1
 8002be4:	4413      	add	r3, r2
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	440b      	add	r3, r1
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d12b      	bne.n	8002c48 <Task_Move_Oxis+0x114>
			{ // Chỉ xử lý khi vừa mới nhả tay (Sườn xuống)

				if (hmi_btns[i].press_timer < 150u) {
 8002bf0:	4921      	ldr	r1, [pc, #132]	@ (8002c78 <Task_Move_Oxis+0x144>)
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	005b      	lsls	r3, r3, #1
 8002bf8:	4413      	add	r3, r2
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	440b      	add	r3, r1
 8002bfe:	3304      	adds	r3, #4
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	2b95      	cmp	r3, #149	@ 0x95
 8002c04:	d806      	bhi.n	8002c14 <Task_Move_Oxis+0xe0>
					// Nhấn nhả nhanh: Nhích 100 xung
					//MC_MoveRelative(axis, direction * 100, 5000, 2000);
					Handle_buttonTable[i].handler(STATUS_STEP_OXIS);
 8002c06:	4a1d      	ldr	r2, [pc, #116]	@ (8002c7c <Task_Move_Oxis+0x148>)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c0e:	2002      	movs	r0, #2
 8002c10:	4798      	blx	r3
 8002c12:	e005      	b.n	8002c20 <Task_Move_Oxis+0xec>
				}
				else {
					// Nhả sau khi đã Jog: Dừng trục
					//MC_Stop(axis, 5000);
					Handle_buttonTable[i].handler(STATUS_STOP_OXIS);
 8002c14:	4a19      	ldr	r2, [pc, #100]	@ (8002c7c <Task_Move_Oxis+0x148>)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c1c:	2003      	movs	r0, #3
 8002c1e:	4798      	blx	r3
				}
				// Reset các biến để chuẩn bị cho lần nhấn sau
				hmi_btns[i].press_timer = 0;
 8002c20:	4915      	ldr	r1, [pc, #84]	@ (8002c78 <Task_Move_Oxis+0x144>)
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	4613      	mov	r3, r2
 8002c26:	005b      	lsls	r3, r3, #1
 8002c28:	4413      	add	r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	440b      	add	r3, r1
 8002c2e:	3304      	adds	r3, #4
 8002c30:	2200      	movs	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]
				hmi_btns[i].is_jogging = 0;
 8002c34:	4910      	ldr	r1, [pc, #64]	@ (8002c78 <Task_Move_Oxis+0x144>)
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	005b      	lsls	r3, r3, #1
 8002c3c:	4413      	add	r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	440b      	add	r3, r1
 8002c42:	3308      	adds	r3, #8
 8002c44:	2200      	movs	r2, #0
 8002c46:	701a      	strb	r2, [r3, #0]
			}
		}
		// Lưu trạng thái để bắt sườn xuống ở chu kỳ 1ms sau
		hmi_btns[i].last_state = current_state;
 8002c48:	490b      	ldr	r1, [pc, #44]	@ (8002c78 <Task_Move_Oxis+0x144>)
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	005b      	lsls	r3, r3, #1
 8002c50:	4413      	add	r3, r2
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	440b      	add	r3, r1
 8002c56:	78fa      	ldrb	r2, [r7, #3]
 8002c58:	701a      	strb	r2, [r3, #0]
	for(int i=0x00U; i< NUM_BUTTON_HOLD;i++)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	3301      	adds	r3, #1
 8002c5e:	607b      	str	r3, [r7, #4]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2b05      	cmp	r3, #5
 8002c64:	f67f af6e 	bls.w	8002b44 <Task_Move_Oxis+0x10>
	}
}
 8002c68:	bf00      	nop
 8002c6a:	bf00      	nop
 8002c6c:	3708      	adds	r7, #8
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	20000174 	.word	0x20000174
 8002c78:	20000690 	.word	0x20000690
 8002c7c:	20000048 	.word	0x20000048

08002c80 <Set_Emergency_Stop>:
void Set_Emergency_Stop()
{
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0
	Emergency=0x01U;
 8002c84:	4b03      	ldr	r3, [pc, #12]	@ (8002c94 <Set_Emergency_Stop+0x14>)
 8002c86:	2201      	movs	r2, #1
 8002c88:	701a      	strb	r2, [r3, #0]
}
 8002c8a:	bf00      	nop
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr
 8002c94:	2000068a 	.word	0x2000068a

08002c98 <Task_Run_HMI>:
void Task_Run_HMI(void)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
	Copy_target_fromPC();
 8002c9e:	f7fd fc4b 	bl	8000538 <Copy_target_fromPC>
	if(Emergency == 0x01U )
 8002ca2:	4b22      	ldr	r3, [pc, #136]	@ (8002d2c <Task_Run_HMI+0x94>)
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d10e      	bne.n	8002cc8 <Task_Run_HMI+0x30>
	{
		Emergency_Stop();
 8002caa:	f7fd fec9 	bl	8000a40 <Emergency_Stop>
		if(Get_State_Sensor(0x003U)==0x00U)
 8002cae:	2003      	movs	r0, #3
 8002cb0:	f7fe ffb8 	bl	8001c24 <Get_State_Sensor>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d133      	bne.n	8002d22 <Task_Run_HMI+0x8a>
		{
			Emergency=0x00U;
 8002cba:	4b1c      	ldr	r3, [pc, #112]	@ (8002d2c <Task_Run_HMI+0x94>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	701a      	strb	r2, [r3, #0]
			home=0x01U;
 8002cc0:	4b1b      	ldr	r3, [pc, #108]	@ (8002d30 <Task_Run_HMI+0x98>)
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	701a      	strb	r2, [r3, #0]
		}
		return;
 8002cc6:	e02c      	b.n	8002d22 <Task_Run_HMI+0x8a>
	}
	uint8_t current_main = Main_controler->all;
 8002cc8:	4b1a      	ldr	r3, [pc, #104]	@ (8002d34 <Task_Run_HMI+0x9c>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	71fb      	strb	r3, [r7, #7]
	fisrtbit = __builtin_ffs(current_main)-1;
 8002cd0:	79fb      	ldrb	r3, [r7, #7]
 8002cd2:	fa93 f2a3 	rbit	r2, r3
 8002cd6:	fab2 f282 	clz	r2, r2
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d101      	bne.n	8002ce2 <Task_Run_HMI+0x4a>
 8002cde:	f04f 32ff 	mov.w	r2, #4294967295
 8002ce2:	1c53      	adds	r3, r2, #1
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	3b01      	subs	r3, #1
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	b25a      	sxtb	r2, r3
 8002cec:	4b12      	ldr	r3, [pc, #72]	@ (8002d38 <Task_Run_HMI+0xa0>)
 8002cee:	701a      	strb	r2, [r3, #0]
	if(fisrtbit >= 0)
 8002cf0:	4b11      	ldr	r3, [pc, #68]	@ (8002d38 <Task_Run_HMI+0xa0>)
 8002cf2:	f993 3000 	ldrsb.w	r3, [r3]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	db10      	blt.n	8002d1c <Task_Run_HMI+0x84>
	{
		if(Main_Table[fisrtbit].handler != NULL)
 8002cfa:	4b0f      	ldr	r3, [pc, #60]	@ (8002d38 <Task_Run_HMI+0xa0>)
 8002cfc:	f993 3000 	ldrsb.w	r3, [r3]
 8002d00:	461a      	mov	r2, r3
 8002d02:	4b0e      	ldr	r3, [pc, #56]	@ (8002d3c <Task_Run_HMI+0xa4>)
 8002d04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d007      	beq.n	8002d1c <Task_Run_HMI+0x84>
		{
			Main_Table[fisrtbit].handler();
 8002d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8002d38 <Task_Run_HMI+0xa0>)
 8002d0e:	f993 3000 	ldrsb.w	r3, [r3]
 8002d12:	461a      	mov	r2, r3
 8002d14:	4b09      	ldr	r3, [pc, #36]	@ (8002d3c <Task_Run_HMI+0xa4>)
 8002d16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d1a:	4798      	blx	r3
		}

	}
	Task_Move_Oxis();
 8002d1c:	f7ff ff0a 	bl	8002b34 <Task_Move_Oxis>
 8002d20:	e000      	b.n	8002d24 <Task_Run_HMI+0x8c>
		return;
 8002d22:	bf00      	nop
}
 8002d24:	3708      	adds	r7, #8
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	2000068a 	.word	0x2000068a
 8002d30:	2000068b 	.word	0x2000068b
 8002d34:	20000170 	.word	0x20000170
 8002d38:	20000689 	.word	0x20000689
 8002d3c:	20000060 	.word	0x20000060

08002d40 <Task_Run_Home>:
		default:
		break;
	}
}
void Task_Run_Home(void)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	af00      	add	r7, sp, #0
	Gpio_input();
 8002d44:	f7fe fe9e 	bl	8001a84 <Gpio_input>
	if(home!=0x00u)
 8002d48:	4b0e      	ldr	r3, [pc, #56]	@ (8002d84 <Task_Run_Home+0x44>)
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d015      	beq.n	8002d7e <Task_Run_Home+0x3e>
	{
		start_run=0x00U;
 8002d52:	4b0d      	ldr	r3, [pc, #52]	@ (8002d88 <Task_Run_Home+0x48>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	701a      	strb	r2, [r3, #0]
		state=0X00u;// trạng thái để đưa z xuống con hàng cần reset khi về home
 8002d58:	4b0c      	ldr	r3, [pc, #48]	@ (8002d8c <Task_Run_Home+0x4c>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	701a      	strb	r2, [r3, #0]
		if(Move_Home_3Step(&home))
 8002d5e:	4809      	ldr	r0, [pc, #36]	@ (8002d84 <Task_Run_Home+0x44>)
 8002d60:	f7fd ff90 	bl	8000c84 <Move_Home_3Step>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d009      	beq.n	8002d7e <Task_Run_Home+0x3e>
		{
			Reset_position();
 8002d6a:	f7fd fc2f 	bl	80005cc <Reset_position>
			home=0x00U;
 8002d6e:	4b05      	ldr	r3, [pc, #20]	@ (8002d84 <Task_Run_Home+0x44>)
 8002d70:	2200      	movs	r2, #0
 8002d72:	701a      	strb	r2, [r3, #0]
			home_done=0x01U;
 8002d74:	4b06      	ldr	r3, [pc, #24]	@ (8002d90 <Task_Run_Home+0x50>)
 8002d76:	2201      	movs	r2, #1
 8002d78:	701a      	strb	r2, [r3, #0]
			Reset_Oxis();
 8002d7a:	f009 ff17 	bl	800cbac <Reset_Oxis>
		}
	}
}
 8002d7e:	bf00      	nop
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	2000068b 	.word	0x2000068b
 8002d88:	2000068d 	.word	0x2000068d
 8002d8c:	2000068e 	.word	0x2000068e
 8002d90:	2000068c 	.word	0x2000068c

08002d94 <Main_Reset>:

void Main_Reset(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0

}
 8002d98:	bf00      	nop
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr

08002da2 <Main_Stop>:

void Main_Stop(void)
{
 8002da2:	b480      	push	{r7}
 8002da4:	af00      	add	r7, sp, #0

}
 8002da6:	bf00      	nop
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr

08002db0 <Handle_Left>:

// Nut sang trai Ox -> xa gốc tọa độ
void Handle_Left(uint8_t data)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	4603      	mov	r3, r0
 8002db8:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_X_ROBOT,data,0x00);
 8002dba:	79fb      	ldrb	r3, [r7, #7]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	2000      	movs	r0, #0
 8002dc2:	f7fe fa35 	bl	8001230 <MC_MoveHandle>
}
 8002dc6:	bf00      	nop
 8002dc8:	3708      	adds	r7, #8
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}

08002dce <Handle_Right>:
void Handle_Right(uint8_t data)
{
 8002dce:	b580      	push	{r7, lr}
 8002dd0:	b082      	sub	sp, #8
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_X_ROBOT,data,0x01u);
 8002dd8:	79fb      	ldrb	r3, [r7, #7]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	4619      	mov	r1, r3
 8002dde:	2000      	movs	r0, #0
 8002de0:	f7fe fa26 	bl	8001230 <MC_MoveHandle>
}
 8002de4:	bf00      	nop
 8002de6:	3708      	adds	r7, #8
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <Handle_In>:
void Handle_In(uint8_t data)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	4603      	mov	r3, r0
 8002df4:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Y_ROBOT,data, 0x00u);
 8002df6:	79fb      	ldrb	r3, [r7, #7]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	2001      	movs	r0, #1
 8002dfe:	f7fe fa17 	bl	8001230 <MC_MoveHandle>
}
 8002e02:	bf00      	nop
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}

08002e0a <Handle_Out>:
void Handle_Out(uint8_t data)
{
 8002e0a:	b580      	push	{r7, lr}
 8002e0c:	b082      	sub	sp, #8
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	4603      	mov	r3, r0
 8002e12:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Y_ROBOT,data, 0x01u);
 8002e14:	79fb      	ldrb	r3, [r7, #7]
 8002e16:	2201      	movs	r2, #1
 8002e18:	4619      	mov	r1, r3
 8002e1a:	2001      	movs	r0, #1
 8002e1c:	f7fe fa08 	bl	8001230 <MC_MoveHandle>
}
 8002e20:	bf00      	nop
 8002e22:	3708      	adds	r7, #8
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <Handle_Up>:
void Handle_Up(uint8_t data)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	4603      	mov	r3, r0
 8002e30:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Z_ROBOT,data, 0x00u);
 8002e32:	79fb      	ldrb	r3, [r7, #7]
 8002e34:	2200      	movs	r2, #0
 8002e36:	4619      	mov	r1, r3
 8002e38:	2002      	movs	r0, #2
 8002e3a:	f7fe f9f9 	bl	8001230 <MC_MoveHandle>
}
 8002e3e:	bf00      	nop
 8002e40:	3708      	adds	r7, #8
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}

08002e46 <Handle_Down>:
void Handle_Down(uint8_t data)
{
 8002e46:	b580      	push	{r7, lr}
 8002e48:	b082      	sub	sp, #8
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Z_ROBOT,data, 0x01);
 8002e50:	79fb      	ldrb	r3, [r7, #7]
 8002e52:	2201      	movs	r2, #1
 8002e54:	4619      	mov	r1, r3
 8002e56:	2002      	movs	r0, #2
 8002e58:	f7fe f9ea 	bl	8001230 <MC_MoveHandle>
}
 8002e5c:	bf00      	nop
 8002e5e:	3708      	adds	r7, #8
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <Handle_Set>:

void Handle_Set(void)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
	if(Get_home_done()==0x00U) return ;
 8002e68:	f7ff fe58 	bl	8002b1c <Get_home_done>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d017      	beq.n	8002ea2 <Handle_Set+0x3e>
	// lấy dữ liệu từ 4x Holding_Registers_Database để làm target
	MC_MoveLinear(Rotbot_axis_target[0].target_position,Rotbot_axis_target[1].target_position,Rotbot_axis_target[2].target_position);
 8002e72:	4b0d      	ldr	r3, [pc, #52]	@ (8002ea8 <Handle_Set+0x44>)
 8002e74:	edd3 7a00 	vldr	s15, [r3]
 8002e78:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8002e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8002ea8 <Handle_Set+0x44>)
 8002e7e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002e82:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8002e86:	4b08      	ldr	r3, [pc, #32]	@ (8002ea8 <Handle_Set+0x44>)
 8002e88:	edd3 7a06 	vldr	s15, [r3, #24]
 8002e8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e90:	ee17 2a90 	vmov	r2, s15
 8002e94:	ee16 1a90 	vmov	r1, s13
 8002e98:	ee17 0a10 	vmov	r0, s14
 8002e9c:	f7fe f8fe 	bl	800109c <MC_MoveLinear>
 8002ea0:	e000      	b.n	8002ea4 <Handle_Set+0x40>
	if(Get_home_done()==0x00U) return ;
 8002ea2:	bf00      	nop

}
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	20000278 	.word	0x20000278

08002eac <Handle_Home>:
void Handle_Home(void)
{
 8002eac:	b480      	push	{r7}
 8002eae:	af00      	add	r7, sp, #0
	if(home==0x00U)
 8002eb0:	4b06      	ldr	r3, [pc, #24]	@ (8002ecc <Handle_Home+0x20>)
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d102      	bne.n	8002ec0 <Handle_Home+0x14>
	{
		home=0x01U;
 8002eba:	4b04      	ldr	r3, [pc, #16]	@ (8002ecc <Handle_Home+0x20>)
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	701a      	strb	r2, [r3, #0]
	}
}
 8002ec0:	bf00      	nop
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr
 8002eca:	bf00      	nop
 8002ecc:	2000068b 	.word	0x2000068b

08002ed0 <Handle_Emergency>:
void Handle_Emergency(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
	Emergency=0x01U;
 8002ed4:	4b03      	ldr	r3, [pc, #12]	@ (8002ee4 <Handle_Emergency+0x14>)
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	701a      	strb	r2, [r3, #0]
}
 8002eda:	bf00      	nop
 8002edc:	46bd      	mov	sp, r7
 8002ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee2:	4770      	bx	lr
 8002ee4:	2000068a 	.word	0x2000068a

08002ee8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eee:	2300      	movs	r3, #0
 8002ef0:	607b      	str	r3, [r7, #4]
 8002ef2:	4b21      	ldr	r3, [pc, #132]	@ (8002f78 <HAL_MspInit+0x90>)
 8002ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ef6:	4a20      	ldr	r2, [pc, #128]	@ (8002f78 <HAL_MspInit+0x90>)
 8002ef8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002efc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002efe:	4b1e      	ldr	r3, [pc, #120]	@ (8002f78 <HAL_MspInit+0x90>)
 8002f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f06:	607b      	str	r3, [r7, #4]
 8002f08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	603b      	str	r3, [r7, #0]
 8002f0e:	4b1a      	ldr	r3, [pc, #104]	@ (8002f78 <HAL_MspInit+0x90>)
 8002f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f12:	4a19      	ldr	r2, [pc, #100]	@ (8002f78 <HAL_MspInit+0x90>)
 8002f14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f18:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f1a:	4b17      	ldr	r3, [pc, #92]	@ (8002f78 <HAL_MspInit+0x90>)
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f22:	603b      	str	r3, [r7, #0]
 8002f24:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8002f26:	2200      	movs	r2, #0
 8002f28:	2101      	movs	r1, #1
 8002f2a:	f06f 000b 	mvn.w	r0, #11
 8002f2e:	f000 fc8a 	bl	8003846 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 8002f32:	2200      	movs	r2, #0
 8002f34:	2101      	movs	r1, #1
 8002f36:	f06f 000a 	mvn.w	r0, #10
 8002f3a:	f000 fc84 	bl	8003846 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 8002f3e:	2200      	movs	r2, #0
 8002f40:	2101      	movs	r1, #1
 8002f42:	f06f 0009 	mvn.w	r0, #9
 8002f46:	f000 fc7e 	bl	8003846 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	2101      	movs	r1, #1
 8002f4e:	f06f 0004 	mvn.w	r0, #4
 8002f52:	f000 fc78 	bl	8003846 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
 8002f56:	2200      	movs	r2, #0
 8002f58:	2101      	movs	r1, #1
 8002f5a:	f06f 0003 	mvn.w	r0, #3
 8002f5e:	f000 fc72 	bl	8003846 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 8002f62:	2200      	movs	r2, #0
 8002f64:	2101      	movs	r1, #1
 8002f66:	f06f 0001 	mvn.w	r0, #1
 8002f6a:	f000 fc6c 	bl	8003846 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f6e:	bf00      	nop
 8002f70:	3708      	adds	r7, #8
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	40023800 	.word	0x40023800

08002f7c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b08a      	sub	sp, #40	@ 0x28
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a4a      	ldr	r2, [pc, #296]	@ (80030b4 <HAL_TIM_Base_MspInit+0x138>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d10e      	bne.n	8002fac <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f8e:	2300      	movs	r3, #0
 8002f90:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f92:	4b49      	ldr	r3, [pc, #292]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 8002f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f96:	4a48      	ldr	r2, [pc, #288]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 8002f98:	f043 0301 	orr.w	r3, r3, #1
 8002f9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f9e:	4b46      	ldr	r3, [pc, #280]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 8002fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002faa:	e07e      	b.n	80030aa <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM2)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fb4:	d10e      	bne.n	8002fd4 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	623b      	str	r3, [r7, #32]
 8002fba:	4b3f      	ldr	r3, [pc, #252]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 8002fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fbe:	4a3e      	ldr	r2, [pc, #248]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 8002fc0:	f043 0301 	orr.w	r3, r3, #1
 8002fc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fc6:	4b3c      	ldr	r3, [pc, #240]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 8002fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fca:	f003 0301 	and.w	r3, r3, #1
 8002fce:	623b      	str	r3, [r7, #32]
 8002fd0:	6a3b      	ldr	r3, [r7, #32]
}
 8002fd2:	e06a      	b.n	80030aa <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM3)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a38      	ldr	r2, [pc, #224]	@ (80030bc <HAL_TIM_Base_MspInit+0x140>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d10e      	bne.n	8002ffc <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002fde:	2300      	movs	r3, #0
 8002fe0:	61fb      	str	r3, [r7, #28]
 8002fe2:	4b35      	ldr	r3, [pc, #212]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe6:	4a34      	ldr	r2, [pc, #208]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 8002fe8:	f043 0302 	orr.w	r3, r3, #2
 8002fec:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fee:	4b32      	ldr	r3, [pc, #200]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 8002ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff2:	f003 0302 	and.w	r3, r3, #2
 8002ff6:	61fb      	str	r3, [r7, #28]
 8002ff8:	69fb      	ldr	r3, [r7, #28]
}
 8002ffa:	e056      	b.n	80030aa <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM4)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a2f      	ldr	r2, [pc, #188]	@ (80030c0 <HAL_TIM_Base_MspInit+0x144>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d10e      	bne.n	8003024 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003006:	2300      	movs	r3, #0
 8003008:	61bb      	str	r3, [r7, #24]
 800300a:	4b2b      	ldr	r3, [pc, #172]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 800300c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300e:	4a2a      	ldr	r2, [pc, #168]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 8003010:	f043 0304 	orr.w	r3, r3, #4
 8003014:	6413      	str	r3, [r2, #64]	@ 0x40
 8003016:	4b28      	ldr	r3, [pc, #160]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 8003018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301a:	f003 0304 	and.w	r3, r3, #4
 800301e:	61bb      	str	r3, [r7, #24]
 8003020:	69bb      	ldr	r3, [r7, #24]
}
 8003022:	e042      	b.n	80030aa <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM5)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a26      	ldr	r2, [pc, #152]	@ (80030c4 <HAL_TIM_Base_MspInit+0x148>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d10e      	bne.n	800304c <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800302e:	2300      	movs	r3, #0
 8003030:	617b      	str	r3, [r7, #20]
 8003032:	4b21      	ldr	r3, [pc, #132]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 8003034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003036:	4a20      	ldr	r2, [pc, #128]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 8003038:	f043 0308 	orr.w	r3, r3, #8
 800303c:	6413      	str	r3, [r2, #64]	@ 0x40
 800303e:	4b1e      	ldr	r3, [pc, #120]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 8003040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003042:	f003 0308 	and.w	r3, r3, #8
 8003046:	617b      	str	r3, [r7, #20]
 8003048:	697b      	ldr	r3, [r7, #20]
}
 800304a:	e02e      	b.n	80030aa <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM7)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a1d      	ldr	r2, [pc, #116]	@ (80030c8 <HAL_TIM_Base_MspInit+0x14c>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d116      	bne.n	8003084 <HAL_TIM_Base_MspInit+0x108>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003056:	2300      	movs	r3, #0
 8003058:	613b      	str	r3, [r7, #16]
 800305a:	4b17      	ldr	r3, [pc, #92]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 800305c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800305e:	4a16      	ldr	r2, [pc, #88]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 8003060:	f043 0320 	orr.w	r3, r3, #32
 8003064:	6413      	str	r3, [r2, #64]	@ 0x40
 8003066:	4b14      	ldr	r3, [pc, #80]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 8003068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306a:	f003 0320 	and.w	r3, r3, #32
 800306e:	613b      	str	r3, [r7, #16]
 8003070:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 8003072:	2200      	movs	r2, #0
 8003074:	2101      	movs	r1, #1
 8003076:	2037      	movs	r0, #55	@ 0x37
 8003078:	f000 fbe5 	bl	8003846 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800307c:	2037      	movs	r0, #55	@ 0x37
 800307e:	f000 fbfe 	bl	800387e <HAL_NVIC_EnableIRQ>
}
 8003082:	e012      	b.n	80030aa <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM8)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a10      	ldr	r2, [pc, #64]	@ (80030cc <HAL_TIM_Base_MspInit+0x150>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d10d      	bne.n	80030aa <HAL_TIM_Base_MspInit+0x12e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800308e:	2300      	movs	r3, #0
 8003090:	60fb      	str	r3, [r7, #12]
 8003092:	4b09      	ldr	r3, [pc, #36]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 8003094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003096:	4a08      	ldr	r2, [pc, #32]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 8003098:	f043 0302 	orr.w	r3, r3, #2
 800309c:	6453      	str	r3, [r2, #68]	@ 0x44
 800309e:	4b06      	ldr	r3, [pc, #24]	@ (80030b8 <HAL_TIM_Base_MspInit+0x13c>)
 80030a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	60fb      	str	r3, [r7, #12]
 80030a8:	68fb      	ldr	r3, [r7, #12]
}
 80030aa:	bf00      	nop
 80030ac:	3728      	adds	r7, #40	@ 0x28
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	40010000 	.word	0x40010000
 80030b8:	40023800 	.word	0x40023800
 80030bc:	40000400 	.word	0x40000400
 80030c0:	40000800 	.word	0x40000800
 80030c4:	40000c00 	.word	0x40000c00
 80030c8:	40001400 	.word	0x40001400
 80030cc:	40010400 	.word	0x40010400

080030d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b08a      	sub	sp, #40	@ 0x28
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030d8:	f107 0314 	add.w	r3, r7, #20
 80030dc:	2200      	movs	r2, #0
 80030de:	601a      	str	r2, [r3, #0]
 80030e0:	605a      	str	r2, [r3, #4]
 80030e2:	609a      	str	r2, [r3, #8]
 80030e4:	60da      	str	r2, [r3, #12]
 80030e6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a37      	ldr	r2, [pc, #220]	@ (80031cc <HAL_TIM_MspPostInit+0xfc>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d11f      	bne.n	8003132 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030f2:	2300      	movs	r3, #0
 80030f4:	613b      	str	r3, [r7, #16]
 80030f6:	4b36      	ldr	r3, [pc, #216]	@ (80031d0 <HAL_TIM_MspPostInit+0x100>)
 80030f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030fa:	4a35      	ldr	r2, [pc, #212]	@ (80031d0 <HAL_TIM_MspPostInit+0x100>)
 80030fc:	f043 0301 	orr.w	r3, r3, #1
 8003100:	6313      	str	r3, [r2, #48]	@ 0x30
 8003102:	4b33      	ldr	r3, [pc, #204]	@ (80031d0 <HAL_TIM_MspPostInit+0x100>)
 8003104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	613b      	str	r3, [r7, #16]
 800310c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800310e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003112:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003114:	2302      	movs	r3, #2
 8003116:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003118:	2300      	movs	r3, #0
 800311a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800311c:	2300      	movs	r3, #0
 800311e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003120:	2301      	movs	r3, #1
 8003122:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003124:	f107 0314 	add.w	r3, r7, #20
 8003128:	4619      	mov	r1, r3
 800312a:	482a      	ldr	r0, [pc, #168]	@ (80031d4 <HAL_TIM_MspPostInit+0x104>)
 800312c:	f000 ffc4 	bl	80040b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003130:	e047      	b.n	80031c2 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a28      	ldr	r2, [pc, #160]	@ (80031d8 <HAL_TIM_MspPostInit+0x108>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d11e      	bne.n	800317a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800313c:	2300      	movs	r3, #0
 800313e:	60fb      	str	r3, [r7, #12]
 8003140:	4b23      	ldr	r3, [pc, #140]	@ (80031d0 <HAL_TIM_MspPostInit+0x100>)
 8003142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003144:	4a22      	ldr	r2, [pc, #136]	@ (80031d0 <HAL_TIM_MspPostInit+0x100>)
 8003146:	f043 0304 	orr.w	r3, r3, #4
 800314a:	6313      	str	r3, [r2, #48]	@ 0x30
 800314c:	4b20      	ldr	r3, [pc, #128]	@ (80031d0 <HAL_TIM_MspPostInit+0x100>)
 800314e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003150:	f003 0304 	and.w	r3, r3, #4
 8003154:	60fb      	str	r3, [r7, #12]
 8003156:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003158:	2340      	movs	r3, #64	@ 0x40
 800315a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800315c:	2302      	movs	r3, #2
 800315e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003160:	2300      	movs	r3, #0
 8003162:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003164:	2300      	movs	r3, #0
 8003166:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003168:	2302      	movs	r3, #2
 800316a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800316c:	f107 0314 	add.w	r3, r7, #20
 8003170:	4619      	mov	r1, r3
 8003172:	481a      	ldr	r0, [pc, #104]	@ (80031dc <HAL_TIM_MspPostInit+0x10c>)
 8003174:	f000 ffa0 	bl	80040b8 <HAL_GPIO_Init>
}
 8003178:	e023      	b.n	80031c2 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a18      	ldr	r2, [pc, #96]	@ (80031e0 <HAL_TIM_MspPostInit+0x110>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d11e      	bne.n	80031c2 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003184:	2300      	movs	r3, #0
 8003186:	60bb      	str	r3, [r7, #8]
 8003188:	4b11      	ldr	r3, [pc, #68]	@ (80031d0 <HAL_TIM_MspPostInit+0x100>)
 800318a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800318c:	4a10      	ldr	r2, [pc, #64]	@ (80031d0 <HAL_TIM_MspPostInit+0x100>)
 800318e:	f043 0304 	orr.w	r3, r3, #4
 8003192:	6313      	str	r3, [r2, #48]	@ 0x30
 8003194:	4b0e      	ldr	r3, [pc, #56]	@ (80031d0 <HAL_TIM_MspPostInit+0x100>)
 8003196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003198:	f003 0304 	and.w	r3, r3, #4
 800319c:	60bb      	str	r3, [r7, #8]
 800319e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80031a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031a6:	2302      	movs	r3, #2
 80031a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031aa:	2300      	movs	r3, #0
 80031ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031ae:	2300      	movs	r3, #0
 80031b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80031b2:	2303      	movs	r3, #3
 80031b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031b6:	f107 0314 	add.w	r3, r7, #20
 80031ba:	4619      	mov	r1, r3
 80031bc:	4807      	ldr	r0, [pc, #28]	@ (80031dc <HAL_TIM_MspPostInit+0x10c>)
 80031be:	f000 ff7b 	bl	80040b8 <HAL_GPIO_Init>
}
 80031c2:	bf00      	nop
 80031c4:	3728      	adds	r7, #40	@ 0x28
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	40010000 	.word	0x40010000
 80031d0:	40023800 	.word	0x40023800
 80031d4:	40020000 	.word	0x40020000
 80031d8:	40000400 	.word	0x40000400
 80031dc:	40020800 	.word	0x40020800
 80031e0:	40010400 	.word	0x40010400

080031e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b08c      	sub	sp, #48	@ 0x30
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031ec:	f107 031c 	add.w	r3, r7, #28
 80031f0:	2200      	movs	r2, #0
 80031f2:	601a      	str	r2, [r3, #0]
 80031f4:	605a      	str	r2, [r3, #4]
 80031f6:	609a      	str	r2, [r3, #8]
 80031f8:	60da      	str	r2, [r3, #12]
 80031fa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a68      	ldr	r2, [pc, #416]	@ (80033a4 <HAL_UART_MspInit+0x1c0>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d162      	bne.n	80032cc <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003206:	2300      	movs	r3, #0
 8003208:	61bb      	str	r3, [r7, #24]
 800320a:	4b67      	ldr	r3, [pc, #412]	@ (80033a8 <HAL_UART_MspInit+0x1c4>)
 800320c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320e:	4a66      	ldr	r2, [pc, #408]	@ (80033a8 <HAL_UART_MspInit+0x1c4>)
 8003210:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003214:	6413      	str	r3, [r2, #64]	@ 0x40
 8003216:	4b64      	ldr	r3, [pc, #400]	@ (80033a8 <HAL_UART_MspInit+0x1c4>)
 8003218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800321e:	61bb      	str	r3, [r7, #24]
 8003220:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003222:	2300      	movs	r3, #0
 8003224:	617b      	str	r3, [r7, #20]
 8003226:	4b60      	ldr	r3, [pc, #384]	@ (80033a8 <HAL_UART_MspInit+0x1c4>)
 8003228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800322a:	4a5f      	ldr	r2, [pc, #380]	@ (80033a8 <HAL_UART_MspInit+0x1c4>)
 800322c:	f043 0301 	orr.w	r3, r3, #1
 8003230:	6313      	str	r3, [r2, #48]	@ 0x30
 8003232:	4b5d      	ldr	r3, [pc, #372]	@ (80033a8 <HAL_UART_MspInit+0x1c4>)
 8003234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	617b      	str	r3, [r7, #20]
 800323c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800323e:	230c      	movs	r3, #12
 8003240:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003242:	2302      	movs	r3, #2
 8003244:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003246:	2300      	movs	r3, #0
 8003248:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800324a:	2303      	movs	r3, #3
 800324c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800324e:	2307      	movs	r3, #7
 8003250:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003252:	f107 031c 	add.w	r3, r7, #28
 8003256:	4619      	mov	r1, r3
 8003258:	4854      	ldr	r0, [pc, #336]	@ (80033ac <HAL_UART_MspInit+0x1c8>)
 800325a:	f000 ff2d 	bl	80040b8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800325e:	4b54      	ldr	r3, [pc, #336]	@ (80033b0 <HAL_UART_MspInit+0x1cc>)
 8003260:	4a54      	ldr	r2, [pc, #336]	@ (80033b4 <HAL_UART_MspInit+0x1d0>)
 8003262:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003264:	4b52      	ldr	r3, [pc, #328]	@ (80033b0 <HAL_UART_MspInit+0x1cc>)
 8003266:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800326a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800326c:	4b50      	ldr	r3, [pc, #320]	@ (80033b0 <HAL_UART_MspInit+0x1cc>)
 800326e:	2200      	movs	r2, #0
 8003270:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003272:	4b4f      	ldr	r3, [pc, #316]	@ (80033b0 <HAL_UART_MspInit+0x1cc>)
 8003274:	2200      	movs	r2, #0
 8003276:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003278:	4b4d      	ldr	r3, [pc, #308]	@ (80033b0 <HAL_UART_MspInit+0x1cc>)
 800327a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800327e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003280:	4b4b      	ldr	r3, [pc, #300]	@ (80033b0 <HAL_UART_MspInit+0x1cc>)
 8003282:	2200      	movs	r2, #0
 8003284:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003286:	4b4a      	ldr	r3, [pc, #296]	@ (80033b0 <HAL_UART_MspInit+0x1cc>)
 8003288:	2200      	movs	r2, #0
 800328a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800328c:	4b48      	ldr	r3, [pc, #288]	@ (80033b0 <HAL_UART_MspInit+0x1cc>)
 800328e:	2200      	movs	r2, #0
 8003290:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003292:	4b47      	ldr	r3, [pc, #284]	@ (80033b0 <HAL_UART_MspInit+0x1cc>)
 8003294:	2200      	movs	r2, #0
 8003296:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003298:	4b45      	ldr	r3, [pc, #276]	@ (80033b0 <HAL_UART_MspInit+0x1cc>)
 800329a:	2200      	movs	r2, #0
 800329c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800329e:	4844      	ldr	r0, [pc, #272]	@ (80033b0 <HAL_UART_MspInit+0x1cc>)
 80032a0:	f000 fb08 	bl	80038b4 <HAL_DMA_Init>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d001      	beq.n	80032ae <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80032aa:	f7ff fc2a 	bl	8002b02 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a3f      	ldr	r2, [pc, #252]	@ (80033b0 <HAL_UART_MspInit+0x1cc>)
 80032b2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80032b4:	4a3e      	ldr	r2, [pc, #248]	@ (80033b0 <HAL_UART_MspInit+0x1cc>)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80032ba:	2200      	movs	r2, #0
 80032bc:	2102      	movs	r1, #2
 80032be:	2026      	movs	r0, #38	@ 0x26
 80032c0:	f000 fac1 	bl	8003846 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80032c4:	2026      	movs	r0, #38	@ 0x26
 80032c6:	f000 fada 	bl	800387e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80032ca:	e067      	b.n	800339c <HAL_UART_MspInit+0x1b8>
  else if(huart->Instance==USART3)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a39      	ldr	r2, [pc, #228]	@ (80033b8 <HAL_UART_MspInit+0x1d4>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d162      	bne.n	800339c <HAL_UART_MspInit+0x1b8>
    __HAL_RCC_USART3_CLK_ENABLE();
 80032d6:	2300      	movs	r3, #0
 80032d8:	613b      	str	r3, [r7, #16]
 80032da:	4b33      	ldr	r3, [pc, #204]	@ (80033a8 <HAL_UART_MspInit+0x1c4>)
 80032dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032de:	4a32      	ldr	r2, [pc, #200]	@ (80033a8 <HAL_UART_MspInit+0x1c4>)
 80032e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80032e6:	4b30      	ldr	r3, [pc, #192]	@ (80033a8 <HAL_UART_MspInit+0x1c4>)
 80032e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80032ee:	613b      	str	r3, [r7, #16]
 80032f0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032f2:	2300      	movs	r3, #0
 80032f4:	60fb      	str	r3, [r7, #12]
 80032f6:	4b2c      	ldr	r3, [pc, #176]	@ (80033a8 <HAL_UART_MspInit+0x1c4>)
 80032f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032fa:	4a2b      	ldr	r2, [pc, #172]	@ (80033a8 <HAL_UART_MspInit+0x1c4>)
 80032fc:	f043 0302 	orr.w	r3, r3, #2
 8003300:	6313      	str	r3, [r2, #48]	@ 0x30
 8003302:	4b29      	ldr	r3, [pc, #164]	@ (80033a8 <HAL_UART_MspInit+0x1c4>)
 8003304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003306:	f003 0302 	and.w	r3, r3, #2
 800330a:	60fb      	str	r3, [r7, #12]
 800330c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800330e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003312:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003314:	2302      	movs	r3, #2
 8003316:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003318:	2300      	movs	r3, #0
 800331a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800331c:	2303      	movs	r3, #3
 800331e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003320:	2307      	movs	r3, #7
 8003322:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003324:	f107 031c 	add.w	r3, r7, #28
 8003328:	4619      	mov	r1, r3
 800332a:	4824      	ldr	r0, [pc, #144]	@ (80033bc <HAL_UART_MspInit+0x1d8>)
 800332c:	f000 fec4 	bl	80040b8 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003330:	4b23      	ldr	r3, [pc, #140]	@ (80033c0 <HAL_UART_MspInit+0x1dc>)
 8003332:	4a24      	ldr	r2, [pc, #144]	@ (80033c4 <HAL_UART_MspInit+0x1e0>)
 8003334:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8003336:	4b22      	ldr	r3, [pc, #136]	@ (80033c0 <HAL_UART_MspInit+0x1dc>)
 8003338:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800333c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800333e:	4b20      	ldr	r3, [pc, #128]	@ (80033c0 <HAL_UART_MspInit+0x1dc>)
 8003340:	2200      	movs	r2, #0
 8003342:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003344:	4b1e      	ldr	r3, [pc, #120]	@ (80033c0 <HAL_UART_MspInit+0x1dc>)
 8003346:	2200      	movs	r2, #0
 8003348:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800334a:	4b1d      	ldr	r3, [pc, #116]	@ (80033c0 <HAL_UART_MspInit+0x1dc>)
 800334c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003350:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003352:	4b1b      	ldr	r3, [pc, #108]	@ (80033c0 <HAL_UART_MspInit+0x1dc>)
 8003354:	2200      	movs	r2, #0
 8003356:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003358:	4b19      	ldr	r3, [pc, #100]	@ (80033c0 <HAL_UART_MspInit+0x1dc>)
 800335a:	2200      	movs	r2, #0
 800335c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800335e:	4b18      	ldr	r3, [pc, #96]	@ (80033c0 <HAL_UART_MspInit+0x1dc>)
 8003360:	2200      	movs	r2, #0
 8003362:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003364:	4b16      	ldr	r3, [pc, #88]	@ (80033c0 <HAL_UART_MspInit+0x1dc>)
 8003366:	2200      	movs	r2, #0
 8003368:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800336a:	4b15      	ldr	r3, [pc, #84]	@ (80033c0 <HAL_UART_MspInit+0x1dc>)
 800336c:	2200      	movs	r2, #0
 800336e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003370:	4813      	ldr	r0, [pc, #76]	@ (80033c0 <HAL_UART_MspInit+0x1dc>)
 8003372:	f000 fa9f 	bl	80038b4 <HAL_DMA_Init>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d001      	beq.n	8003380 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 800337c:	f7ff fbc1 	bl	8002b02 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	4a0f      	ldr	r2, [pc, #60]	@ (80033c0 <HAL_UART_MspInit+0x1dc>)
 8003384:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003386:	4a0e      	ldr	r2, [pc, #56]	@ (80033c0 <HAL_UART_MspInit+0x1dc>)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 800338c:	2200      	movs	r2, #0
 800338e:	2102      	movs	r1, #2
 8003390:	2027      	movs	r0, #39	@ 0x27
 8003392:	f000 fa58 	bl	8003846 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003396:	2027      	movs	r0, #39	@ 0x27
 8003398:	f000 fa71 	bl	800387e <HAL_NVIC_EnableIRQ>
}
 800339c:	bf00      	nop
 800339e:	3730      	adds	r7, #48	@ 0x30
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	40004400 	.word	0x40004400
 80033a8:	40023800 	.word	0x40023800
 80033ac:	40020000 	.word	0x40020000
 80033b0:	200005c8 	.word	0x200005c8
 80033b4:	40026088 	.word	0x40026088
 80033b8:	40004800 	.word	0x40004800
 80033bc:	40020400 	.word	0x40020400
 80033c0:	20000628 	.word	0x20000628
 80033c4:	40026028 	.word	0x40026028

080033c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80033c8:	b480      	push	{r7}
 80033ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80033cc:	bf00      	nop
 80033ce:	e7fd      	b.n	80033cc <NMI_Handler+0x4>

080033d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033d0:	b480      	push	{r7}
 80033d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80033d4:	bf00      	nop
 80033d6:	e7fd      	b.n	80033d4 <HardFault_Handler+0x4>

080033d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80033d8:	b480      	push	{r7}
 80033da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80033dc:	bf00      	nop
 80033de:	e7fd      	b.n	80033dc <MemManage_Handler+0x4>

080033e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033e0:	b480      	push	{r7}
 80033e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033e4:	bf00      	nop
 80033e6:	e7fd      	b.n	80033e4 <BusFault_Handler+0x4>

080033e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033e8:	b480      	push	{r7}
 80033ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033ec:	bf00      	nop
 80033ee:	e7fd      	b.n	80033ec <UsageFault_Handler+0x4>

080033f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033f0:	b480      	push	{r7}
 80033f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033f4:	bf00      	nop
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr

080033fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033fe:	b480      	push	{r7}
 8003400:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003402:	bf00      	nop
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800340c:	b480      	push	{r7}
 800340e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003410:	bf00      	nop
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr

0800341a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800341a:	b580      	push	{r7, lr}
 800341c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800341e:	f000 f8f3 	bl	8003608 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003422:	bf00      	nop
 8003424:	bd80      	pop	{r7, pc}

08003426 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003426:	b580      	push	{r7, lr}
 8003428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	Interrup_gpio_OX();
 800342a:	f7fd fb25 	bl	8000a78 <Interrup_gpio_OX>
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800342e:	2001      	movs	r0, #1
 8003430:	f001 f810 	bl	8004454 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003434:	bf00      	nop
 8003436:	bd80      	pop	{r7, pc}

08003438 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	Interrup_gpio_OY();
 800343c:	f7fd fb64 	bl	8000b08 <Interrup_gpio_OY>
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8003440:	2002      	movs	r0, #2
 8003442:	f001 f807 	bl	8004454 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003446:	bf00      	nop
 8003448:	bd80      	pop	{r7, pc}

0800344a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800344a:	b580      	push	{r7, lr}
 800344c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
	Interrup_gpio_OZ();
 800344e:	f7fd fba5 	bl	8000b9c <Interrup_gpio_OZ>
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8003452:	2004      	movs	r0, #4
 8003454:	f000 fffe 	bl	8004454 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003458:	bf00      	nop
 800345a:	bd80      	pop	{r7, pc}

0800345c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
	Set_Emergency_Stop();
 8003460:	f7ff fc0e 	bl	8002c80 <Set_Emergency_Stop>
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8003464:	2008      	movs	r0, #8
 8003466:	f000 fff5 	bl	8004454 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800346a:	bf00      	nop
 800346c:	bd80      	pop	{r7, pc}
	...

08003470 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003474:	4802      	ldr	r0, [pc, #8]	@ (8003480 <DMA1_Stream1_IRQHandler+0x10>)
 8003476:	f000 fbb5 	bl	8003be4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800347a:	bf00      	nop
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	20000628 	.word	0x20000628

08003484 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003488:	4802      	ldr	r0, [pc, #8]	@ (8003494 <DMA1_Stream5_IRQHandler+0x10>)
 800348a:	f000 fbab 	bl	8003be4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800348e:	bf00      	nop
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	200005c8 	.word	0x200005c8

08003498 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800349c:	4802      	ldr	r0, [pc, #8]	@ (80034a8 <USART2_IRQHandler+0x10>)
 800349e:	f004 f967 	bl	8007770 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80034a2:	bf00      	nop
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	20000538 	.word	0x20000538

080034ac <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80034b0:	4802      	ldr	r0, [pc, #8]	@ (80034bc <USART3_IRQHandler+0x10>)
 80034b2:	f004 f95d 	bl	8007770 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80034b6:	bf00      	nop
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	20000580 	.word	0x20000580

080034c0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
  TIM7_Interrupt();
 80034c4:	f7fe f966 	bl	8001794 <TIM7_Interrupt>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80034c8:	4802      	ldr	r0, [pc, #8]	@ (80034d4 <TIM7_IRQHandler+0x14>)
 80034ca:	f003 f8a7 	bl	800661c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80034ce:	bf00      	nop
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	200004a8 	.word	0x200004a8

080034d8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80034dc:	4802      	ldr	r0, [pc, #8]	@ (80034e8 <OTG_FS_IRQHandler+0x10>)
 80034de:	f001 f915 	bl	800470c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80034e2:	bf00      	nop
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	20001bbc 	.word	0x20001bbc

080034ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80034ec:	b480      	push	{r7}
 80034ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80034f0:	4b06      	ldr	r3, [pc, #24]	@ (800350c <SystemInit+0x20>)
 80034f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034f6:	4a05      	ldr	r2, [pc, #20]	@ (800350c <SystemInit+0x20>)
 80034f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80034fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003500:	bf00      	nop
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	e000ed00 	.word	0xe000ed00

08003510 <Reset_Handler>:
 8003510:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003548 <LoopFillZerobss+0xe>
 8003514:	f7ff ffea 	bl	80034ec <SystemInit>
 8003518:	480c      	ldr	r0, [pc, #48]	@ (800354c <LoopFillZerobss+0x12>)
 800351a:	490d      	ldr	r1, [pc, #52]	@ (8003550 <LoopFillZerobss+0x16>)
 800351c:	4a0d      	ldr	r2, [pc, #52]	@ (8003554 <LoopFillZerobss+0x1a>)
 800351e:	2300      	movs	r3, #0
 8003520:	e002      	b.n	8003528 <LoopCopyDataInit>

08003522 <CopyDataInit>:
 8003522:	58d4      	ldr	r4, [r2, r3]
 8003524:	50c4      	str	r4, [r0, r3]
 8003526:	3304      	adds	r3, #4

08003528 <LoopCopyDataInit>:
 8003528:	18c4      	adds	r4, r0, r3
 800352a:	428c      	cmp	r4, r1
 800352c:	d3f9      	bcc.n	8003522 <CopyDataInit>
 800352e:	4a0a      	ldr	r2, [pc, #40]	@ (8003558 <LoopFillZerobss+0x1e>)
 8003530:	4c0a      	ldr	r4, [pc, #40]	@ (800355c <LoopFillZerobss+0x22>)
 8003532:	2300      	movs	r3, #0
 8003534:	e001      	b.n	800353a <LoopFillZerobss>

08003536 <FillZerobss>:
 8003536:	6013      	str	r3, [r2, #0]
 8003538:	3204      	adds	r2, #4

0800353a <LoopFillZerobss>:
 800353a:	42a2      	cmp	r2, r4
 800353c:	d3fb      	bcc.n	8003536 <FillZerobss>
 800353e:	f00a f80d 	bl	800d55c <__libc_init_array>
 8003542:	f7fe fcc5 	bl	8001ed0 <main>
 8003546:	4770      	bx	lr
 8003548:	20020000 	.word	0x20020000
 800354c:	20000000 	.word	0x20000000
 8003550:	20000178 	.word	0x20000178
 8003554:	0800da90 	.word	0x0800da90
 8003558:	20000178 	.word	0x20000178
 800355c:	200025f0 	.word	0x200025f0

08003560 <ADC_IRQHandler>:
 8003560:	e7fe      	b.n	8003560 <ADC_IRQHandler>
	...

08003564 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003568:	4b0e      	ldr	r3, [pc, #56]	@ (80035a4 <HAL_Init+0x40>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a0d      	ldr	r2, [pc, #52]	@ (80035a4 <HAL_Init+0x40>)
 800356e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003572:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003574:	4b0b      	ldr	r3, [pc, #44]	@ (80035a4 <HAL_Init+0x40>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a0a      	ldr	r2, [pc, #40]	@ (80035a4 <HAL_Init+0x40>)
 800357a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800357e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003580:	4b08      	ldr	r3, [pc, #32]	@ (80035a4 <HAL_Init+0x40>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a07      	ldr	r2, [pc, #28]	@ (80035a4 <HAL_Init+0x40>)
 8003586:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800358a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800358c:	2003      	movs	r0, #3
 800358e:	f000 f94f 	bl	8003830 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003592:	200f      	movs	r0, #15
 8003594:	f000 f808 	bl	80035a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003598:	f7ff fca6 	bl	8002ee8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	40023c00 	.word	0x40023c00

080035a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80035b0:	4b12      	ldr	r3, [pc, #72]	@ (80035fc <HAL_InitTick+0x54>)
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	4b12      	ldr	r3, [pc, #72]	@ (8003600 <HAL_InitTick+0x58>)
 80035b6:	781b      	ldrb	r3, [r3, #0]
 80035b8:	4619      	mov	r1, r3
 80035ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035be:	fbb3 f3f1 	udiv	r3, r3, r1
 80035c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80035c6:	4618      	mov	r0, r3
 80035c8:	f000 f967 	bl	800389a <HAL_SYSTICK_Config>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d001      	beq.n	80035d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e00e      	b.n	80035f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2b0f      	cmp	r3, #15
 80035da:	d80a      	bhi.n	80035f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035dc:	2200      	movs	r2, #0
 80035de:	6879      	ldr	r1, [r7, #4]
 80035e0:	f04f 30ff 	mov.w	r0, #4294967295
 80035e4:	f000 f92f 	bl	8003846 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80035e8:	4a06      	ldr	r2, [pc, #24]	@ (8003604 <HAL_InitTick+0x5c>)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80035ee:	2300      	movs	r3, #0
 80035f0:	e000      	b.n	80035f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3708      	adds	r7, #8
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}
 80035fc:	20000074 	.word	0x20000074
 8003600:	2000007c 	.word	0x2000007c
 8003604:	20000078 	.word	0x20000078

08003608 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003608:	b480      	push	{r7}
 800360a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800360c:	4b06      	ldr	r3, [pc, #24]	@ (8003628 <HAL_IncTick+0x20>)
 800360e:	781b      	ldrb	r3, [r3, #0]
 8003610:	461a      	mov	r2, r3
 8003612:	4b06      	ldr	r3, [pc, #24]	@ (800362c <HAL_IncTick+0x24>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4413      	add	r3, r2
 8003618:	4a04      	ldr	r2, [pc, #16]	@ (800362c <HAL_IncTick+0x24>)
 800361a:	6013      	str	r3, [r2, #0]
}
 800361c:	bf00      	nop
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr
 8003626:	bf00      	nop
 8003628:	2000007c 	.word	0x2000007c
 800362c:	200006d8 	.word	0x200006d8

08003630 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003630:	b480      	push	{r7}
 8003632:	af00      	add	r7, sp, #0
  return uwTick;
 8003634:	4b03      	ldr	r3, [pc, #12]	@ (8003644 <HAL_GetTick+0x14>)
 8003636:	681b      	ldr	r3, [r3, #0]
}
 8003638:	4618      	mov	r0, r3
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
 8003644:	200006d8 	.word	0x200006d8

08003648 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003650:	f7ff ffee 	bl	8003630 <HAL_GetTick>
 8003654:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003660:	d005      	beq.n	800366e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003662:	4b0a      	ldr	r3, [pc, #40]	@ (800368c <HAL_Delay+0x44>)
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	461a      	mov	r2, r3
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	4413      	add	r3, r2
 800366c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800366e:	bf00      	nop
 8003670:	f7ff ffde 	bl	8003630 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	68fa      	ldr	r2, [r7, #12]
 800367c:	429a      	cmp	r2, r3
 800367e:	d8f7      	bhi.n	8003670 <HAL_Delay+0x28>
  {
  }
}
 8003680:	bf00      	nop
 8003682:	bf00      	nop
 8003684:	3710      	adds	r7, #16
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	2000007c 	.word	0x2000007c

08003690 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003690:	b480      	push	{r7}
 8003692:	b085      	sub	sp, #20
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f003 0307 	and.w	r3, r3, #7
 800369e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036a0:	4b0c      	ldr	r3, [pc, #48]	@ (80036d4 <__NVIC_SetPriorityGrouping+0x44>)
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036a6:	68ba      	ldr	r2, [r7, #8]
 80036a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80036ac:	4013      	ands	r3, r2
 80036ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80036bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036c2:	4a04      	ldr	r2, [pc, #16]	@ (80036d4 <__NVIC_SetPriorityGrouping+0x44>)
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	60d3      	str	r3, [r2, #12]
}
 80036c8:	bf00      	nop
 80036ca:	3714      	adds	r7, #20
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr
 80036d4:	e000ed00 	.word	0xe000ed00

080036d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036d8:	b480      	push	{r7}
 80036da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036dc:	4b04      	ldr	r3, [pc, #16]	@ (80036f0 <__NVIC_GetPriorityGrouping+0x18>)
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	0a1b      	lsrs	r3, r3, #8
 80036e2:	f003 0307 	and.w	r3, r3, #7
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr
 80036f0:	e000ed00 	.word	0xe000ed00

080036f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b083      	sub	sp, #12
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	4603      	mov	r3, r0
 80036fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003702:	2b00      	cmp	r3, #0
 8003704:	db0b      	blt.n	800371e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003706:	79fb      	ldrb	r3, [r7, #7]
 8003708:	f003 021f 	and.w	r2, r3, #31
 800370c:	4907      	ldr	r1, [pc, #28]	@ (800372c <__NVIC_EnableIRQ+0x38>)
 800370e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003712:	095b      	lsrs	r3, r3, #5
 8003714:	2001      	movs	r0, #1
 8003716:	fa00 f202 	lsl.w	r2, r0, r2
 800371a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800371e:	bf00      	nop
 8003720:	370c      	adds	r7, #12
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	e000e100 	.word	0xe000e100

08003730 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003730:	b480      	push	{r7}
 8003732:	b083      	sub	sp, #12
 8003734:	af00      	add	r7, sp, #0
 8003736:	4603      	mov	r3, r0
 8003738:	6039      	str	r1, [r7, #0]
 800373a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800373c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003740:	2b00      	cmp	r3, #0
 8003742:	db0a      	blt.n	800375a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	b2da      	uxtb	r2, r3
 8003748:	490c      	ldr	r1, [pc, #48]	@ (800377c <__NVIC_SetPriority+0x4c>)
 800374a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800374e:	0112      	lsls	r2, r2, #4
 8003750:	b2d2      	uxtb	r2, r2
 8003752:	440b      	add	r3, r1
 8003754:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003758:	e00a      	b.n	8003770 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	b2da      	uxtb	r2, r3
 800375e:	4908      	ldr	r1, [pc, #32]	@ (8003780 <__NVIC_SetPriority+0x50>)
 8003760:	79fb      	ldrb	r3, [r7, #7]
 8003762:	f003 030f 	and.w	r3, r3, #15
 8003766:	3b04      	subs	r3, #4
 8003768:	0112      	lsls	r2, r2, #4
 800376a:	b2d2      	uxtb	r2, r2
 800376c:	440b      	add	r3, r1
 800376e:	761a      	strb	r2, [r3, #24]
}
 8003770:	bf00      	nop
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr
 800377c:	e000e100 	.word	0xe000e100
 8003780:	e000ed00 	.word	0xe000ed00

08003784 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003784:	b480      	push	{r7}
 8003786:	b089      	sub	sp, #36	@ 0x24
 8003788:	af00      	add	r7, sp, #0
 800378a:	60f8      	str	r0, [r7, #12]
 800378c:	60b9      	str	r1, [r7, #8]
 800378e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	f003 0307 	and.w	r3, r3, #7
 8003796:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003798:	69fb      	ldr	r3, [r7, #28]
 800379a:	f1c3 0307 	rsb	r3, r3, #7
 800379e:	2b04      	cmp	r3, #4
 80037a0:	bf28      	it	cs
 80037a2:	2304      	movcs	r3, #4
 80037a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	3304      	adds	r3, #4
 80037aa:	2b06      	cmp	r3, #6
 80037ac:	d902      	bls.n	80037b4 <NVIC_EncodePriority+0x30>
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	3b03      	subs	r3, #3
 80037b2:	e000      	b.n	80037b6 <NVIC_EncodePriority+0x32>
 80037b4:	2300      	movs	r3, #0
 80037b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037b8:	f04f 32ff 	mov.w	r2, #4294967295
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	fa02 f303 	lsl.w	r3, r2, r3
 80037c2:	43da      	mvns	r2, r3
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	401a      	ands	r2, r3
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037cc:	f04f 31ff 	mov.w	r1, #4294967295
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	fa01 f303 	lsl.w	r3, r1, r3
 80037d6:	43d9      	mvns	r1, r3
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037dc:	4313      	orrs	r3, r2
         );
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3724      	adds	r7, #36	@ 0x24
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
	...

080037ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	3b01      	subs	r3, #1
 80037f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80037fc:	d301      	bcc.n	8003802 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037fe:	2301      	movs	r3, #1
 8003800:	e00f      	b.n	8003822 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003802:	4a0a      	ldr	r2, [pc, #40]	@ (800382c <SysTick_Config+0x40>)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	3b01      	subs	r3, #1
 8003808:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800380a:	210f      	movs	r1, #15
 800380c:	f04f 30ff 	mov.w	r0, #4294967295
 8003810:	f7ff ff8e 	bl	8003730 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003814:	4b05      	ldr	r3, [pc, #20]	@ (800382c <SysTick_Config+0x40>)
 8003816:	2200      	movs	r2, #0
 8003818:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800381a:	4b04      	ldr	r3, [pc, #16]	@ (800382c <SysTick_Config+0x40>)
 800381c:	2207      	movs	r2, #7
 800381e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3708      	adds	r7, #8
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
 800382a:	bf00      	nop
 800382c:	e000e010 	.word	0xe000e010

08003830 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	f7ff ff29 	bl	8003690 <__NVIC_SetPriorityGrouping>
}
 800383e:	bf00      	nop
 8003840:	3708      	adds	r7, #8
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}

08003846 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003846:	b580      	push	{r7, lr}
 8003848:	b086      	sub	sp, #24
 800384a:	af00      	add	r7, sp, #0
 800384c:	4603      	mov	r3, r0
 800384e:	60b9      	str	r1, [r7, #8]
 8003850:	607a      	str	r2, [r7, #4]
 8003852:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003854:	2300      	movs	r3, #0
 8003856:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003858:	f7ff ff3e 	bl	80036d8 <__NVIC_GetPriorityGrouping>
 800385c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800385e:	687a      	ldr	r2, [r7, #4]
 8003860:	68b9      	ldr	r1, [r7, #8]
 8003862:	6978      	ldr	r0, [r7, #20]
 8003864:	f7ff ff8e 	bl	8003784 <NVIC_EncodePriority>
 8003868:	4602      	mov	r2, r0
 800386a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800386e:	4611      	mov	r1, r2
 8003870:	4618      	mov	r0, r3
 8003872:	f7ff ff5d 	bl	8003730 <__NVIC_SetPriority>
}
 8003876:	bf00      	nop
 8003878:	3718      	adds	r7, #24
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}

0800387e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800387e:	b580      	push	{r7, lr}
 8003880:	b082      	sub	sp, #8
 8003882:	af00      	add	r7, sp, #0
 8003884:	4603      	mov	r3, r0
 8003886:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800388c:	4618      	mov	r0, r3
 800388e:	f7ff ff31 	bl	80036f4 <__NVIC_EnableIRQ>
}
 8003892:	bf00      	nop
 8003894:	3708      	adds	r7, #8
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}

0800389a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800389a:	b580      	push	{r7, lr}
 800389c:	b082      	sub	sp, #8
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f7ff ffa2 	bl	80037ec <SysTick_Config>
 80038a8:	4603      	mov	r3, r0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3708      	adds	r7, #8
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
	...

080038b4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b086      	sub	sp, #24
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80038bc:	2300      	movs	r3, #0
 80038be:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80038c0:	f7ff feb6 	bl	8003630 <HAL_GetTick>
 80038c4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d101      	bne.n	80038d0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e099      	b.n	8003a04 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2202      	movs	r2, #2
 80038d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f022 0201 	bic.w	r2, r2, #1
 80038ee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038f0:	e00f      	b.n	8003912 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80038f2:	f7ff fe9d 	bl	8003630 <HAL_GetTick>
 80038f6:	4602      	mov	r2, r0
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	2b05      	cmp	r3, #5
 80038fe:	d908      	bls.n	8003912 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2220      	movs	r2, #32
 8003904:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2203      	movs	r2, #3
 800390a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e078      	b.n	8003a04 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0301 	and.w	r3, r3, #1
 800391c:	2b00      	cmp	r3, #0
 800391e:	d1e8      	bne.n	80038f2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003928:	697a      	ldr	r2, [r7, #20]
 800392a:	4b38      	ldr	r3, [pc, #224]	@ (8003a0c <HAL_DMA_Init+0x158>)
 800392c:	4013      	ands	r3, r2
 800392e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685a      	ldr	r2, [r3, #4]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800393e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	691b      	ldr	r3, [r3, #16]
 8003944:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800394a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	699b      	ldr	r3, [r3, #24]
 8003950:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003956:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a1b      	ldr	r3, [r3, #32]
 800395c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800395e:	697a      	ldr	r2, [r7, #20]
 8003960:	4313      	orrs	r3, r2
 8003962:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003968:	2b04      	cmp	r3, #4
 800396a:	d107      	bne.n	800397c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003974:	4313      	orrs	r3, r2
 8003976:	697a      	ldr	r2, [r7, #20]
 8003978:	4313      	orrs	r3, r2
 800397a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	697a      	ldr	r2, [r7, #20]
 8003982:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	695b      	ldr	r3, [r3, #20]
 800398a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	f023 0307 	bic.w	r3, r3, #7
 8003992:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003998:	697a      	ldr	r2, [r7, #20]
 800399a:	4313      	orrs	r3, r2
 800399c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a2:	2b04      	cmp	r3, #4
 80039a4:	d117      	bne.n	80039d6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039aa:	697a      	ldr	r2, [r7, #20]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d00e      	beq.n	80039d6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f000 fb01 	bl	8003fc0 <DMA_CheckFifoParam>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d008      	beq.n	80039d6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2240      	movs	r2, #64	@ 0x40
 80039c8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2201      	movs	r2, #1
 80039ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80039d2:	2301      	movs	r3, #1
 80039d4:	e016      	b.n	8003a04 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	697a      	ldr	r2, [r7, #20]
 80039dc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f000 fab8 	bl	8003f54 <DMA_CalcBaseAndBitshift>
 80039e4:	4603      	mov	r3, r0
 80039e6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ec:	223f      	movs	r2, #63	@ 0x3f
 80039ee:	409a      	lsls	r2, r3
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2201      	movs	r2, #1
 80039fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3718      	adds	r7, #24
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	f010803f 	.word	0xf010803f

08003a10 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b086      	sub	sp, #24
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	60f8      	str	r0, [r7, #12]
 8003a18:	60b9      	str	r1, [r7, #8]
 8003a1a:	607a      	str	r2, [r7, #4]
 8003a1c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a26:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d101      	bne.n	8003a36 <HAL_DMA_Start_IT+0x26>
 8003a32:	2302      	movs	r3, #2
 8003a34:	e040      	b.n	8003ab8 <HAL_DMA_Start_IT+0xa8>
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d12f      	bne.n	8003aaa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2202      	movs	r2, #2
 8003a4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2200      	movs	r2, #0
 8003a56:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	68b9      	ldr	r1, [r7, #8]
 8003a5e:	68f8      	ldr	r0, [r7, #12]
 8003a60:	f000 fa4a 	bl	8003ef8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a68:	223f      	movs	r2, #63	@ 0x3f
 8003a6a:	409a      	lsls	r2, r3
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f042 0216 	orr.w	r2, r2, #22
 8003a7e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d007      	beq.n	8003a98 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f042 0208 	orr.w	r2, r2, #8
 8003a96:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f042 0201 	orr.w	r2, r2, #1
 8003aa6:	601a      	str	r2, [r3, #0]
 8003aa8:	e005      	b.n	8003ab6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003ab2:	2302      	movs	r3, #2
 8003ab4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003ab6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3718      	adds	r7, #24
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b084      	sub	sp, #16
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003acc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003ace:	f7ff fdaf 	bl	8003630 <HAL_GetTick>
 8003ad2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	2b02      	cmp	r3, #2
 8003ade:	d008      	beq.n	8003af2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2280      	movs	r2, #128	@ 0x80
 8003ae4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e052      	b.n	8003b98 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f022 0216 	bic.w	r2, r2, #22
 8003b00:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	695a      	ldr	r2, [r3, #20]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003b10:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d103      	bne.n	8003b22 <HAL_DMA_Abort+0x62>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d007      	beq.n	8003b32 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f022 0208 	bic.w	r2, r2, #8
 8003b30:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f022 0201 	bic.w	r2, r2, #1
 8003b40:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b42:	e013      	b.n	8003b6c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b44:	f7ff fd74 	bl	8003630 <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	2b05      	cmp	r3, #5
 8003b50:	d90c      	bls.n	8003b6c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2220      	movs	r2, #32
 8003b56:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2203      	movs	r2, #3
 8003b5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	e015      	b.n	8003b98 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0301 	and.w	r3, r3, #1
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d1e4      	bne.n	8003b44 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b7e:	223f      	movs	r2, #63	@ 0x3f
 8003b80:	409a      	lsls	r2, r3
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003b96:	2300      	movs	r3, #0
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3710      	adds	r7, #16
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	d004      	beq.n	8003bbe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2280      	movs	r2, #128	@ 0x80
 8003bb8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e00c      	b.n	8003bd8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2205      	movs	r2, #5
 8003bc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f022 0201 	bic.w	r2, r2, #1
 8003bd4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr

08003be4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b086      	sub	sp, #24
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003bec:	2300      	movs	r3, #0
 8003bee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003bf0:	4b8e      	ldr	r3, [pc, #568]	@ (8003e2c <HAL_DMA_IRQHandler+0x248>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a8e      	ldr	r2, [pc, #568]	@ (8003e30 <HAL_DMA_IRQHandler+0x24c>)
 8003bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bfa:	0a9b      	lsrs	r3, r3, #10
 8003bfc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c02:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c0e:	2208      	movs	r2, #8
 8003c10:	409a      	lsls	r2, r3
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	4013      	ands	r3, r2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d01a      	beq.n	8003c50 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 0304 	and.w	r3, r3, #4
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d013      	beq.n	8003c50 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f022 0204 	bic.w	r2, r2, #4
 8003c36:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c3c:	2208      	movs	r2, #8
 8003c3e:	409a      	lsls	r2, r3
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c48:	f043 0201 	orr.w	r2, r3, #1
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c54:	2201      	movs	r2, #1
 8003c56:	409a      	lsls	r2, r3
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d012      	beq.n	8003c86 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	695b      	ldr	r3, [r3, #20]
 8003c66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d00b      	beq.n	8003c86 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c72:	2201      	movs	r2, #1
 8003c74:	409a      	lsls	r2, r3
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c7e:	f043 0202 	orr.w	r2, r3, #2
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c8a:	2204      	movs	r2, #4
 8003c8c:	409a      	lsls	r2, r3
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	4013      	ands	r3, r2
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d012      	beq.n	8003cbc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0302 	and.w	r3, r3, #2
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d00b      	beq.n	8003cbc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ca8:	2204      	movs	r2, #4
 8003caa:	409a      	lsls	r2, r3
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cb4:	f043 0204 	orr.w	r2, r3, #4
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cc0:	2210      	movs	r2, #16
 8003cc2:	409a      	lsls	r2, r3
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	4013      	ands	r3, r2
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d043      	beq.n	8003d54 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0308 	and.w	r3, r3, #8
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d03c      	beq.n	8003d54 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cde:	2210      	movs	r2, #16
 8003ce0:	409a      	lsls	r2, r3
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d018      	beq.n	8003d26 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d108      	bne.n	8003d14 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d024      	beq.n	8003d54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	4798      	blx	r3
 8003d12:	e01f      	b.n	8003d54 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d01b      	beq.n	8003d54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	4798      	blx	r3
 8003d24:	e016      	b.n	8003d54 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d107      	bne.n	8003d44 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f022 0208 	bic.w	r2, r2, #8
 8003d42:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d003      	beq.n	8003d54 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d58:	2220      	movs	r2, #32
 8003d5a:	409a      	lsls	r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	4013      	ands	r3, r2
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	f000 808f 	beq.w	8003e84 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0310 	and.w	r3, r3, #16
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f000 8087 	beq.w	8003e84 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d7a:	2220      	movs	r2, #32
 8003d7c:	409a      	lsls	r2, r3
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b05      	cmp	r3, #5
 8003d8c:	d136      	bne.n	8003dfc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f022 0216 	bic.w	r2, r2, #22
 8003d9c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	695a      	ldr	r2, [r3, #20]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003dac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d103      	bne.n	8003dbe <HAL_DMA_IRQHandler+0x1da>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d007      	beq.n	8003dce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f022 0208 	bic.w	r2, r2, #8
 8003dcc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dd2:	223f      	movs	r2, #63	@ 0x3f
 8003dd4:	409a      	lsls	r2, r3
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2201      	movs	r2, #1
 8003dde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2200      	movs	r2, #0
 8003de6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d07e      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	4798      	blx	r3
        }
        return;
 8003dfa:	e079      	b.n	8003ef0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d01d      	beq.n	8003e46 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d10d      	bne.n	8003e34 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d031      	beq.n	8003e84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	4798      	blx	r3
 8003e28:	e02c      	b.n	8003e84 <HAL_DMA_IRQHandler+0x2a0>
 8003e2a:	bf00      	nop
 8003e2c:	20000074 	.word	0x20000074
 8003e30:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d023      	beq.n	8003e84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	4798      	blx	r3
 8003e44:	e01e      	b.n	8003e84 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d10f      	bne.n	8003e74 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f022 0210 	bic.w	r2, r2, #16
 8003e62:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d003      	beq.n	8003e84 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d032      	beq.n	8003ef2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e90:	f003 0301 	and.w	r3, r3, #1
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d022      	beq.n	8003ede <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2205      	movs	r2, #5
 8003e9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f022 0201 	bic.w	r2, r2, #1
 8003eae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	3301      	adds	r3, #1
 8003eb4:	60bb      	str	r3, [r7, #8]
 8003eb6:	697a      	ldr	r2, [r7, #20]
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d307      	bcc.n	8003ecc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0301 	and.w	r3, r3, #1
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1f2      	bne.n	8003eb0 <HAL_DMA_IRQHandler+0x2cc>
 8003eca:	e000      	b.n	8003ece <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003ecc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d005      	beq.n	8003ef2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	4798      	blx	r3
 8003eee:	e000      	b.n	8003ef2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003ef0:	bf00      	nop
    }
  }
}
 8003ef2:	3718      	adds	r7, #24
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b085      	sub	sp, #20
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	60f8      	str	r0, [r7, #12]
 8003f00:	60b9      	str	r1, [r7, #8]
 8003f02:	607a      	str	r2, [r7, #4]
 8003f04:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003f14:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	683a      	ldr	r2, [r7, #0]
 8003f1c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	2b40      	cmp	r3, #64	@ 0x40
 8003f24:	d108      	bne.n	8003f38 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	68ba      	ldr	r2, [r7, #8]
 8003f34:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003f36:	e007      	b.n	8003f48 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	68ba      	ldr	r2, [r7, #8]
 8003f3e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	687a      	ldr	r2, [r7, #4]
 8003f46:	60da      	str	r2, [r3, #12]
}
 8003f48:	bf00      	nop
 8003f4a:	3714      	adds	r7, #20
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr

08003f54 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b085      	sub	sp, #20
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	3b10      	subs	r3, #16
 8003f64:	4a14      	ldr	r2, [pc, #80]	@ (8003fb8 <DMA_CalcBaseAndBitshift+0x64>)
 8003f66:	fba2 2303 	umull	r2, r3, r2, r3
 8003f6a:	091b      	lsrs	r3, r3, #4
 8003f6c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003f6e:	4a13      	ldr	r2, [pc, #76]	@ (8003fbc <DMA_CalcBaseAndBitshift+0x68>)
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	4413      	add	r3, r2
 8003f74:	781b      	ldrb	r3, [r3, #0]
 8003f76:	461a      	mov	r2, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2b03      	cmp	r3, #3
 8003f80:	d909      	bls.n	8003f96 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003f8a:	f023 0303 	bic.w	r3, r3, #3
 8003f8e:	1d1a      	adds	r2, r3, #4
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	659a      	str	r2, [r3, #88]	@ 0x58
 8003f94:	e007      	b.n	8003fa6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003f9e:	f023 0303 	bic.w	r3, r3, #3
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3714      	adds	r7, #20
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	aaaaaaab 	.word	0xaaaaaaab
 8003fbc:	0800d878 	.word	0x0800d878

08003fc0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b085      	sub	sp, #20
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	699b      	ldr	r3, [r3, #24]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d11f      	bne.n	800401a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	2b03      	cmp	r3, #3
 8003fde:	d856      	bhi.n	800408e <DMA_CheckFifoParam+0xce>
 8003fe0:	a201      	add	r2, pc, #4	@ (adr r2, 8003fe8 <DMA_CheckFifoParam+0x28>)
 8003fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fe6:	bf00      	nop
 8003fe8:	08003ff9 	.word	0x08003ff9
 8003fec:	0800400b 	.word	0x0800400b
 8003ff0:	08003ff9 	.word	0x08003ff9
 8003ff4:	0800408f 	.word	0x0800408f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ffc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004000:	2b00      	cmp	r3, #0
 8004002:	d046      	beq.n	8004092 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004008:	e043      	b.n	8004092 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800400e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004012:	d140      	bne.n	8004096 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004018:	e03d      	b.n	8004096 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	699b      	ldr	r3, [r3, #24]
 800401e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004022:	d121      	bne.n	8004068 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	2b03      	cmp	r3, #3
 8004028:	d837      	bhi.n	800409a <DMA_CheckFifoParam+0xda>
 800402a:	a201      	add	r2, pc, #4	@ (adr r2, 8004030 <DMA_CheckFifoParam+0x70>)
 800402c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004030:	08004041 	.word	0x08004041
 8004034:	08004047 	.word	0x08004047
 8004038:	08004041 	.word	0x08004041
 800403c:	08004059 	.word	0x08004059
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	73fb      	strb	r3, [r7, #15]
      break;
 8004044:	e030      	b.n	80040a8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800404a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d025      	beq.n	800409e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004056:	e022      	b.n	800409e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800405c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004060:	d11f      	bne.n	80040a2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004066:	e01c      	b.n	80040a2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	2b02      	cmp	r3, #2
 800406c:	d903      	bls.n	8004076 <DMA_CheckFifoParam+0xb6>
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	2b03      	cmp	r3, #3
 8004072:	d003      	beq.n	800407c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004074:	e018      	b.n	80040a8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	73fb      	strb	r3, [r7, #15]
      break;
 800407a:	e015      	b.n	80040a8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004080:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004084:	2b00      	cmp	r3, #0
 8004086:	d00e      	beq.n	80040a6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	73fb      	strb	r3, [r7, #15]
      break;
 800408c:	e00b      	b.n	80040a6 <DMA_CheckFifoParam+0xe6>
      break;
 800408e:	bf00      	nop
 8004090:	e00a      	b.n	80040a8 <DMA_CheckFifoParam+0xe8>
      break;
 8004092:	bf00      	nop
 8004094:	e008      	b.n	80040a8 <DMA_CheckFifoParam+0xe8>
      break;
 8004096:	bf00      	nop
 8004098:	e006      	b.n	80040a8 <DMA_CheckFifoParam+0xe8>
      break;
 800409a:	bf00      	nop
 800409c:	e004      	b.n	80040a8 <DMA_CheckFifoParam+0xe8>
      break;
 800409e:	bf00      	nop
 80040a0:	e002      	b.n	80040a8 <DMA_CheckFifoParam+0xe8>
      break;   
 80040a2:	bf00      	nop
 80040a4:	e000      	b.n	80040a8 <DMA_CheckFifoParam+0xe8>
      break;
 80040a6:	bf00      	nop
    }
  } 
  
  return status; 
 80040a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3714      	adds	r7, #20
 80040ae:	46bd      	mov	sp, r7
 80040b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b4:	4770      	bx	lr
 80040b6:	bf00      	nop

080040b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b089      	sub	sp, #36	@ 0x24
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
 80040c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80040c2:	2300      	movs	r3, #0
 80040c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80040c6:	2300      	movs	r3, #0
 80040c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80040ca:	2300      	movs	r3, #0
 80040cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040ce:	2300      	movs	r3, #0
 80040d0:	61fb      	str	r3, [r7, #28]
 80040d2:	e16b      	b.n	80043ac <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80040d4:	2201      	movs	r2, #1
 80040d6:	69fb      	ldr	r3, [r7, #28]
 80040d8:	fa02 f303 	lsl.w	r3, r2, r3
 80040dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	697a      	ldr	r2, [r7, #20]
 80040e4:	4013      	ands	r3, r2
 80040e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80040e8:	693a      	ldr	r2, [r7, #16]
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	429a      	cmp	r2, r3
 80040ee:	f040 815a 	bne.w	80043a6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	f003 0303 	and.w	r3, r3, #3
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d005      	beq.n	800410a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004106:	2b02      	cmp	r3, #2
 8004108:	d130      	bne.n	800416c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004110:	69fb      	ldr	r3, [r7, #28]
 8004112:	005b      	lsls	r3, r3, #1
 8004114:	2203      	movs	r2, #3
 8004116:	fa02 f303 	lsl.w	r3, r2, r3
 800411a:	43db      	mvns	r3, r3
 800411c:	69ba      	ldr	r2, [r7, #24]
 800411e:	4013      	ands	r3, r2
 8004120:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	68da      	ldr	r2, [r3, #12]
 8004126:	69fb      	ldr	r3, [r7, #28]
 8004128:	005b      	lsls	r3, r3, #1
 800412a:	fa02 f303 	lsl.w	r3, r2, r3
 800412e:	69ba      	ldr	r2, [r7, #24]
 8004130:	4313      	orrs	r3, r2
 8004132:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	69ba      	ldr	r2, [r7, #24]
 8004138:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004140:	2201      	movs	r2, #1
 8004142:	69fb      	ldr	r3, [r7, #28]
 8004144:	fa02 f303 	lsl.w	r3, r2, r3
 8004148:	43db      	mvns	r3, r3
 800414a:	69ba      	ldr	r2, [r7, #24]
 800414c:	4013      	ands	r3, r2
 800414e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	091b      	lsrs	r3, r3, #4
 8004156:	f003 0201 	and.w	r2, r3, #1
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	fa02 f303 	lsl.w	r3, r2, r3
 8004160:	69ba      	ldr	r2, [r7, #24]
 8004162:	4313      	orrs	r3, r2
 8004164:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	69ba      	ldr	r2, [r7, #24]
 800416a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	f003 0303 	and.w	r3, r3, #3
 8004174:	2b03      	cmp	r3, #3
 8004176:	d017      	beq.n	80041a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	005b      	lsls	r3, r3, #1
 8004182:	2203      	movs	r2, #3
 8004184:	fa02 f303 	lsl.w	r3, r2, r3
 8004188:	43db      	mvns	r3, r3
 800418a:	69ba      	ldr	r2, [r7, #24]
 800418c:	4013      	ands	r3, r2
 800418e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	689a      	ldr	r2, [r3, #8]
 8004194:	69fb      	ldr	r3, [r7, #28]
 8004196:	005b      	lsls	r3, r3, #1
 8004198:	fa02 f303 	lsl.w	r3, r2, r3
 800419c:	69ba      	ldr	r2, [r7, #24]
 800419e:	4313      	orrs	r3, r2
 80041a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	69ba      	ldr	r2, [r7, #24]
 80041a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	f003 0303 	and.w	r3, r3, #3
 80041b0:	2b02      	cmp	r3, #2
 80041b2:	d123      	bne.n	80041fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	08da      	lsrs	r2, r3, #3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	3208      	adds	r2, #8
 80041bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80041c2:	69fb      	ldr	r3, [r7, #28]
 80041c4:	f003 0307 	and.w	r3, r3, #7
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	220f      	movs	r2, #15
 80041cc:	fa02 f303 	lsl.w	r3, r2, r3
 80041d0:	43db      	mvns	r3, r3
 80041d2:	69ba      	ldr	r2, [r7, #24]
 80041d4:	4013      	ands	r3, r2
 80041d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	691a      	ldr	r2, [r3, #16]
 80041dc:	69fb      	ldr	r3, [r7, #28]
 80041de:	f003 0307 	and.w	r3, r3, #7
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	fa02 f303 	lsl.w	r3, r2, r3
 80041e8:	69ba      	ldr	r2, [r7, #24]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	08da      	lsrs	r2, r3, #3
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	3208      	adds	r2, #8
 80041f6:	69b9      	ldr	r1, [r7, #24]
 80041f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004202:	69fb      	ldr	r3, [r7, #28]
 8004204:	005b      	lsls	r3, r3, #1
 8004206:	2203      	movs	r2, #3
 8004208:	fa02 f303 	lsl.w	r3, r2, r3
 800420c:	43db      	mvns	r3, r3
 800420e:	69ba      	ldr	r2, [r7, #24]
 8004210:	4013      	ands	r3, r2
 8004212:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	f003 0203 	and.w	r2, r3, #3
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	005b      	lsls	r3, r3, #1
 8004220:	fa02 f303 	lsl.w	r3, r2, r3
 8004224:	69ba      	ldr	r2, [r7, #24]
 8004226:	4313      	orrs	r3, r2
 8004228:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	69ba      	ldr	r2, [r7, #24]
 800422e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004238:	2b00      	cmp	r3, #0
 800423a:	f000 80b4 	beq.w	80043a6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800423e:	2300      	movs	r3, #0
 8004240:	60fb      	str	r3, [r7, #12]
 8004242:	4b60      	ldr	r3, [pc, #384]	@ (80043c4 <HAL_GPIO_Init+0x30c>)
 8004244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004246:	4a5f      	ldr	r2, [pc, #380]	@ (80043c4 <HAL_GPIO_Init+0x30c>)
 8004248:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800424c:	6453      	str	r3, [r2, #68]	@ 0x44
 800424e:	4b5d      	ldr	r3, [pc, #372]	@ (80043c4 <HAL_GPIO_Init+0x30c>)
 8004250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004252:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004256:	60fb      	str	r3, [r7, #12]
 8004258:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800425a:	4a5b      	ldr	r2, [pc, #364]	@ (80043c8 <HAL_GPIO_Init+0x310>)
 800425c:	69fb      	ldr	r3, [r7, #28]
 800425e:	089b      	lsrs	r3, r3, #2
 8004260:	3302      	adds	r3, #2
 8004262:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004266:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004268:	69fb      	ldr	r3, [r7, #28]
 800426a:	f003 0303 	and.w	r3, r3, #3
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	220f      	movs	r2, #15
 8004272:	fa02 f303 	lsl.w	r3, r2, r3
 8004276:	43db      	mvns	r3, r3
 8004278:	69ba      	ldr	r2, [r7, #24]
 800427a:	4013      	ands	r3, r2
 800427c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a52      	ldr	r2, [pc, #328]	@ (80043cc <HAL_GPIO_Init+0x314>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d02b      	beq.n	80042de <HAL_GPIO_Init+0x226>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a51      	ldr	r2, [pc, #324]	@ (80043d0 <HAL_GPIO_Init+0x318>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d025      	beq.n	80042da <HAL_GPIO_Init+0x222>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a50      	ldr	r2, [pc, #320]	@ (80043d4 <HAL_GPIO_Init+0x31c>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d01f      	beq.n	80042d6 <HAL_GPIO_Init+0x21e>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4a4f      	ldr	r2, [pc, #316]	@ (80043d8 <HAL_GPIO_Init+0x320>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d019      	beq.n	80042d2 <HAL_GPIO_Init+0x21a>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a4e      	ldr	r2, [pc, #312]	@ (80043dc <HAL_GPIO_Init+0x324>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d013      	beq.n	80042ce <HAL_GPIO_Init+0x216>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a4d      	ldr	r2, [pc, #308]	@ (80043e0 <HAL_GPIO_Init+0x328>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d00d      	beq.n	80042ca <HAL_GPIO_Init+0x212>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a4c      	ldr	r2, [pc, #304]	@ (80043e4 <HAL_GPIO_Init+0x32c>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d007      	beq.n	80042c6 <HAL_GPIO_Init+0x20e>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a4b      	ldr	r2, [pc, #300]	@ (80043e8 <HAL_GPIO_Init+0x330>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d101      	bne.n	80042c2 <HAL_GPIO_Init+0x20a>
 80042be:	2307      	movs	r3, #7
 80042c0:	e00e      	b.n	80042e0 <HAL_GPIO_Init+0x228>
 80042c2:	2308      	movs	r3, #8
 80042c4:	e00c      	b.n	80042e0 <HAL_GPIO_Init+0x228>
 80042c6:	2306      	movs	r3, #6
 80042c8:	e00a      	b.n	80042e0 <HAL_GPIO_Init+0x228>
 80042ca:	2305      	movs	r3, #5
 80042cc:	e008      	b.n	80042e0 <HAL_GPIO_Init+0x228>
 80042ce:	2304      	movs	r3, #4
 80042d0:	e006      	b.n	80042e0 <HAL_GPIO_Init+0x228>
 80042d2:	2303      	movs	r3, #3
 80042d4:	e004      	b.n	80042e0 <HAL_GPIO_Init+0x228>
 80042d6:	2302      	movs	r3, #2
 80042d8:	e002      	b.n	80042e0 <HAL_GPIO_Init+0x228>
 80042da:	2301      	movs	r3, #1
 80042dc:	e000      	b.n	80042e0 <HAL_GPIO_Init+0x228>
 80042de:	2300      	movs	r3, #0
 80042e0:	69fa      	ldr	r2, [r7, #28]
 80042e2:	f002 0203 	and.w	r2, r2, #3
 80042e6:	0092      	lsls	r2, r2, #2
 80042e8:	4093      	lsls	r3, r2
 80042ea:	69ba      	ldr	r2, [r7, #24]
 80042ec:	4313      	orrs	r3, r2
 80042ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80042f0:	4935      	ldr	r1, [pc, #212]	@ (80043c8 <HAL_GPIO_Init+0x310>)
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	089b      	lsrs	r3, r3, #2
 80042f6:	3302      	adds	r3, #2
 80042f8:	69ba      	ldr	r2, [r7, #24]
 80042fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80042fe:	4b3b      	ldr	r3, [pc, #236]	@ (80043ec <HAL_GPIO_Init+0x334>)
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	43db      	mvns	r3, r3
 8004308:	69ba      	ldr	r2, [r7, #24]
 800430a:	4013      	ands	r3, r2
 800430c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004316:	2b00      	cmp	r3, #0
 8004318:	d003      	beq.n	8004322 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800431a:	69ba      	ldr	r2, [r7, #24]
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	4313      	orrs	r3, r2
 8004320:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004322:	4a32      	ldr	r2, [pc, #200]	@ (80043ec <HAL_GPIO_Init+0x334>)
 8004324:	69bb      	ldr	r3, [r7, #24]
 8004326:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004328:	4b30      	ldr	r3, [pc, #192]	@ (80043ec <HAL_GPIO_Init+0x334>)
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	43db      	mvns	r3, r3
 8004332:	69ba      	ldr	r2, [r7, #24]
 8004334:	4013      	ands	r3, r2
 8004336:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d003      	beq.n	800434c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004344:	69ba      	ldr	r2, [r7, #24]
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	4313      	orrs	r3, r2
 800434a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800434c:	4a27      	ldr	r2, [pc, #156]	@ (80043ec <HAL_GPIO_Init+0x334>)
 800434e:	69bb      	ldr	r3, [r7, #24]
 8004350:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004352:	4b26      	ldr	r3, [pc, #152]	@ (80043ec <HAL_GPIO_Init+0x334>)
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	43db      	mvns	r3, r3
 800435c:	69ba      	ldr	r2, [r7, #24]
 800435e:	4013      	ands	r3, r2
 8004360:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d003      	beq.n	8004376 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800436e:	69ba      	ldr	r2, [r7, #24]
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	4313      	orrs	r3, r2
 8004374:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004376:	4a1d      	ldr	r2, [pc, #116]	@ (80043ec <HAL_GPIO_Init+0x334>)
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800437c:	4b1b      	ldr	r3, [pc, #108]	@ (80043ec <HAL_GPIO_Init+0x334>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	43db      	mvns	r3, r3
 8004386:	69ba      	ldr	r2, [r7, #24]
 8004388:	4013      	ands	r3, r2
 800438a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004394:	2b00      	cmp	r3, #0
 8004396:	d003      	beq.n	80043a0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004398:	69ba      	ldr	r2, [r7, #24]
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	4313      	orrs	r3, r2
 800439e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80043a0:	4a12      	ldr	r2, [pc, #72]	@ (80043ec <HAL_GPIO_Init+0x334>)
 80043a2:	69bb      	ldr	r3, [r7, #24]
 80043a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	3301      	adds	r3, #1
 80043aa:	61fb      	str	r3, [r7, #28]
 80043ac:	69fb      	ldr	r3, [r7, #28]
 80043ae:	2b0f      	cmp	r3, #15
 80043b0:	f67f ae90 	bls.w	80040d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80043b4:	bf00      	nop
 80043b6:	bf00      	nop
 80043b8:	3724      	adds	r7, #36	@ 0x24
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	40023800 	.word	0x40023800
 80043c8:	40013800 	.word	0x40013800
 80043cc:	40020000 	.word	0x40020000
 80043d0:	40020400 	.word	0x40020400
 80043d4:	40020800 	.word	0x40020800
 80043d8:	40020c00 	.word	0x40020c00
 80043dc:	40021000 	.word	0x40021000
 80043e0:	40021400 	.word	0x40021400
 80043e4:	40021800 	.word	0x40021800
 80043e8:	40021c00 	.word	0x40021c00
 80043ec:	40013c00 	.word	0x40013c00

080043f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b085      	sub	sp, #20
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	460b      	mov	r3, r1
 80043fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	691a      	ldr	r2, [r3, #16]
 8004400:	887b      	ldrh	r3, [r7, #2]
 8004402:	4013      	ands	r3, r2
 8004404:	2b00      	cmp	r3, #0
 8004406:	d002      	beq.n	800440e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004408:	2301      	movs	r3, #1
 800440a:	73fb      	strb	r3, [r7, #15]
 800440c:	e001      	b.n	8004412 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800440e:	2300      	movs	r3, #0
 8004410:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004412:	7bfb      	ldrb	r3, [r7, #15]
}
 8004414:	4618      	mov	r0, r3
 8004416:	3714      	adds	r7, #20
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr

08004420 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004420:	b480      	push	{r7}
 8004422:	b083      	sub	sp, #12
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
 8004428:	460b      	mov	r3, r1
 800442a:	807b      	strh	r3, [r7, #2]
 800442c:	4613      	mov	r3, r2
 800442e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004430:	787b      	ldrb	r3, [r7, #1]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d003      	beq.n	800443e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004436:	887a      	ldrh	r2, [r7, #2]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800443c:	e003      	b.n	8004446 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800443e:	887b      	ldrh	r3, [r7, #2]
 8004440:	041a      	lsls	r2, r3, #16
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	619a      	str	r2, [r3, #24]
}
 8004446:	bf00      	nop
 8004448:	370c      	adds	r7, #12
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr
	...

08004454 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b082      	sub	sp, #8
 8004458:	af00      	add	r7, sp, #0
 800445a:	4603      	mov	r3, r0
 800445c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800445e:	4b08      	ldr	r3, [pc, #32]	@ (8004480 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004460:	695a      	ldr	r2, [r3, #20]
 8004462:	88fb      	ldrh	r3, [r7, #6]
 8004464:	4013      	ands	r3, r2
 8004466:	2b00      	cmp	r3, #0
 8004468:	d006      	beq.n	8004478 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800446a:	4a05      	ldr	r2, [pc, #20]	@ (8004480 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800446c:	88fb      	ldrh	r3, [r7, #6]
 800446e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004470:	88fb      	ldrh	r3, [r7, #6]
 8004472:	4618      	mov	r0, r3
 8004474:	f7fe fb3a 	bl	8002aec <HAL_GPIO_EXTI_Callback>
  }
}
 8004478:	bf00      	nop
 800447a:	3708      	adds	r7, #8
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}
 8004480:	40013c00 	.word	0x40013c00

08004484 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b086      	sub	sp, #24
 8004488:	af02      	add	r7, sp, #8
 800448a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d101      	bne.n	8004496 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e101      	b.n	800469a <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d106      	bne.n	80044b6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2200      	movs	r2, #0
 80044ac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f007 ff3f 	bl	800c334 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2203      	movs	r2, #3
 80044ba:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044c4:	d102      	bne.n	80044cc <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4618      	mov	r0, r3
 80044d2:	f004 fb6a 	bl	8008baa <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6818      	ldr	r0, [r3, #0]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	7c1a      	ldrb	r2, [r3, #16]
 80044de:	f88d 2000 	strb.w	r2, [sp]
 80044e2:	3304      	adds	r3, #4
 80044e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80044e6:	f004 fa49 	bl	800897c <USB_CoreInit>
 80044ea:	4603      	mov	r3, r0
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d005      	beq.n	80044fc <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2202      	movs	r2, #2
 80044f4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	e0ce      	b.n	800469a <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	2100      	movs	r1, #0
 8004502:	4618      	mov	r0, r3
 8004504:	f004 fb62 	bl	8008bcc <USB_SetCurrentMode>
 8004508:	4603      	mov	r3, r0
 800450a:	2b00      	cmp	r3, #0
 800450c:	d005      	beq.n	800451a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2202      	movs	r2, #2
 8004512:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e0bf      	b.n	800469a <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800451a:	2300      	movs	r3, #0
 800451c:	73fb      	strb	r3, [r7, #15]
 800451e:	e04a      	b.n	80045b6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004520:	7bfa      	ldrb	r2, [r7, #15]
 8004522:	6879      	ldr	r1, [r7, #4]
 8004524:	4613      	mov	r3, r2
 8004526:	00db      	lsls	r3, r3, #3
 8004528:	4413      	add	r3, r2
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	440b      	add	r3, r1
 800452e:	3315      	adds	r3, #21
 8004530:	2201      	movs	r2, #1
 8004532:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004534:	7bfa      	ldrb	r2, [r7, #15]
 8004536:	6879      	ldr	r1, [r7, #4]
 8004538:	4613      	mov	r3, r2
 800453a:	00db      	lsls	r3, r3, #3
 800453c:	4413      	add	r3, r2
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	440b      	add	r3, r1
 8004542:	3314      	adds	r3, #20
 8004544:	7bfa      	ldrb	r2, [r7, #15]
 8004546:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004548:	7bfa      	ldrb	r2, [r7, #15]
 800454a:	7bfb      	ldrb	r3, [r7, #15]
 800454c:	b298      	uxth	r0, r3
 800454e:	6879      	ldr	r1, [r7, #4]
 8004550:	4613      	mov	r3, r2
 8004552:	00db      	lsls	r3, r3, #3
 8004554:	4413      	add	r3, r2
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	440b      	add	r3, r1
 800455a:	332e      	adds	r3, #46	@ 0x2e
 800455c:	4602      	mov	r2, r0
 800455e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004560:	7bfa      	ldrb	r2, [r7, #15]
 8004562:	6879      	ldr	r1, [r7, #4]
 8004564:	4613      	mov	r3, r2
 8004566:	00db      	lsls	r3, r3, #3
 8004568:	4413      	add	r3, r2
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	440b      	add	r3, r1
 800456e:	3318      	adds	r3, #24
 8004570:	2200      	movs	r2, #0
 8004572:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004574:	7bfa      	ldrb	r2, [r7, #15]
 8004576:	6879      	ldr	r1, [r7, #4]
 8004578:	4613      	mov	r3, r2
 800457a:	00db      	lsls	r3, r3, #3
 800457c:	4413      	add	r3, r2
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	440b      	add	r3, r1
 8004582:	331c      	adds	r3, #28
 8004584:	2200      	movs	r2, #0
 8004586:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004588:	7bfa      	ldrb	r2, [r7, #15]
 800458a:	6879      	ldr	r1, [r7, #4]
 800458c:	4613      	mov	r3, r2
 800458e:	00db      	lsls	r3, r3, #3
 8004590:	4413      	add	r3, r2
 8004592:	009b      	lsls	r3, r3, #2
 8004594:	440b      	add	r3, r1
 8004596:	3320      	adds	r3, #32
 8004598:	2200      	movs	r2, #0
 800459a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800459c:	7bfa      	ldrb	r2, [r7, #15]
 800459e:	6879      	ldr	r1, [r7, #4]
 80045a0:	4613      	mov	r3, r2
 80045a2:	00db      	lsls	r3, r3, #3
 80045a4:	4413      	add	r3, r2
 80045a6:	009b      	lsls	r3, r3, #2
 80045a8:	440b      	add	r3, r1
 80045aa:	3324      	adds	r3, #36	@ 0x24
 80045ac:	2200      	movs	r2, #0
 80045ae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045b0:	7bfb      	ldrb	r3, [r7, #15]
 80045b2:	3301      	adds	r3, #1
 80045b4:	73fb      	strb	r3, [r7, #15]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	791b      	ldrb	r3, [r3, #4]
 80045ba:	7bfa      	ldrb	r2, [r7, #15]
 80045bc:	429a      	cmp	r2, r3
 80045be:	d3af      	bcc.n	8004520 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045c0:	2300      	movs	r3, #0
 80045c2:	73fb      	strb	r3, [r7, #15]
 80045c4:	e044      	b.n	8004650 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80045c6:	7bfa      	ldrb	r2, [r7, #15]
 80045c8:	6879      	ldr	r1, [r7, #4]
 80045ca:	4613      	mov	r3, r2
 80045cc:	00db      	lsls	r3, r3, #3
 80045ce:	4413      	add	r3, r2
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	440b      	add	r3, r1
 80045d4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80045d8:	2200      	movs	r2, #0
 80045da:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80045dc:	7bfa      	ldrb	r2, [r7, #15]
 80045de:	6879      	ldr	r1, [r7, #4]
 80045e0:	4613      	mov	r3, r2
 80045e2:	00db      	lsls	r3, r3, #3
 80045e4:	4413      	add	r3, r2
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	440b      	add	r3, r1
 80045ea:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80045ee:	7bfa      	ldrb	r2, [r7, #15]
 80045f0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80045f2:	7bfa      	ldrb	r2, [r7, #15]
 80045f4:	6879      	ldr	r1, [r7, #4]
 80045f6:	4613      	mov	r3, r2
 80045f8:	00db      	lsls	r3, r3, #3
 80045fa:	4413      	add	r3, r2
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	440b      	add	r3, r1
 8004600:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004604:	2200      	movs	r2, #0
 8004606:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004608:	7bfa      	ldrb	r2, [r7, #15]
 800460a:	6879      	ldr	r1, [r7, #4]
 800460c:	4613      	mov	r3, r2
 800460e:	00db      	lsls	r3, r3, #3
 8004610:	4413      	add	r3, r2
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	440b      	add	r3, r1
 8004616:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800461a:	2200      	movs	r2, #0
 800461c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800461e:	7bfa      	ldrb	r2, [r7, #15]
 8004620:	6879      	ldr	r1, [r7, #4]
 8004622:	4613      	mov	r3, r2
 8004624:	00db      	lsls	r3, r3, #3
 8004626:	4413      	add	r3, r2
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	440b      	add	r3, r1
 800462c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004630:	2200      	movs	r2, #0
 8004632:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004634:	7bfa      	ldrb	r2, [r7, #15]
 8004636:	6879      	ldr	r1, [r7, #4]
 8004638:	4613      	mov	r3, r2
 800463a:	00db      	lsls	r3, r3, #3
 800463c:	4413      	add	r3, r2
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	440b      	add	r3, r1
 8004642:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004646:	2200      	movs	r2, #0
 8004648:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800464a:	7bfb      	ldrb	r3, [r7, #15]
 800464c:	3301      	adds	r3, #1
 800464e:	73fb      	strb	r3, [r7, #15]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	791b      	ldrb	r3, [r3, #4]
 8004654:	7bfa      	ldrb	r2, [r7, #15]
 8004656:	429a      	cmp	r2, r3
 8004658:	d3b5      	bcc.n	80045c6 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6818      	ldr	r0, [r3, #0]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	7c1a      	ldrb	r2, [r3, #16]
 8004662:	f88d 2000 	strb.w	r2, [sp]
 8004666:	3304      	adds	r3, #4
 8004668:	cb0e      	ldmia	r3, {r1, r2, r3}
 800466a:	f004 fafb 	bl	8008c64 <USB_DevInit>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d005      	beq.n	8004680 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2202      	movs	r2, #2
 8004678:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	e00c      	b.n	800469a <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2200      	movs	r2, #0
 8004684:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2201      	movs	r2, #1
 800468a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4618      	mov	r0, r3
 8004694:	f005 fb45 	bl	8009d22 <USB_DevDisconnect>

  return HAL_OK;
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3710      	adds	r7, #16
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}

080046a2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80046a2:	b580      	push	{r7, lr}
 80046a4:	b084      	sub	sp, #16
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d101      	bne.n	80046be <HAL_PCD_Start+0x1c>
 80046ba:	2302      	movs	r3, #2
 80046bc:	e022      	b.n	8004704 <HAL_PCD_Start+0x62>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2201      	movs	r2, #1
 80046c2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d009      	beq.n	80046e6 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d105      	bne.n	80046e6 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046de:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4618      	mov	r0, r3
 80046ec:	f004 fa4c 	bl	8008b88 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4618      	mov	r0, r3
 80046f6:	f005 faf3 	bl	8009ce0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004702:	2300      	movs	r3, #0
}
 8004704:	4618      	mov	r0, r3
 8004706:	3710      	adds	r7, #16
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}

0800470c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800470c:	b590      	push	{r4, r7, lr}
 800470e:	b08d      	sub	sp, #52	@ 0x34
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800471a:	6a3b      	ldr	r3, [r7, #32]
 800471c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4618      	mov	r0, r3
 8004724:	f005 fbb1 	bl	8009e8a <USB_GetMode>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	f040 848c 	bne.w	8005048 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4618      	mov	r0, r3
 8004736:	f005 fb15 	bl	8009d64 <USB_ReadInterrupts>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	f000 8482 	beq.w	8005046 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004742:	69fb      	ldr	r3, [r7, #28]
 8004744:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	0a1b      	lsrs	r3, r3, #8
 800474c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4618      	mov	r0, r3
 800475c:	f005 fb02 	bl	8009d64 <USB_ReadInterrupts>
 8004760:	4603      	mov	r3, r0
 8004762:	f003 0302 	and.w	r3, r3, #2
 8004766:	2b02      	cmp	r3, #2
 8004768:	d107      	bne.n	800477a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	695a      	ldr	r2, [r3, #20]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f002 0202 	and.w	r2, r2, #2
 8004778:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4618      	mov	r0, r3
 8004780:	f005 faf0 	bl	8009d64 <USB_ReadInterrupts>
 8004784:	4603      	mov	r3, r0
 8004786:	f003 0310 	and.w	r3, r3, #16
 800478a:	2b10      	cmp	r3, #16
 800478c:	d161      	bne.n	8004852 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	699a      	ldr	r2, [r3, #24]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f022 0210 	bic.w	r2, r2, #16
 800479c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800479e:	6a3b      	ldr	r3, [r7, #32]
 80047a0:	6a1b      	ldr	r3, [r3, #32]
 80047a2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80047a4:	69bb      	ldr	r3, [r7, #24]
 80047a6:	f003 020f 	and.w	r2, r3, #15
 80047aa:	4613      	mov	r3, r2
 80047ac:	00db      	lsls	r3, r3, #3
 80047ae:	4413      	add	r3, r2
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80047b6:	687a      	ldr	r2, [r7, #4]
 80047b8:	4413      	add	r3, r2
 80047ba:	3304      	adds	r3, #4
 80047bc:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	0c5b      	lsrs	r3, r3, #17
 80047c2:	f003 030f 	and.w	r3, r3, #15
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	d124      	bne.n	8004814 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80047ca:	69ba      	ldr	r2, [r7, #24]
 80047cc:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80047d0:	4013      	ands	r3, r2
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d035      	beq.n	8004842 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	091b      	lsrs	r3, r3, #4
 80047de:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80047e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	461a      	mov	r2, r3
 80047e8:	6a38      	ldr	r0, [r7, #32]
 80047ea:	f005 f927 	bl	8009a3c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	68da      	ldr	r2, [r3, #12]
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	091b      	lsrs	r3, r3, #4
 80047f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047fa:	441a      	add	r2, r3
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	695a      	ldr	r2, [r3, #20]
 8004804:	69bb      	ldr	r3, [r7, #24]
 8004806:	091b      	lsrs	r3, r3, #4
 8004808:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800480c:	441a      	add	r2, r3
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	615a      	str	r2, [r3, #20]
 8004812:	e016      	b.n	8004842 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004814:	69bb      	ldr	r3, [r7, #24]
 8004816:	0c5b      	lsrs	r3, r3, #17
 8004818:	f003 030f 	and.w	r3, r3, #15
 800481c:	2b06      	cmp	r3, #6
 800481e:	d110      	bne.n	8004842 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004826:	2208      	movs	r2, #8
 8004828:	4619      	mov	r1, r3
 800482a:	6a38      	ldr	r0, [r7, #32]
 800482c:	f005 f906 	bl	8009a3c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	695a      	ldr	r2, [r3, #20]
 8004834:	69bb      	ldr	r3, [r7, #24]
 8004836:	091b      	lsrs	r3, r3, #4
 8004838:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800483c:	441a      	add	r2, r3
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	699a      	ldr	r2, [r3, #24]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f042 0210 	orr.w	r2, r2, #16
 8004850:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4618      	mov	r0, r3
 8004858:	f005 fa84 	bl	8009d64 <USB_ReadInterrupts>
 800485c:	4603      	mov	r3, r0
 800485e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004862:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004866:	f040 80a7 	bne.w	80049b8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800486a:	2300      	movs	r3, #0
 800486c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4618      	mov	r0, r3
 8004874:	f005 fa89 	bl	8009d8a <USB_ReadDevAllOutEpInterrupt>
 8004878:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800487a:	e099      	b.n	80049b0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800487c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800487e:	f003 0301 	and.w	r3, r3, #1
 8004882:	2b00      	cmp	r3, #0
 8004884:	f000 808e 	beq.w	80049a4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800488e:	b2d2      	uxtb	r2, r2
 8004890:	4611      	mov	r1, r2
 8004892:	4618      	mov	r0, r3
 8004894:	f005 faad 	bl	8009df2 <USB_ReadDevOutEPInterrupt>
 8004898:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	f003 0301 	and.w	r3, r3, #1
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d00c      	beq.n	80048be <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80048a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a6:	015a      	lsls	r2, r3, #5
 80048a8:	69fb      	ldr	r3, [r7, #28]
 80048aa:	4413      	add	r3, r2
 80048ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048b0:	461a      	mov	r2, r3
 80048b2:	2301      	movs	r3, #1
 80048b4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80048b6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	f000 fea3 	bl	8005604 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	f003 0308 	and.w	r3, r3, #8
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d00c      	beq.n	80048e2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80048c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ca:	015a      	lsls	r2, r3, #5
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	4413      	add	r3, r2
 80048d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048d4:	461a      	mov	r2, r3
 80048d6:	2308      	movs	r3, #8
 80048d8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80048da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	f000 ff79 	bl	80057d4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	f003 0310 	and.w	r3, r3, #16
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d008      	beq.n	80048fe <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80048ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ee:	015a      	lsls	r2, r3, #5
 80048f0:	69fb      	ldr	r3, [r7, #28]
 80048f2:	4413      	add	r3, r2
 80048f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048f8:	461a      	mov	r2, r3
 80048fa:	2310      	movs	r3, #16
 80048fc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	f003 0302 	and.w	r3, r3, #2
 8004904:	2b00      	cmp	r3, #0
 8004906:	d030      	beq.n	800496a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004908:	6a3b      	ldr	r3, [r7, #32]
 800490a:	695b      	ldr	r3, [r3, #20]
 800490c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004910:	2b80      	cmp	r3, #128	@ 0x80
 8004912:	d109      	bne.n	8004928 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004914:	69fb      	ldr	r3, [r7, #28]
 8004916:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	69fa      	ldr	r2, [r7, #28]
 800491e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004922:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004926:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004928:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800492a:	4613      	mov	r3, r2
 800492c:	00db      	lsls	r3, r3, #3
 800492e:	4413      	add	r3, r2
 8004930:	009b      	lsls	r3, r3, #2
 8004932:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004936:	687a      	ldr	r2, [r7, #4]
 8004938:	4413      	add	r3, r2
 800493a:	3304      	adds	r3, #4
 800493c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	78db      	ldrb	r3, [r3, #3]
 8004942:	2b01      	cmp	r3, #1
 8004944:	d108      	bne.n	8004958 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	2200      	movs	r2, #0
 800494a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800494c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800494e:	b2db      	uxtb	r3, r3
 8004950:	4619      	mov	r1, r3
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f007 fdf4 	bl	800c540 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495a:	015a      	lsls	r2, r3, #5
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	4413      	add	r3, r2
 8004960:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004964:	461a      	mov	r2, r3
 8004966:	2302      	movs	r3, #2
 8004968:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	f003 0320 	and.w	r3, r3, #32
 8004970:	2b00      	cmp	r3, #0
 8004972:	d008      	beq.n	8004986 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004976:	015a      	lsls	r2, r3, #5
 8004978:	69fb      	ldr	r3, [r7, #28]
 800497a:	4413      	add	r3, r2
 800497c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004980:	461a      	mov	r2, r3
 8004982:	2320      	movs	r3, #32
 8004984:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d009      	beq.n	80049a4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004992:	015a      	lsls	r2, r3, #5
 8004994:	69fb      	ldr	r3, [r7, #28]
 8004996:	4413      	add	r3, r2
 8004998:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800499c:	461a      	mov	r2, r3
 800499e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80049a2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80049a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049a6:	3301      	adds	r3, #1
 80049a8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80049aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049ac:	085b      	lsrs	r3, r3, #1
 80049ae:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80049b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	f47f af62 	bne.w	800487c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4618      	mov	r0, r3
 80049be:	f005 f9d1 	bl	8009d64 <USB_ReadInterrupts>
 80049c2:	4603      	mov	r3, r0
 80049c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049c8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80049cc:	f040 80db 	bne.w	8004b86 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4618      	mov	r0, r3
 80049d6:	f005 f9f2 	bl	8009dbe <USB_ReadDevAllInEpInterrupt>
 80049da:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80049dc:	2300      	movs	r3, #0
 80049de:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80049e0:	e0cd      	b.n	8004b7e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80049e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049e4:	f003 0301 	and.w	r3, r3, #1
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	f000 80c2 	beq.w	8004b72 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049f4:	b2d2      	uxtb	r2, r2
 80049f6:	4611      	mov	r1, r2
 80049f8:	4618      	mov	r0, r3
 80049fa:	f005 fa18 	bl	8009e2e <USB_ReadDevInEPInterrupt>
 80049fe:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d057      	beq.n	8004aba <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0c:	f003 030f 	and.w	r3, r3, #15
 8004a10:	2201      	movs	r2, #1
 8004a12:	fa02 f303 	lsl.w	r3, r2, r3
 8004a16:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004a18:	69fb      	ldr	r3, [r7, #28]
 8004a1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	43db      	mvns	r3, r3
 8004a24:	69f9      	ldr	r1, [r7, #28]
 8004a26:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004a2a:	4013      	ands	r3, r2
 8004a2c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a30:	015a      	lsls	r2, r3, #5
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	4413      	add	r3, r2
 8004a36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	799b      	ldrb	r3, [r3, #6]
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d132      	bne.n	8004aae <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004a48:	6879      	ldr	r1, [r7, #4]
 8004a4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	00db      	lsls	r3, r3, #3
 8004a50:	4413      	add	r3, r2
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	440b      	add	r3, r1
 8004a56:	3320      	adds	r3, #32
 8004a58:	6819      	ldr	r1, [r3, #0]
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a5e:	4613      	mov	r3, r2
 8004a60:	00db      	lsls	r3, r3, #3
 8004a62:	4413      	add	r3, r2
 8004a64:	009b      	lsls	r3, r3, #2
 8004a66:	4403      	add	r3, r0
 8004a68:	331c      	adds	r3, #28
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4419      	add	r1, r3
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a72:	4613      	mov	r3, r2
 8004a74:	00db      	lsls	r3, r3, #3
 8004a76:	4413      	add	r3, r2
 8004a78:	009b      	lsls	r3, r3, #2
 8004a7a:	4403      	add	r3, r0
 8004a7c:	3320      	adds	r3, #32
 8004a7e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d113      	bne.n	8004aae <HAL_PCD_IRQHandler+0x3a2>
 8004a86:	6879      	ldr	r1, [r7, #4]
 8004a88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a8a:	4613      	mov	r3, r2
 8004a8c:	00db      	lsls	r3, r3, #3
 8004a8e:	4413      	add	r3, r2
 8004a90:	009b      	lsls	r3, r3, #2
 8004a92:	440b      	add	r3, r1
 8004a94:	3324      	adds	r3, #36	@ 0x24
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d108      	bne.n	8004aae <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6818      	ldr	r0, [r3, #0]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004aa6:	461a      	mov	r2, r3
 8004aa8:	2101      	movs	r1, #1
 8004aaa:	f005 fa1f 	bl	8009eec <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	6878      	ldr	r0, [r7, #4]
 8004ab6:	f007 fcbe 	bl	800c436 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	f003 0308 	and.w	r3, r3, #8
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d008      	beq.n	8004ad6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac6:	015a      	lsls	r2, r3, #5
 8004ac8:	69fb      	ldr	r3, [r7, #28]
 8004aca:	4413      	add	r3, r2
 8004acc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	2308      	movs	r3, #8
 8004ad4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	f003 0310 	and.w	r3, r3, #16
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d008      	beq.n	8004af2 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae2:	015a      	lsls	r2, r3, #5
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	4413      	add	r3, r2
 8004ae8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004aec:	461a      	mov	r2, r3
 8004aee:	2310      	movs	r3, #16
 8004af0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d008      	beq.n	8004b0e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004afe:	015a      	lsls	r2, r3, #5
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	4413      	add	r3, r2
 8004b04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b08:	461a      	mov	r2, r3
 8004b0a:	2340      	movs	r3, #64	@ 0x40
 8004b0c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	f003 0302 	and.w	r3, r3, #2
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d023      	beq.n	8004b60 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004b18:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b1a:	6a38      	ldr	r0, [r7, #32]
 8004b1c:	f004 fa06 	bl	8008f2c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004b20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b22:	4613      	mov	r3, r2
 8004b24:	00db      	lsls	r3, r3, #3
 8004b26:	4413      	add	r3, r2
 8004b28:	009b      	lsls	r3, r3, #2
 8004b2a:	3310      	adds	r3, #16
 8004b2c:	687a      	ldr	r2, [r7, #4]
 8004b2e:	4413      	add	r3, r2
 8004b30:	3304      	adds	r3, #4
 8004b32:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	78db      	ldrb	r3, [r3, #3]
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d108      	bne.n	8004b4e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	4619      	mov	r1, r3
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	f007 fd0b 	bl	800c564 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b50:	015a      	lsls	r2, r3, #5
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	4413      	add	r3, r2
 8004b56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	2302      	movs	r3, #2
 8004b5e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d003      	beq.n	8004b72 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004b6a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b6c:	6878      	ldr	r0, [r7, #4]
 8004b6e:	f000 fcbd 	bl	80054ec <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b74:	3301      	adds	r3, #1
 8004b76:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b7a:	085b      	lsrs	r3, r3, #1
 8004b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	f47f af2e 	bne.w	80049e2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f005 f8ea 	bl	8009d64 <USB_ReadInterrupts>
 8004b90:	4603      	mov	r3, r0
 8004b92:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004b96:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004b9a:	d122      	bne.n	8004be2 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	69fa      	ldr	r2, [r7, #28]
 8004ba6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004baa:	f023 0301 	bic.w	r3, r3, #1
 8004bae:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d108      	bne.n	8004bcc <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004bc2:	2100      	movs	r1, #0
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f000 fea3 	bl	8005910 <HAL_PCDEx_LPM_Callback>
 8004bca:	e002      	b.n	8004bd2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004bcc:	6878      	ldr	r0, [r7, #4]
 8004bce:	f007 fca9 	bl	800c524 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	695a      	ldr	r2, [r3, #20]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004be0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4618      	mov	r0, r3
 8004be8:	f005 f8bc 	bl	8009d64 <USB_ReadInterrupts>
 8004bec:	4603      	mov	r3, r0
 8004bee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bf2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bf6:	d112      	bne.n	8004c1e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	f003 0301 	and.w	r3, r3, #1
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d102      	bne.n	8004c0e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004c08:	6878      	ldr	r0, [r7, #4]
 8004c0a:	f007 fc65 	bl	800c4d8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	695a      	ldr	r2, [r3, #20]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004c1c:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4618      	mov	r0, r3
 8004c24:	f005 f89e 	bl	8009d64 <USB_ReadInterrupts>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c32:	f040 80b7 	bne.w	8004da4 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	69fa      	ldr	r2, [r7, #28]
 8004c40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c44:	f023 0301 	bic.w	r3, r3, #1
 8004c48:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	2110      	movs	r1, #16
 8004c50:	4618      	mov	r0, r3
 8004c52:	f004 f96b 	bl	8008f2c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c56:	2300      	movs	r3, #0
 8004c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c5a:	e046      	b.n	8004cea <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c5e:	015a      	lsls	r2, r3, #5
 8004c60:	69fb      	ldr	r3, [r7, #28]
 8004c62:	4413      	add	r3, r2
 8004c64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c68:	461a      	mov	r2, r3
 8004c6a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004c6e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c72:	015a      	lsls	r2, r3, #5
 8004c74:	69fb      	ldr	r3, [r7, #28]
 8004c76:	4413      	add	r3, r2
 8004c78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c80:	0151      	lsls	r1, r2, #5
 8004c82:	69fa      	ldr	r2, [r7, #28]
 8004c84:	440a      	add	r2, r1
 8004c86:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c8a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004c8e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004c90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c92:	015a      	lsls	r2, r3, #5
 8004c94:	69fb      	ldr	r3, [r7, #28]
 8004c96:	4413      	add	r3, r2
 8004c98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004ca2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ca6:	015a      	lsls	r2, r3, #5
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	4413      	add	r3, r2
 8004cac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004cb4:	0151      	lsls	r1, r2, #5
 8004cb6:	69fa      	ldr	r2, [r7, #28]
 8004cb8:	440a      	add	r2, r1
 8004cba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004cbe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004cc2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004cc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cc6:	015a      	lsls	r2, r3, #5
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	4413      	add	r3, r2
 8004ccc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004cd4:	0151      	lsls	r1, r2, #5
 8004cd6:	69fa      	ldr	r2, [r7, #28]
 8004cd8:	440a      	add	r2, r1
 8004cda:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004cde:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004ce2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ce4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ce6:	3301      	adds	r3, #1
 8004ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	791b      	ldrb	r3, [r3, #4]
 8004cee:	461a      	mov	r2, r3
 8004cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d3b2      	bcc.n	8004c5c <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cfc:	69db      	ldr	r3, [r3, #28]
 8004cfe:	69fa      	ldr	r2, [r7, #28]
 8004d00:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d04:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004d08:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	7bdb      	ldrb	r3, [r3, #15]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d016      	beq.n	8004d40 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d18:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d1c:	69fa      	ldr	r2, [r7, #28]
 8004d1e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d22:	f043 030b 	orr.w	r3, r3, #11
 8004d26:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004d2a:	69fb      	ldr	r3, [r7, #28]
 8004d2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d32:	69fa      	ldr	r2, [r7, #28]
 8004d34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d38:	f043 030b 	orr.w	r3, r3, #11
 8004d3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004d3e:	e015      	b.n	8004d6c <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004d40:	69fb      	ldr	r3, [r7, #28]
 8004d42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d46:	695b      	ldr	r3, [r3, #20]
 8004d48:	69fa      	ldr	r2, [r7, #28]
 8004d4a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d4e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004d52:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004d56:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004d58:	69fb      	ldr	r3, [r7, #28]
 8004d5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d5e:	691b      	ldr	r3, [r3, #16]
 8004d60:	69fa      	ldr	r2, [r7, #28]
 8004d62:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d66:	f043 030b 	orr.w	r3, r3, #11
 8004d6a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	69fa      	ldr	r2, [r7, #28]
 8004d76:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d7a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004d7e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6818      	ldr	r0, [r3, #0]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004d8e:	461a      	mov	r2, r3
 8004d90:	f005 f8ac 	bl	8009eec <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	695a      	ldr	r2, [r3, #20]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004da2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4618      	mov	r0, r3
 8004daa:	f004 ffdb 	bl	8009d64 <USB_ReadInterrupts>
 8004dae:	4603      	mov	r3, r0
 8004db0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004db4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004db8:	d123      	bne.n	8004e02 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f005 f871 	bl	8009ea6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f004 f928 	bl	800901e <USB_GetDevSpeed>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681c      	ldr	r4, [r3, #0]
 8004dda:	f001 fa09 	bl	80061f0 <HAL_RCC_GetHCLKFreq>
 8004dde:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004de4:	461a      	mov	r2, r3
 8004de6:	4620      	mov	r0, r4
 8004de8:	f003 fe2c 	bl	8008a44 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004dec:	6878      	ldr	r0, [r7, #4]
 8004dee:	f007 fb4a 	bl	800c486 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	695a      	ldr	r2, [r3, #20]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004e00:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4618      	mov	r0, r3
 8004e08:	f004 ffac 	bl	8009d64 <USB_ReadInterrupts>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	f003 0308 	and.w	r3, r3, #8
 8004e12:	2b08      	cmp	r3, #8
 8004e14:	d10a      	bne.n	8004e2c <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f007 fb27 	bl	800c46a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	695a      	ldr	r2, [r3, #20]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f002 0208 	and.w	r2, r2, #8
 8004e2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4618      	mov	r0, r3
 8004e32:	f004 ff97 	bl	8009d64 <USB_ReadInterrupts>
 8004e36:	4603      	mov	r3, r0
 8004e38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e3c:	2b80      	cmp	r3, #128	@ 0x80
 8004e3e:	d123      	bne.n	8004e88 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004e40:	6a3b      	ldr	r3, [r7, #32]
 8004e42:	699b      	ldr	r3, [r3, #24]
 8004e44:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e48:	6a3b      	ldr	r3, [r7, #32]
 8004e4a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e50:	e014      	b.n	8004e7c <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004e52:	6879      	ldr	r1, [r7, #4]
 8004e54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e56:	4613      	mov	r3, r2
 8004e58:	00db      	lsls	r3, r3, #3
 8004e5a:	4413      	add	r3, r2
 8004e5c:	009b      	lsls	r3, r3, #2
 8004e5e:	440b      	add	r3, r1
 8004e60:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004e64:	781b      	ldrb	r3, [r3, #0]
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d105      	bne.n	8004e76 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	4619      	mov	r1, r3
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f000 fb0a 	bl	800548a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e78:	3301      	adds	r3, #1
 8004e7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	791b      	ldrb	r3, [r3, #4]
 8004e80:	461a      	mov	r2, r3
 8004e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d3e4      	bcc.n	8004e52 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	f004 ff69 	bl	8009d64 <USB_ReadInterrupts>
 8004e92:	4603      	mov	r3, r0
 8004e94:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e98:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e9c:	d13c      	bne.n	8004f18 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ea2:	e02b      	b.n	8004efc <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea6:	015a      	lsls	r2, r3, #5
 8004ea8:	69fb      	ldr	r3, [r7, #28]
 8004eaa:	4413      	add	r3, r2
 8004eac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004eb4:	6879      	ldr	r1, [r7, #4]
 8004eb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004eb8:	4613      	mov	r3, r2
 8004eba:	00db      	lsls	r3, r3, #3
 8004ebc:	4413      	add	r3, r2
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	440b      	add	r3, r1
 8004ec2:	3318      	adds	r3, #24
 8004ec4:	781b      	ldrb	r3, [r3, #0]
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d115      	bne.n	8004ef6 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004eca:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	da12      	bge.n	8004ef6 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004ed0:	6879      	ldr	r1, [r7, #4]
 8004ed2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ed4:	4613      	mov	r3, r2
 8004ed6:	00db      	lsls	r3, r3, #3
 8004ed8:	4413      	add	r3, r2
 8004eda:	009b      	lsls	r3, r3, #2
 8004edc:	440b      	add	r3, r1
 8004ede:	3317      	adds	r3, #23
 8004ee0:	2201      	movs	r2, #1
 8004ee2:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	4619      	mov	r1, r3
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f000 faca 	bl	800548a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef8:	3301      	adds	r3, #1
 8004efa:	627b      	str	r3, [r7, #36]	@ 0x24
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	791b      	ldrb	r3, [r3, #4]
 8004f00:	461a      	mov	r2, r3
 8004f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d3cd      	bcc.n	8004ea4 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	695a      	ldr	r2, [r3, #20]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004f16:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f004 ff21 	bl	8009d64 <USB_ReadInterrupts>
 8004f22:	4603      	mov	r3, r0
 8004f24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f28:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f2c:	d156      	bne.n	8004fdc <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004f2e:	2301      	movs	r3, #1
 8004f30:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f32:	e045      	b.n	8004fc0 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f36:	015a      	lsls	r2, r3, #5
 8004f38:	69fb      	ldr	r3, [r7, #28]
 8004f3a:	4413      	add	r3, r2
 8004f3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004f44:	6879      	ldr	r1, [r7, #4]
 8004f46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f48:	4613      	mov	r3, r2
 8004f4a:	00db      	lsls	r3, r3, #3
 8004f4c:	4413      	add	r3, r2
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	440b      	add	r3, r1
 8004f52:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d12e      	bne.n	8004fba <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004f5c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	da2b      	bge.n	8004fba <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004f62:	69bb      	ldr	r3, [r7, #24]
 8004f64:	0c1a      	lsrs	r2, r3, #16
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004f6c:	4053      	eors	r3, r2
 8004f6e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d121      	bne.n	8004fba <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004f76:	6879      	ldr	r1, [r7, #4]
 8004f78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f7a:	4613      	mov	r3, r2
 8004f7c:	00db      	lsls	r3, r3, #3
 8004f7e:	4413      	add	r3, r2
 8004f80:	009b      	lsls	r3, r3, #2
 8004f82:	440b      	add	r3, r1
 8004f84:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004f88:	2201      	movs	r2, #1
 8004f8a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004f8c:	6a3b      	ldr	r3, [r7, #32]
 8004f8e:	699b      	ldr	r3, [r3, #24]
 8004f90:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004f94:	6a3b      	ldr	r3, [r7, #32]
 8004f96:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004f98:	6a3b      	ldr	r3, [r7, #32]
 8004f9a:	695b      	ldr	r3, [r3, #20]
 8004f9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d10a      	bne.n	8004fba <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	69fa      	ldr	r2, [r7, #28]
 8004fae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004fb2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004fb6:	6053      	str	r3, [r2, #4]
            break;
 8004fb8:	e008      	b.n	8004fcc <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fbc:	3301      	adds	r3, #1
 8004fbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	791b      	ldrb	r3, [r3, #4]
 8004fc4:	461a      	mov	r2, r3
 8004fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d3b3      	bcc.n	8004f34 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	695a      	ldr	r2, [r3, #20]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004fda:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f004 febf 	bl	8009d64 <USB_ReadInterrupts>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004fec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ff0:	d10a      	bne.n	8005008 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f007 fac8 	bl	800c588 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	695a      	ldr	r2, [r3, #20]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005006:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4618      	mov	r0, r3
 800500e:	f004 fea9 	bl	8009d64 <USB_ReadInterrupts>
 8005012:	4603      	mov	r3, r0
 8005014:	f003 0304 	and.w	r3, r3, #4
 8005018:	2b04      	cmp	r3, #4
 800501a:	d115      	bne.n	8005048 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	f003 0304 	and.w	r3, r3, #4
 800502a:	2b00      	cmp	r3, #0
 800502c:	d002      	beq.n	8005034 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f007 fab8 	bl	800c5a4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	6859      	ldr	r1, [r3, #4]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	69ba      	ldr	r2, [r7, #24]
 8005040:	430a      	orrs	r2, r1
 8005042:	605a      	str	r2, [r3, #4]
 8005044:	e000      	b.n	8005048 <HAL_PCD_IRQHandler+0x93c>
      return;
 8005046:	bf00      	nop
    }
  }
}
 8005048:	3734      	adds	r7, #52	@ 0x34
 800504a:	46bd      	mov	sp, r7
 800504c:	bd90      	pop	{r4, r7, pc}

0800504e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800504e:	b580      	push	{r7, lr}
 8005050:	b082      	sub	sp, #8
 8005052:	af00      	add	r7, sp, #0
 8005054:	6078      	str	r0, [r7, #4]
 8005056:	460b      	mov	r3, r1
 8005058:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005060:	2b01      	cmp	r3, #1
 8005062:	d101      	bne.n	8005068 <HAL_PCD_SetAddress+0x1a>
 8005064:	2302      	movs	r3, #2
 8005066:	e012      	b.n	800508e <HAL_PCD_SetAddress+0x40>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2201      	movs	r2, #1
 800506c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	78fa      	ldrb	r2, [r7, #3]
 8005074:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	78fa      	ldrb	r2, [r7, #3]
 800507c:	4611      	mov	r1, r2
 800507e:	4618      	mov	r0, r3
 8005080:	f004 fe08 	bl	8009c94 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2200      	movs	r2, #0
 8005088:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800508c:	2300      	movs	r3, #0
}
 800508e:	4618      	mov	r0, r3
 8005090:	3708      	adds	r7, #8
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}

08005096 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005096:	b580      	push	{r7, lr}
 8005098:	b084      	sub	sp, #16
 800509a:	af00      	add	r7, sp, #0
 800509c:	6078      	str	r0, [r7, #4]
 800509e:	4608      	mov	r0, r1
 80050a0:	4611      	mov	r1, r2
 80050a2:	461a      	mov	r2, r3
 80050a4:	4603      	mov	r3, r0
 80050a6:	70fb      	strb	r3, [r7, #3]
 80050a8:	460b      	mov	r3, r1
 80050aa:	803b      	strh	r3, [r7, #0]
 80050ac:	4613      	mov	r3, r2
 80050ae:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80050b0:	2300      	movs	r3, #0
 80050b2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80050b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	da0f      	bge.n	80050dc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050bc:	78fb      	ldrb	r3, [r7, #3]
 80050be:	f003 020f 	and.w	r2, r3, #15
 80050c2:	4613      	mov	r3, r2
 80050c4:	00db      	lsls	r3, r3, #3
 80050c6:	4413      	add	r3, r2
 80050c8:	009b      	lsls	r3, r3, #2
 80050ca:	3310      	adds	r3, #16
 80050cc:	687a      	ldr	r2, [r7, #4]
 80050ce:	4413      	add	r3, r2
 80050d0:	3304      	adds	r3, #4
 80050d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2201      	movs	r2, #1
 80050d8:	705a      	strb	r2, [r3, #1]
 80050da:	e00f      	b.n	80050fc <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80050dc:	78fb      	ldrb	r3, [r7, #3]
 80050de:	f003 020f 	and.w	r2, r3, #15
 80050e2:	4613      	mov	r3, r2
 80050e4:	00db      	lsls	r3, r3, #3
 80050e6:	4413      	add	r3, r2
 80050e8:	009b      	lsls	r3, r3, #2
 80050ea:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050ee:	687a      	ldr	r2, [r7, #4]
 80050f0:	4413      	add	r3, r2
 80050f2:	3304      	adds	r3, #4
 80050f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2200      	movs	r2, #0
 80050fa:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80050fc:	78fb      	ldrb	r3, [r7, #3]
 80050fe:	f003 030f 	and.w	r3, r3, #15
 8005102:	b2da      	uxtb	r2, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005108:	883b      	ldrh	r3, [r7, #0]
 800510a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	78ba      	ldrb	r2, [r7, #2]
 8005116:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	785b      	ldrb	r3, [r3, #1]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d004      	beq.n	800512a <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	461a      	mov	r2, r3
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800512a:	78bb      	ldrb	r3, [r7, #2]
 800512c:	2b02      	cmp	r3, #2
 800512e:	d102      	bne.n	8005136 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2200      	movs	r2, #0
 8005134:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800513c:	2b01      	cmp	r3, #1
 800513e:	d101      	bne.n	8005144 <HAL_PCD_EP_Open+0xae>
 8005140:	2302      	movs	r3, #2
 8005142:	e00e      	b.n	8005162 <HAL_PCD_EP_Open+0xcc>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	68f9      	ldr	r1, [r7, #12]
 8005152:	4618      	mov	r0, r3
 8005154:	f003 ff88 	bl	8009068 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2200      	movs	r2, #0
 800515c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005160:	7afb      	ldrb	r3, [r7, #11]
}
 8005162:	4618      	mov	r0, r3
 8005164:	3710      	adds	r7, #16
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}

0800516a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800516a:	b580      	push	{r7, lr}
 800516c:	b084      	sub	sp, #16
 800516e:	af00      	add	r7, sp, #0
 8005170:	6078      	str	r0, [r7, #4]
 8005172:	460b      	mov	r3, r1
 8005174:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005176:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800517a:	2b00      	cmp	r3, #0
 800517c:	da0f      	bge.n	800519e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800517e:	78fb      	ldrb	r3, [r7, #3]
 8005180:	f003 020f 	and.w	r2, r3, #15
 8005184:	4613      	mov	r3, r2
 8005186:	00db      	lsls	r3, r3, #3
 8005188:	4413      	add	r3, r2
 800518a:	009b      	lsls	r3, r3, #2
 800518c:	3310      	adds	r3, #16
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	4413      	add	r3, r2
 8005192:	3304      	adds	r3, #4
 8005194:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2201      	movs	r2, #1
 800519a:	705a      	strb	r2, [r3, #1]
 800519c:	e00f      	b.n	80051be <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800519e:	78fb      	ldrb	r3, [r7, #3]
 80051a0:	f003 020f 	and.w	r2, r3, #15
 80051a4:	4613      	mov	r3, r2
 80051a6:	00db      	lsls	r3, r3, #3
 80051a8:	4413      	add	r3, r2
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80051b0:	687a      	ldr	r2, [r7, #4]
 80051b2:	4413      	add	r3, r2
 80051b4:	3304      	adds	r3, #4
 80051b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2200      	movs	r2, #0
 80051bc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80051be:	78fb      	ldrb	r3, [r7, #3]
 80051c0:	f003 030f 	and.w	r3, r3, #15
 80051c4:	b2da      	uxtb	r2, r3
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d101      	bne.n	80051d8 <HAL_PCD_EP_Close+0x6e>
 80051d4:	2302      	movs	r3, #2
 80051d6:	e00e      	b.n	80051f6 <HAL_PCD_EP_Close+0x8c>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	68f9      	ldr	r1, [r7, #12]
 80051e6:	4618      	mov	r0, r3
 80051e8:	f003 ffc6 	bl	8009178 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80051f4:	2300      	movs	r3, #0
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3710      	adds	r7, #16
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}

080051fe <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80051fe:	b580      	push	{r7, lr}
 8005200:	b086      	sub	sp, #24
 8005202:	af00      	add	r7, sp, #0
 8005204:	60f8      	str	r0, [r7, #12]
 8005206:	607a      	str	r2, [r7, #4]
 8005208:	603b      	str	r3, [r7, #0]
 800520a:	460b      	mov	r3, r1
 800520c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800520e:	7afb      	ldrb	r3, [r7, #11]
 8005210:	f003 020f 	and.w	r2, r3, #15
 8005214:	4613      	mov	r3, r2
 8005216:	00db      	lsls	r3, r3, #3
 8005218:	4413      	add	r3, r2
 800521a:	009b      	lsls	r3, r3, #2
 800521c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005220:	68fa      	ldr	r2, [r7, #12]
 8005222:	4413      	add	r3, r2
 8005224:	3304      	adds	r3, #4
 8005226:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	683a      	ldr	r2, [r7, #0]
 8005232:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	2200      	movs	r2, #0
 8005238:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	2200      	movs	r2, #0
 800523e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005240:	7afb      	ldrb	r3, [r7, #11]
 8005242:	f003 030f 	and.w	r3, r3, #15
 8005246:	b2da      	uxtb	r2, r3
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	799b      	ldrb	r3, [r3, #6]
 8005250:	2b01      	cmp	r3, #1
 8005252:	d102      	bne.n	800525a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005254:	687a      	ldr	r2, [r7, #4]
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	6818      	ldr	r0, [r3, #0]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	799b      	ldrb	r3, [r3, #6]
 8005262:	461a      	mov	r2, r3
 8005264:	6979      	ldr	r1, [r7, #20]
 8005266:	f004 f863 	bl	8009330 <USB_EPStartXfer>

  return HAL_OK;
 800526a:	2300      	movs	r3, #0
}
 800526c:	4618      	mov	r0, r3
 800526e:	3718      	adds	r7, #24
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}

08005274 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005274:	b480      	push	{r7}
 8005276:	b083      	sub	sp, #12
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
 800527c:	460b      	mov	r3, r1
 800527e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005280:	78fb      	ldrb	r3, [r7, #3]
 8005282:	f003 020f 	and.w	r2, r3, #15
 8005286:	6879      	ldr	r1, [r7, #4]
 8005288:	4613      	mov	r3, r2
 800528a:	00db      	lsls	r3, r3, #3
 800528c:	4413      	add	r3, r2
 800528e:	009b      	lsls	r3, r3, #2
 8005290:	440b      	add	r3, r1
 8005292:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005296:	681b      	ldr	r3, [r3, #0]
}
 8005298:	4618      	mov	r0, r3
 800529a:	370c      	adds	r7, #12
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr

080052a4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b086      	sub	sp, #24
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	607a      	str	r2, [r7, #4]
 80052ae:	603b      	str	r3, [r7, #0]
 80052b0:	460b      	mov	r3, r1
 80052b2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80052b4:	7afb      	ldrb	r3, [r7, #11]
 80052b6:	f003 020f 	and.w	r2, r3, #15
 80052ba:	4613      	mov	r3, r2
 80052bc:	00db      	lsls	r3, r3, #3
 80052be:	4413      	add	r3, r2
 80052c0:	009b      	lsls	r3, r3, #2
 80052c2:	3310      	adds	r3, #16
 80052c4:	68fa      	ldr	r2, [r7, #12]
 80052c6:	4413      	add	r3, r2
 80052c8:	3304      	adds	r3, #4
 80052ca:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	687a      	ldr	r2, [r7, #4]
 80052d0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	683a      	ldr	r2, [r7, #0]
 80052d6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	2200      	movs	r2, #0
 80052dc:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	2201      	movs	r2, #1
 80052e2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80052e4:	7afb      	ldrb	r3, [r7, #11]
 80052e6:	f003 030f 	and.w	r3, r3, #15
 80052ea:	b2da      	uxtb	r2, r3
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	799b      	ldrb	r3, [r3, #6]
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d102      	bne.n	80052fe <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80052f8:	687a      	ldr	r2, [r7, #4]
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	6818      	ldr	r0, [r3, #0]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	799b      	ldrb	r3, [r3, #6]
 8005306:	461a      	mov	r2, r3
 8005308:	6979      	ldr	r1, [r7, #20]
 800530a:	f004 f811 	bl	8009330 <USB_EPStartXfer>

  return HAL_OK;
 800530e:	2300      	movs	r3, #0
}
 8005310:	4618      	mov	r0, r3
 8005312:	3718      	adds	r7, #24
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}

08005318 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b084      	sub	sp, #16
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	460b      	mov	r3, r1
 8005322:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005324:	78fb      	ldrb	r3, [r7, #3]
 8005326:	f003 030f 	and.w	r3, r3, #15
 800532a:	687a      	ldr	r2, [r7, #4]
 800532c:	7912      	ldrb	r2, [r2, #4]
 800532e:	4293      	cmp	r3, r2
 8005330:	d901      	bls.n	8005336 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e04f      	b.n	80053d6 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005336:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800533a:	2b00      	cmp	r3, #0
 800533c:	da0f      	bge.n	800535e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800533e:	78fb      	ldrb	r3, [r7, #3]
 8005340:	f003 020f 	and.w	r2, r3, #15
 8005344:	4613      	mov	r3, r2
 8005346:	00db      	lsls	r3, r3, #3
 8005348:	4413      	add	r3, r2
 800534a:	009b      	lsls	r3, r3, #2
 800534c:	3310      	adds	r3, #16
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	4413      	add	r3, r2
 8005352:	3304      	adds	r3, #4
 8005354:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2201      	movs	r2, #1
 800535a:	705a      	strb	r2, [r3, #1]
 800535c:	e00d      	b.n	800537a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800535e:	78fa      	ldrb	r2, [r7, #3]
 8005360:	4613      	mov	r3, r2
 8005362:	00db      	lsls	r3, r3, #3
 8005364:	4413      	add	r3, r2
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800536c:	687a      	ldr	r2, [r7, #4]
 800536e:	4413      	add	r3, r2
 8005370:	3304      	adds	r3, #4
 8005372:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2200      	movs	r2, #0
 8005378:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2201      	movs	r2, #1
 800537e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005380:	78fb      	ldrb	r3, [r7, #3]
 8005382:	f003 030f 	and.w	r3, r3, #15
 8005386:	b2da      	uxtb	r2, r3
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005392:	2b01      	cmp	r3, #1
 8005394:	d101      	bne.n	800539a <HAL_PCD_EP_SetStall+0x82>
 8005396:	2302      	movs	r3, #2
 8005398:	e01d      	b.n	80053d6 <HAL_PCD_EP_SetStall+0xbe>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2201      	movs	r2, #1
 800539e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	68f9      	ldr	r1, [r7, #12]
 80053a8:	4618      	mov	r0, r3
 80053aa:	f004 fb9f 	bl	8009aec <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80053ae:	78fb      	ldrb	r3, [r7, #3]
 80053b0:	f003 030f 	and.w	r3, r3, #15
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d109      	bne.n	80053cc <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6818      	ldr	r0, [r3, #0]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	7999      	ldrb	r1, [r3, #6]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80053c6:	461a      	mov	r2, r3
 80053c8:	f004 fd90 	bl	8009eec <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3710      	adds	r7, #16
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}

080053de <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80053de:	b580      	push	{r7, lr}
 80053e0:	b084      	sub	sp, #16
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	6078      	str	r0, [r7, #4]
 80053e6:	460b      	mov	r3, r1
 80053e8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80053ea:	78fb      	ldrb	r3, [r7, #3]
 80053ec:	f003 030f 	and.w	r3, r3, #15
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	7912      	ldrb	r2, [r2, #4]
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d901      	bls.n	80053fc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	e042      	b.n	8005482 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80053fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005400:	2b00      	cmp	r3, #0
 8005402:	da0f      	bge.n	8005424 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005404:	78fb      	ldrb	r3, [r7, #3]
 8005406:	f003 020f 	and.w	r2, r3, #15
 800540a:	4613      	mov	r3, r2
 800540c:	00db      	lsls	r3, r3, #3
 800540e:	4413      	add	r3, r2
 8005410:	009b      	lsls	r3, r3, #2
 8005412:	3310      	adds	r3, #16
 8005414:	687a      	ldr	r2, [r7, #4]
 8005416:	4413      	add	r3, r2
 8005418:	3304      	adds	r3, #4
 800541a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2201      	movs	r2, #1
 8005420:	705a      	strb	r2, [r3, #1]
 8005422:	e00f      	b.n	8005444 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005424:	78fb      	ldrb	r3, [r7, #3]
 8005426:	f003 020f 	and.w	r2, r3, #15
 800542a:	4613      	mov	r3, r2
 800542c:	00db      	lsls	r3, r3, #3
 800542e:	4413      	add	r3, r2
 8005430:	009b      	lsls	r3, r3, #2
 8005432:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005436:	687a      	ldr	r2, [r7, #4]
 8005438:	4413      	add	r3, r2
 800543a:	3304      	adds	r3, #4
 800543c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2200      	movs	r2, #0
 8005442:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2200      	movs	r2, #0
 8005448:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800544a:	78fb      	ldrb	r3, [r7, #3]
 800544c:	f003 030f 	and.w	r3, r3, #15
 8005450:	b2da      	uxtb	r2, r3
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800545c:	2b01      	cmp	r3, #1
 800545e:	d101      	bne.n	8005464 <HAL_PCD_EP_ClrStall+0x86>
 8005460:	2302      	movs	r3, #2
 8005462:	e00e      	b.n	8005482 <HAL_PCD_EP_ClrStall+0xa4>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	68f9      	ldr	r1, [r7, #12]
 8005472:	4618      	mov	r0, r3
 8005474:	f004 fba8 	bl	8009bc8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2200      	movs	r2, #0
 800547c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005480:	2300      	movs	r3, #0
}
 8005482:	4618      	mov	r0, r3
 8005484:	3710      	adds	r7, #16
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}

0800548a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800548a:	b580      	push	{r7, lr}
 800548c:	b084      	sub	sp, #16
 800548e:	af00      	add	r7, sp, #0
 8005490:	6078      	str	r0, [r7, #4]
 8005492:	460b      	mov	r3, r1
 8005494:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005496:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800549a:	2b00      	cmp	r3, #0
 800549c:	da0c      	bge.n	80054b8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800549e:	78fb      	ldrb	r3, [r7, #3]
 80054a0:	f003 020f 	and.w	r2, r3, #15
 80054a4:	4613      	mov	r3, r2
 80054a6:	00db      	lsls	r3, r3, #3
 80054a8:	4413      	add	r3, r2
 80054aa:	009b      	lsls	r3, r3, #2
 80054ac:	3310      	adds	r3, #16
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	4413      	add	r3, r2
 80054b2:	3304      	adds	r3, #4
 80054b4:	60fb      	str	r3, [r7, #12]
 80054b6:	e00c      	b.n	80054d2 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80054b8:	78fb      	ldrb	r3, [r7, #3]
 80054ba:	f003 020f 	and.w	r2, r3, #15
 80054be:	4613      	mov	r3, r2
 80054c0:	00db      	lsls	r3, r3, #3
 80054c2:	4413      	add	r3, r2
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	4413      	add	r3, r2
 80054ce:	3304      	adds	r3, #4
 80054d0:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	68f9      	ldr	r1, [r7, #12]
 80054d8:	4618      	mov	r0, r3
 80054da:	f004 f9c7 	bl	800986c <USB_EPStopXfer>
 80054de:	4603      	mov	r3, r0
 80054e0:	72fb      	strb	r3, [r7, #11]

  return ret;
 80054e2:	7afb      	ldrb	r3, [r7, #11]
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3710      	adds	r7, #16
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}

080054ec <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b08a      	sub	sp, #40	@ 0x28
 80054f0:	af02      	add	r7, sp, #8
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005500:	683a      	ldr	r2, [r7, #0]
 8005502:	4613      	mov	r3, r2
 8005504:	00db      	lsls	r3, r3, #3
 8005506:	4413      	add	r3, r2
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	3310      	adds	r3, #16
 800550c:	687a      	ldr	r2, [r7, #4]
 800550e:	4413      	add	r3, r2
 8005510:	3304      	adds	r3, #4
 8005512:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	695a      	ldr	r2, [r3, #20]
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	691b      	ldr	r3, [r3, #16]
 800551c:	429a      	cmp	r2, r3
 800551e:	d901      	bls.n	8005524 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	e06b      	b.n	80055fc <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	691a      	ldr	r2, [r3, #16]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	695b      	ldr	r3, [r3, #20]
 800552c:	1ad3      	subs	r3, r2, r3
 800552e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	69fa      	ldr	r2, [r7, #28]
 8005536:	429a      	cmp	r2, r3
 8005538:	d902      	bls.n	8005540 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005540:	69fb      	ldr	r3, [r7, #28]
 8005542:	3303      	adds	r3, #3
 8005544:	089b      	lsrs	r3, r3, #2
 8005546:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005548:	e02a      	b.n	80055a0 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	691a      	ldr	r2, [r3, #16]
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	695b      	ldr	r3, [r3, #20]
 8005552:	1ad3      	subs	r3, r2, r3
 8005554:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	69fa      	ldr	r2, [r7, #28]
 800555c:	429a      	cmp	r2, r3
 800555e:	d902      	bls.n	8005566 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	3303      	adds	r3, #3
 800556a:	089b      	lsrs	r3, r3, #2
 800556c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	68d9      	ldr	r1, [r3, #12]
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	b2da      	uxtb	r2, r3
 8005576:	69fb      	ldr	r3, [r7, #28]
 8005578:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800557e:	9300      	str	r3, [sp, #0]
 8005580:	4603      	mov	r3, r0
 8005582:	6978      	ldr	r0, [r7, #20]
 8005584:	f004 fa1c 	bl	80099c0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	68da      	ldr	r2, [r3, #12]
 800558c:	69fb      	ldr	r3, [r7, #28]
 800558e:	441a      	add	r2, r3
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	695a      	ldr	r2, [r3, #20]
 8005598:	69fb      	ldr	r3, [r7, #28]
 800559a:	441a      	add	r2, r3
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	015a      	lsls	r2, r3, #5
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	4413      	add	r3, r2
 80055a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80055b0:	69ba      	ldr	r2, [r7, #24]
 80055b2:	429a      	cmp	r2, r3
 80055b4:	d809      	bhi.n	80055ca <PCD_WriteEmptyTxFifo+0xde>
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	695a      	ldr	r2, [r3, #20]
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80055be:	429a      	cmp	r2, r3
 80055c0:	d203      	bcs.n	80055ca <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	691b      	ldr	r3, [r3, #16]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d1bf      	bne.n	800554a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	691a      	ldr	r2, [r3, #16]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	695b      	ldr	r3, [r3, #20]
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d811      	bhi.n	80055fa <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	f003 030f 	and.w	r3, r3, #15
 80055dc:	2201      	movs	r2, #1
 80055de:	fa02 f303 	lsl.w	r3, r2, r3
 80055e2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	43db      	mvns	r3, r3
 80055f0:	6939      	ldr	r1, [r7, #16]
 80055f2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80055f6:	4013      	ands	r3, r2
 80055f8:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80055fa:	2300      	movs	r3, #0
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3720      	adds	r7, #32
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}

08005604 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b088      	sub	sp, #32
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
 800560c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005614:	69fb      	ldr	r3, [r7, #28]
 8005616:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005618:	69fb      	ldr	r3, [r7, #28]
 800561a:	333c      	adds	r3, #60	@ 0x3c
 800561c:	3304      	adds	r3, #4
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	015a      	lsls	r2, r3, #5
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	4413      	add	r3, r2
 800562a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	799b      	ldrb	r3, [r3, #6]
 8005636:	2b01      	cmp	r3, #1
 8005638:	d17b      	bne.n	8005732 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	f003 0308 	and.w	r3, r3, #8
 8005640:	2b00      	cmp	r3, #0
 8005642:	d015      	beq.n	8005670 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	4a61      	ldr	r2, [pc, #388]	@ (80057cc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005648:	4293      	cmp	r3, r2
 800564a:	f240 80b9 	bls.w	80057c0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005654:	2b00      	cmp	r3, #0
 8005656:	f000 80b3 	beq.w	80057c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	015a      	lsls	r2, r3, #5
 800565e:	69bb      	ldr	r3, [r7, #24]
 8005660:	4413      	add	r3, r2
 8005662:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005666:	461a      	mov	r2, r3
 8005668:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800566c:	6093      	str	r3, [r2, #8]
 800566e:	e0a7      	b.n	80057c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	f003 0320 	and.w	r3, r3, #32
 8005676:	2b00      	cmp	r3, #0
 8005678:	d009      	beq.n	800568e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	015a      	lsls	r2, r3, #5
 800567e:	69bb      	ldr	r3, [r7, #24]
 8005680:	4413      	add	r3, r2
 8005682:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005686:	461a      	mov	r2, r3
 8005688:	2320      	movs	r3, #32
 800568a:	6093      	str	r3, [r2, #8]
 800568c:	e098      	b.n	80057c0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800568e:	693b      	ldr	r3, [r7, #16]
 8005690:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005694:	2b00      	cmp	r3, #0
 8005696:	f040 8093 	bne.w	80057c0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	4a4b      	ldr	r2, [pc, #300]	@ (80057cc <PCD_EP_OutXfrComplete_int+0x1c8>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d90f      	bls.n	80056c2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d00a      	beq.n	80056c2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	015a      	lsls	r2, r3, #5
 80056b0:	69bb      	ldr	r3, [r7, #24]
 80056b2:	4413      	add	r3, r2
 80056b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056b8:	461a      	mov	r2, r3
 80056ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056be:	6093      	str	r3, [r2, #8]
 80056c0:	e07e      	b.n	80057c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80056c2:	683a      	ldr	r2, [r7, #0]
 80056c4:	4613      	mov	r3, r2
 80056c6:	00db      	lsls	r3, r3, #3
 80056c8:	4413      	add	r3, r2
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80056d0:	687a      	ldr	r2, [r7, #4]
 80056d2:	4413      	add	r3, r2
 80056d4:	3304      	adds	r3, #4
 80056d6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6a1a      	ldr	r2, [r3, #32]
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	0159      	lsls	r1, r3, #5
 80056e0:	69bb      	ldr	r3, [r7, #24]
 80056e2:	440b      	add	r3, r1
 80056e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056ee:	1ad2      	subs	r2, r2, r3
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d114      	bne.n	8005724 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	691b      	ldr	r3, [r3, #16]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d109      	bne.n	8005716 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6818      	ldr	r0, [r3, #0]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800570c:	461a      	mov	r2, r3
 800570e:	2101      	movs	r1, #1
 8005710:	f004 fbec 	bl	8009eec <USB_EP0_OutStart>
 8005714:	e006      	b.n	8005724 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	68da      	ldr	r2, [r3, #12]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	695b      	ldr	r3, [r3, #20]
 800571e:	441a      	add	r2, r3
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	b2db      	uxtb	r3, r3
 8005728:	4619      	mov	r1, r3
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f006 fe68 	bl	800c400 <HAL_PCD_DataOutStageCallback>
 8005730:	e046      	b.n	80057c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	4a26      	ldr	r2, [pc, #152]	@ (80057d0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d124      	bne.n	8005784 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005740:	2b00      	cmp	r3, #0
 8005742:	d00a      	beq.n	800575a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	015a      	lsls	r2, r3, #5
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	4413      	add	r3, r2
 800574c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005750:	461a      	mov	r2, r3
 8005752:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005756:	6093      	str	r3, [r2, #8]
 8005758:	e032      	b.n	80057c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	f003 0320 	and.w	r3, r3, #32
 8005760:	2b00      	cmp	r3, #0
 8005762:	d008      	beq.n	8005776 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	015a      	lsls	r2, r3, #5
 8005768:	69bb      	ldr	r3, [r7, #24]
 800576a:	4413      	add	r3, r2
 800576c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005770:	461a      	mov	r2, r3
 8005772:	2320      	movs	r3, #32
 8005774:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	b2db      	uxtb	r3, r3
 800577a:	4619      	mov	r1, r3
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f006 fe3f 	bl	800c400 <HAL_PCD_DataOutStageCallback>
 8005782:	e01d      	b.n	80057c0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d114      	bne.n	80057b4 <PCD_EP_OutXfrComplete_int+0x1b0>
 800578a:	6879      	ldr	r1, [r7, #4]
 800578c:	683a      	ldr	r2, [r7, #0]
 800578e:	4613      	mov	r3, r2
 8005790:	00db      	lsls	r3, r3, #3
 8005792:	4413      	add	r3, r2
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	440b      	add	r3, r1
 8005798:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d108      	bne.n	80057b4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6818      	ldr	r0, [r3, #0]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80057ac:	461a      	mov	r2, r3
 80057ae:	2100      	movs	r1, #0
 80057b0:	f004 fb9c 	bl	8009eec <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	4619      	mov	r1, r3
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f006 fe20 	bl	800c400 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80057c0:	2300      	movs	r3, #0
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3720      	adds	r7, #32
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	bf00      	nop
 80057cc:	4f54300a 	.word	0x4f54300a
 80057d0:	4f54310a 	.word	0x4f54310a

080057d4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b086      	sub	sp, #24
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
 80057dc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	333c      	adds	r3, #60	@ 0x3c
 80057ec:	3304      	adds	r3, #4
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	015a      	lsls	r2, r3, #5
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	4413      	add	r3, r2
 80057fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	4a15      	ldr	r2, [pc, #84]	@ (800585c <PCD_EP_OutSetupPacket_int+0x88>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d90e      	bls.n	8005828 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005810:	2b00      	cmp	r3, #0
 8005812:	d009      	beq.n	8005828 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	015a      	lsls	r2, r3, #5
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	4413      	add	r3, r2
 800581c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005820:	461a      	mov	r2, r3
 8005822:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005826:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f006 fdd7 	bl	800c3dc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	4a0a      	ldr	r2, [pc, #40]	@ (800585c <PCD_EP_OutSetupPacket_int+0x88>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d90c      	bls.n	8005850 <PCD_EP_OutSetupPacket_int+0x7c>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	799b      	ldrb	r3, [r3, #6]
 800583a:	2b01      	cmp	r3, #1
 800583c:	d108      	bne.n	8005850 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6818      	ldr	r0, [r3, #0]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005848:	461a      	mov	r2, r3
 800584a:	2101      	movs	r1, #1
 800584c:	f004 fb4e 	bl	8009eec <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	3718      	adds	r7, #24
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}
 800585a:	bf00      	nop
 800585c:	4f54300a 	.word	0x4f54300a

08005860 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005860:	b480      	push	{r7}
 8005862:	b085      	sub	sp, #20
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
 8005868:	460b      	mov	r3, r1
 800586a:	70fb      	strb	r3, [r7, #3]
 800586c:	4613      	mov	r3, r2
 800586e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005876:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005878:	78fb      	ldrb	r3, [r7, #3]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d107      	bne.n	800588e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800587e:	883b      	ldrh	r3, [r7, #0]
 8005880:	0419      	lsls	r1, r3, #16
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	68ba      	ldr	r2, [r7, #8]
 8005888:	430a      	orrs	r2, r1
 800588a:	629a      	str	r2, [r3, #40]	@ 0x28
 800588c:	e028      	b.n	80058e0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005894:	0c1b      	lsrs	r3, r3, #16
 8005896:	68ba      	ldr	r2, [r7, #8]
 8005898:	4413      	add	r3, r2
 800589a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800589c:	2300      	movs	r3, #0
 800589e:	73fb      	strb	r3, [r7, #15]
 80058a0:	e00d      	b.n	80058be <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	7bfb      	ldrb	r3, [r7, #15]
 80058a8:	3340      	adds	r3, #64	@ 0x40
 80058aa:	009b      	lsls	r3, r3, #2
 80058ac:	4413      	add	r3, r2
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	0c1b      	lsrs	r3, r3, #16
 80058b2:	68ba      	ldr	r2, [r7, #8]
 80058b4:	4413      	add	r3, r2
 80058b6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80058b8:	7bfb      	ldrb	r3, [r7, #15]
 80058ba:	3301      	adds	r3, #1
 80058bc:	73fb      	strb	r3, [r7, #15]
 80058be:	7bfa      	ldrb	r2, [r7, #15]
 80058c0:	78fb      	ldrb	r3, [r7, #3]
 80058c2:	3b01      	subs	r3, #1
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d3ec      	bcc.n	80058a2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80058c8:	883b      	ldrh	r3, [r7, #0]
 80058ca:	0418      	lsls	r0, r3, #16
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6819      	ldr	r1, [r3, #0]
 80058d0:	78fb      	ldrb	r3, [r7, #3]
 80058d2:	3b01      	subs	r3, #1
 80058d4:	68ba      	ldr	r2, [r7, #8]
 80058d6:	4302      	orrs	r2, r0
 80058d8:	3340      	adds	r3, #64	@ 0x40
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	440b      	add	r3, r1
 80058de:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80058e0:	2300      	movs	r3, #0
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3714      	adds	r7, #20
 80058e6:	46bd      	mov	sp, r7
 80058e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ec:	4770      	bx	lr

080058ee <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80058ee:	b480      	push	{r7}
 80058f0:	b083      	sub	sp, #12
 80058f2:	af00      	add	r7, sp, #0
 80058f4:	6078      	str	r0, [r7, #4]
 80058f6:	460b      	mov	r3, r1
 80058f8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	887a      	ldrh	r2, [r7, #2]
 8005900:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005902:	2300      	movs	r3, #0
}
 8005904:	4618      	mov	r0, r3
 8005906:	370c      	adds	r7, #12
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr

08005910 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	460b      	mov	r3, r1
 800591a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800591c:	bf00      	nop
 800591e:	370c      	adds	r7, #12
 8005920:	46bd      	mov	sp, r7
 8005922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005926:	4770      	bx	lr

08005928 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b086      	sub	sp, #24
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d101      	bne.n	800593a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	e267      	b.n	8005e0a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f003 0301 	and.w	r3, r3, #1
 8005942:	2b00      	cmp	r3, #0
 8005944:	d075      	beq.n	8005a32 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005946:	4b88      	ldr	r3, [pc, #544]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	f003 030c 	and.w	r3, r3, #12
 800594e:	2b04      	cmp	r3, #4
 8005950:	d00c      	beq.n	800596c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005952:	4b85      	ldr	r3, [pc, #532]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800595a:	2b08      	cmp	r3, #8
 800595c:	d112      	bne.n	8005984 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800595e:	4b82      	ldr	r3, [pc, #520]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005966:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800596a:	d10b      	bne.n	8005984 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800596c:	4b7e      	ldr	r3, [pc, #504]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005974:	2b00      	cmp	r3, #0
 8005976:	d05b      	beq.n	8005a30 <HAL_RCC_OscConfig+0x108>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d157      	bne.n	8005a30 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	e242      	b.n	8005e0a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800598c:	d106      	bne.n	800599c <HAL_RCC_OscConfig+0x74>
 800598e:	4b76      	ldr	r3, [pc, #472]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a75      	ldr	r2, [pc, #468]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 8005994:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005998:	6013      	str	r3, [r2, #0]
 800599a:	e01d      	b.n	80059d8 <HAL_RCC_OscConfig+0xb0>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80059a4:	d10c      	bne.n	80059c0 <HAL_RCC_OscConfig+0x98>
 80059a6:	4b70      	ldr	r3, [pc, #448]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a6f      	ldr	r2, [pc, #444]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 80059ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80059b0:	6013      	str	r3, [r2, #0]
 80059b2:	4b6d      	ldr	r3, [pc, #436]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a6c      	ldr	r2, [pc, #432]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 80059b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059bc:	6013      	str	r3, [r2, #0]
 80059be:	e00b      	b.n	80059d8 <HAL_RCC_OscConfig+0xb0>
 80059c0:	4b69      	ldr	r3, [pc, #420]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a68      	ldr	r2, [pc, #416]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 80059c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059ca:	6013      	str	r3, [r2, #0]
 80059cc:	4b66      	ldr	r3, [pc, #408]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a65      	ldr	r2, [pc, #404]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 80059d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80059d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d013      	beq.n	8005a08 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059e0:	f7fd fe26 	bl	8003630 <HAL_GetTick>
 80059e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059e6:	e008      	b.n	80059fa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059e8:	f7fd fe22 	bl	8003630 <HAL_GetTick>
 80059ec:	4602      	mov	r2, r0
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	1ad3      	subs	r3, r2, r3
 80059f2:	2b64      	cmp	r3, #100	@ 0x64
 80059f4:	d901      	bls.n	80059fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80059f6:	2303      	movs	r3, #3
 80059f8:	e207      	b.n	8005e0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059fa:	4b5b      	ldr	r3, [pc, #364]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d0f0      	beq.n	80059e8 <HAL_RCC_OscConfig+0xc0>
 8005a06:	e014      	b.n	8005a32 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a08:	f7fd fe12 	bl	8003630 <HAL_GetTick>
 8005a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a0e:	e008      	b.n	8005a22 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a10:	f7fd fe0e 	bl	8003630 <HAL_GetTick>
 8005a14:	4602      	mov	r2, r0
 8005a16:	693b      	ldr	r3, [r7, #16]
 8005a18:	1ad3      	subs	r3, r2, r3
 8005a1a:	2b64      	cmp	r3, #100	@ 0x64
 8005a1c:	d901      	bls.n	8005a22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005a1e:	2303      	movs	r3, #3
 8005a20:	e1f3      	b.n	8005e0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a22:	4b51      	ldr	r3, [pc, #324]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d1f0      	bne.n	8005a10 <HAL_RCC_OscConfig+0xe8>
 8005a2e:	e000      	b.n	8005a32 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f003 0302 	and.w	r3, r3, #2
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d063      	beq.n	8005b06 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005a3e:	4b4a      	ldr	r3, [pc, #296]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	f003 030c 	and.w	r3, r3, #12
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d00b      	beq.n	8005a62 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a4a:	4b47      	ldr	r3, [pc, #284]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 8005a4c:	689b      	ldr	r3, [r3, #8]
 8005a4e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005a52:	2b08      	cmp	r3, #8
 8005a54:	d11c      	bne.n	8005a90 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a56:	4b44      	ldr	r3, [pc, #272]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d116      	bne.n	8005a90 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a62:	4b41      	ldr	r3, [pc, #260]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 0302 	and.w	r3, r3, #2
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d005      	beq.n	8005a7a <HAL_RCC_OscConfig+0x152>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	68db      	ldr	r3, [r3, #12]
 8005a72:	2b01      	cmp	r3, #1
 8005a74:	d001      	beq.n	8005a7a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e1c7      	b.n	8005e0a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a7a:	4b3b      	ldr	r3, [pc, #236]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	00db      	lsls	r3, r3, #3
 8005a88:	4937      	ldr	r1, [pc, #220]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a8e:	e03a      	b.n	8005b06 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	68db      	ldr	r3, [r3, #12]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d020      	beq.n	8005ada <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a98:	4b34      	ldr	r3, [pc, #208]	@ (8005b6c <HAL_RCC_OscConfig+0x244>)
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a9e:	f7fd fdc7 	bl	8003630 <HAL_GetTick>
 8005aa2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005aa4:	e008      	b.n	8005ab8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005aa6:	f7fd fdc3 	bl	8003630 <HAL_GetTick>
 8005aaa:	4602      	mov	r2, r0
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	1ad3      	subs	r3, r2, r3
 8005ab0:	2b02      	cmp	r3, #2
 8005ab2:	d901      	bls.n	8005ab8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005ab4:	2303      	movs	r3, #3
 8005ab6:	e1a8      	b.n	8005e0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ab8:	4b2b      	ldr	r3, [pc, #172]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f003 0302 	and.w	r3, r3, #2
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d0f0      	beq.n	8005aa6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ac4:	4b28      	ldr	r3, [pc, #160]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	691b      	ldr	r3, [r3, #16]
 8005ad0:	00db      	lsls	r3, r3, #3
 8005ad2:	4925      	ldr	r1, [pc, #148]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	600b      	str	r3, [r1, #0]
 8005ad8:	e015      	b.n	8005b06 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ada:	4b24      	ldr	r3, [pc, #144]	@ (8005b6c <HAL_RCC_OscConfig+0x244>)
 8005adc:	2200      	movs	r2, #0
 8005ade:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ae0:	f7fd fda6 	bl	8003630 <HAL_GetTick>
 8005ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ae6:	e008      	b.n	8005afa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ae8:	f7fd fda2 	bl	8003630 <HAL_GetTick>
 8005aec:	4602      	mov	r2, r0
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	2b02      	cmp	r3, #2
 8005af4:	d901      	bls.n	8005afa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e187      	b.n	8005e0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005afa:	4b1b      	ldr	r3, [pc, #108]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 0302 	and.w	r3, r3, #2
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d1f0      	bne.n	8005ae8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 0308 	and.w	r3, r3, #8
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d036      	beq.n	8005b80 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	695b      	ldr	r3, [r3, #20]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d016      	beq.n	8005b48 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b1a:	4b15      	ldr	r3, [pc, #84]	@ (8005b70 <HAL_RCC_OscConfig+0x248>)
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b20:	f7fd fd86 	bl	8003630 <HAL_GetTick>
 8005b24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b26:	e008      	b.n	8005b3a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b28:	f7fd fd82 	bl	8003630 <HAL_GetTick>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	1ad3      	subs	r3, r2, r3
 8005b32:	2b02      	cmp	r3, #2
 8005b34:	d901      	bls.n	8005b3a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005b36:	2303      	movs	r3, #3
 8005b38:	e167      	b.n	8005e0a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b3a:	4b0b      	ldr	r3, [pc, #44]	@ (8005b68 <HAL_RCC_OscConfig+0x240>)
 8005b3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b3e:	f003 0302 	and.w	r3, r3, #2
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d0f0      	beq.n	8005b28 <HAL_RCC_OscConfig+0x200>
 8005b46:	e01b      	b.n	8005b80 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b48:	4b09      	ldr	r3, [pc, #36]	@ (8005b70 <HAL_RCC_OscConfig+0x248>)
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b4e:	f7fd fd6f 	bl	8003630 <HAL_GetTick>
 8005b52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b54:	e00e      	b.n	8005b74 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b56:	f7fd fd6b 	bl	8003630 <HAL_GetTick>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	1ad3      	subs	r3, r2, r3
 8005b60:	2b02      	cmp	r3, #2
 8005b62:	d907      	bls.n	8005b74 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005b64:	2303      	movs	r3, #3
 8005b66:	e150      	b.n	8005e0a <HAL_RCC_OscConfig+0x4e2>
 8005b68:	40023800 	.word	0x40023800
 8005b6c:	42470000 	.word	0x42470000
 8005b70:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b74:	4b88      	ldr	r3, [pc, #544]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005b76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b78:	f003 0302 	and.w	r3, r3, #2
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d1ea      	bne.n	8005b56 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f003 0304 	and.w	r3, r3, #4
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	f000 8097 	beq.w	8005cbc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b92:	4b81      	ldr	r3, [pc, #516]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d10f      	bne.n	8005bbe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	60bb      	str	r3, [r7, #8]
 8005ba2:	4b7d      	ldr	r3, [pc, #500]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba6:	4a7c      	ldr	r2, [pc, #496]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005ba8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005bac:	6413      	str	r3, [r2, #64]	@ 0x40
 8005bae:	4b7a      	ldr	r3, [pc, #488]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bb6:	60bb      	str	r3, [r7, #8]
 8005bb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bbe:	4b77      	ldr	r3, [pc, #476]	@ (8005d9c <HAL_RCC_OscConfig+0x474>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d118      	bne.n	8005bfc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005bca:	4b74      	ldr	r3, [pc, #464]	@ (8005d9c <HAL_RCC_OscConfig+0x474>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a73      	ldr	r2, [pc, #460]	@ (8005d9c <HAL_RCC_OscConfig+0x474>)
 8005bd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005bd6:	f7fd fd2b 	bl	8003630 <HAL_GetTick>
 8005bda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bdc:	e008      	b.n	8005bf0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bde:	f7fd fd27 	bl	8003630 <HAL_GetTick>
 8005be2:	4602      	mov	r2, r0
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	1ad3      	subs	r3, r2, r3
 8005be8:	2b02      	cmp	r3, #2
 8005bea:	d901      	bls.n	8005bf0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005bec:	2303      	movs	r3, #3
 8005bee:	e10c      	b.n	8005e0a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bf0:	4b6a      	ldr	r3, [pc, #424]	@ (8005d9c <HAL_RCC_OscConfig+0x474>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d0f0      	beq.n	8005bde <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d106      	bne.n	8005c12 <HAL_RCC_OscConfig+0x2ea>
 8005c04:	4b64      	ldr	r3, [pc, #400]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005c06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c08:	4a63      	ldr	r2, [pc, #396]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005c0a:	f043 0301 	orr.w	r3, r3, #1
 8005c0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c10:	e01c      	b.n	8005c4c <HAL_RCC_OscConfig+0x324>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	2b05      	cmp	r3, #5
 8005c18:	d10c      	bne.n	8005c34 <HAL_RCC_OscConfig+0x30c>
 8005c1a:	4b5f      	ldr	r3, [pc, #380]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005c1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c1e:	4a5e      	ldr	r2, [pc, #376]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005c20:	f043 0304 	orr.w	r3, r3, #4
 8005c24:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c26:	4b5c      	ldr	r3, [pc, #368]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005c28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c2a:	4a5b      	ldr	r2, [pc, #364]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005c2c:	f043 0301 	orr.w	r3, r3, #1
 8005c30:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c32:	e00b      	b.n	8005c4c <HAL_RCC_OscConfig+0x324>
 8005c34:	4b58      	ldr	r3, [pc, #352]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005c36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c38:	4a57      	ldr	r2, [pc, #348]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005c3a:	f023 0301 	bic.w	r3, r3, #1
 8005c3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c40:	4b55      	ldr	r3, [pc, #340]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005c42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c44:	4a54      	ldr	r2, [pc, #336]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005c46:	f023 0304 	bic.w	r3, r3, #4
 8005c4a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d015      	beq.n	8005c80 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c54:	f7fd fcec 	bl	8003630 <HAL_GetTick>
 8005c58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c5a:	e00a      	b.n	8005c72 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c5c:	f7fd fce8 	bl	8003630 <HAL_GetTick>
 8005c60:	4602      	mov	r2, r0
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	1ad3      	subs	r3, r2, r3
 8005c66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d901      	bls.n	8005c72 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005c6e:	2303      	movs	r3, #3
 8005c70:	e0cb      	b.n	8005e0a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c72:	4b49      	ldr	r3, [pc, #292]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005c74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c76:	f003 0302 	and.w	r3, r3, #2
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d0ee      	beq.n	8005c5c <HAL_RCC_OscConfig+0x334>
 8005c7e:	e014      	b.n	8005caa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c80:	f7fd fcd6 	bl	8003630 <HAL_GetTick>
 8005c84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c86:	e00a      	b.n	8005c9e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c88:	f7fd fcd2 	bl	8003630 <HAL_GetTick>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	1ad3      	subs	r3, r2, r3
 8005c92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d901      	bls.n	8005c9e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	e0b5      	b.n	8005e0a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c9e:	4b3e      	ldr	r3, [pc, #248]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005ca0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ca2:	f003 0302 	and.w	r3, r3, #2
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d1ee      	bne.n	8005c88 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005caa:	7dfb      	ldrb	r3, [r7, #23]
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d105      	bne.n	8005cbc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005cb0:	4b39      	ldr	r3, [pc, #228]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cb4:	4a38      	ldr	r2, [pc, #224]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005cb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005cba:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	699b      	ldr	r3, [r3, #24]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	f000 80a1 	beq.w	8005e08 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005cc6:	4b34      	ldr	r3, [pc, #208]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	f003 030c 	and.w	r3, r3, #12
 8005cce:	2b08      	cmp	r3, #8
 8005cd0:	d05c      	beq.n	8005d8c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	699b      	ldr	r3, [r3, #24]
 8005cd6:	2b02      	cmp	r3, #2
 8005cd8:	d141      	bne.n	8005d5e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cda:	4b31      	ldr	r3, [pc, #196]	@ (8005da0 <HAL_RCC_OscConfig+0x478>)
 8005cdc:	2200      	movs	r2, #0
 8005cde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ce0:	f7fd fca6 	bl	8003630 <HAL_GetTick>
 8005ce4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ce6:	e008      	b.n	8005cfa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ce8:	f7fd fca2 	bl	8003630 <HAL_GetTick>
 8005cec:	4602      	mov	r2, r0
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	1ad3      	subs	r3, r2, r3
 8005cf2:	2b02      	cmp	r3, #2
 8005cf4:	d901      	bls.n	8005cfa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005cf6:	2303      	movs	r3, #3
 8005cf8:	e087      	b.n	8005e0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cfa:	4b27      	ldr	r3, [pc, #156]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d1f0      	bne.n	8005ce8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	69da      	ldr	r2, [r3, #28]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6a1b      	ldr	r3, [r3, #32]
 8005d0e:	431a      	orrs	r2, r3
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d14:	019b      	lsls	r3, r3, #6
 8005d16:	431a      	orrs	r2, r3
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d1c:	085b      	lsrs	r3, r3, #1
 8005d1e:	3b01      	subs	r3, #1
 8005d20:	041b      	lsls	r3, r3, #16
 8005d22:	431a      	orrs	r2, r3
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d28:	061b      	lsls	r3, r3, #24
 8005d2a:	491b      	ldr	r1, [pc, #108]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d30:	4b1b      	ldr	r3, [pc, #108]	@ (8005da0 <HAL_RCC_OscConfig+0x478>)
 8005d32:	2201      	movs	r2, #1
 8005d34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d36:	f7fd fc7b 	bl	8003630 <HAL_GetTick>
 8005d3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d3c:	e008      	b.n	8005d50 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d3e:	f7fd fc77 	bl	8003630 <HAL_GetTick>
 8005d42:	4602      	mov	r2, r0
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	1ad3      	subs	r3, r2, r3
 8005d48:	2b02      	cmp	r3, #2
 8005d4a:	d901      	bls.n	8005d50 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005d4c:	2303      	movs	r3, #3
 8005d4e:	e05c      	b.n	8005e0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d50:	4b11      	ldr	r3, [pc, #68]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d0f0      	beq.n	8005d3e <HAL_RCC_OscConfig+0x416>
 8005d5c:	e054      	b.n	8005e08 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d5e:	4b10      	ldr	r3, [pc, #64]	@ (8005da0 <HAL_RCC_OscConfig+0x478>)
 8005d60:	2200      	movs	r2, #0
 8005d62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d64:	f7fd fc64 	bl	8003630 <HAL_GetTick>
 8005d68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d6a:	e008      	b.n	8005d7e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d6c:	f7fd fc60 	bl	8003630 <HAL_GetTick>
 8005d70:	4602      	mov	r2, r0
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	1ad3      	subs	r3, r2, r3
 8005d76:	2b02      	cmp	r3, #2
 8005d78:	d901      	bls.n	8005d7e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005d7a:	2303      	movs	r3, #3
 8005d7c:	e045      	b.n	8005e0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d7e:	4b06      	ldr	r3, [pc, #24]	@ (8005d98 <HAL_RCC_OscConfig+0x470>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d1f0      	bne.n	8005d6c <HAL_RCC_OscConfig+0x444>
 8005d8a:	e03d      	b.n	8005e08 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	699b      	ldr	r3, [r3, #24]
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d107      	bne.n	8005da4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	e038      	b.n	8005e0a <HAL_RCC_OscConfig+0x4e2>
 8005d98:	40023800 	.word	0x40023800
 8005d9c:	40007000 	.word	0x40007000
 8005da0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005da4:	4b1b      	ldr	r3, [pc, #108]	@ (8005e14 <HAL_RCC_OscConfig+0x4ec>)
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	699b      	ldr	r3, [r3, #24]
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d028      	beq.n	8005e04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d121      	bne.n	8005e04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	d11a      	bne.n	8005e04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005dd4:	4013      	ands	r3, r2
 8005dd6:	687a      	ldr	r2, [r7, #4]
 8005dd8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005dda:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d111      	bne.n	8005e04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dea:	085b      	lsrs	r3, r3, #1
 8005dec:	3b01      	subs	r3, #1
 8005dee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d107      	bne.n	8005e04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dfe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d001      	beq.n	8005e08 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005e04:	2301      	movs	r3, #1
 8005e06:	e000      	b.n	8005e0a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005e08:	2300      	movs	r3, #0
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3718      	adds	r7, #24
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
 8005e12:	bf00      	nop
 8005e14:	40023800 	.word	0x40023800

08005e18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b084      	sub	sp, #16
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d101      	bne.n	8005e2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e0cc      	b.n	8005fc6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005e2c:	4b68      	ldr	r3, [pc, #416]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1b8>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f003 0307 	and.w	r3, r3, #7
 8005e34:	683a      	ldr	r2, [r7, #0]
 8005e36:	429a      	cmp	r2, r3
 8005e38:	d90c      	bls.n	8005e54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e3a:	4b65      	ldr	r3, [pc, #404]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1b8>)
 8005e3c:	683a      	ldr	r2, [r7, #0]
 8005e3e:	b2d2      	uxtb	r2, r2
 8005e40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e42:	4b63      	ldr	r3, [pc, #396]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1b8>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 0307 	and.w	r3, r3, #7
 8005e4a:	683a      	ldr	r2, [r7, #0]
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d001      	beq.n	8005e54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	e0b8      	b.n	8005fc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f003 0302 	and.w	r3, r3, #2
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d020      	beq.n	8005ea2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f003 0304 	and.w	r3, r3, #4
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d005      	beq.n	8005e78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e6c:	4b59      	ldr	r3, [pc, #356]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	4a58      	ldr	r2, [pc, #352]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e72:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005e76:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f003 0308 	and.w	r3, r3, #8
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d005      	beq.n	8005e90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e84:	4b53      	ldr	r3, [pc, #332]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	4a52      	ldr	r2, [pc, #328]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e8a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005e8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e90:	4b50      	ldr	r3, [pc, #320]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e92:	689b      	ldr	r3, [r3, #8]
 8005e94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	494d      	ldr	r1, [pc, #308]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f003 0301 	and.w	r3, r3, #1
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d044      	beq.n	8005f38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	d107      	bne.n	8005ec6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005eb6:	4b47      	ldr	r3, [pc, #284]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d119      	bne.n	8005ef6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e07f      	b.n	8005fc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	2b02      	cmp	r3, #2
 8005ecc:	d003      	beq.n	8005ed6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ed2:	2b03      	cmp	r3, #3
 8005ed4:	d107      	bne.n	8005ee6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ed6:	4b3f      	ldr	r3, [pc, #252]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d109      	bne.n	8005ef6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e06f      	b.n	8005fc6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ee6:	4b3b      	ldr	r3, [pc, #236]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f003 0302 	and.w	r3, r3, #2
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d101      	bne.n	8005ef6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e067      	b.n	8005fc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ef6:	4b37      	ldr	r3, [pc, #220]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	f023 0203 	bic.w	r2, r3, #3
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	4934      	ldr	r1, [pc, #208]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f04:	4313      	orrs	r3, r2
 8005f06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f08:	f7fd fb92 	bl	8003630 <HAL_GetTick>
 8005f0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f0e:	e00a      	b.n	8005f26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f10:	f7fd fb8e 	bl	8003630 <HAL_GetTick>
 8005f14:	4602      	mov	r2, r0
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	1ad3      	subs	r3, r2, r3
 8005f1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d901      	bls.n	8005f26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005f22:	2303      	movs	r3, #3
 8005f24:	e04f      	b.n	8005fc6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f26:	4b2b      	ldr	r3, [pc, #172]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	f003 020c 	and.w	r2, r3, #12
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	009b      	lsls	r3, r3, #2
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d1eb      	bne.n	8005f10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005f38:	4b25      	ldr	r3, [pc, #148]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1b8>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f003 0307 	and.w	r3, r3, #7
 8005f40:	683a      	ldr	r2, [r7, #0]
 8005f42:	429a      	cmp	r2, r3
 8005f44:	d20c      	bcs.n	8005f60 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f46:	4b22      	ldr	r3, [pc, #136]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1b8>)
 8005f48:	683a      	ldr	r2, [r7, #0]
 8005f4a:	b2d2      	uxtb	r2, r2
 8005f4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f4e:	4b20      	ldr	r3, [pc, #128]	@ (8005fd0 <HAL_RCC_ClockConfig+0x1b8>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f003 0307 	and.w	r3, r3, #7
 8005f56:	683a      	ldr	r2, [r7, #0]
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d001      	beq.n	8005f60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	e032      	b.n	8005fc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 0304 	and.w	r3, r3, #4
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d008      	beq.n	8005f7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f6c:	4b19      	ldr	r3, [pc, #100]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	4916      	ldr	r1, [pc, #88]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f003 0308 	and.w	r3, r3, #8
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d009      	beq.n	8005f9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f8a:	4b12      	ldr	r3, [pc, #72]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	691b      	ldr	r3, [r3, #16]
 8005f96:	00db      	lsls	r3, r3, #3
 8005f98:	490e      	ldr	r1, [pc, #56]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005f9e:	f000 f821 	bl	8005fe4 <HAL_RCC_GetSysClockFreq>
 8005fa2:	4602      	mov	r2, r0
 8005fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	091b      	lsrs	r3, r3, #4
 8005faa:	f003 030f 	and.w	r3, r3, #15
 8005fae:	490a      	ldr	r1, [pc, #40]	@ (8005fd8 <HAL_RCC_ClockConfig+0x1c0>)
 8005fb0:	5ccb      	ldrb	r3, [r1, r3]
 8005fb2:	fa22 f303 	lsr.w	r3, r2, r3
 8005fb6:	4a09      	ldr	r2, [pc, #36]	@ (8005fdc <HAL_RCC_ClockConfig+0x1c4>)
 8005fb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005fba:	4b09      	ldr	r3, [pc, #36]	@ (8005fe0 <HAL_RCC_ClockConfig+0x1c8>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f7fd faf2 	bl	80035a8 <HAL_InitTick>

  return HAL_OK;
 8005fc4:	2300      	movs	r3, #0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3710      	adds	r7, #16
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
 8005fce:	bf00      	nop
 8005fd0:	40023c00 	.word	0x40023c00
 8005fd4:	40023800 	.word	0x40023800
 8005fd8:	0800d860 	.word	0x0800d860
 8005fdc:	20000074 	.word	0x20000074
 8005fe0:	20000078 	.word	0x20000078

08005fe4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005fe4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fe8:	b094      	sub	sp, #80	@ 0x50
 8005fea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005fec:	2300      	movs	r3, #0
 8005fee:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ffc:	4b79      	ldr	r3, [pc, #484]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	f003 030c 	and.w	r3, r3, #12
 8006004:	2b08      	cmp	r3, #8
 8006006:	d00d      	beq.n	8006024 <HAL_RCC_GetSysClockFreq+0x40>
 8006008:	2b08      	cmp	r3, #8
 800600a:	f200 80e1 	bhi.w	80061d0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800600e:	2b00      	cmp	r3, #0
 8006010:	d002      	beq.n	8006018 <HAL_RCC_GetSysClockFreq+0x34>
 8006012:	2b04      	cmp	r3, #4
 8006014:	d003      	beq.n	800601e <HAL_RCC_GetSysClockFreq+0x3a>
 8006016:	e0db      	b.n	80061d0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006018:	4b73      	ldr	r3, [pc, #460]	@ (80061e8 <HAL_RCC_GetSysClockFreq+0x204>)
 800601a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800601c:	e0db      	b.n	80061d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800601e:	4b73      	ldr	r3, [pc, #460]	@ (80061ec <HAL_RCC_GetSysClockFreq+0x208>)
 8006020:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006022:	e0d8      	b.n	80061d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006024:	4b6f      	ldr	r3, [pc, #444]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800602c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800602e:	4b6d      	ldr	r3, [pc, #436]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006036:	2b00      	cmp	r3, #0
 8006038:	d063      	beq.n	8006102 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800603a:	4b6a      	ldr	r3, [pc, #424]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x200>)
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	099b      	lsrs	r3, r3, #6
 8006040:	2200      	movs	r2, #0
 8006042:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006044:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006048:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800604c:	633b      	str	r3, [r7, #48]	@ 0x30
 800604e:	2300      	movs	r3, #0
 8006050:	637b      	str	r3, [r7, #52]	@ 0x34
 8006052:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006056:	4622      	mov	r2, r4
 8006058:	462b      	mov	r3, r5
 800605a:	f04f 0000 	mov.w	r0, #0
 800605e:	f04f 0100 	mov.w	r1, #0
 8006062:	0159      	lsls	r1, r3, #5
 8006064:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006068:	0150      	lsls	r0, r2, #5
 800606a:	4602      	mov	r2, r0
 800606c:	460b      	mov	r3, r1
 800606e:	4621      	mov	r1, r4
 8006070:	1a51      	subs	r1, r2, r1
 8006072:	6139      	str	r1, [r7, #16]
 8006074:	4629      	mov	r1, r5
 8006076:	eb63 0301 	sbc.w	r3, r3, r1
 800607a:	617b      	str	r3, [r7, #20]
 800607c:	f04f 0200 	mov.w	r2, #0
 8006080:	f04f 0300 	mov.w	r3, #0
 8006084:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006088:	4659      	mov	r1, fp
 800608a:	018b      	lsls	r3, r1, #6
 800608c:	4651      	mov	r1, sl
 800608e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006092:	4651      	mov	r1, sl
 8006094:	018a      	lsls	r2, r1, #6
 8006096:	4651      	mov	r1, sl
 8006098:	ebb2 0801 	subs.w	r8, r2, r1
 800609c:	4659      	mov	r1, fp
 800609e:	eb63 0901 	sbc.w	r9, r3, r1
 80060a2:	f04f 0200 	mov.w	r2, #0
 80060a6:	f04f 0300 	mov.w	r3, #0
 80060aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80060ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80060b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80060b6:	4690      	mov	r8, r2
 80060b8:	4699      	mov	r9, r3
 80060ba:	4623      	mov	r3, r4
 80060bc:	eb18 0303 	adds.w	r3, r8, r3
 80060c0:	60bb      	str	r3, [r7, #8]
 80060c2:	462b      	mov	r3, r5
 80060c4:	eb49 0303 	adc.w	r3, r9, r3
 80060c8:	60fb      	str	r3, [r7, #12]
 80060ca:	f04f 0200 	mov.w	r2, #0
 80060ce:	f04f 0300 	mov.w	r3, #0
 80060d2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80060d6:	4629      	mov	r1, r5
 80060d8:	024b      	lsls	r3, r1, #9
 80060da:	4621      	mov	r1, r4
 80060dc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80060e0:	4621      	mov	r1, r4
 80060e2:	024a      	lsls	r2, r1, #9
 80060e4:	4610      	mov	r0, r2
 80060e6:	4619      	mov	r1, r3
 80060e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060ea:	2200      	movs	r2, #0
 80060ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80060f0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80060f4:	f7fa f868 	bl	80001c8 <__aeabi_uldivmod>
 80060f8:	4602      	mov	r2, r0
 80060fa:	460b      	mov	r3, r1
 80060fc:	4613      	mov	r3, r2
 80060fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006100:	e058      	b.n	80061b4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006102:	4b38      	ldr	r3, [pc, #224]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	099b      	lsrs	r3, r3, #6
 8006108:	2200      	movs	r2, #0
 800610a:	4618      	mov	r0, r3
 800610c:	4611      	mov	r1, r2
 800610e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006112:	623b      	str	r3, [r7, #32]
 8006114:	2300      	movs	r3, #0
 8006116:	627b      	str	r3, [r7, #36]	@ 0x24
 8006118:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800611c:	4642      	mov	r2, r8
 800611e:	464b      	mov	r3, r9
 8006120:	f04f 0000 	mov.w	r0, #0
 8006124:	f04f 0100 	mov.w	r1, #0
 8006128:	0159      	lsls	r1, r3, #5
 800612a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800612e:	0150      	lsls	r0, r2, #5
 8006130:	4602      	mov	r2, r0
 8006132:	460b      	mov	r3, r1
 8006134:	4641      	mov	r1, r8
 8006136:	ebb2 0a01 	subs.w	sl, r2, r1
 800613a:	4649      	mov	r1, r9
 800613c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006140:	f04f 0200 	mov.w	r2, #0
 8006144:	f04f 0300 	mov.w	r3, #0
 8006148:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800614c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006150:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006154:	ebb2 040a 	subs.w	r4, r2, sl
 8006158:	eb63 050b 	sbc.w	r5, r3, fp
 800615c:	f04f 0200 	mov.w	r2, #0
 8006160:	f04f 0300 	mov.w	r3, #0
 8006164:	00eb      	lsls	r3, r5, #3
 8006166:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800616a:	00e2      	lsls	r2, r4, #3
 800616c:	4614      	mov	r4, r2
 800616e:	461d      	mov	r5, r3
 8006170:	4643      	mov	r3, r8
 8006172:	18e3      	adds	r3, r4, r3
 8006174:	603b      	str	r3, [r7, #0]
 8006176:	464b      	mov	r3, r9
 8006178:	eb45 0303 	adc.w	r3, r5, r3
 800617c:	607b      	str	r3, [r7, #4]
 800617e:	f04f 0200 	mov.w	r2, #0
 8006182:	f04f 0300 	mov.w	r3, #0
 8006186:	e9d7 4500 	ldrd	r4, r5, [r7]
 800618a:	4629      	mov	r1, r5
 800618c:	028b      	lsls	r3, r1, #10
 800618e:	4621      	mov	r1, r4
 8006190:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006194:	4621      	mov	r1, r4
 8006196:	028a      	lsls	r2, r1, #10
 8006198:	4610      	mov	r0, r2
 800619a:	4619      	mov	r1, r3
 800619c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800619e:	2200      	movs	r2, #0
 80061a0:	61bb      	str	r3, [r7, #24]
 80061a2:	61fa      	str	r2, [r7, #28]
 80061a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80061a8:	f7fa f80e 	bl	80001c8 <__aeabi_uldivmod>
 80061ac:	4602      	mov	r2, r0
 80061ae:	460b      	mov	r3, r1
 80061b0:	4613      	mov	r3, r2
 80061b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80061b4:	4b0b      	ldr	r3, [pc, #44]	@ (80061e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	0c1b      	lsrs	r3, r3, #16
 80061ba:	f003 0303 	and.w	r3, r3, #3
 80061be:	3301      	adds	r3, #1
 80061c0:	005b      	lsls	r3, r3, #1
 80061c2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80061c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80061c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80061cc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80061ce:	e002      	b.n	80061d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80061d0:	4b05      	ldr	r3, [pc, #20]	@ (80061e8 <HAL_RCC_GetSysClockFreq+0x204>)
 80061d2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80061d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80061d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3750      	adds	r7, #80	@ 0x50
 80061dc:	46bd      	mov	sp, r7
 80061de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061e2:	bf00      	nop
 80061e4:	40023800 	.word	0x40023800
 80061e8:	00f42400 	.word	0x00f42400
 80061ec:	007a1200 	.word	0x007a1200

080061f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061f0:	b480      	push	{r7}
 80061f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061f4:	4b03      	ldr	r3, [pc, #12]	@ (8006204 <HAL_RCC_GetHCLKFreq+0x14>)
 80061f6:	681b      	ldr	r3, [r3, #0]
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	46bd      	mov	sp, r7
 80061fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006200:	4770      	bx	lr
 8006202:	bf00      	nop
 8006204:	20000074 	.word	0x20000074

08006208 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800620c:	f7ff fff0 	bl	80061f0 <HAL_RCC_GetHCLKFreq>
 8006210:	4602      	mov	r2, r0
 8006212:	4b05      	ldr	r3, [pc, #20]	@ (8006228 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	0a9b      	lsrs	r3, r3, #10
 8006218:	f003 0307 	and.w	r3, r3, #7
 800621c:	4903      	ldr	r1, [pc, #12]	@ (800622c <HAL_RCC_GetPCLK1Freq+0x24>)
 800621e:	5ccb      	ldrb	r3, [r1, r3]
 8006220:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006224:	4618      	mov	r0, r3
 8006226:	bd80      	pop	{r7, pc}
 8006228:	40023800 	.word	0x40023800
 800622c:	0800d870 	.word	0x0800d870

08006230 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006234:	f7ff ffdc 	bl	80061f0 <HAL_RCC_GetHCLKFreq>
 8006238:	4602      	mov	r2, r0
 800623a:	4b05      	ldr	r3, [pc, #20]	@ (8006250 <HAL_RCC_GetPCLK2Freq+0x20>)
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	0b5b      	lsrs	r3, r3, #13
 8006240:	f003 0307 	and.w	r3, r3, #7
 8006244:	4903      	ldr	r1, [pc, #12]	@ (8006254 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006246:	5ccb      	ldrb	r3, [r1, r3]
 8006248:	fa22 f303 	lsr.w	r3, r2, r3
}
 800624c:	4618      	mov	r0, r3
 800624e:	bd80      	pop	{r7, pc}
 8006250:	40023800 	.word	0x40023800
 8006254:	0800d870 	.word	0x0800d870

08006258 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b082      	sub	sp, #8
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d101      	bne.n	800626a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	e041      	b.n	80062ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006270:	b2db      	uxtb	r3, r3
 8006272:	2b00      	cmp	r3, #0
 8006274:	d106      	bne.n	8006284 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2200      	movs	r2, #0
 800627a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f7fc fe7c 	bl	8002f7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2202      	movs	r2, #2
 8006288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681a      	ldr	r2, [r3, #0]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	3304      	adds	r3, #4
 8006294:	4619      	mov	r1, r3
 8006296:	4610      	mov	r0, r2
 8006298:	f000 fcae 	bl	8006bf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2201      	movs	r2, #1
 80062a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2201      	movs	r2, #1
 80062b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2201      	movs	r2, #1
 80062c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2201      	movs	r2, #1
 80062d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2201      	movs	r2, #1
 80062d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2201      	movs	r2, #1
 80062e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2201      	movs	r2, #1
 80062e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062ec:	2300      	movs	r3, #0
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3708      	adds	r7, #8
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
	...

080062f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b085      	sub	sp, #20
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006306:	b2db      	uxtb	r3, r3
 8006308:	2b01      	cmp	r3, #1
 800630a:	d001      	beq.n	8006310 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800630c:	2301      	movs	r3, #1
 800630e:	e04e      	b.n	80063ae <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2202      	movs	r2, #2
 8006314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	68da      	ldr	r2, [r3, #12]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f042 0201 	orr.w	r2, r2, #1
 8006326:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a23      	ldr	r2, [pc, #140]	@ (80063bc <HAL_TIM_Base_Start_IT+0xc4>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d022      	beq.n	8006378 <HAL_TIM_Base_Start_IT+0x80>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800633a:	d01d      	beq.n	8006378 <HAL_TIM_Base_Start_IT+0x80>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a1f      	ldr	r2, [pc, #124]	@ (80063c0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d018      	beq.n	8006378 <HAL_TIM_Base_Start_IT+0x80>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a1e      	ldr	r2, [pc, #120]	@ (80063c4 <HAL_TIM_Base_Start_IT+0xcc>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d013      	beq.n	8006378 <HAL_TIM_Base_Start_IT+0x80>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a1c      	ldr	r2, [pc, #112]	@ (80063c8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d00e      	beq.n	8006378 <HAL_TIM_Base_Start_IT+0x80>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a1b      	ldr	r2, [pc, #108]	@ (80063cc <HAL_TIM_Base_Start_IT+0xd4>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d009      	beq.n	8006378 <HAL_TIM_Base_Start_IT+0x80>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a19      	ldr	r2, [pc, #100]	@ (80063d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d004      	beq.n	8006378 <HAL_TIM_Base_Start_IT+0x80>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a18      	ldr	r2, [pc, #96]	@ (80063d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d111      	bne.n	800639c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	f003 0307 	and.w	r3, r3, #7
 8006382:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2b06      	cmp	r3, #6
 8006388:	d010      	beq.n	80063ac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f042 0201 	orr.w	r2, r2, #1
 8006398:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800639a:	e007      	b.n	80063ac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f042 0201 	orr.w	r2, r2, #1
 80063aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063ac:	2300      	movs	r3, #0
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3714      	adds	r7, #20
 80063b2:	46bd      	mov	sp, r7
 80063b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b8:	4770      	bx	lr
 80063ba:	bf00      	nop
 80063bc:	40010000 	.word	0x40010000
 80063c0:	40000400 	.word	0x40000400
 80063c4:	40000800 	.word	0x40000800
 80063c8:	40000c00 	.word	0x40000c00
 80063cc:	40010400 	.word	0x40010400
 80063d0:	40014000 	.word	0x40014000
 80063d4:	40001800 	.word	0x40001800

080063d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b082      	sub	sp, #8
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d101      	bne.n	80063ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e041      	b.n	800646e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d106      	bne.n	8006404 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2200      	movs	r2, #0
 80063fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f000 f839 	bl	8006476 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2202      	movs	r2, #2
 8006408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	3304      	adds	r3, #4
 8006414:	4619      	mov	r1, r3
 8006416:	4610      	mov	r0, r2
 8006418:	f000 fbee 	bl	8006bf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2201      	movs	r2, #1
 8006428:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2201      	movs	r2, #1
 8006430:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2201      	movs	r2, #1
 8006438:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2201      	movs	r2, #1
 8006440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2201      	movs	r2, #1
 8006448:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2201      	movs	r2, #1
 8006450:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2201      	movs	r2, #1
 8006458:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2201      	movs	r2, #1
 8006460:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2201      	movs	r2, #1
 8006468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800646c:	2300      	movs	r3, #0
}
 800646e:	4618      	mov	r0, r3
 8006470:	3708      	adds	r7, #8
 8006472:	46bd      	mov	sp, r7
 8006474:	bd80      	pop	{r7, pc}

08006476 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006476:	b480      	push	{r7}
 8006478:	b083      	sub	sp, #12
 800647a:	af00      	add	r7, sp, #0
 800647c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800647e:	bf00      	nop
 8006480:	370c      	adds	r7, #12
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr
	...

0800648c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b084      	sub	sp, #16
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
 8006494:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d109      	bne.n	80064b0 <HAL_TIM_PWM_Start+0x24>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80064a2:	b2db      	uxtb	r3, r3
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	bf14      	ite	ne
 80064a8:	2301      	movne	r3, #1
 80064aa:	2300      	moveq	r3, #0
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	e022      	b.n	80064f6 <HAL_TIM_PWM_Start+0x6a>
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	2b04      	cmp	r3, #4
 80064b4:	d109      	bne.n	80064ca <HAL_TIM_PWM_Start+0x3e>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80064bc:	b2db      	uxtb	r3, r3
 80064be:	2b01      	cmp	r3, #1
 80064c0:	bf14      	ite	ne
 80064c2:	2301      	movne	r3, #1
 80064c4:	2300      	moveq	r3, #0
 80064c6:	b2db      	uxtb	r3, r3
 80064c8:	e015      	b.n	80064f6 <HAL_TIM_PWM_Start+0x6a>
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	2b08      	cmp	r3, #8
 80064ce:	d109      	bne.n	80064e4 <HAL_TIM_PWM_Start+0x58>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	2b01      	cmp	r3, #1
 80064da:	bf14      	ite	ne
 80064dc:	2301      	movne	r3, #1
 80064de:	2300      	moveq	r3, #0
 80064e0:	b2db      	uxtb	r3, r3
 80064e2:	e008      	b.n	80064f6 <HAL_TIM_PWM_Start+0x6a>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064ea:	b2db      	uxtb	r3, r3
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	bf14      	ite	ne
 80064f0:	2301      	movne	r3, #1
 80064f2:	2300      	moveq	r3, #0
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d001      	beq.n	80064fe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80064fa:	2301      	movs	r3, #1
 80064fc:	e07c      	b.n	80065f8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d104      	bne.n	800650e <HAL_TIM_PWM_Start+0x82>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2202      	movs	r2, #2
 8006508:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800650c:	e013      	b.n	8006536 <HAL_TIM_PWM_Start+0xaa>
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	2b04      	cmp	r3, #4
 8006512:	d104      	bne.n	800651e <HAL_TIM_PWM_Start+0x92>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2202      	movs	r2, #2
 8006518:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800651c:	e00b      	b.n	8006536 <HAL_TIM_PWM_Start+0xaa>
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	2b08      	cmp	r3, #8
 8006522:	d104      	bne.n	800652e <HAL_TIM_PWM_Start+0xa2>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2202      	movs	r2, #2
 8006528:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800652c:	e003      	b.n	8006536 <HAL_TIM_PWM_Start+0xaa>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2202      	movs	r2, #2
 8006532:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	2201      	movs	r2, #1
 800653c:	6839      	ldr	r1, [r7, #0]
 800653e:	4618      	mov	r0, r3
 8006540:	f000 fedb 	bl	80072fa <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a2d      	ldr	r2, [pc, #180]	@ (8006600 <HAL_TIM_PWM_Start+0x174>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d004      	beq.n	8006558 <HAL_TIM_PWM_Start+0xcc>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a2c      	ldr	r2, [pc, #176]	@ (8006604 <HAL_TIM_PWM_Start+0x178>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d101      	bne.n	800655c <HAL_TIM_PWM_Start+0xd0>
 8006558:	2301      	movs	r3, #1
 800655a:	e000      	b.n	800655e <HAL_TIM_PWM_Start+0xd2>
 800655c:	2300      	movs	r3, #0
 800655e:	2b00      	cmp	r3, #0
 8006560:	d007      	beq.n	8006572 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006570:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a22      	ldr	r2, [pc, #136]	@ (8006600 <HAL_TIM_PWM_Start+0x174>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d022      	beq.n	80065c2 <HAL_TIM_PWM_Start+0x136>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006584:	d01d      	beq.n	80065c2 <HAL_TIM_PWM_Start+0x136>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a1f      	ldr	r2, [pc, #124]	@ (8006608 <HAL_TIM_PWM_Start+0x17c>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d018      	beq.n	80065c2 <HAL_TIM_PWM_Start+0x136>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a1d      	ldr	r2, [pc, #116]	@ (800660c <HAL_TIM_PWM_Start+0x180>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d013      	beq.n	80065c2 <HAL_TIM_PWM_Start+0x136>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4a1c      	ldr	r2, [pc, #112]	@ (8006610 <HAL_TIM_PWM_Start+0x184>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d00e      	beq.n	80065c2 <HAL_TIM_PWM_Start+0x136>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a16      	ldr	r2, [pc, #88]	@ (8006604 <HAL_TIM_PWM_Start+0x178>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d009      	beq.n	80065c2 <HAL_TIM_PWM_Start+0x136>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a18      	ldr	r2, [pc, #96]	@ (8006614 <HAL_TIM_PWM_Start+0x188>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d004      	beq.n	80065c2 <HAL_TIM_PWM_Start+0x136>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a16      	ldr	r2, [pc, #88]	@ (8006618 <HAL_TIM_PWM_Start+0x18c>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d111      	bne.n	80065e6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	689b      	ldr	r3, [r3, #8]
 80065c8:	f003 0307 	and.w	r3, r3, #7
 80065cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2b06      	cmp	r3, #6
 80065d2:	d010      	beq.n	80065f6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f042 0201 	orr.w	r2, r2, #1
 80065e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065e4:	e007      	b.n	80065f6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	681a      	ldr	r2, [r3, #0]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f042 0201 	orr.w	r2, r2, #1
 80065f4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80065f6:	2300      	movs	r3, #0
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3710      	adds	r7, #16
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}
 8006600:	40010000 	.word	0x40010000
 8006604:	40010400 	.word	0x40010400
 8006608:	40000400 	.word	0x40000400
 800660c:	40000800 	.word	0x40000800
 8006610:	40000c00 	.word	0x40000c00
 8006614:	40014000 	.word	0x40014000
 8006618:	40001800 	.word	0x40001800

0800661c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b084      	sub	sp, #16
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	68db      	ldr	r3, [r3, #12]
 800662a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	691b      	ldr	r3, [r3, #16]
 8006632:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	f003 0302 	and.w	r3, r3, #2
 800663a:	2b00      	cmp	r3, #0
 800663c:	d020      	beq.n	8006680 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	f003 0302 	and.w	r3, r3, #2
 8006644:	2b00      	cmp	r3, #0
 8006646:	d01b      	beq.n	8006680 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f06f 0202 	mvn.w	r2, #2
 8006650:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2201      	movs	r2, #1
 8006656:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	699b      	ldr	r3, [r3, #24]
 800665e:	f003 0303 	and.w	r3, r3, #3
 8006662:	2b00      	cmp	r3, #0
 8006664:	d003      	beq.n	800666e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 faa7 	bl	8006bba <HAL_TIM_IC_CaptureCallback>
 800666c:	e005      	b.n	800667a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	f000 fa99 	bl	8006ba6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006674:	6878      	ldr	r0, [r7, #4]
 8006676:	f000 faaa 	bl	8006bce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2200      	movs	r2, #0
 800667e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	f003 0304 	and.w	r3, r3, #4
 8006686:	2b00      	cmp	r3, #0
 8006688:	d020      	beq.n	80066cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	f003 0304 	and.w	r3, r3, #4
 8006690:	2b00      	cmp	r3, #0
 8006692:	d01b      	beq.n	80066cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f06f 0204 	mvn.w	r2, #4
 800669c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2202      	movs	r2, #2
 80066a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	699b      	ldr	r3, [r3, #24]
 80066aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d003      	beq.n	80066ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f000 fa81 	bl	8006bba <HAL_TIM_IC_CaptureCallback>
 80066b8:	e005      	b.n	80066c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f000 fa73 	bl	8006ba6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066c0:	6878      	ldr	r0, [r7, #4]
 80066c2:	f000 fa84 	bl	8006bce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	f003 0308 	and.w	r3, r3, #8
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d020      	beq.n	8006718 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f003 0308 	and.w	r3, r3, #8
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d01b      	beq.n	8006718 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f06f 0208 	mvn.w	r2, #8
 80066e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2204      	movs	r2, #4
 80066ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	69db      	ldr	r3, [r3, #28]
 80066f6:	f003 0303 	and.w	r3, r3, #3
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d003      	beq.n	8006706 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f000 fa5b 	bl	8006bba <HAL_TIM_IC_CaptureCallback>
 8006704:	e005      	b.n	8006712 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f000 fa4d 	bl	8006ba6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	f000 fa5e 	bl	8006bce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2200      	movs	r2, #0
 8006716:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	f003 0310 	and.w	r3, r3, #16
 800671e:	2b00      	cmp	r3, #0
 8006720:	d020      	beq.n	8006764 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	f003 0310 	and.w	r3, r3, #16
 8006728:	2b00      	cmp	r3, #0
 800672a:	d01b      	beq.n	8006764 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f06f 0210 	mvn.w	r2, #16
 8006734:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2208      	movs	r2, #8
 800673a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	69db      	ldr	r3, [r3, #28]
 8006742:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006746:	2b00      	cmp	r3, #0
 8006748:	d003      	beq.n	8006752 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	f000 fa35 	bl	8006bba <HAL_TIM_IC_CaptureCallback>
 8006750:	e005      	b.n	800675e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f000 fa27 	bl	8006ba6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f000 fa38 	bl	8006bce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2200      	movs	r2, #0
 8006762:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	f003 0301 	and.w	r3, r3, #1
 800676a:	2b00      	cmp	r3, #0
 800676c:	d00c      	beq.n	8006788 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	f003 0301 	and.w	r3, r3, #1
 8006774:	2b00      	cmp	r3, #0
 8006776:	d007      	beq.n	8006788 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f06f 0201 	mvn.w	r2, #1
 8006780:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f000 fa05 	bl	8006b92 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800678e:	2b00      	cmp	r3, #0
 8006790:	d00c      	beq.n	80067ac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006798:	2b00      	cmp	r3, #0
 800679a:	d007      	beq.n	80067ac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80067a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 fea4 	bl	80074f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d00c      	beq.n	80067d0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d007      	beq.n	80067d0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80067c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f000 fa09 	bl	8006be2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	f003 0320 	and.w	r3, r3, #32
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d00c      	beq.n	80067f4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	f003 0320 	and.w	r3, r3, #32
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d007      	beq.n	80067f4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f06f 0220 	mvn.w	r2, #32
 80067ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f000 fe76 	bl	80074e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80067f4:	bf00      	nop
 80067f6:	3710      	adds	r7, #16
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bd80      	pop	{r7, pc}

080067fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b086      	sub	sp, #24
 8006800:	af00      	add	r7, sp, #0
 8006802:	60f8      	str	r0, [r7, #12]
 8006804:	60b9      	str	r1, [r7, #8]
 8006806:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006808:	2300      	movs	r3, #0
 800680a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006812:	2b01      	cmp	r3, #1
 8006814:	d101      	bne.n	800681a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006816:	2302      	movs	r3, #2
 8006818:	e0ae      	b.n	8006978 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2201      	movs	r2, #1
 800681e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2b0c      	cmp	r3, #12
 8006826:	f200 809f 	bhi.w	8006968 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800682a:	a201      	add	r2, pc, #4	@ (adr r2, 8006830 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800682c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006830:	08006865 	.word	0x08006865
 8006834:	08006969 	.word	0x08006969
 8006838:	08006969 	.word	0x08006969
 800683c:	08006969 	.word	0x08006969
 8006840:	080068a5 	.word	0x080068a5
 8006844:	08006969 	.word	0x08006969
 8006848:	08006969 	.word	0x08006969
 800684c:	08006969 	.word	0x08006969
 8006850:	080068e7 	.word	0x080068e7
 8006854:	08006969 	.word	0x08006969
 8006858:	08006969 	.word	0x08006969
 800685c:	08006969 	.word	0x08006969
 8006860:	08006927 	.word	0x08006927
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	68b9      	ldr	r1, [r7, #8]
 800686a:	4618      	mov	r0, r3
 800686c:	f000 fa6a 	bl	8006d44 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	699a      	ldr	r2, [r3, #24]
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f042 0208 	orr.w	r2, r2, #8
 800687e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	699a      	ldr	r2, [r3, #24]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f022 0204 	bic.w	r2, r2, #4
 800688e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	6999      	ldr	r1, [r3, #24]
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	691a      	ldr	r2, [r3, #16]
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	430a      	orrs	r2, r1
 80068a0:	619a      	str	r2, [r3, #24]
      break;
 80068a2:	e064      	b.n	800696e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	68b9      	ldr	r1, [r7, #8]
 80068aa:	4618      	mov	r0, r3
 80068ac:	f000 faba 	bl	8006e24 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	699a      	ldr	r2, [r3, #24]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80068be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	699a      	ldr	r2, [r3, #24]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	6999      	ldr	r1, [r3, #24]
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	691b      	ldr	r3, [r3, #16]
 80068da:	021a      	lsls	r2, r3, #8
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	430a      	orrs	r2, r1
 80068e2:	619a      	str	r2, [r3, #24]
      break;
 80068e4:	e043      	b.n	800696e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	68b9      	ldr	r1, [r7, #8]
 80068ec:	4618      	mov	r0, r3
 80068ee:	f000 fb0f 	bl	8006f10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	69da      	ldr	r2, [r3, #28]
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f042 0208 	orr.w	r2, r2, #8
 8006900:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	69da      	ldr	r2, [r3, #28]
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f022 0204 	bic.w	r2, r2, #4
 8006910:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	69d9      	ldr	r1, [r3, #28]
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	691a      	ldr	r2, [r3, #16]
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	430a      	orrs	r2, r1
 8006922:	61da      	str	r2, [r3, #28]
      break;
 8006924:	e023      	b.n	800696e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	68b9      	ldr	r1, [r7, #8]
 800692c:	4618      	mov	r0, r3
 800692e:	f000 fb63 	bl	8006ff8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	69da      	ldr	r2, [r3, #28]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006940:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	69da      	ldr	r2, [r3, #28]
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006950:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	69d9      	ldr	r1, [r3, #28]
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	691b      	ldr	r3, [r3, #16]
 800695c:	021a      	lsls	r2, r3, #8
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	430a      	orrs	r2, r1
 8006964:	61da      	str	r2, [r3, #28]
      break;
 8006966:	e002      	b.n	800696e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006968:	2301      	movs	r3, #1
 800696a:	75fb      	strb	r3, [r7, #23]
      break;
 800696c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2200      	movs	r2, #0
 8006972:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006976:	7dfb      	ldrb	r3, [r7, #23]
}
 8006978:	4618      	mov	r0, r3
 800697a:	3718      	adds	r7, #24
 800697c:	46bd      	mov	sp, r7
 800697e:	bd80      	pop	{r7, pc}

08006980 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b084      	sub	sp, #16
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
 8006988:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800698a:	2300      	movs	r3, #0
 800698c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006994:	2b01      	cmp	r3, #1
 8006996:	d101      	bne.n	800699c <HAL_TIM_ConfigClockSource+0x1c>
 8006998:	2302      	movs	r3, #2
 800699a:	e0b4      	b.n	8006b06 <HAL_TIM_ConfigClockSource+0x186>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2201      	movs	r2, #1
 80069a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2202      	movs	r2, #2
 80069a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	689b      	ldr	r3, [r3, #8]
 80069b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80069ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80069c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	68ba      	ldr	r2, [r7, #8]
 80069ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069d4:	d03e      	beq.n	8006a54 <HAL_TIM_ConfigClockSource+0xd4>
 80069d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069da:	f200 8087 	bhi.w	8006aec <HAL_TIM_ConfigClockSource+0x16c>
 80069de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069e2:	f000 8086 	beq.w	8006af2 <HAL_TIM_ConfigClockSource+0x172>
 80069e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069ea:	d87f      	bhi.n	8006aec <HAL_TIM_ConfigClockSource+0x16c>
 80069ec:	2b70      	cmp	r3, #112	@ 0x70
 80069ee:	d01a      	beq.n	8006a26 <HAL_TIM_ConfigClockSource+0xa6>
 80069f0:	2b70      	cmp	r3, #112	@ 0x70
 80069f2:	d87b      	bhi.n	8006aec <HAL_TIM_ConfigClockSource+0x16c>
 80069f4:	2b60      	cmp	r3, #96	@ 0x60
 80069f6:	d050      	beq.n	8006a9a <HAL_TIM_ConfigClockSource+0x11a>
 80069f8:	2b60      	cmp	r3, #96	@ 0x60
 80069fa:	d877      	bhi.n	8006aec <HAL_TIM_ConfigClockSource+0x16c>
 80069fc:	2b50      	cmp	r3, #80	@ 0x50
 80069fe:	d03c      	beq.n	8006a7a <HAL_TIM_ConfigClockSource+0xfa>
 8006a00:	2b50      	cmp	r3, #80	@ 0x50
 8006a02:	d873      	bhi.n	8006aec <HAL_TIM_ConfigClockSource+0x16c>
 8006a04:	2b40      	cmp	r3, #64	@ 0x40
 8006a06:	d058      	beq.n	8006aba <HAL_TIM_ConfigClockSource+0x13a>
 8006a08:	2b40      	cmp	r3, #64	@ 0x40
 8006a0a:	d86f      	bhi.n	8006aec <HAL_TIM_ConfigClockSource+0x16c>
 8006a0c:	2b30      	cmp	r3, #48	@ 0x30
 8006a0e:	d064      	beq.n	8006ada <HAL_TIM_ConfigClockSource+0x15a>
 8006a10:	2b30      	cmp	r3, #48	@ 0x30
 8006a12:	d86b      	bhi.n	8006aec <HAL_TIM_ConfigClockSource+0x16c>
 8006a14:	2b20      	cmp	r3, #32
 8006a16:	d060      	beq.n	8006ada <HAL_TIM_ConfigClockSource+0x15a>
 8006a18:	2b20      	cmp	r3, #32
 8006a1a:	d867      	bhi.n	8006aec <HAL_TIM_ConfigClockSource+0x16c>
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d05c      	beq.n	8006ada <HAL_TIM_ConfigClockSource+0x15a>
 8006a20:	2b10      	cmp	r3, #16
 8006a22:	d05a      	beq.n	8006ada <HAL_TIM_ConfigClockSource+0x15a>
 8006a24:	e062      	b.n	8006aec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a36:	f000 fc40 	bl	80072ba <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006a48:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	68ba      	ldr	r2, [r7, #8]
 8006a50:	609a      	str	r2, [r3, #8]
      break;
 8006a52:	e04f      	b.n	8006af4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a64:	f000 fc29 	bl	80072ba <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	689a      	ldr	r2, [r3, #8]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006a76:	609a      	str	r2, [r3, #8]
      break;
 8006a78:	e03c      	b.n	8006af4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a86:	461a      	mov	r2, r3
 8006a88:	f000 fb9d 	bl	80071c6 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	2150      	movs	r1, #80	@ 0x50
 8006a92:	4618      	mov	r0, r3
 8006a94:	f000 fbf6 	bl	8007284 <TIM_ITRx_SetConfig>
      break;
 8006a98:	e02c      	b.n	8006af4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006aa6:	461a      	mov	r2, r3
 8006aa8:	f000 fbbc 	bl	8007224 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2160      	movs	r1, #96	@ 0x60
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	f000 fbe6 	bl	8007284 <TIM_ITRx_SetConfig>
      break;
 8006ab8:	e01c      	b.n	8006af4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	f000 fb7d 	bl	80071c6 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	2140      	movs	r1, #64	@ 0x40
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f000 fbd6 	bl	8007284 <TIM_ITRx_SetConfig>
      break;
 8006ad8:	e00c      	b.n	8006af4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681a      	ldr	r2, [r3, #0]
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4619      	mov	r1, r3
 8006ae4:	4610      	mov	r0, r2
 8006ae6:	f000 fbcd 	bl	8007284 <TIM_ITRx_SetConfig>
      break;
 8006aea:	e003      	b.n	8006af4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	73fb      	strb	r3, [r7, #15]
      break;
 8006af0:	e000      	b.n	8006af4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006af2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2201      	movs	r2, #1
 8006af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2200      	movs	r2, #0
 8006b00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006b04:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	3710      	adds	r7, #16
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}

08006b0e <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006b0e:	b580      	push	{r7, lr}
 8006b10:	b082      	sub	sp, #8
 8006b12:	af00      	add	r7, sp, #0
 8006b14:	6078      	str	r0, [r7, #4]
 8006b16:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b1e:	2b01      	cmp	r3, #1
 8006b20:	d101      	bne.n	8006b26 <HAL_TIM_SlaveConfigSynchro+0x18>
 8006b22:	2302      	movs	r3, #2
 8006b24:	e031      	b.n	8006b8a <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2201      	movs	r2, #1
 8006b2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2202      	movs	r2, #2
 8006b32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006b36:	6839      	ldr	r1, [r7, #0]
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f000 fab3 	bl	80070a4 <TIM_SlaveTimer_SetConfig>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d009      	beq.n	8006b58 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2201      	movs	r2, #1
 8006b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8006b54:	2301      	movs	r3, #1
 8006b56:	e018      	b.n	8006b8a <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	68da      	ldr	r2, [r3, #12]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b66:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	68da      	ldr	r2, [r3, #12]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006b76:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2201      	movs	r2, #1
 8006b7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2200      	movs	r2, #0
 8006b84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b88:	2300      	movs	r3, #0
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3708      	adds	r7, #8
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}

08006b92 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b92:	b480      	push	{r7}
 8006b94:	b083      	sub	sp, #12
 8006b96:	af00      	add	r7, sp, #0
 8006b98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006b9a:	bf00      	nop
 8006b9c:	370c      	adds	r7, #12
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba4:	4770      	bx	lr

08006ba6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006ba6:	b480      	push	{r7}
 8006ba8:	b083      	sub	sp, #12
 8006baa:	af00      	add	r7, sp, #0
 8006bac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006bae:	bf00      	nop
 8006bb0:	370c      	adds	r7, #12
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb8:	4770      	bx	lr

08006bba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006bba:	b480      	push	{r7}
 8006bbc:	b083      	sub	sp, #12
 8006bbe:	af00      	add	r7, sp, #0
 8006bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006bc2:	bf00      	nop
 8006bc4:	370c      	adds	r7, #12
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr

08006bce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006bce:	b480      	push	{r7}
 8006bd0:	b083      	sub	sp, #12
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006bd6:	bf00      	nop
 8006bd8:	370c      	adds	r7, #12
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr

08006be2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006be2:	b480      	push	{r7}
 8006be4:	b083      	sub	sp, #12
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006bea:	bf00      	nop
 8006bec:	370c      	adds	r7, #12
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr
	...

08006bf8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b085      	sub	sp, #20
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	4a43      	ldr	r2, [pc, #268]	@ (8006d18 <TIM_Base_SetConfig+0x120>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d013      	beq.n	8006c38 <TIM_Base_SetConfig+0x40>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c16:	d00f      	beq.n	8006c38 <TIM_Base_SetConfig+0x40>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	4a40      	ldr	r2, [pc, #256]	@ (8006d1c <TIM_Base_SetConfig+0x124>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d00b      	beq.n	8006c38 <TIM_Base_SetConfig+0x40>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	4a3f      	ldr	r2, [pc, #252]	@ (8006d20 <TIM_Base_SetConfig+0x128>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d007      	beq.n	8006c38 <TIM_Base_SetConfig+0x40>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	4a3e      	ldr	r2, [pc, #248]	@ (8006d24 <TIM_Base_SetConfig+0x12c>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d003      	beq.n	8006c38 <TIM_Base_SetConfig+0x40>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	4a3d      	ldr	r2, [pc, #244]	@ (8006d28 <TIM_Base_SetConfig+0x130>)
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d108      	bne.n	8006c4a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	68fa      	ldr	r2, [r7, #12]
 8006c46:	4313      	orrs	r3, r2
 8006c48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	4a32      	ldr	r2, [pc, #200]	@ (8006d18 <TIM_Base_SetConfig+0x120>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d02b      	beq.n	8006caa <TIM_Base_SetConfig+0xb2>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c58:	d027      	beq.n	8006caa <TIM_Base_SetConfig+0xb2>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	4a2f      	ldr	r2, [pc, #188]	@ (8006d1c <TIM_Base_SetConfig+0x124>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d023      	beq.n	8006caa <TIM_Base_SetConfig+0xb2>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	4a2e      	ldr	r2, [pc, #184]	@ (8006d20 <TIM_Base_SetConfig+0x128>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d01f      	beq.n	8006caa <TIM_Base_SetConfig+0xb2>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	4a2d      	ldr	r2, [pc, #180]	@ (8006d24 <TIM_Base_SetConfig+0x12c>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d01b      	beq.n	8006caa <TIM_Base_SetConfig+0xb2>
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	4a2c      	ldr	r2, [pc, #176]	@ (8006d28 <TIM_Base_SetConfig+0x130>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d017      	beq.n	8006caa <TIM_Base_SetConfig+0xb2>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	4a2b      	ldr	r2, [pc, #172]	@ (8006d2c <TIM_Base_SetConfig+0x134>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d013      	beq.n	8006caa <TIM_Base_SetConfig+0xb2>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	4a2a      	ldr	r2, [pc, #168]	@ (8006d30 <TIM_Base_SetConfig+0x138>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d00f      	beq.n	8006caa <TIM_Base_SetConfig+0xb2>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	4a29      	ldr	r2, [pc, #164]	@ (8006d34 <TIM_Base_SetConfig+0x13c>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d00b      	beq.n	8006caa <TIM_Base_SetConfig+0xb2>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	4a28      	ldr	r2, [pc, #160]	@ (8006d38 <TIM_Base_SetConfig+0x140>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d007      	beq.n	8006caa <TIM_Base_SetConfig+0xb2>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	4a27      	ldr	r2, [pc, #156]	@ (8006d3c <TIM_Base_SetConfig+0x144>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d003      	beq.n	8006caa <TIM_Base_SetConfig+0xb2>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	4a26      	ldr	r2, [pc, #152]	@ (8006d40 <TIM_Base_SetConfig+0x148>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d108      	bne.n	8006cbc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	68db      	ldr	r3, [r3, #12]
 8006cb6:	68fa      	ldr	r2, [r7, #12]
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	695b      	ldr	r3, [r3, #20]
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	689a      	ldr	r2, [r3, #8]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	681a      	ldr	r2, [r3, #0]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a0e      	ldr	r2, [pc, #56]	@ (8006d18 <TIM_Base_SetConfig+0x120>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d003      	beq.n	8006cea <TIM_Base_SetConfig+0xf2>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	4a10      	ldr	r2, [pc, #64]	@ (8006d28 <TIM_Base_SetConfig+0x130>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d103      	bne.n	8006cf2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	691a      	ldr	r2, [r3, #16]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f043 0204 	orr.w	r2, r3, #4
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2201      	movs	r2, #1
 8006d02:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	68fa      	ldr	r2, [r7, #12]
 8006d08:	601a      	str	r2, [r3, #0]
}
 8006d0a:	bf00      	nop
 8006d0c:	3714      	adds	r7, #20
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr
 8006d16:	bf00      	nop
 8006d18:	40010000 	.word	0x40010000
 8006d1c:	40000400 	.word	0x40000400
 8006d20:	40000800 	.word	0x40000800
 8006d24:	40000c00 	.word	0x40000c00
 8006d28:	40010400 	.word	0x40010400
 8006d2c:	40014000 	.word	0x40014000
 8006d30:	40014400 	.word	0x40014400
 8006d34:	40014800 	.word	0x40014800
 8006d38:	40001800 	.word	0x40001800
 8006d3c:	40001c00 	.word	0x40001c00
 8006d40:	40002000 	.word	0x40002000

08006d44 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b087      	sub	sp, #28
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6a1b      	ldr	r3, [r3, #32]
 8006d52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6a1b      	ldr	r3, [r3, #32]
 8006d58:	f023 0201 	bic.w	r2, r3, #1
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	699b      	ldr	r3, [r3, #24]
 8006d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	f023 0303 	bic.w	r3, r3, #3
 8006d7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	68fa      	ldr	r2, [r7, #12]
 8006d82:	4313      	orrs	r3, r2
 8006d84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	f023 0302 	bic.w	r3, r3, #2
 8006d8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	697a      	ldr	r2, [r7, #20]
 8006d94:	4313      	orrs	r3, r2
 8006d96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a20      	ldr	r2, [pc, #128]	@ (8006e1c <TIM_OC1_SetConfig+0xd8>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d003      	beq.n	8006da8 <TIM_OC1_SetConfig+0x64>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	4a1f      	ldr	r2, [pc, #124]	@ (8006e20 <TIM_OC1_SetConfig+0xdc>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d10c      	bne.n	8006dc2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	f023 0308 	bic.w	r3, r3, #8
 8006dae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	68db      	ldr	r3, [r3, #12]
 8006db4:	697a      	ldr	r2, [r7, #20]
 8006db6:	4313      	orrs	r3, r2
 8006db8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006dba:	697b      	ldr	r3, [r7, #20]
 8006dbc:	f023 0304 	bic.w	r3, r3, #4
 8006dc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	4a15      	ldr	r2, [pc, #84]	@ (8006e1c <TIM_OC1_SetConfig+0xd8>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d003      	beq.n	8006dd2 <TIM_OC1_SetConfig+0x8e>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	4a14      	ldr	r2, [pc, #80]	@ (8006e20 <TIM_OC1_SetConfig+0xdc>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d111      	bne.n	8006df6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006dd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006de0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	695b      	ldr	r3, [r3, #20]
 8006de6:	693a      	ldr	r2, [r7, #16]
 8006de8:	4313      	orrs	r3, r2
 8006dea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	699b      	ldr	r3, [r3, #24]
 8006df0:	693a      	ldr	r2, [r7, #16]
 8006df2:	4313      	orrs	r3, r2
 8006df4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	693a      	ldr	r2, [r7, #16]
 8006dfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	68fa      	ldr	r2, [r7, #12]
 8006e00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	685a      	ldr	r2, [r3, #4]
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	697a      	ldr	r2, [r7, #20]
 8006e0e:	621a      	str	r2, [r3, #32]
}
 8006e10:	bf00      	nop
 8006e12:	371c      	adds	r7, #28
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr
 8006e1c:	40010000 	.word	0x40010000
 8006e20:	40010400 	.word	0x40010400

08006e24 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b087      	sub	sp, #28
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
 8006e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6a1b      	ldr	r3, [r3, #32]
 8006e32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6a1b      	ldr	r3, [r3, #32]
 8006e38:	f023 0210 	bic.w	r2, r3, #16
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	699b      	ldr	r3, [r3, #24]
 8006e4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	021b      	lsls	r3, r3, #8
 8006e62:	68fa      	ldr	r2, [r7, #12]
 8006e64:	4313      	orrs	r3, r2
 8006e66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006e68:	697b      	ldr	r3, [r7, #20]
 8006e6a:	f023 0320 	bic.w	r3, r3, #32
 8006e6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	689b      	ldr	r3, [r3, #8]
 8006e74:	011b      	lsls	r3, r3, #4
 8006e76:	697a      	ldr	r2, [r7, #20]
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	4a22      	ldr	r2, [pc, #136]	@ (8006f08 <TIM_OC2_SetConfig+0xe4>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d003      	beq.n	8006e8c <TIM_OC2_SetConfig+0x68>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	4a21      	ldr	r2, [pc, #132]	@ (8006f0c <TIM_OC2_SetConfig+0xe8>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d10d      	bne.n	8006ea8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	68db      	ldr	r3, [r3, #12]
 8006e98:	011b      	lsls	r3, r3, #4
 8006e9a:	697a      	ldr	r2, [r7, #20]
 8006e9c:	4313      	orrs	r3, r2
 8006e9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006ea0:	697b      	ldr	r3, [r7, #20]
 8006ea2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ea6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	4a17      	ldr	r2, [pc, #92]	@ (8006f08 <TIM_OC2_SetConfig+0xe4>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d003      	beq.n	8006eb8 <TIM_OC2_SetConfig+0x94>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	4a16      	ldr	r2, [pc, #88]	@ (8006f0c <TIM_OC2_SetConfig+0xe8>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d113      	bne.n	8006ee0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006ebe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006ec6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	695b      	ldr	r3, [r3, #20]
 8006ecc:	009b      	lsls	r3, r3, #2
 8006ece:	693a      	ldr	r2, [r7, #16]
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	699b      	ldr	r3, [r3, #24]
 8006ed8:	009b      	lsls	r3, r3, #2
 8006eda:	693a      	ldr	r2, [r7, #16]
 8006edc:	4313      	orrs	r3, r2
 8006ede:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	693a      	ldr	r2, [r7, #16]
 8006ee4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	68fa      	ldr	r2, [r7, #12]
 8006eea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	685a      	ldr	r2, [r3, #4]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	697a      	ldr	r2, [r7, #20]
 8006ef8:	621a      	str	r2, [r3, #32]
}
 8006efa:	bf00      	nop
 8006efc:	371c      	adds	r7, #28
 8006efe:	46bd      	mov	sp, r7
 8006f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f04:	4770      	bx	lr
 8006f06:	bf00      	nop
 8006f08:	40010000 	.word	0x40010000
 8006f0c:	40010400 	.word	0x40010400

08006f10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b087      	sub	sp, #28
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
 8006f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6a1b      	ldr	r3, [r3, #32]
 8006f1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6a1b      	ldr	r3, [r3, #32]
 8006f24:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	69db      	ldr	r3, [r3, #28]
 8006f36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f023 0303 	bic.w	r3, r3, #3
 8006f46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	68fa      	ldr	r2, [r7, #12]
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006f52:	697b      	ldr	r3, [r7, #20]
 8006f54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006f58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	689b      	ldr	r3, [r3, #8]
 8006f5e:	021b      	lsls	r3, r3, #8
 8006f60:	697a      	ldr	r2, [r7, #20]
 8006f62:	4313      	orrs	r3, r2
 8006f64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	4a21      	ldr	r2, [pc, #132]	@ (8006ff0 <TIM_OC3_SetConfig+0xe0>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d003      	beq.n	8006f76 <TIM_OC3_SetConfig+0x66>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	4a20      	ldr	r2, [pc, #128]	@ (8006ff4 <TIM_OC3_SetConfig+0xe4>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d10d      	bne.n	8006f92 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006f7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	68db      	ldr	r3, [r3, #12]
 8006f82:	021b      	lsls	r3, r3, #8
 8006f84:	697a      	ldr	r2, [r7, #20]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006f8a:	697b      	ldr	r3, [r7, #20]
 8006f8c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006f90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	4a16      	ldr	r2, [pc, #88]	@ (8006ff0 <TIM_OC3_SetConfig+0xe0>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d003      	beq.n	8006fa2 <TIM_OC3_SetConfig+0x92>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	4a15      	ldr	r2, [pc, #84]	@ (8006ff4 <TIM_OC3_SetConfig+0xe4>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d113      	bne.n	8006fca <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006fa8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006faa:	693b      	ldr	r3, [r7, #16]
 8006fac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006fb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	695b      	ldr	r3, [r3, #20]
 8006fb6:	011b      	lsls	r3, r3, #4
 8006fb8:	693a      	ldr	r2, [r7, #16]
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	699b      	ldr	r3, [r3, #24]
 8006fc2:	011b      	lsls	r3, r3, #4
 8006fc4:	693a      	ldr	r2, [r7, #16]
 8006fc6:	4313      	orrs	r3, r2
 8006fc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	693a      	ldr	r2, [r7, #16]
 8006fce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	68fa      	ldr	r2, [r7, #12]
 8006fd4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	685a      	ldr	r2, [r3, #4]
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	697a      	ldr	r2, [r7, #20]
 8006fe2:	621a      	str	r2, [r3, #32]
}
 8006fe4:	bf00      	nop
 8006fe6:	371c      	adds	r7, #28
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fee:	4770      	bx	lr
 8006ff0:	40010000 	.word	0x40010000
 8006ff4:	40010400 	.word	0x40010400

08006ff8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b087      	sub	sp, #28
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6a1b      	ldr	r3, [r3, #32]
 8007006:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6a1b      	ldr	r3, [r3, #32]
 800700c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	685b      	ldr	r3, [r3, #4]
 8007018:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	69db      	ldr	r3, [r3, #28]
 800701e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007026:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800702e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	021b      	lsls	r3, r3, #8
 8007036:	68fa      	ldr	r2, [r7, #12]
 8007038:	4313      	orrs	r3, r2
 800703a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800703c:	693b      	ldr	r3, [r7, #16]
 800703e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007042:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	689b      	ldr	r3, [r3, #8]
 8007048:	031b      	lsls	r3, r3, #12
 800704a:	693a      	ldr	r2, [r7, #16]
 800704c:	4313      	orrs	r3, r2
 800704e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	4a12      	ldr	r2, [pc, #72]	@ (800709c <TIM_OC4_SetConfig+0xa4>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d003      	beq.n	8007060 <TIM_OC4_SetConfig+0x68>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	4a11      	ldr	r2, [pc, #68]	@ (80070a0 <TIM_OC4_SetConfig+0xa8>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d109      	bne.n	8007074 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007066:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	695b      	ldr	r3, [r3, #20]
 800706c:	019b      	lsls	r3, r3, #6
 800706e:	697a      	ldr	r2, [r7, #20]
 8007070:	4313      	orrs	r3, r2
 8007072:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	697a      	ldr	r2, [r7, #20]
 8007078:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	68fa      	ldr	r2, [r7, #12]
 800707e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	685a      	ldr	r2, [r3, #4]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	693a      	ldr	r2, [r7, #16]
 800708c:	621a      	str	r2, [r3, #32]
}
 800708e:	bf00      	nop
 8007090:	371c      	adds	r7, #28
 8007092:	46bd      	mov	sp, r7
 8007094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007098:	4770      	bx	lr
 800709a:	bf00      	nop
 800709c:	40010000 	.word	0x40010000
 80070a0:	40010400 	.word	0x40010400

080070a4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b086      	sub	sp, #24
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
 80070ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80070ae:	2300      	movs	r3, #0
 80070b0:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	689b      	ldr	r3, [r3, #8]
 80070b8:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070c0:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	693a      	ldr	r2, [r7, #16]
 80070c8:	4313      	orrs	r3, r2
 80070ca:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80070cc:	693b      	ldr	r3, [r7, #16]
 80070ce:	f023 0307 	bic.w	r3, r3, #7
 80070d2:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	693a      	ldr	r2, [r7, #16]
 80070da:	4313      	orrs	r3, r2
 80070dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	693a      	ldr	r2, [r7, #16]
 80070e4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	2b70      	cmp	r3, #112	@ 0x70
 80070ec:	d01a      	beq.n	8007124 <TIM_SlaveTimer_SetConfig+0x80>
 80070ee:	2b70      	cmp	r3, #112	@ 0x70
 80070f0:	d860      	bhi.n	80071b4 <TIM_SlaveTimer_SetConfig+0x110>
 80070f2:	2b60      	cmp	r3, #96	@ 0x60
 80070f4:	d054      	beq.n	80071a0 <TIM_SlaveTimer_SetConfig+0xfc>
 80070f6:	2b60      	cmp	r3, #96	@ 0x60
 80070f8:	d85c      	bhi.n	80071b4 <TIM_SlaveTimer_SetConfig+0x110>
 80070fa:	2b50      	cmp	r3, #80	@ 0x50
 80070fc:	d046      	beq.n	800718c <TIM_SlaveTimer_SetConfig+0xe8>
 80070fe:	2b50      	cmp	r3, #80	@ 0x50
 8007100:	d858      	bhi.n	80071b4 <TIM_SlaveTimer_SetConfig+0x110>
 8007102:	2b40      	cmp	r3, #64	@ 0x40
 8007104:	d019      	beq.n	800713a <TIM_SlaveTimer_SetConfig+0x96>
 8007106:	2b40      	cmp	r3, #64	@ 0x40
 8007108:	d854      	bhi.n	80071b4 <TIM_SlaveTimer_SetConfig+0x110>
 800710a:	2b30      	cmp	r3, #48	@ 0x30
 800710c:	d055      	beq.n	80071ba <TIM_SlaveTimer_SetConfig+0x116>
 800710e:	2b30      	cmp	r3, #48	@ 0x30
 8007110:	d850      	bhi.n	80071b4 <TIM_SlaveTimer_SetConfig+0x110>
 8007112:	2b20      	cmp	r3, #32
 8007114:	d051      	beq.n	80071ba <TIM_SlaveTimer_SetConfig+0x116>
 8007116:	2b20      	cmp	r3, #32
 8007118:	d84c      	bhi.n	80071b4 <TIM_SlaveTimer_SetConfig+0x110>
 800711a:	2b00      	cmp	r3, #0
 800711c:	d04d      	beq.n	80071ba <TIM_SlaveTimer_SetConfig+0x116>
 800711e:	2b10      	cmp	r3, #16
 8007120:	d04b      	beq.n	80071ba <TIM_SlaveTimer_SetConfig+0x116>
 8007122:	e047      	b.n	80071b4 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8007134:	f000 f8c1 	bl	80072ba <TIM_ETR_SetConfig>
      break;
 8007138:	e040      	b.n	80071bc <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	2b05      	cmp	r3, #5
 8007140:	d101      	bne.n	8007146 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8007142:	2301      	movs	r3, #1
 8007144:	e03b      	b.n	80071be <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	6a1b      	ldr	r3, [r3, #32]
 800714c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	6a1a      	ldr	r2, [r3, #32]
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f022 0201 	bic.w	r2, r2, #1
 800715c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	699b      	ldr	r3, [r3, #24]
 8007164:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800716c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	691b      	ldr	r3, [r3, #16]
 8007172:	011b      	lsls	r3, r3, #4
 8007174:	68ba      	ldr	r2, [r7, #8]
 8007176:	4313      	orrs	r3, r2
 8007178:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	68ba      	ldr	r2, [r7, #8]
 8007180:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	68fa      	ldr	r2, [r7, #12]
 8007188:	621a      	str	r2, [r3, #32]
      break;
 800718a:	e017      	b.n	80071bc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007198:	461a      	mov	r2, r3
 800719a:	f000 f814 	bl	80071c6 <TIM_TI1_ConfigInputStage>
      break;
 800719e:	e00d      	b.n	80071bc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80071ac:	461a      	mov	r2, r3
 80071ae:	f000 f839 	bl	8007224 <TIM_TI2_ConfigInputStage>
      break;
 80071b2:	e003      	b.n	80071bc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80071b4:	2301      	movs	r3, #1
 80071b6:	75fb      	strb	r3, [r7, #23]
      break;
 80071b8:	e000      	b.n	80071bc <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80071ba:	bf00      	nop
  }

  return status;
 80071bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80071be:	4618      	mov	r0, r3
 80071c0:	3718      	adds	r7, #24
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}

080071c6 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80071c6:	b480      	push	{r7}
 80071c8:	b087      	sub	sp, #28
 80071ca:	af00      	add	r7, sp, #0
 80071cc:	60f8      	str	r0, [r7, #12]
 80071ce:	60b9      	str	r1, [r7, #8]
 80071d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	6a1b      	ldr	r3, [r3, #32]
 80071d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	6a1b      	ldr	r3, [r3, #32]
 80071dc:	f023 0201 	bic.w	r2, r3, #1
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	699b      	ldr	r3, [r3, #24]
 80071e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80071f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	011b      	lsls	r3, r3, #4
 80071f6:	693a      	ldr	r2, [r7, #16]
 80071f8:	4313      	orrs	r3, r2
 80071fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	f023 030a 	bic.w	r3, r3, #10
 8007202:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007204:	697a      	ldr	r2, [r7, #20]
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	4313      	orrs	r3, r2
 800720a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	693a      	ldr	r2, [r7, #16]
 8007210:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	697a      	ldr	r2, [r7, #20]
 8007216:	621a      	str	r2, [r3, #32]
}
 8007218:	bf00      	nop
 800721a:	371c      	adds	r7, #28
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr

08007224 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007224:	b480      	push	{r7}
 8007226:	b087      	sub	sp, #28
 8007228:	af00      	add	r7, sp, #0
 800722a:	60f8      	str	r0, [r7, #12]
 800722c:	60b9      	str	r1, [r7, #8]
 800722e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6a1b      	ldr	r3, [r3, #32]
 8007234:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	6a1b      	ldr	r3, [r3, #32]
 800723a:	f023 0210 	bic.w	r2, r3, #16
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	699b      	ldr	r3, [r3, #24]
 8007246:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007248:	693b      	ldr	r3, [r7, #16]
 800724a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800724e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	031b      	lsls	r3, r3, #12
 8007254:	693a      	ldr	r2, [r7, #16]
 8007256:	4313      	orrs	r3, r2
 8007258:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007260:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	011b      	lsls	r3, r3, #4
 8007266:	697a      	ldr	r2, [r7, #20]
 8007268:	4313      	orrs	r3, r2
 800726a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	693a      	ldr	r2, [r7, #16]
 8007270:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	697a      	ldr	r2, [r7, #20]
 8007276:	621a      	str	r2, [r3, #32]
}
 8007278:	bf00      	nop
 800727a:	371c      	adds	r7, #28
 800727c:	46bd      	mov	sp, r7
 800727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007282:	4770      	bx	lr

08007284 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007284:	b480      	push	{r7}
 8007286:	b085      	sub	sp, #20
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
 800728c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	689b      	ldr	r3, [r3, #8]
 8007292:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800729a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800729c:	683a      	ldr	r2, [r7, #0]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	4313      	orrs	r3, r2
 80072a2:	f043 0307 	orr.w	r3, r3, #7
 80072a6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	68fa      	ldr	r2, [r7, #12]
 80072ac:	609a      	str	r2, [r3, #8]
}
 80072ae:	bf00      	nop
 80072b0:	3714      	adds	r7, #20
 80072b2:	46bd      	mov	sp, r7
 80072b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b8:	4770      	bx	lr

080072ba <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80072ba:	b480      	push	{r7}
 80072bc:	b087      	sub	sp, #28
 80072be:	af00      	add	r7, sp, #0
 80072c0:	60f8      	str	r0, [r7, #12]
 80072c2:	60b9      	str	r1, [r7, #8]
 80072c4:	607a      	str	r2, [r7, #4]
 80072c6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	689b      	ldr	r3, [r3, #8]
 80072cc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80072d4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	021a      	lsls	r2, r3, #8
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	431a      	orrs	r2, r3
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	4313      	orrs	r3, r2
 80072e2:	697a      	ldr	r2, [r7, #20]
 80072e4:	4313      	orrs	r3, r2
 80072e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	697a      	ldr	r2, [r7, #20]
 80072ec:	609a      	str	r2, [r3, #8]
}
 80072ee:	bf00      	nop
 80072f0:	371c      	adds	r7, #28
 80072f2:	46bd      	mov	sp, r7
 80072f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f8:	4770      	bx	lr

080072fa <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80072fa:	b480      	push	{r7}
 80072fc:	b087      	sub	sp, #28
 80072fe:	af00      	add	r7, sp, #0
 8007300:	60f8      	str	r0, [r7, #12]
 8007302:	60b9      	str	r1, [r7, #8]
 8007304:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007306:	68bb      	ldr	r3, [r7, #8]
 8007308:	f003 031f 	and.w	r3, r3, #31
 800730c:	2201      	movs	r2, #1
 800730e:	fa02 f303 	lsl.w	r3, r2, r3
 8007312:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	6a1a      	ldr	r2, [r3, #32]
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	43db      	mvns	r3, r3
 800731c:	401a      	ands	r2, r3
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	6a1a      	ldr	r2, [r3, #32]
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	f003 031f 	and.w	r3, r3, #31
 800732c:	6879      	ldr	r1, [r7, #4]
 800732e:	fa01 f303 	lsl.w	r3, r1, r3
 8007332:	431a      	orrs	r2, r3
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	621a      	str	r2, [r3, #32]
}
 8007338:	bf00      	nop
 800733a:	371c      	adds	r7, #28
 800733c:	46bd      	mov	sp, r7
 800733e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007342:	4770      	bx	lr

08007344 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007344:	b480      	push	{r7}
 8007346:	b085      	sub	sp, #20
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
 800734c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007354:	2b01      	cmp	r3, #1
 8007356:	d101      	bne.n	800735c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007358:	2302      	movs	r3, #2
 800735a:	e05a      	b.n	8007412 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2201      	movs	r2, #1
 8007360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2202      	movs	r2, #2
 8007368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	685b      	ldr	r3, [r3, #4]
 8007372:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007382:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	68fa      	ldr	r2, [r7, #12]
 800738a:	4313      	orrs	r3, r2
 800738c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	68fa      	ldr	r2, [r7, #12]
 8007394:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	4a21      	ldr	r2, [pc, #132]	@ (8007420 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d022      	beq.n	80073e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073a8:	d01d      	beq.n	80073e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a1d      	ldr	r2, [pc, #116]	@ (8007424 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d018      	beq.n	80073e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a1b      	ldr	r2, [pc, #108]	@ (8007428 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d013      	beq.n	80073e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	4a1a      	ldr	r2, [pc, #104]	@ (800742c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80073c4:	4293      	cmp	r3, r2
 80073c6:	d00e      	beq.n	80073e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4a18      	ldr	r2, [pc, #96]	@ (8007430 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d009      	beq.n	80073e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	4a17      	ldr	r2, [pc, #92]	@ (8007434 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d004      	beq.n	80073e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	4a15      	ldr	r2, [pc, #84]	@ (8007438 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d10c      	bne.n	8007400 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80073ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	685b      	ldr	r3, [r3, #4]
 80073f2:	68ba      	ldr	r2, [r7, #8]
 80073f4:	4313      	orrs	r3, r2
 80073f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	68ba      	ldr	r2, [r7, #8]
 80073fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2201      	movs	r2, #1
 8007404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2200      	movs	r2, #0
 800740c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007410:	2300      	movs	r3, #0
}
 8007412:	4618      	mov	r0, r3
 8007414:	3714      	adds	r7, #20
 8007416:	46bd      	mov	sp, r7
 8007418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741c:	4770      	bx	lr
 800741e:	bf00      	nop
 8007420:	40010000 	.word	0x40010000
 8007424:	40000400 	.word	0x40000400
 8007428:	40000800 	.word	0x40000800
 800742c:	40000c00 	.word	0x40000c00
 8007430:	40010400 	.word	0x40010400
 8007434:	40014000 	.word	0x40014000
 8007438:	40001800 	.word	0x40001800

0800743c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800743c:	b480      	push	{r7}
 800743e:	b085      	sub	sp, #20
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007446:	2300      	movs	r3, #0
 8007448:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007450:	2b01      	cmp	r3, #1
 8007452:	d101      	bne.n	8007458 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007454:	2302      	movs	r3, #2
 8007456:	e03d      	b.n	80074d4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2201      	movs	r2, #1
 800745c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	68db      	ldr	r3, [r3, #12]
 800746a:	4313      	orrs	r3, r2
 800746c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	689b      	ldr	r3, [r3, #8]
 8007478:	4313      	orrs	r3, r2
 800747a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	4313      	orrs	r3, r2
 8007488:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4313      	orrs	r3, r2
 8007496:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	691b      	ldr	r3, [r3, #16]
 80074a2:	4313      	orrs	r3, r2
 80074a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	695b      	ldr	r3, [r3, #20]
 80074b0:	4313      	orrs	r3, r2
 80074b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	69db      	ldr	r3, [r3, #28]
 80074be:	4313      	orrs	r3, r2
 80074c0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	68fa      	ldr	r2, [r7, #12]
 80074c8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80074d2:	2300      	movs	r3, #0
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3714      	adds	r7, #20
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr

080074e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b083      	sub	sp, #12
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80074e8:	bf00      	nop
 80074ea:	370c      	adds	r7, #12
 80074ec:	46bd      	mov	sp, r7
 80074ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f2:	4770      	bx	lr

080074f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80074f4:	b480      	push	{r7}
 80074f6:	b083      	sub	sp, #12
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80074fc:	bf00      	nop
 80074fe:	370c      	adds	r7, #12
 8007500:	46bd      	mov	sp, r7
 8007502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007506:	4770      	bx	lr

08007508 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b082      	sub	sp, #8
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d101      	bne.n	800751a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007516:	2301      	movs	r3, #1
 8007518:	e042      	b.n	80075a0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007520:	b2db      	uxtb	r3, r3
 8007522:	2b00      	cmp	r3, #0
 8007524:	d106      	bne.n	8007534 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f7fb fe58 	bl	80031e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2224      	movs	r2, #36	@ 0x24
 8007538:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	68da      	ldr	r2, [r3, #12]
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800754a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f000 ffa1 	bl	8008494 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	691a      	ldr	r2, [r3, #16]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007560:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	695a      	ldr	r2, [r3, #20]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007570:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	68da      	ldr	r2, [r3, #12]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007580:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2200      	movs	r2, #0
 8007586:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2220      	movs	r2, #32
 800758c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2220      	movs	r2, #32
 8007594:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2200      	movs	r2, #0
 800759c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800759e:	2300      	movs	r3, #0
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	3708      	adds	r7, #8
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bd80      	pop	{r7, pc}

080075a8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b08a      	sub	sp, #40	@ 0x28
 80075ac:	af02      	add	r7, sp, #8
 80075ae:	60f8      	str	r0, [r7, #12]
 80075b0:	60b9      	str	r1, [r7, #8]
 80075b2:	603b      	str	r3, [r7, #0]
 80075b4:	4613      	mov	r3, r2
 80075b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80075b8:	2300      	movs	r3, #0
 80075ba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075c2:	b2db      	uxtb	r3, r3
 80075c4:	2b20      	cmp	r3, #32
 80075c6:	d175      	bne.n	80076b4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d002      	beq.n	80075d4 <HAL_UART_Transmit+0x2c>
 80075ce:	88fb      	ldrh	r3, [r7, #6]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d101      	bne.n	80075d8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80075d4:	2301      	movs	r3, #1
 80075d6:	e06e      	b.n	80076b6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2200      	movs	r2, #0
 80075dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	2221      	movs	r2, #33	@ 0x21
 80075e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80075e6:	f7fc f823 	bl	8003630 <HAL_GetTick>
 80075ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	88fa      	ldrh	r2, [r7, #6]
 80075f0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	88fa      	ldrh	r2, [r7, #6]
 80075f6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	689b      	ldr	r3, [r3, #8]
 80075fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007600:	d108      	bne.n	8007614 <HAL_UART_Transmit+0x6c>
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	691b      	ldr	r3, [r3, #16]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d104      	bne.n	8007614 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800760a:	2300      	movs	r3, #0
 800760c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800760e:	68bb      	ldr	r3, [r7, #8]
 8007610:	61bb      	str	r3, [r7, #24]
 8007612:	e003      	b.n	800761c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007618:	2300      	movs	r3, #0
 800761a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800761c:	e02e      	b.n	800767c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	9300      	str	r3, [sp, #0]
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	2200      	movs	r2, #0
 8007626:	2180      	movs	r1, #128	@ 0x80
 8007628:	68f8      	ldr	r0, [r7, #12]
 800762a:	f000 fc71 	bl	8007f10 <UART_WaitOnFlagUntilTimeout>
 800762e:	4603      	mov	r3, r0
 8007630:	2b00      	cmp	r3, #0
 8007632:	d005      	beq.n	8007640 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	2220      	movs	r2, #32
 8007638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800763c:	2303      	movs	r3, #3
 800763e:	e03a      	b.n	80076b6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007640:	69fb      	ldr	r3, [r7, #28]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d10b      	bne.n	800765e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007646:	69bb      	ldr	r3, [r7, #24]
 8007648:	881b      	ldrh	r3, [r3, #0]
 800764a:	461a      	mov	r2, r3
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007654:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007656:	69bb      	ldr	r3, [r7, #24]
 8007658:	3302      	adds	r3, #2
 800765a:	61bb      	str	r3, [r7, #24]
 800765c:	e007      	b.n	800766e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800765e:	69fb      	ldr	r3, [r7, #28]
 8007660:	781a      	ldrb	r2, [r3, #0]
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007668:	69fb      	ldr	r3, [r7, #28]
 800766a:	3301      	adds	r3, #1
 800766c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007672:	b29b      	uxth	r3, r3
 8007674:	3b01      	subs	r3, #1
 8007676:	b29a      	uxth	r2, r3
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007680:	b29b      	uxth	r3, r3
 8007682:	2b00      	cmp	r3, #0
 8007684:	d1cb      	bne.n	800761e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	9300      	str	r3, [sp, #0]
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	2200      	movs	r2, #0
 800768e:	2140      	movs	r1, #64	@ 0x40
 8007690:	68f8      	ldr	r0, [r7, #12]
 8007692:	f000 fc3d 	bl	8007f10 <UART_WaitOnFlagUntilTimeout>
 8007696:	4603      	mov	r3, r0
 8007698:	2b00      	cmp	r3, #0
 800769a:	d005      	beq.n	80076a8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2220      	movs	r2, #32
 80076a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80076a4:	2303      	movs	r3, #3
 80076a6:	e006      	b.n	80076b6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	2220      	movs	r2, #32
 80076ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80076b0:	2300      	movs	r3, #0
 80076b2:	e000      	b.n	80076b6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80076b4:	2302      	movs	r3, #2
  }
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3720      	adds	r7, #32
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}

080076be <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80076be:	b580      	push	{r7, lr}
 80076c0:	b08c      	sub	sp, #48	@ 0x30
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	60f8      	str	r0, [r7, #12]
 80076c6:	60b9      	str	r1, [r7, #8]
 80076c8:	4613      	mov	r3, r2
 80076ca:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80076d2:	b2db      	uxtb	r3, r3
 80076d4:	2b20      	cmp	r3, #32
 80076d6:	d146      	bne.n	8007766 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d002      	beq.n	80076e4 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80076de:	88fb      	ldrh	r3, [r7, #6]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d101      	bne.n	80076e8 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80076e4:	2301      	movs	r3, #1
 80076e6:	e03f      	b.n	8007768 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2201      	movs	r2, #1
 80076ec:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	2200      	movs	r2, #0
 80076f2:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80076f4:	88fb      	ldrh	r3, [r7, #6]
 80076f6:	461a      	mov	r2, r3
 80076f8:	68b9      	ldr	r1, [r7, #8]
 80076fa:	68f8      	ldr	r0, [r7, #12]
 80076fc:	f000 fc62 	bl	8007fc4 <UART_Start_Receive_DMA>
 8007700:	4603      	mov	r3, r0
 8007702:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800770a:	2b01      	cmp	r3, #1
 800770c:	d125      	bne.n	800775a <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 800770e:	2300      	movs	r3, #0
 8007710:	613b      	str	r3, [r7, #16]
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	613b      	str	r3, [r7, #16]
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	685b      	ldr	r3, [r3, #4]
 8007720:	613b      	str	r3, [r7, #16]
 8007722:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	330c      	adds	r3, #12
 800772a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800772c:	69bb      	ldr	r3, [r7, #24]
 800772e:	e853 3f00 	ldrex	r3, [r3]
 8007732:	617b      	str	r3, [r7, #20]
   return(result);
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	f043 0310 	orr.w	r3, r3, #16
 800773a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	330c      	adds	r3, #12
 8007742:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007744:	627a      	str	r2, [r7, #36]	@ 0x24
 8007746:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007748:	6a39      	ldr	r1, [r7, #32]
 800774a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800774c:	e841 2300 	strex	r3, r2, [r1]
 8007750:	61fb      	str	r3, [r7, #28]
   return(result);
 8007752:	69fb      	ldr	r3, [r7, #28]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d1e5      	bne.n	8007724 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8007758:	e002      	b.n	8007760 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800775a:	2301      	movs	r3, #1
 800775c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8007760:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007764:	e000      	b.n	8007768 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8007766:	2302      	movs	r3, #2
  }
}
 8007768:	4618      	mov	r0, r3
 800776a:	3730      	adds	r7, #48	@ 0x30
 800776c:	46bd      	mov	sp, r7
 800776e:	bd80      	pop	{r7, pc}

08007770 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b0ba      	sub	sp, #232	@ 0xe8
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	68db      	ldr	r3, [r3, #12]
 8007788:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	695b      	ldr	r3, [r3, #20]
 8007792:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007796:	2300      	movs	r3, #0
 8007798:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800779c:	2300      	movs	r3, #0
 800779e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80077a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077a6:	f003 030f 	and.w	r3, r3, #15
 80077aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80077ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d10f      	bne.n	80077d6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80077b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077ba:	f003 0320 	and.w	r3, r3, #32
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d009      	beq.n	80077d6 <HAL_UART_IRQHandler+0x66>
 80077c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077c6:	f003 0320 	and.w	r3, r3, #32
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d003      	beq.n	80077d6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f000 fda2 	bl	8008318 <UART_Receive_IT>
      return;
 80077d4:	e273      	b.n	8007cbe <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80077d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80077da:	2b00      	cmp	r3, #0
 80077dc:	f000 80de 	beq.w	800799c <HAL_UART_IRQHandler+0x22c>
 80077e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80077e4:	f003 0301 	and.w	r3, r3, #1
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d106      	bne.n	80077fa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80077ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077f0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	f000 80d1 	beq.w	800799c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80077fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077fe:	f003 0301 	and.w	r3, r3, #1
 8007802:	2b00      	cmp	r3, #0
 8007804:	d00b      	beq.n	800781e <HAL_UART_IRQHandler+0xae>
 8007806:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800780a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800780e:	2b00      	cmp	r3, #0
 8007810:	d005      	beq.n	800781e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007816:	f043 0201 	orr.w	r2, r3, #1
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800781e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007822:	f003 0304 	and.w	r3, r3, #4
 8007826:	2b00      	cmp	r3, #0
 8007828:	d00b      	beq.n	8007842 <HAL_UART_IRQHandler+0xd2>
 800782a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800782e:	f003 0301 	and.w	r3, r3, #1
 8007832:	2b00      	cmp	r3, #0
 8007834:	d005      	beq.n	8007842 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800783a:	f043 0202 	orr.w	r2, r3, #2
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007846:	f003 0302 	and.w	r3, r3, #2
 800784a:	2b00      	cmp	r3, #0
 800784c:	d00b      	beq.n	8007866 <HAL_UART_IRQHandler+0xf6>
 800784e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007852:	f003 0301 	and.w	r3, r3, #1
 8007856:	2b00      	cmp	r3, #0
 8007858:	d005      	beq.n	8007866 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800785e:	f043 0204 	orr.w	r2, r3, #4
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007866:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800786a:	f003 0308 	and.w	r3, r3, #8
 800786e:	2b00      	cmp	r3, #0
 8007870:	d011      	beq.n	8007896 <HAL_UART_IRQHandler+0x126>
 8007872:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007876:	f003 0320 	and.w	r3, r3, #32
 800787a:	2b00      	cmp	r3, #0
 800787c:	d105      	bne.n	800788a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800787e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007882:	f003 0301 	and.w	r3, r3, #1
 8007886:	2b00      	cmp	r3, #0
 8007888:	d005      	beq.n	8007896 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800788e:	f043 0208 	orr.w	r2, r3, #8
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800789a:	2b00      	cmp	r3, #0
 800789c:	f000 820a 	beq.w	8007cb4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80078a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078a4:	f003 0320 	and.w	r3, r3, #32
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d008      	beq.n	80078be <HAL_UART_IRQHandler+0x14e>
 80078ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078b0:	f003 0320 	and.w	r3, r3, #32
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d002      	beq.n	80078be <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f000 fd2d 	bl	8008318 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	695b      	ldr	r3, [r3, #20]
 80078c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078c8:	2b40      	cmp	r3, #64	@ 0x40
 80078ca:	bf0c      	ite	eq
 80078cc:	2301      	moveq	r3, #1
 80078ce:	2300      	movne	r3, #0
 80078d0:	b2db      	uxtb	r3, r3
 80078d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078da:	f003 0308 	and.w	r3, r3, #8
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d103      	bne.n	80078ea <HAL_UART_IRQHandler+0x17a>
 80078e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d04f      	beq.n	800798a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f000 fc38 	bl	8008160 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	695b      	ldr	r3, [r3, #20]
 80078f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078fa:	2b40      	cmp	r3, #64	@ 0x40
 80078fc:	d141      	bne.n	8007982 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	3314      	adds	r3, #20
 8007904:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007908:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800790c:	e853 3f00 	ldrex	r3, [r3]
 8007910:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007914:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007918:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800791c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	3314      	adds	r3, #20
 8007926:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800792a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800792e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007932:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007936:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800793a:	e841 2300 	strex	r3, r2, [r1]
 800793e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007942:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007946:	2b00      	cmp	r3, #0
 8007948:	d1d9      	bne.n	80078fe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800794e:	2b00      	cmp	r3, #0
 8007950:	d013      	beq.n	800797a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007956:	4a8a      	ldr	r2, [pc, #552]	@ (8007b80 <HAL_UART_IRQHandler+0x410>)
 8007958:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800795e:	4618      	mov	r0, r3
 8007960:	f7fc f91e 	bl	8003ba0 <HAL_DMA_Abort_IT>
 8007964:	4603      	mov	r3, r0
 8007966:	2b00      	cmp	r3, #0
 8007968:	d016      	beq.n	8007998 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800796e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007970:	687a      	ldr	r2, [r7, #4]
 8007972:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007974:	4610      	mov	r0, r2
 8007976:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007978:	e00e      	b.n	8007998 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	f000 f9c0 	bl	8007d00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007980:	e00a      	b.n	8007998 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	f000 f9bc 	bl	8007d00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007988:	e006      	b.n	8007998 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f000 f9b8 	bl	8007d00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2200      	movs	r2, #0
 8007994:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007996:	e18d      	b.n	8007cb4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007998:	bf00      	nop
    return;
 800799a:	e18b      	b.n	8007cb4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	f040 8167 	bne.w	8007c74 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80079a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079aa:	f003 0310 	and.w	r3, r3, #16
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	f000 8160 	beq.w	8007c74 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80079b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079b8:	f003 0310 	and.w	r3, r3, #16
 80079bc:	2b00      	cmp	r3, #0
 80079be:	f000 8159 	beq.w	8007c74 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80079c2:	2300      	movs	r3, #0
 80079c4:	60bb      	str	r3, [r7, #8]
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	60bb      	str	r3, [r7, #8]
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	60bb      	str	r3, [r7, #8]
 80079d6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	695b      	ldr	r3, [r3, #20]
 80079de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079e2:	2b40      	cmp	r3, #64	@ 0x40
 80079e4:	f040 80ce 	bne.w	8007b84 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80079f4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	f000 80a9 	beq.w	8007b50 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007a02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007a06:	429a      	cmp	r2, r3
 8007a08:	f080 80a2 	bcs.w	8007b50 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007a12:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a18:	69db      	ldr	r3, [r3, #28]
 8007a1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a1e:	f000 8088 	beq.w	8007b32 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	330c      	adds	r3, #12
 8007a28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a30:	e853 3f00 	ldrex	r3, [r3]
 8007a34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007a38:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007a3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	330c      	adds	r3, #12
 8007a4a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007a4e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007a52:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a56:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007a5a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007a5e:	e841 2300 	strex	r3, r2, [r1]
 8007a62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007a66:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d1d9      	bne.n	8007a22 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	3314      	adds	r3, #20
 8007a74:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a78:	e853 3f00 	ldrex	r3, [r3]
 8007a7c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007a7e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007a80:	f023 0301 	bic.w	r3, r3, #1
 8007a84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	3314      	adds	r3, #20
 8007a8e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007a92:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007a96:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a98:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007a9a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007a9e:	e841 2300 	strex	r3, r2, [r1]
 8007aa2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007aa4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d1e1      	bne.n	8007a6e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	3314      	adds	r3, #20
 8007ab0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007ab4:	e853 3f00 	ldrex	r3, [r3]
 8007ab8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007aba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007abc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ac0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	3314      	adds	r3, #20
 8007aca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007ace:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007ad0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007ad4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007ad6:	e841 2300 	strex	r3, r2, [r1]
 8007ada:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007adc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d1e3      	bne.n	8007aaa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2220      	movs	r2, #32
 8007ae6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2200      	movs	r2, #0
 8007aee:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	330c      	adds	r3, #12
 8007af6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007afa:	e853 3f00 	ldrex	r3, [r3]
 8007afe:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007b00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b02:	f023 0310 	bic.w	r3, r3, #16
 8007b06:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	330c      	adds	r3, #12
 8007b10:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007b14:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007b16:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b18:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007b1a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007b1c:	e841 2300 	strex	r3, r2, [r1]
 8007b20:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007b22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d1e3      	bne.n	8007af0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f7fb ffc7 	bl	8003ac0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2202      	movs	r2, #2
 8007b36:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	1ad3      	subs	r3, r2, r3
 8007b44:	b29b      	uxth	r3, r3
 8007b46:	4619      	mov	r1, r3
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f004 ff49 	bl	800c9e0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007b4e:	e0b3      	b.n	8007cb8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b54:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	f040 80ad 	bne.w	8007cb8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b62:	69db      	ldr	r3, [r3, #28]
 8007b64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b68:	f040 80a6 	bne.w	8007cb8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2202      	movs	r2, #2
 8007b70:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b76:	4619      	mov	r1, r3
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f004 ff31 	bl	800c9e0 <HAL_UARTEx_RxEventCallback>
      return;
 8007b7e:	e09b      	b.n	8007cb8 <HAL_UART_IRQHandler+0x548>
 8007b80:	08008227 	.word	0x08008227
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007b8c:	b29b      	uxth	r3, r3
 8007b8e:	1ad3      	subs	r3, r2, r3
 8007b90:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007b98:	b29b      	uxth	r3, r3
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	f000 808e 	beq.w	8007cbc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8007ba0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	f000 8089 	beq.w	8007cbc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	330c      	adds	r3, #12
 8007bb0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bb4:	e853 3f00 	ldrex	r3, [r3]
 8007bb8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007bba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bbc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007bc0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	330c      	adds	r3, #12
 8007bca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007bce:	647a      	str	r2, [r7, #68]	@ 0x44
 8007bd0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007bd4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007bd6:	e841 2300 	strex	r3, r2, [r1]
 8007bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007bdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d1e3      	bne.n	8007baa <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	3314      	adds	r3, #20
 8007be8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bec:	e853 3f00 	ldrex	r3, [r3]
 8007bf0:	623b      	str	r3, [r7, #32]
   return(result);
 8007bf2:	6a3b      	ldr	r3, [r7, #32]
 8007bf4:	f023 0301 	bic.w	r3, r3, #1
 8007bf8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	3314      	adds	r3, #20
 8007c02:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007c06:	633a      	str	r2, [r7, #48]	@ 0x30
 8007c08:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c0e:	e841 2300 	strex	r3, r2, [r1]
 8007c12:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d1e3      	bne.n	8007be2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2220      	movs	r2, #32
 8007c1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2200      	movs	r2, #0
 8007c26:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	330c      	adds	r3, #12
 8007c2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c30:	693b      	ldr	r3, [r7, #16]
 8007c32:	e853 3f00 	ldrex	r3, [r3]
 8007c36:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f023 0310 	bic.w	r3, r3, #16
 8007c3e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	330c      	adds	r3, #12
 8007c48:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007c4c:	61fa      	str	r2, [r7, #28]
 8007c4e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c50:	69b9      	ldr	r1, [r7, #24]
 8007c52:	69fa      	ldr	r2, [r7, #28]
 8007c54:	e841 2300 	strex	r3, r2, [r1]
 8007c58:	617b      	str	r3, [r7, #20]
   return(result);
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d1e3      	bne.n	8007c28 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2202      	movs	r2, #2
 8007c64:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007c66:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007c6a:	4619      	mov	r1, r3
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	f004 feb7 	bl	800c9e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007c72:	e023      	b.n	8007cbc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007c74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d009      	beq.n	8007c94 <HAL_UART_IRQHandler+0x524>
 8007c80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d003      	beq.n	8007c94 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8007c8c:	6878      	ldr	r0, [r7, #4]
 8007c8e:	f000 fadb 	bl	8008248 <UART_Transmit_IT>
    return;
 8007c92:	e014      	b.n	8007cbe <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007c94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d00e      	beq.n	8007cbe <HAL_UART_IRQHandler+0x54e>
 8007ca0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ca4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d008      	beq.n	8007cbe <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007cac:	6878      	ldr	r0, [r7, #4]
 8007cae:	f000 fb1b 	bl	80082e8 <UART_EndTransmit_IT>
    return;
 8007cb2:	e004      	b.n	8007cbe <HAL_UART_IRQHandler+0x54e>
    return;
 8007cb4:	bf00      	nop
 8007cb6:	e002      	b.n	8007cbe <HAL_UART_IRQHandler+0x54e>
      return;
 8007cb8:	bf00      	nop
 8007cba:	e000      	b.n	8007cbe <HAL_UART_IRQHandler+0x54e>
      return;
 8007cbc:	bf00      	nop
  }
}
 8007cbe:	37e8      	adds	r7, #232	@ 0xe8
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}

08007cc4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b083      	sub	sp, #12
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007ccc:	bf00      	nop
 8007cce:	370c      	adds	r7, #12
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd6:	4770      	bx	lr

08007cd8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007cd8:	b480      	push	{r7}
 8007cda:	b083      	sub	sp, #12
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007ce0:	bf00      	nop
 8007ce2:	370c      	adds	r7, #12
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cea:	4770      	bx	lr

08007cec <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007cec:	b480      	push	{r7}
 8007cee:	b083      	sub	sp, #12
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007cf4:	bf00      	nop
 8007cf6:	370c      	adds	r7, #12
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfe:	4770      	bx	lr

08007d00 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007d00:	b480      	push	{r7}
 8007d02:	b083      	sub	sp, #12
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007d08:	bf00      	nop
 8007d0a:	370c      	adds	r7, #12
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d12:	4770      	bx	lr

08007d14 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b09c      	sub	sp, #112	@ 0x70
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d20:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d172      	bne.n	8007e16 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007d30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d32:	2200      	movs	r2, #0
 8007d34:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	330c      	adds	r3, #12
 8007d3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d40:	e853 3f00 	ldrex	r3, [r3]
 8007d44:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007d46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	330c      	adds	r3, #12
 8007d54:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007d56:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007d58:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d5a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007d5c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007d5e:	e841 2300 	strex	r3, r2, [r1]
 8007d62:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007d64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d1e5      	bne.n	8007d36 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	3314      	adds	r3, #20
 8007d70:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d74:	e853 3f00 	ldrex	r3, [r3]
 8007d78:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d7c:	f023 0301 	bic.w	r3, r3, #1
 8007d80:	667b      	str	r3, [r7, #100]	@ 0x64
 8007d82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	3314      	adds	r3, #20
 8007d88:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007d8a:	647a      	str	r2, [r7, #68]	@ 0x44
 8007d8c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d8e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d92:	e841 2300 	strex	r3, r2, [r1]
 8007d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d1e5      	bne.n	8007d6a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	3314      	adds	r3, #20
 8007da4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da8:	e853 3f00 	ldrex	r3, [r3]
 8007dac:	623b      	str	r3, [r7, #32]
   return(result);
 8007dae:	6a3b      	ldr	r3, [r7, #32]
 8007db0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007db4:	663b      	str	r3, [r7, #96]	@ 0x60
 8007db6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	3314      	adds	r3, #20
 8007dbc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007dbe:	633a      	str	r2, [r7, #48]	@ 0x30
 8007dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dc2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007dc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007dc6:	e841 2300 	strex	r3, r2, [r1]
 8007dca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d1e5      	bne.n	8007d9e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007dd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007dd4:	2220      	movs	r2, #32
 8007dd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007dda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dde:	2b01      	cmp	r3, #1
 8007de0:	d119      	bne.n	8007e16 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007de2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	330c      	adds	r3, #12
 8007de8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dea:	693b      	ldr	r3, [r7, #16]
 8007dec:	e853 3f00 	ldrex	r3, [r3]
 8007df0:	60fb      	str	r3, [r7, #12]
   return(result);
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	f023 0310 	bic.w	r3, r3, #16
 8007df8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007dfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	330c      	adds	r3, #12
 8007e00:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007e02:	61fa      	str	r2, [r7, #28]
 8007e04:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e06:	69b9      	ldr	r1, [r7, #24]
 8007e08:	69fa      	ldr	r2, [r7, #28]
 8007e0a:	e841 2300 	strex	r3, r2, [r1]
 8007e0e:	617b      	str	r3, [r7, #20]
   return(result);
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d1e5      	bne.n	8007de2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e18:	2200      	movs	r2, #0
 8007e1a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	d106      	bne.n	8007e32 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e26:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007e28:	4619      	mov	r1, r3
 8007e2a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007e2c:	f004 fdd8 	bl	800c9e0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007e30:	e002      	b.n	8007e38 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007e32:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007e34:	f7ff ff50 	bl	8007cd8 <HAL_UART_RxCpltCallback>
}
 8007e38:	bf00      	nop
 8007e3a:	3770      	adds	r7, #112	@ 0x70
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bd80      	pop	{r7, pc}

08007e40 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b084      	sub	sp, #16
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e4c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	2201      	movs	r2, #1
 8007e52:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e58:	2b01      	cmp	r3, #1
 8007e5a:	d108      	bne.n	8007e6e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007e60:	085b      	lsrs	r3, r3, #1
 8007e62:	b29b      	uxth	r3, r3
 8007e64:	4619      	mov	r1, r3
 8007e66:	68f8      	ldr	r0, [r7, #12]
 8007e68:	f004 fdba 	bl	800c9e0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007e6c:	e002      	b.n	8007e74 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007e6e:	68f8      	ldr	r0, [r7, #12]
 8007e70:	f7ff ff3c 	bl	8007cec <HAL_UART_RxHalfCpltCallback>
}
 8007e74:	bf00      	nop
 8007e76:	3710      	adds	r7, #16
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	bd80      	pop	{r7, pc}

08007e7c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b084      	sub	sp, #16
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007e84:	2300      	movs	r3, #0
 8007e86:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e8c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	695b      	ldr	r3, [r3, #20]
 8007e94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e98:	2b80      	cmp	r3, #128	@ 0x80
 8007e9a:	bf0c      	ite	eq
 8007e9c:	2301      	moveq	r3, #1
 8007e9e:	2300      	movne	r3, #0
 8007ea0:	b2db      	uxtb	r3, r3
 8007ea2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007ea4:	68bb      	ldr	r3, [r7, #8]
 8007ea6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007eaa:	b2db      	uxtb	r3, r3
 8007eac:	2b21      	cmp	r3, #33	@ 0x21
 8007eae:	d108      	bne.n	8007ec2 <UART_DMAError+0x46>
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d005      	beq.n	8007ec2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007ebc:	68b8      	ldr	r0, [r7, #8]
 8007ebe:	f000 f927 	bl	8008110 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	695b      	ldr	r3, [r3, #20]
 8007ec8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ecc:	2b40      	cmp	r3, #64	@ 0x40
 8007ece:	bf0c      	ite	eq
 8007ed0:	2301      	moveq	r3, #1
 8007ed2:	2300      	movne	r3, #0
 8007ed4:	b2db      	uxtb	r3, r3
 8007ed6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007ede:	b2db      	uxtb	r3, r3
 8007ee0:	2b22      	cmp	r3, #34	@ 0x22
 8007ee2:	d108      	bne.n	8007ef6 <UART_DMAError+0x7a>
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d005      	beq.n	8007ef6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	2200      	movs	r2, #0
 8007eee:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007ef0:	68b8      	ldr	r0, [r7, #8]
 8007ef2:	f000 f935 	bl	8008160 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007efa:	f043 0210 	orr.w	r2, r3, #16
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f02:	68b8      	ldr	r0, [r7, #8]
 8007f04:	f7ff fefc 	bl	8007d00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f08:	bf00      	nop
 8007f0a:	3710      	adds	r7, #16
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}

08007f10 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b086      	sub	sp, #24
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	60f8      	str	r0, [r7, #12]
 8007f18:	60b9      	str	r1, [r7, #8]
 8007f1a:	603b      	str	r3, [r7, #0]
 8007f1c:	4613      	mov	r3, r2
 8007f1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f20:	e03b      	b.n	8007f9a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f22:	6a3b      	ldr	r3, [r7, #32]
 8007f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f28:	d037      	beq.n	8007f9a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f2a:	f7fb fb81 	bl	8003630 <HAL_GetTick>
 8007f2e:	4602      	mov	r2, r0
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	1ad3      	subs	r3, r2, r3
 8007f34:	6a3a      	ldr	r2, [r7, #32]
 8007f36:	429a      	cmp	r2, r3
 8007f38:	d302      	bcc.n	8007f40 <UART_WaitOnFlagUntilTimeout+0x30>
 8007f3a:	6a3b      	ldr	r3, [r7, #32]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d101      	bne.n	8007f44 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007f40:	2303      	movs	r3, #3
 8007f42:	e03a      	b.n	8007fba <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	68db      	ldr	r3, [r3, #12]
 8007f4a:	f003 0304 	and.w	r3, r3, #4
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d023      	beq.n	8007f9a <UART_WaitOnFlagUntilTimeout+0x8a>
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	2b80      	cmp	r3, #128	@ 0x80
 8007f56:	d020      	beq.n	8007f9a <UART_WaitOnFlagUntilTimeout+0x8a>
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	2b40      	cmp	r3, #64	@ 0x40
 8007f5c:	d01d      	beq.n	8007f9a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f003 0308 	and.w	r3, r3, #8
 8007f68:	2b08      	cmp	r3, #8
 8007f6a:	d116      	bne.n	8007f9a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	617b      	str	r3, [r7, #20]
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	617b      	str	r3, [r7, #20]
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	685b      	ldr	r3, [r3, #4]
 8007f7e:	617b      	str	r3, [r7, #20]
 8007f80:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f82:	68f8      	ldr	r0, [r7, #12]
 8007f84:	f000 f8ec 	bl	8008160 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	2208      	movs	r2, #8
 8007f8c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2200      	movs	r2, #0
 8007f92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007f96:	2301      	movs	r3, #1
 8007f98:	e00f      	b.n	8007fba <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	681a      	ldr	r2, [r3, #0]
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	4013      	ands	r3, r2
 8007fa4:	68ba      	ldr	r2, [r7, #8]
 8007fa6:	429a      	cmp	r2, r3
 8007fa8:	bf0c      	ite	eq
 8007faa:	2301      	moveq	r3, #1
 8007fac:	2300      	movne	r3, #0
 8007fae:	b2db      	uxtb	r3, r3
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	79fb      	ldrb	r3, [r7, #7]
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	d0b4      	beq.n	8007f22 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007fb8:	2300      	movs	r3, #0
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3718      	adds	r7, #24
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}
	...

08007fc4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b098      	sub	sp, #96	@ 0x60
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	60f8      	str	r0, [r7, #12]
 8007fcc:	60b9      	str	r1, [r7, #8]
 8007fce:	4613      	mov	r3, r2
 8007fd0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007fd2:	68ba      	ldr	r2, [r7, #8]
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	88fa      	ldrh	r2, [r7, #6]
 8007fdc:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	2222      	movs	r2, #34	@ 0x22
 8007fe8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ff0:	4a44      	ldr	r2, [pc, #272]	@ (8008104 <UART_Start_Receive_DMA+0x140>)
 8007ff2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ff8:	4a43      	ldr	r2, [pc, #268]	@ (8008108 <UART_Start_Receive_DMA+0x144>)
 8007ffa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008000:	4a42      	ldr	r2, [pc, #264]	@ (800810c <UART_Start_Receive_DMA+0x148>)
 8008002:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008008:	2200      	movs	r2, #0
 800800a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800800c:	f107 0308 	add.w	r3, r7, #8
 8008010:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	3304      	adds	r3, #4
 800801c:	4619      	mov	r1, r3
 800801e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008020:	681a      	ldr	r2, [r3, #0]
 8008022:	88fb      	ldrh	r3, [r7, #6]
 8008024:	f7fb fcf4 	bl	8003a10 <HAL_DMA_Start_IT>
 8008028:	4603      	mov	r3, r0
 800802a:	2b00      	cmp	r3, #0
 800802c:	d008      	beq.n	8008040 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	2210      	movs	r2, #16
 8008032:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2220      	movs	r2, #32
 8008038:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 800803c:	2301      	movs	r3, #1
 800803e:	e05d      	b.n	80080fc <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008040:	2300      	movs	r3, #0
 8008042:	613b      	str	r3, [r7, #16]
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	613b      	str	r3, [r7, #16]
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	685b      	ldr	r3, [r3, #4]
 8008052:	613b      	str	r3, [r7, #16]
 8008054:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	691b      	ldr	r3, [r3, #16]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d019      	beq.n	8008092 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	330c      	adds	r3, #12
 8008064:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008066:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008068:	e853 3f00 	ldrex	r3, [r3]
 800806c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800806e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008070:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008074:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	330c      	adds	r3, #12
 800807c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800807e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008080:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008082:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008084:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008086:	e841 2300 	strex	r3, r2, [r1]
 800808a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800808c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800808e:	2b00      	cmp	r3, #0
 8008090:	d1e5      	bne.n	800805e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	3314      	adds	r3, #20
 8008098:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800809a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800809c:	e853 3f00 	ldrex	r3, [r3]
 80080a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80080a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080a4:	f043 0301 	orr.w	r3, r3, #1
 80080a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	3314      	adds	r3, #20
 80080b0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80080b2:	63ba      	str	r2, [r7, #56]	@ 0x38
 80080b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080b6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80080b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80080ba:	e841 2300 	strex	r3, r2, [r1]
 80080be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80080c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d1e5      	bne.n	8008092 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	3314      	adds	r3, #20
 80080cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ce:	69bb      	ldr	r3, [r7, #24]
 80080d0:	e853 3f00 	ldrex	r3, [r3]
 80080d4:	617b      	str	r3, [r7, #20]
   return(result);
 80080d6:	697b      	ldr	r3, [r7, #20]
 80080d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80080dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	3314      	adds	r3, #20
 80080e4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80080e6:	627a      	str	r2, [r7, #36]	@ 0x24
 80080e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ea:	6a39      	ldr	r1, [r7, #32]
 80080ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080ee:	e841 2300 	strex	r3, r2, [r1]
 80080f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80080f4:	69fb      	ldr	r3, [r7, #28]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d1e5      	bne.n	80080c6 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 80080fa:	2300      	movs	r3, #0
}
 80080fc:	4618      	mov	r0, r3
 80080fe:	3760      	adds	r7, #96	@ 0x60
 8008100:	46bd      	mov	sp, r7
 8008102:	bd80      	pop	{r7, pc}
 8008104:	08007d15 	.word	0x08007d15
 8008108:	08007e41 	.word	0x08007e41
 800810c:	08007e7d 	.word	0x08007e7d

08008110 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008110:	b480      	push	{r7}
 8008112:	b089      	sub	sp, #36	@ 0x24
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	330c      	adds	r3, #12
 800811e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	e853 3f00 	ldrex	r3, [r3]
 8008126:	60bb      	str	r3, [r7, #8]
   return(result);
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800812e:	61fb      	str	r3, [r7, #28]
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	330c      	adds	r3, #12
 8008136:	69fa      	ldr	r2, [r7, #28]
 8008138:	61ba      	str	r2, [r7, #24]
 800813a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800813c:	6979      	ldr	r1, [r7, #20]
 800813e:	69ba      	ldr	r2, [r7, #24]
 8008140:	e841 2300 	strex	r3, r2, [r1]
 8008144:	613b      	str	r3, [r7, #16]
   return(result);
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d1e5      	bne.n	8008118 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2220      	movs	r2, #32
 8008150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8008154:	bf00      	nop
 8008156:	3724      	adds	r7, #36	@ 0x24
 8008158:	46bd      	mov	sp, r7
 800815a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815e:	4770      	bx	lr

08008160 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008160:	b480      	push	{r7}
 8008162:	b095      	sub	sp, #84	@ 0x54
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	330c      	adds	r3, #12
 800816e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008170:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008172:	e853 3f00 	ldrex	r3, [r3]
 8008176:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800817a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800817e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	330c      	adds	r3, #12
 8008186:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008188:	643a      	str	r2, [r7, #64]	@ 0x40
 800818a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800818c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800818e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008190:	e841 2300 	strex	r3, r2, [r1]
 8008194:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008198:	2b00      	cmp	r3, #0
 800819a:	d1e5      	bne.n	8008168 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	3314      	adds	r3, #20
 80081a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a4:	6a3b      	ldr	r3, [r7, #32]
 80081a6:	e853 3f00 	ldrex	r3, [r3]
 80081aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80081ac:	69fb      	ldr	r3, [r7, #28]
 80081ae:	f023 0301 	bic.w	r3, r3, #1
 80081b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	3314      	adds	r3, #20
 80081ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80081bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80081be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80081c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80081c4:	e841 2300 	strex	r3, r2, [r1]
 80081c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80081ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d1e5      	bne.n	800819c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081d4:	2b01      	cmp	r3, #1
 80081d6:	d119      	bne.n	800820c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	330c      	adds	r3, #12
 80081de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	e853 3f00 	ldrex	r3, [r3]
 80081e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	f023 0310 	bic.w	r3, r3, #16
 80081ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	330c      	adds	r3, #12
 80081f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80081f8:	61ba      	str	r2, [r7, #24]
 80081fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081fc:	6979      	ldr	r1, [r7, #20]
 80081fe:	69ba      	ldr	r2, [r7, #24]
 8008200:	e841 2300 	strex	r3, r2, [r1]
 8008204:	613b      	str	r3, [r7, #16]
   return(result);
 8008206:	693b      	ldr	r3, [r7, #16]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d1e5      	bne.n	80081d8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2220      	movs	r2, #32
 8008210:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2200      	movs	r2, #0
 8008218:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800821a:	bf00      	nop
 800821c:	3754      	adds	r7, #84	@ 0x54
 800821e:	46bd      	mov	sp, r7
 8008220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008224:	4770      	bx	lr

08008226 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008226:	b580      	push	{r7, lr}
 8008228:	b084      	sub	sp, #16
 800822a:	af00      	add	r7, sp, #0
 800822c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008232:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	2200      	movs	r2, #0
 8008238:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800823a:	68f8      	ldr	r0, [r7, #12]
 800823c:	f7ff fd60 	bl	8007d00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008240:	bf00      	nop
 8008242:	3710      	adds	r7, #16
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}

08008248 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008248:	b480      	push	{r7}
 800824a:	b085      	sub	sp, #20
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008256:	b2db      	uxtb	r3, r3
 8008258:	2b21      	cmp	r3, #33	@ 0x21
 800825a:	d13e      	bne.n	80082da <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	689b      	ldr	r3, [r3, #8]
 8008260:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008264:	d114      	bne.n	8008290 <UART_Transmit_IT+0x48>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	691b      	ldr	r3, [r3, #16]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d110      	bne.n	8008290 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6a1b      	ldr	r3, [r3, #32]
 8008272:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	881b      	ldrh	r3, [r3, #0]
 8008278:	461a      	mov	r2, r3
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008282:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6a1b      	ldr	r3, [r3, #32]
 8008288:	1c9a      	adds	r2, r3, #2
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	621a      	str	r2, [r3, #32]
 800828e:	e008      	b.n	80082a2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6a1b      	ldr	r3, [r3, #32]
 8008294:	1c59      	adds	r1, r3, #1
 8008296:	687a      	ldr	r2, [r7, #4]
 8008298:	6211      	str	r1, [r2, #32]
 800829a:	781a      	ldrb	r2, [r3, #0]
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80082a6:	b29b      	uxth	r3, r3
 80082a8:	3b01      	subs	r3, #1
 80082aa:	b29b      	uxth	r3, r3
 80082ac:	687a      	ldr	r2, [r7, #4]
 80082ae:	4619      	mov	r1, r3
 80082b0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d10f      	bne.n	80082d6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	68da      	ldr	r2, [r3, #12]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80082c4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	68da      	ldr	r2, [r3, #12]
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80082d4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80082d6:	2300      	movs	r3, #0
 80082d8:	e000      	b.n	80082dc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80082da:	2302      	movs	r3, #2
  }
}
 80082dc:	4618      	mov	r0, r3
 80082de:	3714      	adds	r7, #20
 80082e0:	46bd      	mov	sp, r7
 80082e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e6:	4770      	bx	lr

080082e8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b082      	sub	sp, #8
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	68da      	ldr	r2, [r3, #12]
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80082fe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2220      	movs	r2, #32
 8008304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008308:	6878      	ldr	r0, [r7, #4]
 800830a:	f7ff fcdb 	bl	8007cc4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800830e:	2300      	movs	r3, #0
}
 8008310:	4618      	mov	r0, r3
 8008312:	3708      	adds	r7, #8
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}

08008318 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b08c      	sub	sp, #48	@ 0x30
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008320:	2300      	movs	r3, #0
 8008322:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008324:	2300      	movs	r3, #0
 8008326:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800832e:	b2db      	uxtb	r3, r3
 8008330:	2b22      	cmp	r3, #34	@ 0x22
 8008332:	f040 80aa 	bne.w	800848a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	689b      	ldr	r3, [r3, #8]
 800833a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800833e:	d115      	bne.n	800836c <UART_Receive_IT+0x54>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	691b      	ldr	r3, [r3, #16]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d111      	bne.n	800836c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800834c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	685b      	ldr	r3, [r3, #4]
 8008354:	b29b      	uxth	r3, r3
 8008356:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800835a:	b29a      	uxth	r2, r3
 800835c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800835e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008364:	1c9a      	adds	r2, r3, #2
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	629a      	str	r2, [r3, #40]	@ 0x28
 800836a:	e024      	b.n	80083b6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008370:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	689b      	ldr	r3, [r3, #8]
 8008376:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800837a:	d007      	beq.n	800838c <UART_Receive_IT+0x74>
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	689b      	ldr	r3, [r3, #8]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d10a      	bne.n	800839a <UART_Receive_IT+0x82>
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	691b      	ldr	r3, [r3, #16]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d106      	bne.n	800839a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	685b      	ldr	r3, [r3, #4]
 8008392:	b2da      	uxtb	r2, r3
 8008394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008396:	701a      	strb	r2, [r3, #0]
 8008398:	e008      	b.n	80083ac <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	685b      	ldr	r3, [r3, #4]
 80083a0:	b2db      	uxtb	r3, r3
 80083a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083a6:	b2da      	uxtb	r2, r3
 80083a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083aa:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083b0:	1c5a      	adds	r2, r3, #1
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80083ba:	b29b      	uxth	r3, r3
 80083bc:	3b01      	subs	r3, #1
 80083be:	b29b      	uxth	r3, r3
 80083c0:	687a      	ldr	r2, [r7, #4]
 80083c2:	4619      	mov	r1, r3
 80083c4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d15d      	bne.n	8008486 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	68da      	ldr	r2, [r3, #12]
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f022 0220 	bic.w	r2, r2, #32
 80083d8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	68da      	ldr	r2, [r3, #12]
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80083e8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	695a      	ldr	r2, [r3, #20]
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f022 0201 	bic.w	r2, r2, #1
 80083f8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2220      	movs	r2, #32
 80083fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2200      	movs	r2, #0
 8008406:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800840c:	2b01      	cmp	r3, #1
 800840e:	d135      	bne.n	800847c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2200      	movs	r2, #0
 8008414:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	330c      	adds	r3, #12
 800841c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800841e:	697b      	ldr	r3, [r7, #20]
 8008420:	e853 3f00 	ldrex	r3, [r3]
 8008424:	613b      	str	r3, [r7, #16]
   return(result);
 8008426:	693b      	ldr	r3, [r7, #16]
 8008428:	f023 0310 	bic.w	r3, r3, #16
 800842c:	627b      	str	r3, [r7, #36]	@ 0x24
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	330c      	adds	r3, #12
 8008434:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008436:	623a      	str	r2, [r7, #32]
 8008438:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800843a:	69f9      	ldr	r1, [r7, #28]
 800843c:	6a3a      	ldr	r2, [r7, #32]
 800843e:	e841 2300 	strex	r3, r2, [r1]
 8008442:	61bb      	str	r3, [r7, #24]
   return(result);
 8008444:	69bb      	ldr	r3, [r7, #24]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d1e5      	bne.n	8008416 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f003 0310 	and.w	r3, r3, #16
 8008454:	2b10      	cmp	r3, #16
 8008456:	d10a      	bne.n	800846e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008458:	2300      	movs	r3, #0
 800845a:	60fb      	str	r3, [r7, #12]
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	60fb      	str	r3, [r7, #12]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	685b      	ldr	r3, [r3, #4]
 800846a:	60fb      	str	r3, [r7, #12]
 800846c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008472:	4619      	mov	r1, r3
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f004 fab3 	bl	800c9e0 <HAL_UARTEx_RxEventCallback>
 800847a:	e002      	b.n	8008482 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800847c:	6878      	ldr	r0, [r7, #4]
 800847e:	f7ff fc2b 	bl	8007cd8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008482:	2300      	movs	r3, #0
 8008484:	e002      	b.n	800848c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008486:	2300      	movs	r3, #0
 8008488:	e000      	b.n	800848c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800848a:	2302      	movs	r3, #2
  }
}
 800848c:	4618      	mov	r0, r3
 800848e:	3730      	adds	r7, #48	@ 0x30
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}

08008494 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008494:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008498:	b0c0      	sub	sp, #256	@ 0x100
 800849a:	af00      	add	r7, sp, #0
 800849c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80084a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	691b      	ldr	r3, [r3, #16]
 80084a8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80084ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084b0:	68d9      	ldr	r1, [r3, #12]
 80084b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	ea40 0301 	orr.w	r3, r0, r1
 80084bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80084be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084c2:	689a      	ldr	r2, [r3, #8]
 80084c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084c8:	691b      	ldr	r3, [r3, #16]
 80084ca:	431a      	orrs	r2, r3
 80084cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084d0:	695b      	ldr	r3, [r3, #20]
 80084d2:	431a      	orrs	r2, r3
 80084d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084d8:	69db      	ldr	r3, [r3, #28]
 80084da:	4313      	orrs	r3, r2
 80084dc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80084e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	68db      	ldr	r3, [r3, #12]
 80084e8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80084ec:	f021 010c 	bic.w	r1, r1, #12
 80084f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084f4:	681a      	ldr	r2, [r3, #0]
 80084f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80084fa:	430b      	orrs	r3, r1
 80084fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80084fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	695b      	ldr	r3, [r3, #20]
 8008506:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800850a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800850e:	6999      	ldr	r1, [r3, #24]
 8008510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008514:	681a      	ldr	r2, [r3, #0]
 8008516:	ea40 0301 	orr.w	r3, r0, r1
 800851a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800851c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008520:	681a      	ldr	r2, [r3, #0]
 8008522:	4b8f      	ldr	r3, [pc, #572]	@ (8008760 <UART_SetConfig+0x2cc>)
 8008524:	429a      	cmp	r2, r3
 8008526:	d005      	beq.n	8008534 <UART_SetConfig+0xa0>
 8008528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800852c:	681a      	ldr	r2, [r3, #0]
 800852e:	4b8d      	ldr	r3, [pc, #564]	@ (8008764 <UART_SetConfig+0x2d0>)
 8008530:	429a      	cmp	r2, r3
 8008532:	d104      	bne.n	800853e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008534:	f7fd fe7c 	bl	8006230 <HAL_RCC_GetPCLK2Freq>
 8008538:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800853c:	e003      	b.n	8008546 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800853e:	f7fd fe63 	bl	8006208 <HAL_RCC_GetPCLK1Freq>
 8008542:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008546:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800854a:	69db      	ldr	r3, [r3, #28]
 800854c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008550:	f040 810c 	bne.w	800876c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008554:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008558:	2200      	movs	r2, #0
 800855a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800855e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008562:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008566:	4622      	mov	r2, r4
 8008568:	462b      	mov	r3, r5
 800856a:	1891      	adds	r1, r2, r2
 800856c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800856e:	415b      	adcs	r3, r3
 8008570:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008572:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008576:	4621      	mov	r1, r4
 8008578:	eb12 0801 	adds.w	r8, r2, r1
 800857c:	4629      	mov	r1, r5
 800857e:	eb43 0901 	adc.w	r9, r3, r1
 8008582:	f04f 0200 	mov.w	r2, #0
 8008586:	f04f 0300 	mov.w	r3, #0
 800858a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800858e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008592:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008596:	4690      	mov	r8, r2
 8008598:	4699      	mov	r9, r3
 800859a:	4623      	mov	r3, r4
 800859c:	eb18 0303 	adds.w	r3, r8, r3
 80085a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80085a4:	462b      	mov	r3, r5
 80085a6:	eb49 0303 	adc.w	r3, r9, r3
 80085aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80085ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	2200      	movs	r2, #0
 80085b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80085ba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80085be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80085c2:	460b      	mov	r3, r1
 80085c4:	18db      	adds	r3, r3, r3
 80085c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80085c8:	4613      	mov	r3, r2
 80085ca:	eb42 0303 	adc.w	r3, r2, r3
 80085ce:	657b      	str	r3, [r7, #84]	@ 0x54
 80085d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80085d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80085d8:	f7f7 fdf6 	bl	80001c8 <__aeabi_uldivmod>
 80085dc:	4602      	mov	r2, r0
 80085de:	460b      	mov	r3, r1
 80085e0:	4b61      	ldr	r3, [pc, #388]	@ (8008768 <UART_SetConfig+0x2d4>)
 80085e2:	fba3 2302 	umull	r2, r3, r3, r2
 80085e6:	095b      	lsrs	r3, r3, #5
 80085e8:	011c      	lsls	r4, r3, #4
 80085ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80085ee:	2200      	movs	r2, #0
 80085f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80085f4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80085f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80085fc:	4642      	mov	r2, r8
 80085fe:	464b      	mov	r3, r9
 8008600:	1891      	adds	r1, r2, r2
 8008602:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008604:	415b      	adcs	r3, r3
 8008606:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008608:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800860c:	4641      	mov	r1, r8
 800860e:	eb12 0a01 	adds.w	sl, r2, r1
 8008612:	4649      	mov	r1, r9
 8008614:	eb43 0b01 	adc.w	fp, r3, r1
 8008618:	f04f 0200 	mov.w	r2, #0
 800861c:	f04f 0300 	mov.w	r3, #0
 8008620:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008624:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008628:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800862c:	4692      	mov	sl, r2
 800862e:	469b      	mov	fp, r3
 8008630:	4643      	mov	r3, r8
 8008632:	eb1a 0303 	adds.w	r3, sl, r3
 8008636:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800863a:	464b      	mov	r3, r9
 800863c:	eb4b 0303 	adc.w	r3, fp, r3
 8008640:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008648:	685b      	ldr	r3, [r3, #4]
 800864a:	2200      	movs	r2, #0
 800864c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008650:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008654:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008658:	460b      	mov	r3, r1
 800865a:	18db      	adds	r3, r3, r3
 800865c:	643b      	str	r3, [r7, #64]	@ 0x40
 800865e:	4613      	mov	r3, r2
 8008660:	eb42 0303 	adc.w	r3, r2, r3
 8008664:	647b      	str	r3, [r7, #68]	@ 0x44
 8008666:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800866a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800866e:	f7f7 fdab 	bl	80001c8 <__aeabi_uldivmod>
 8008672:	4602      	mov	r2, r0
 8008674:	460b      	mov	r3, r1
 8008676:	4611      	mov	r1, r2
 8008678:	4b3b      	ldr	r3, [pc, #236]	@ (8008768 <UART_SetConfig+0x2d4>)
 800867a:	fba3 2301 	umull	r2, r3, r3, r1
 800867e:	095b      	lsrs	r3, r3, #5
 8008680:	2264      	movs	r2, #100	@ 0x64
 8008682:	fb02 f303 	mul.w	r3, r2, r3
 8008686:	1acb      	subs	r3, r1, r3
 8008688:	00db      	lsls	r3, r3, #3
 800868a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800868e:	4b36      	ldr	r3, [pc, #216]	@ (8008768 <UART_SetConfig+0x2d4>)
 8008690:	fba3 2302 	umull	r2, r3, r3, r2
 8008694:	095b      	lsrs	r3, r3, #5
 8008696:	005b      	lsls	r3, r3, #1
 8008698:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800869c:	441c      	add	r4, r3
 800869e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80086a2:	2200      	movs	r2, #0
 80086a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80086a8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80086ac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80086b0:	4642      	mov	r2, r8
 80086b2:	464b      	mov	r3, r9
 80086b4:	1891      	adds	r1, r2, r2
 80086b6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80086b8:	415b      	adcs	r3, r3
 80086ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80086c0:	4641      	mov	r1, r8
 80086c2:	1851      	adds	r1, r2, r1
 80086c4:	6339      	str	r1, [r7, #48]	@ 0x30
 80086c6:	4649      	mov	r1, r9
 80086c8:	414b      	adcs	r3, r1
 80086ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80086cc:	f04f 0200 	mov.w	r2, #0
 80086d0:	f04f 0300 	mov.w	r3, #0
 80086d4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80086d8:	4659      	mov	r1, fp
 80086da:	00cb      	lsls	r3, r1, #3
 80086dc:	4651      	mov	r1, sl
 80086de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80086e2:	4651      	mov	r1, sl
 80086e4:	00ca      	lsls	r2, r1, #3
 80086e6:	4610      	mov	r0, r2
 80086e8:	4619      	mov	r1, r3
 80086ea:	4603      	mov	r3, r0
 80086ec:	4642      	mov	r2, r8
 80086ee:	189b      	adds	r3, r3, r2
 80086f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80086f4:	464b      	mov	r3, r9
 80086f6:	460a      	mov	r2, r1
 80086f8:	eb42 0303 	adc.w	r3, r2, r3
 80086fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008704:	685b      	ldr	r3, [r3, #4]
 8008706:	2200      	movs	r2, #0
 8008708:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800870c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008710:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008714:	460b      	mov	r3, r1
 8008716:	18db      	adds	r3, r3, r3
 8008718:	62bb      	str	r3, [r7, #40]	@ 0x28
 800871a:	4613      	mov	r3, r2
 800871c:	eb42 0303 	adc.w	r3, r2, r3
 8008720:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008722:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008726:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800872a:	f7f7 fd4d 	bl	80001c8 <__aeabi_uldivmod>
 800872e:	4602      	mov	r2, r0
 8008730:	460b      	mov	r3, r1
 8008732:	4b0d      	ldr	r3, [pc, #52]	@ (8008768 <UART_SetConfig+0x2d4>)
 8008734:	fba3 1302 	umull	r1, r3, r3, r2
 8008738:	095b      	lsrs	r3, r3, #5
 800873a:	2164      	movs	r1, #100	@ 0x64
 800873c:	fb01 f303 	mul.w	r3, r1, r3
 8008740:	1ad3      	subs	r3, r2, r3
 8008742:	00db      	lsls	r3, r3, #3
 8008744:	3332      	adds	r3, #50	@ 0x32
 8008746:	4a08      	ldr	r2, [pc, #32]	@ (8008768 <UART_SetConfig+0x2d4>)
 8008748:	fba2 2303 	umull	r2, r3, r2, r3
 800874c:	095b      	lsrs	r3, r3, #5
 800874e:	f003 0207 	and.w	r2, r3, #7
 8008752:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4422      	add	r2, r4
 800875a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800875c:	e106      	b.n	800896c <UART_SetConfig+0x4d8>
 800875e:	bf00      	nop
 8008760:	40011000 	.word	0x40011000
 8008764:	40011400 	.word	0x40011400
 8008768:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800876c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008770:	2200      	movs	r2, #0
 8008772:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008776:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800877a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800877e:	4642      	mov	r2, r8
 8008780:	464b      	mov	r3, r9
 8008782:	1891      	adds	r1, r2, r2
 8008784:	6239      	str	r1, [r7, #32]
 8008786:	415b      	adcs	r3, r3
 8008788:	627b      	str	r3, [r7, #36]	@ 0x24
 800878a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800878e:	4641      	mov	r1, r8
 8008790:	1854      	adds	r4, r2, r1
 8008792:	4649      	mov	r1, r9
 8008794:	eb43 0501 	adc.w	r5, r3, r1
 8008798:	f04f 0200 	mov.w	r2, #0
 800879c:	f04f 0300 	mov.w	r3, #0
 80087a0:	00eb      	lsls	r3, r5, #3
 80087a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80087a6:	00e2      	lsls	r2, r4, #3
 80087a8:	4614      	mov	r4, r2
 80087aa:	461d      	mov	r5, r3
 80087ac:	4643      	mov	r3, r8
 80087ae:	18e3      	adds	r3, r4, r3
 80087b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80087b4:	464b      	mov	r3, r9
 80087b6:	eb45 0303 	adc.w	r3, r5, r3
 80087ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80087be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80087c2:	685b      	ldr	r3, [r3, #4]
 80087c4:	2200      	movs	r2, #0
 80087c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80087ca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80087ce:	f04f 0200 	mov.w	r2, #0
 80087d2:	f04f 0300 	mov.w	r3, #0
 80087d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80087da:	4629      	mov	r1, r5
 80087dc:	008b      	lsls	r3, r1, #2
 80087de:	4621      	mov	r1, r4
 80087e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80087e4:	4621      	mov	r1, r4
 80087e6:	008a      	lsls	r2, r1, #2
 80087e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80087ec:	f7f7 fcec 	bl	80001c8 <__aeabi_uldivmod>
 80087f0:	4602      	mov	r2, r0
 80087f2:	460b      	mov	r3, r1
 80087f4:	4b60      	ldr	r3, [pc, #384]	@ (8008978 <UART_SetConfig+0x4e4>)
 80087f6:	fba3 2302 	umull	r2, r3, r3, r2
 80087fa:	095b      	lsrs	r3, r3, #5
 80087fc:	011c      	lsls	r4, r3, #4
 80087fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008802:	2200      	movs	r2, #0
 8008804:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008808:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800880c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008810:	4642      	mov	r2, r8
 8008812:	464b      	mov	r3, r9
 8008814:	1891      	adds	r1, r2, r2
 8008816:	61b9      	str	r1, [r7, #24]
 8008818:	415b      	adcs	r3, r3
 800881a:	61fb      	str	r3, [r7, #28]
 800881c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008820:	4641      	mov	r1, r8
 8008822:	1851      	adds	r1, r2, r1
 8008824:	6139      	str	r1, [r7, #16]
 8008826:	4649      	mov	r1, r9
 8008828:	414b      	adcs	r3, r1
 800882a:	617b      	str	r3, [r7, #20]
 800882c:	f04f 0200 	mov.w	r2, #0
 8008830:	f04f 0300 	mov.w	r3, #0
 8008834:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008838:	4659      	mov	r1, fp
 800883a:	00cb      	lsls	r3, r1, #3
 800883c:	4651      	mov	r1, sl
 800883e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008842:	4651      	mov	r1, sl
 8008844:	00ca      	lsls	r2, r1, #3
 8008846:	4610      	mov	r0, r2
 8008848:	4619      	mov	r1, r3
 800884a:	4603      	mov	r3, r0
 800884c:	4642      	mov	r2, r8
 800884e:	189b      	adds	r3, r3, r2
 8008850:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008854:	464b      	mov	r3, r9
 8008856:	460a      	mov	r2, r1
 8008858:	eb42 0303 	adc.w	r3, r2, r3
 800885c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008864:	685b      	ldr	r3, [r3, #4]
 8008866:	2200      	movs	r2, #0
 8008868:	67bb      	str	r3, [r7, #120]	@ 0x78
 800886a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800886c:	f04f 0200 	mov.w	r2, #0
 8008870:	f04f 0300 	mov.w	r3, #0
 8008874:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008878:	4649      	mov	r1, r9
 800887a:	008b      	lsls	r3, r1, #2
 800887c:	4641      	mov	r1, r8
 800887e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008882:	4641      	mov	r1, r8
 8008884:	008a      	lsls	r2, r1, #2
 8008886:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800888a:	f7f7 fc9d 	bl	80001c8 <__aeabi_uldivmod>
 800888e:	4602      	mov	r2, r0
 8008890:	460b      	mov	r3, r1
 8008892:	4611      	mov	r1, r2
 8008894:	4b38      	ldr	r3, [pc, #224]	@ (8008978 <UART_SetConfig+0x4e4>)
 8008896:	fba3 2301 	umull	r2, r3, r3, r1
 800889a:	095b      	lsrs	r3, r3, #5
 800889c:	2264      	movs	r2, #100	@ 0x64
 800889e:	fb02 f303 	mul.w	r3, r2, r3
 80088a2:	1acb      	subs	r3, r1, r3
 80088a4:	011b      	lsls	r3, r3, #4
 80088a6:	3332      	adds	r3, #50	@ 0x32
 80088a8:	4a33      	ldr	r2, [pc, #204]	@ (8008978 <UART_SetConfig+0x4e4>)
 80088aa:	fba2 2303 	umull	r2, r3, r2, r3
 80088ae:	095b      	lsrs	r3, r3, #5
 80088b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80088b4:	441c      	add	r4, r3
 80088b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80088ba:	2200      	movs	r2, #0
 80088bc:	673b      	str	r3, [r7, #112]	@ 0x70
 80088be:	677a      	str	r2, [r7, #116]	@ 0x74
 80088c0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80088c4:	4642      	mov	r2, r8
 80088c6:	464b      	mov	r3, r9
 80088c8:	1891      	adds	r1, r2, r2
 80088ca:	60b9      	str	r1, [r7, #8]
 80088cc:	415b      	adcs	r3, r3
 80088ce:	60fb      	str	r3, [r7, #12]
 80088d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80088d4:	4641      	mov	r1, r8
 80088d6:	1851      	adds	r1, r2, r1
 80088d8:	6039      	str	r1, [r7, #0]
 80088da:	4649      	mov	r1, r9
 80088dc:	414b      	adcs	r3, r1
 80088de:	607b      	str	r3, [r7, #4]
 80088e0:	f04f 0200 	mov.w	r2, #0
 80088e4:	f04f 0300 	mov.w	r3, #0
 80088e8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80088ec:	4659      	mov	r1, fp
 80088ee:	00cb      	lsls	r3, r1, #3
 80088f0:	4651      	mov	r1, sl
 80088f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80088f6:	4651      	mov	r1, sl
 80088f8:	00ca      	lsls	r2, r1, #3
 80088fa:	4610      	mov	r0, r2
 80088fc:	4619      	mov	r1, r3
 80088fe:	4603      	mov	r3, r0
 8008900:	4642      	mov	r2, r8
 8008902:	189b      	adds	r3, r3, r2
 8008904:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008906:	464b      	mov	r3, r9
 8008908:	460a      	mov	r2, r1
 800890a:	eb42 0303 	adc.w	r3, r2, r3
 800890e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	2200      	movs	r2, #0
 8008918:	663b      	str	r3, [r7, #96]	@ 0x60
 800891a:	667a      	str	r2, [r7, #100]	@ 0x64
 800891c:	f04f 0200 	mov.w	r2, #0
 8008920:	f04f 0300 	mov.w	r3, #0
 8008924:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008928:	4649      	mov	r1, r9
 800892a:	008b      	lsls	r3, r1, #2
 800892c:	4641      	mov	r1, r8
 800892e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008932:	4641      	mov	r1, r8
 8008934:	008a      	lsls	r2, r1, #2
 8008936:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800893a:	f7f7 fc45 	bl	80001c8 <__aeabi_uldivmod>
 800893e:	4602      	mov	r2, r0
 8008940:	460b      	mov	r3, r1
 8008942:	4b0d      	ldr	r3, [pc, #52]	@ (8008978 <UART_SetConfig+0x4e4>)
 8008944:	fba3 1302 	umull	r1, r3, r3, r2
 8008948:	095b      	lsrs	r3, r3, #5
 800894a:	2164      	movs	r1, #100	@ 0x64
 800894c:	fb01 f303 	mul.w	r3, r1, r3
 8008950:	1ad3      	subs	r3, r2, r3
 8008952:	011b      	lsls	r3, r3, #4
 8008954:	3332      	adds	r3, #50	@ 0x32
 8008956:	4a08      	ldr	r2, [pc, #32]	@ (8008978 <UART_SetConfig+0x4e4>)
 8008958:	fba2 2303 	umull	r2, r3, r2, r3
 800895c:	095b      	lsrs	r3, r3, #5
 800895e:	f003 020f 	and.w	r2, r3, #15
 8008962:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4422      	add	r2, r4
 800896a:	609a      	str	r2, [r3, #8]
}
 800896c:	bf00      	nop
 800896e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008972:	46bd      	mov	sp, r7
 8008974:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008978:	51eb851f 	.word	0x51eb851f

0800897c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800897c:	b084      	sub	sp, #16
 800897e:	b580      	push	{r7, lr}
 8008980:	b084      	sub	sp, #16
 8008982:	af00      	add	r7, sp, #0
 8008984:	6078      	str	r0, [r7, #4]
 8008986:	f107 001c 	add.w	r0, r7, #28
 800898a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800898e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8008992:	2b01      	cmp	r3, #1
 8008994:	d123      	bne.n	80089de <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800899a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	68db      	ldr	r3, [r3, #12]
 80089a6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80089aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089ae:	687a      	ldr	r2, [r7, #4]
 80089b0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	68db      	ldr	r3, [r3, #12]
 80089b6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80089be:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80089c2:	2b01      	cmp	r3, #1
 80089c4:	d105      	bne.n	80089d2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	68db      	ldr	r3, [r3, #12]
 80089ca:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80089d2:	6878      	ldr	r0, [r7, #4]
 80089d4:	f001 fae8 	bl	8009fa8 <USB_CoreReset>
 80089d8:	4603      	mov	r3, r0
 80089da:	73fb      	strb	r3, [r7, #15]
 80089dc:	e01b      	b.n	8008a16 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	68db      	ldr	r3, [r3, #12]
 80089e2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f001 fadc 	bl	8009fa8 <USB_CoreReset>
 80089f0:	4603      	mov	r3, r0
 80089f2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80089f4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d106      	bne.n	8008a0a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a00:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	639a      	str	r2, [r3, #56]	@ 0x38
 8008a08:	e005      	b.n	8008a16 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a0e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008a16:	7fbb      	ldrb	r3, [r7, #30]
 8008a18:	2b01      	cmp	r3, #1
 8008a1a:	d10b      	bne.n	8008a34 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	689b      	ldr	r3, [r3, #8]
 8008a20:	f043 0206 	orr.w	r2, r3, #6
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	689b      	ldr	r3, [r3, #8]
 8008a2c:	f043 0220 	orr.w	r2, r3, #32
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a36:	4618      	mov	r0, r3
 8008a38:	3710      	adds	r7, #16
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008a40:	b004      	add	sp, #16
 8008a42:	4770      	bx	lr

08008a44 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008a44:	b480      	push	{r7}
 8008a46:	b087      	sub	sp, #28
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	60f8      	str	r0, [r7, #12]
 8008a4c:	60b9      	str	r1, [r7, #8]
 8008a4e:	4613      	mov	r3, r2
 8008a50:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008a52:	79fb      	ldrb	r3, [r7, #7]
 8008a54:	2b02      	cmp	r3, #2
 8008a56:	d165      	bne.n	8008b24 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008a58:	68bb      	ldr	r3, [r7, #8]
 8008a5a:	4a41      	ldr	r2, [pc, #260]	@ (8008b60 <USB_SetTurnaroundTime+0x11c>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d906      	bls.n	8008a6e <USB_SetTurnaroundTime+0x2a>
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	4a40      	ldr	r2, [pc, #256]	@ (8008b64 <USB_SetTurnaroundTime+0x120>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d202      	bcs.n	8008a6e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008a68:	230f      	movs	r3, #15
 8008a6a:	617b      	str	r3, [r7, #20]
 8008a6c:	e062      	b.n	8008b34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	4a3c      	ldr	r2, [pc, #240]	@ (8008b64 <USB_SetTurnaroundTime+0x120>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d306      	bcc.n	8008a84 <USB_SetTurnaroundTime+0x40>
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	4a3b      	ldr	r2, [pc, #236]	@ (8008b68 <USB_SetTurnaroundTime+0x124>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	d202      	bcs.n	8008a84 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008a7e:	230e      	movs	r3, #14
 8008a80:	617b      	str	r3, [r7, #20]
 8008a82:	e057      	b.n	8008b34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	4a38      	ldr	r2, [pc, #224]	@ (8008b68 <USB_SetTurnaroundTime+0x124>)
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d306      	bcc.n	8008a9a <USB_SetTurnaroundTime+0x56>
 8008a8c:	68bb      	ldr	r3, [r7, #8]
 8008a8e:	4a37      	ldr	r2, [pc, #220]	@ (8008b6c <USB_SetTurnaroundTime+0x128>)
 8008a90:	4293      	cmp	r3, r2
 8008a92:	d202      	bcs.n	8008a9a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008a94:	230d      	movs	r3, #13
 8008a96:	617b      	str	r3, [r7, #20]
 8008a98:	e04c      	b.n	8008b34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	4a33      	ldr	r2, [pc, #204]	@ (8008b6c <USB_SetTurnaroundTime+0x128>)
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d306      	bcc.n	8008ab0 <USB_SetTurnaroundTime+0x6c>
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	4a32      	ldr	r2, [pc, #200]	@ (8008b70 <USB_SetTurnaroundTime+0x12c>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d802      	bhi.n	8008ab0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008aaa:	230c      	movs	r3, #12
 8008aac:	617b      	str	r3, [r7, #20]
 8008aae:	e041      	b.n	8008b34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	4a2f      	ldr	r2, [pc, #188]	@ (8008b70 <USB_SetTurnaroundTime+0x12c>)
 8008ab4:	4293      	cmp	r3, r2
 8008ab6:	d906      	bls.n	8008ac6 <USB_SetTurnaroundTime+0x82>
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	4a2e      	ldr	r2, [pc, #184]	@ (8008b74 <USB_SetTurnaroundTime+0x130>)
 8008abc:	4293      	cmp	r3, r2
 8008abe:	d802      	bhi.n	8008ac6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008ac0:	230b      	movs	r3, #11
 8008ac2:	617b      	str	r3, [r7, #20]
 8008ac4:	e036      	b.n	8008b34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008ac6:	68bb      	ldr	r3, [r7, #8]
 8008ac8:	4a2a      	ldr	r2, [pc, #168]	@ (8008b74 <USB_SetTurnaroundTime+0x130>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d906      	bls.n	8008adc <USB_SetTurnaroundTime+0x98>
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	4a29      	ldr	r2, [pc, #164]	@ (8008b78 <USB_SetTurnaroundTime+0x134>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d802      	bhi.n	8008adc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008ad6:	230a      	movs	r3, #10
 8008ad8:	617b      	str	r3, [r7, #20]
 8008ada:	e02b      	b.n	8008b34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	4a26      	ldr	r2, [pc, #152]	@ (8008b78 <USB_SetTurnaroundTime+0x134>)
 8008ae0:	4293      	cmp	r3, r2
 8008ae2:	d906      	bls.n	8008af2 <USB_SetTurnaroundTime+0xae>
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	4a25      	ldr	r2, [pc, #148]	@ (8008b7c <USB_SetTurnaroundTime+0x138>)
 8008ae8:	4293      	cmp	r3, r2
 8008aea:	d202      	bcs.n	8008af2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008aec:	2309      	movs	r3, #9
 8008aee:	617b      	str	r3, [r7, #20]
 8008af0:	e020      	b.n	8008b34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	4a21      	ldr	r2, [pc, #132]	@ (8008b7c <USB_SetTurnaroundTime+0x138>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d306      	bcc.n	8008b08 <USB_SetTurnaroundTime+0xc4>
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	4a20      	ldr	r2, [pc, #128]	@ (8008b80 <USB_SetTurnaroundTime+0x13c>)
 8008afe:	4293      	cmp	r3, r2
 8008b00:	d802      	bhi.n	8008b08 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008b02:	2308      	movs	r3, #8
 8008b04:	617b      	str	r3, [r7, #20]
 8008b06:	e015      	b.n	8008b34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008b08:	68bb      	ldr	r3, [r7, #8]
 8008b0a:	4a1d      	ldr	r2, [pc, #116]	@ (8008b80 <USB_SetTurnaroundTime+0x13c>)
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	d906      	bls.n	8008b1e <USB_SetTurnaroundTime+0xda>
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	4a1c      	ldr	r2, [pc, #112]	@ (8008b84 <USB_SetTurnaroundTime+0x140>)
 8008b14:	4293      	cmp	r3, r2
 8008b16:	d202      	bcs.n	8008b1e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008b18:	2307      	movs	r3, #7
 8008b1a:	617b      	str	r3, [r7, #20]
 8008b1c:	e00a      	b.n	8008b34 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008b1e:	2306      	movs	r3, #6
 8008b20:	617b      	str	r3, [r7, #20]
 8008b22:	e007      	b.n	8008b34 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008b24:	79fb      	ldrb	r3, [r7, #7]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d102      	bne.n	8008b30 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008b2a:	2309      	movs	r3, #9
 8008b2c:	617b      	str	r3, [r7, #20]
 8008b2e:	e001      	b.n	8008b34 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008b30:	2309      	movs	r3, #9
 8008b32:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	68db      	ldr	r3, [r3, #12]
 8008b38:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	68da      	ldr	r2, [r3, #12]
 8008b44:	697b      	ldr	r3, [r7, #20]
 8008b46:	029b      	lsls	r3, r3, #10
 8008b48:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8008b4c:	431a      	orrs	r2, r3
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008b52:	2300      	movs	r3, #0
}
 8008b54:	4618      	mov	r0, r3
 8008b56:	371c      	adds	r7, #28
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5e:	4770      	bx	lr
 8008b60:	00d8acbf 	.word	0x00d8acbf
 8008b64:	00e4e1c0 	.word	0x00e4e1c0
 8008b68:	00f42400 	.word	0x00f42400
 8008b6c:	01067380 	.word	0x01067380
 8008b70:	011a499f 	.word	0x011a499f
 8008b74:	01312cff 	.word	0x01312cff
 8008b78:	014ca43f 	.word	0x014ca43f
 8008b7c:	016e3600 	.word	0x016e3600
 8008b80:	01a6ab1f 	.word	0x01a6ab1f
 8008b84:	01e84800 	.word	0x01e84800

08008b88 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008b88:	b480      	push	{r7}
 8008b8a:	b083      	sub	sp, #12
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	689b      	ldr	r3, [r3, #8]
 8008b94:	f043 0201 	orr.w	r2, r3, #1
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008b9c:	2300      	movs	r3, #0
}
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	370c      	adds	r7, #12
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba8:	4770      	bx	lr

08008baa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008baa:	b480      	push	{r7}
 8008bac:	b083      	sub	sp, #12
 8008bae:	af00      	add	r7, sp, #0
 8008bb0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	689b      	ldr	r3, [r3, #8]
 8008bb6:	f023 0201 	bic.w	r2, r3, #1
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008bbe:	2300      	movs	r3, #0
}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	370c      	adds	r7, #12
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bca:	4770      	bx	lr

08008bcc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b084      	sub	sp, #16
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
 8008bd4:	460b      	mov	r3, r1
 8008bd6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008bd8:	2300      	movs	r3, #0
 8008bda:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	68db      	ldr	r3, [r3, #12]
 8008be0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008be8:	78fb      	ldrb	r3, [r7, #3]
 8008bea:	2b01      	cmp	r3, #1
 8008bec:	d115      	bne.n	8008c1a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	68db      	ldr	r3, [r3, #12]
 8008bf2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008bfa:	200a      	movs	r0, #10
 8008bfc:	f7fa fd24 	bl	8003648 <HAL_Delay>
      ms += 10U;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	330a      	adds	r3, #10
 8008c04:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f001 f93f 	bl	8009e8a <USB_GetMode>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	2b01      	cmp	r3, #1
 8008c10:	d01e      	beq.n	8008c50 <USB_SetCurrentMode+0x84>
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	2bc7      	cmp	r3, #199	@ 0xc7
 8008c16:	d9f0      	bls.n	8008bfa <USB_SetCurrentMode+0x2e>
 8008c18:	e01a      	b.n	8008c50 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008c1a:	78fb      	ldrb	r3, [r7, #3]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d115      	bne.n	8008c4c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	68db      	ldr	r3, [r3, #12]
 8008c24:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008c2c:	200a      	movs	r0, #10
 8008c2e:	f7fa fd0b 	bl	8003648 <HAL_Delay>
      ms += 10U;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	330a      	adds	r3, #10
 8008c36:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	f001 f926 	bl	8009e8a <USB_GetMode>
 8008c3e:	4603      	mov	r3, r0
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d005      	beq.n	8008c50 <USB_SetCurrentMode+0x84>
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	2bc7      	cmp	r3, #199	@ 0xc7
 8008c48:	d9f0      	bls.n	8008c2c <USB_SetCurrentMode+0x60>
 8008c4a:	e001      	b.n	8008c50 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	e005      	b.n	8008c5c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	2bc8      	cmp	r3, #200	@ 0xc8
 8008c54:	d101      	bne.n	8008c5a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008c56:	2301      	movs	r3, #1
 8008c58:	e000      	b.n	8008c5c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008c5a:	2300      	movs	r3, #0
}
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	3710      	adds	r7, #16
 8008c60:	46bd      	mov	sp, r7
 8008c62:	bd80      	pop	{r7, pc}

08008c64 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008c64:	b084      	sub	sp, #16
 8008c66:	b580      	push	{r7, lr}
 8008c68:	b086      	sub	sp, #24
 8008c6a:	af00      	add	r7, sp, #0
 8008c6c:	6078      	str	r0, [r7, #4]
 8008c6e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008c72:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008c76:	2300      	movs	r3, #0
 8008c78:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008c7e:	2300      	movs	r3, #0
 8008c80:	613b      	str	r3, [r7, #16]
 8008c82:	e009      	b.n	8008c98 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008c84:	687a      	ldr	r2, [r7, #4]
 8008c86:	693b      	ldr	r3, [r7, #16]
 8008c88:	3340      	adds	r3, #64	@ 0x40
 8008c8a:	009b      	lsls	r3, r3, #2
 8008c8c:	4413      	add	r3, r2
 8008c8e:	2200      	movs	r2, #0
 8008c90:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008c92:	693b      	ldr	r3, [r7, #16]
 8008c94:	3301      	adds	r3, #1
 8008c96:	613b      	str	r3, [r7, #16]
 8008c98:	693b      	ldr	r3, [r7, #16]
 8008c9a:	2b0e      	cmp	r3, #14
 8008c9c:	d9f2      	bls.n	8008c84 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008c9e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d11c      	bne.n	8008ce0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008cac:	685b      	ldr	r3, [r3, #4]
 8008cae:	68fa      	ldr	r2, [r7, #12]
 8008cb0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008cb4:	f043 0302 	orr.w	r3, r3, #2
 8008cb8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cbe:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cca:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cd6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	639a      	str	r2, [r3, #56]	@ 0x38
 8008cde:	e00b      	b.n	8008cf8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ce4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cf0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008cfe:	461a      	mov	r2, r3
 8008d00:	2300      	movs	r3, #0
 8008d02:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008d04:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008d08:	2b01      	cmp	r3, #1
 8008d0a:	d10d      	bne.n	8008d28 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008d0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d104      	bne.n	8008d1e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008d14:	2100      	movs	r1, #0
 8008d16:	6878      	ldr	r0, [r7, #4]
 8008d18:	f000 f968 	bl	8008fec <USB_SetDevSpeed>
 8008d1c:	e008      	b.n	8008d30 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008d1e:	2101      	movs	r1, #1
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	f000 f963 	bl	8008fec <USB_SetDevSpeed>
 8008d26:	e003      	b.n	8008d30 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008d28:	2103      	movs	r1, #3
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	f000 f95e 	bl	8008fec <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008d30:	2110      	movs	r1, #16
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	f000 f8fa 	bl	8008f2c <USB_FlushTxFifo>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d001      	beq.n	8008d42 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8008d3e:	2301      	movs	r3, #1
 8008d40:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008d42:	6878      	ldr	r0, [r7, #4]
 8008d44:	f000 f924 	bl	8008f90 <USB_FlushRxFifo>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d001      	beq.n	8008d52 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8008d4e:	2301      	movs	r3, #1
 8008d50:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d58:	461a      	mov	r2, r3
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d64:	461a      	mov	r2, r3
 8008d66:	2300      	movs	r3, #0
 8008d68:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d70:	461a      	mov	r2, r3
 8008d72:	2300      	movs	r3, #0
 8008d74:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008d76:	2300      	movs	r3, #0
 8008d78:	613b      	str	r3, [r7, #16]
 8008d7a:	e043      	b.n	8008e04 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008d7c:	693b      	ldr	r3, [r7, #16]
 8008d7e:	015a      	lsls	r2, r3, #5
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	4413      	add	r3, r2
 8008d84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d8e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d92:	d118      	bne.n	8008dc6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008d94:	693b      	ldr	r3, [r7, #16]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d10a      	bne.n	8008db0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008d9a:	693b      	ldr	r3, [r7, #16]
 8008d9c:	015a      	lsls	r2, r3, #5
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	4413      	add	r3, r2
 8008da2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008da6:	461a      	mov	r2, r3
 8008da8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008dac:	6013      	str	r3, [r2, #0]
 8008dae:	e013      	b.n	8008dd8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	015a      	lsls	r2, r3, #5
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	4413      	add	r3, r2
 8008db8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008dc2:	6013      	str	r3, [r2, #0]
 8008dc4:	e008      	b.n	8008dd8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008dc6:	693b      	ldr	r3, [r7, #16]
 8008dc8:	015a      	lsls	r2, r3, #5
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	4413      	add	r3, r2
 8008dce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dd2:	461a      	mov	r2, r3
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008dd8:	693b      	ldr	r3, [r7, #16]
 8008dda:	015a      	lsls	r2, r3, #5
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	4413      	add	r3, r2
 8008de0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008de4:	461a      	mov	r2, r3
 8008de6:	2300      	movs	r3, #0
 8008de8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008dea:	693b      	ldr	r3, [r7, #16]
 8008dec:	015a      	lsls	r2, r3, #5
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	4413      	add	r3, r2
 8008df2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008df6:	461a      	mov	r2, r3
 8008df8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008dfc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008dfe:	693b      	ldr	r3, [r7, #16]
 8008e00:	3301      	adds	r3, #1
 8008e02:	613b      	str	r3, [r7, #16]
 8008e04:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008e08:	461a      	mov	r2, r3
 8008e0a:	693b      	ldr	r3, [r7, #16]
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d3b5      	bcc.n	8008d7c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008e10:	2300      	movs	r3, #0
 8008e12:	613b      	str	r3, [r7, #16]
 8008e14:	e043      	b.n	8008e9e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008e16:	693b      	ldr	r3, [r7, #16]
 8008e18:	015a      	lsls	r2, r3, #5
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	4413      	add	r3, r2
 8008e1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008e28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e2c:	d118      	bne.n	8008e60 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8008e2e:	693b      	ldr	r3, [r7, #16]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d10a      	bne.n	8008e4a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008e34:	693b      	ldr	r3, [r7, #16]
 8008e36:	015a      	lsls	r2, r3, #5
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	4413      	add	r3, r2
 8008e3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e40:	461a      	mov	r2, r3
 8008e42:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008e46:	6013      	str	r3, [r2, #0]
 8008e48:	e013      	b.n	8008e72 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008e4a:	693b      	ldr	r3, [r7, #16]
 8008e4c:	015a      	lsls	r2, r3, #5
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	4413      	add	r3, r2
 8008e52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e56:	461a      	mov	r2, r3
 8008e58:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008e5c:	6013      	str	r3, [r2, #0]
 8008e5e:	e008      	b.n	8008e72 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008e60:	693b      	ldr	r3, [r7, #16]
 8008e62:	015a      	lsls	r2, r3, #5
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	4413      	add	r3, r2
 8008e68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e6c:	461a      	mov	r2, r3
 8008e6e:	2300      	movs	r3, #0
 8008e70:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008e72:	693b      	ldr	r3, [r7, #16]
 8008e74:	015a      	lsls	r2, r3, #5
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	4413      	add	r3, r2
 8008e7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e7e:	461a      	mov	r2, r3
 8008e80:	2300      	movs	r3, #0
 8008e82:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	015a      	lsls	r2, r3, #5
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	4413      	add	r3, r2
 8008e8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e90:	461a      	mov	r2, r3
 8008e92:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008e96:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008e98:	693b      	ldr	r3, [r7, #16]
 8008e9a:	3301      	adds	r3, #1
 8008e9c:	613b      	str	r3, [r7, #16]
 8008e9e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008ea2:	461a      	mov	r2, r3
 8008ea4:	693b      	ldr	r3, [r7, #16]
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d3b5      	bcc.n	8008e16 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008eb0:	691b      	ldr	r3, [r3, #16]
 8008eb2:	68fa      	ldr	r2, [r7, #12]
 8008eb4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008eb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ebc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008eca:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008ecc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d105      	bne.n	8008ee0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	699b      	ldr	r3, [r3, #24]
 8008ed8:	f043 0210 	orr.w	r2, r3, #16
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	699a      	ldr	r2, [r3, #24]
 8008ee4:	4b10      	ldr	r3, [pc, #64]	@ (8008f28 <USB_DevInit+0x2c4>)
 8008ee6:	4313      	orrs	r3, r2
 8008ee8:	687a      	ldr	r2, [r7, #4]
 8008eea:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008eec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d005      	beq.n	8008f00 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	699b      	ldr	r3, [r3, #24]
 8008ef8:	f043 0208 	orr.w	r2, r3, #8
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008f00:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008f04:	2b01      	cmp	r3, #1
 8008f06:	d107      	bne.n	8008f18 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	699b      	ldr	r3, [r3, #24]
 8008f0c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008f10:	f043 0304 	orr.w	r3, r3, #4
 8008f14:	687a      	ldr	r2, [r7, #4]
 8008f16:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008f18:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3718      	adds	r7, #24
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008f24:	b004      	add	sp, #16
 8008f26:	4770      	bx	lr
 8008f28:	803c3800 	.word	0x803c3800

08008f2c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	b085      	sub	sp, #20
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
 8008f34:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008f36:	2300      	movs	r3, #0
 8008f38:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	3301      	adds	r3, #1
 8008f3e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008f46:	d901      	bls.n	8008f4c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008f48:	2303      	movs	r3, #3
 8008f4a:	e01b      	b.n	8008f84 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	691b      	ldr	r3, [r3, #16]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	daf2      	bge.n	8008f3a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008f54:	2300      	movs	r3, #0
 8008f56:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008f58:	683b      	ldr	r3, [r7, #0]
 8008f5a:	019b      	lsls	r3, r3, #6
 8008f5c:	f043 0220 	orr.w	r2, r3, #32
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	3301      	adds	r3, #1
 8008f68:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008f70:	d901      	bls.n	8008f76 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008f72:	2303      	movs	r3, #3
 8008f74:	e006      	b.n	8008f84 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	691b      	ldr	r3, [r3, #16]
 8008f7a:	f003 0320 	and.w	r3, r3, #32
 8008f7e:	2b20      	cmp	r3, #32
 8008f80:	d0f0      	beq.n	8008f64 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008f82:	2300      	movs	r3, #0
}
 8008f84:	4618      	mov	r0, r3
 8008f86:	3714      	adds	r7, #20
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8e:	4770      	bx	lr

08008f90 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008f90:	b480      	push	{r7}
 8008f92:	b085      	sub	sp, #20
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008f98:	2300      	movs	r3, #0
 8008f9a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	3301      	adds	r3, #1
 8008fa0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008fa8:	d901      	bls.n	8008fae <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008faa:	2303      	movs	r3, #3
 8008fac:	e018      	b.n	8008fe0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	691b      	ldr	r3, [r3, #16]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	daf2      	bge.n	8008f9c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2210      	movs	r2, #16
 8008fbe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	3301      	adds	r3, #1
 8008fc4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008fcc:	d901      	bls.n	8008fd2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008fce:	2303      	movs	r3, #3
 8008fd0:	e006      	b.n	8008fe0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	691b      	ldr	r3, [r3, #16]
 8008fd6:	f003 0310 	and.w	r3, r3, #16
 8008fda:	2b10      	cmp	r3, #16
 8008fdc:	d0f0      	beq.n	8008fc0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008fde:	2300      	movs	r3, #0
}
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	3714      	adds	r7, #20
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fea:	4770      	bx	lr

08008fec <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008fec:	b480      	push	{r7}
 8008fee:	b085      	sub	sp, #20
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
 8008ff4:	460b      	mov	r3, r1
 8008ff6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009002:	681a      	ldr	r2, [r3, #0]
 8009004:	78fb      	ldrb	r3, [r7, #3]
 8009006:	68f9      	ldr	r1, [r7, #12]
 8009008:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800900c:	4313      	orrs	r3, r2
 800900e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009010:	2300      	movs	r3, #0
}
 8009012:	4618      	mov	r0, r3
 8009014:	3714      	adds	r7, #20
 8009016:	46bd      	mov	sp, r7
 8009018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901c:	4770      	bx	lr

0800901e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800901e:	b480      	push	{r7}
 8009020:	b087      	sub	sp, #28
 8009022:	af00      	add	r7, sp, #0
 8009024:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800902a:	693b      	ldr	r3, [r7, #16]
 800902c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009030:	689b      	ldr	r3, [r3, #8]
 8009032:	f003 0306 	and.w	r3, r3, #6
 8009036:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d102      	bne.n	8009044 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800903e:	2300      	movs	r3, #0
 8009040:	75fb      	strb	r3, [r7, #23]
 8009042:	e00a      	b.n	800905a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	2b02      	cmp	r3, #2
 8009048:	d002      	beq.n	8009050 <USB_GetDevSpeed+0x32>
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	2b06      	cmp	r3, #6
 800904e:	d102      	bne.n	8009056 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009050:	2302      	movs	r3, #2
 8009052:	75fb      	strb	r3, [r7, #23]
 8009054:	e001      	b.n	800905a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009056:	230f      	movs	r3, #15
 8009058:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800905a:	7dfb      	ldrb	r3, [r7, #23]
}
 800905c:	4618      	mov	r0, r3
 800905e:	371c      	adds	r7, #28
 8009060:	46bd      	mov	sp, r7
 8009062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009066:	4770      	bx	lr

08009068 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009068:	b480      	push	{r7}
 800906a:	b085      	sub	sp, #20
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
 8009070:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	781b      	ldrb	r3, [r3, #0]
 800907a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	785b      	ldrb	r3, [r3, #1]
 8009080:	2b01      	cmp	r3, #1
 8009082:	d13a      	bne.n	80090fa <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800908a:	69da      	ldr	r2, [r3, #28]
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	781b      	ldrb	r3, [r3, #0]
 8009090:	f003 030f 	and.w	r3, r3, #15
 8009094:	2101      	movs	r1, #1
 8009096:	fa01 f303 	lsl.w	r3, r1, r3
 800909a:	b29b      	uxth	r3, r3
 800909c:	68f9      	ldr	r1, [r7, #12]
 800909e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80090a2:	4313      	orrs	r3, r2
 80090a4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	015a      	lsls	r2, r3, #5
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	4413      	add	r3, r2
 80090ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d155      	bne.n	8009168 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	015a      	lsls	r2, r3, #5
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	4413      	add	r3, r2
 80090c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090c8:	681a      	ldr	r2, [r3, #0]
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	689b      	ldr	r3, [r3, #8]
 80090ce:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	791b      	ldrb	r3, [r3, #4]
 80090d6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80090d8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80090da:	68bb      	ldr	r3, [r7, #8]
 80090dc:	059b      	lsls	r3, r3, #22
 80090de:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80090e0:	4313      	orrs	r3, r2
 80090e2:	68ba      	ldr	r2, [r7, #8]
 80090e4:	0151      	lsls	r1, r2, #5
 80090e6:	68fa      	ldr	r2, [r7, #12]
 80090e8:	440a      	add	r2, r1
 80090ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80090f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80090f6:	6013      	str	r3, [r2, #0]
 80090f8:	e036      	b.n	8009168 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009100:	69da      	ldr	r2, [r3, #28]
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	781b      	ldrb	r3, [r3, #0]
 8009106:	f003 030f 	and.w	r3, r3, #15
 800910a:	2101      	movs	r1, #1
 800910c:	fa01 f303 	lsl.w	r3, r1, r3
 8009110:	041b      	lsls	r3, r3, #16
 8009112:	68f9      	ldr	r1, [r7, #12]
 8009114:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009118:	4313      	orrs	r3, r2
 800911a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800911c:	68bb      	ldr	r3, [r7, #8]
 800911e:	015a      	lsls	r2, r3, #5
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	4413      	add	r3, r2
 8009124:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800912e:	2b00      	cmp	r3, #0
 8009130:	d11a      	bne.n	8009168 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	015a      	lsls	r2, r3, #5
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	4413      	add	r3, r2
 800913a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800913e:	681a      	ldr	r2, [r3, #0]
 8009140:	683b      	ldr	r3, [r7, #0]
 8009142:	689b      	ldr	r3, [r3, #8]
 8009144:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	791b      	ldrb	r3, [r3, #4]
 800914c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800914e:	430b      	orrs	r3, r1
 8009150:	4313      	orrs	r3, r2
 8009152:	68ba      	ldr	r2, [r7, #8]
 8009154:	0151      	lsls	r1, r2, #5
 8009156:	68fa      	ldr	r2, [r7, #12]
 8009158:	440a      	add	r2, r1
 800915a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800915e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009162:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009166:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009168:	2300      	movs	r3, #0
}
 800916a:	4618      	mov	r0, r3
 800916c:	3714      	adds	r7, #20
 800916e:	46bd      	mov	sp, r7
 8009170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009174:	4770      	bx	lr
	...

08009178 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009178:	b480      	push	{r7}
 800917a:	b085      	sub	sp, #20
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
 8009180:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	781b      	ldrb	r3, [r3, #0]
 800918a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	785b      	ldrb	r3, [r3, #1]
 8009190:	2b01      	cmp	r3, #1
 8009192:	d161      	bne.n	8009258 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009194:	68bb      	ldr	r3, [r7, #8]
 8009196:	015a      	lsls	r2, r3, #5
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	4413      	add	r3, r2
 800919c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80091a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80091aa:	d11f      	bne.n	80091ec <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	015a      	lsls	r2, r3, #5
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	4413      	add	r3, r2
 80091b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	68ba      	ldr	r2, [r7, #8]
 80091bc:	0151      	lsls	r1, r2, #5
 80091be:	68fa      	ldr	r2, [r7, #12]
 80091c0:	440a      	add	r2, r1
 80091c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80091c6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80091ca:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	015a      	lsls	r2, r3, #5
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	4413      	add	r3, r2
 80091d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	68ba      	ldr	r2, [r7, #8]
 80091dc:	0151      	lsls	r1, r2, #5
 80091de:	68fa      	ldr	r2, [r7, #12]
 80091e0:	440a      	add	r2, r1
 80091e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80091e6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80091ea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	781b      	ldrb	r3, [r3, #0]
 80091f8:	f003 030f 	and.w	r3, r3, #15
 80091fc:	2101      	movs	r1, #1
 80091fe:	fa01 f303 	lsl.w	r3, r1, r3
 8009202:	b29b      	uxth	r3, r3
 8009204:	43db      	mvns	r3, r3
 8009206:	68f9      	ldr	r1, [r7, #12]
 8009208:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800920c:	4013      	ands	r3, r2
 800920e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009216:	69da      	ldr	r2, [r3, #28]
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	781b      	ldrb	r3, [r3, #0]
 800921c:	f003 030f 	and.w	r3, r3, #15
 8009220:	2101      	movs	r1, #1
 8009222:	fa01 f303 	lsl.w	r3, r1, r3
 8009226:	b29b      	uxth	r3, r3
 8009228:	43db      	mvns	r3, r3
 800922a:	68f9      	ldr	r1, [r7, #12]
 800922c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009230:	4013      	ands	r3, r2
 8009232:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	015a      	lsls	r2, r3, #5
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	4413      	add	r3, r2
 800923c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009240:	681a      	ldr	r2, [r3, #0]
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	0159      	lsls	r1, r3, #5
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	440b      	add	r3, r1
 800924a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800924e:	4619      	mov	r1, r3
 8009250:	4b35      	ldr	r3, [pc, #212]	@ (8009328 <USB_DeactivateEndpoint+0x1b0>)
 8009252:	4013      	ands	r3, r2
 8009254:	600b      	str	r3, [r1, #0]
 8009256:	e060      	b.n	800931a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	015a      	lsls	r2, r3, #5
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	4413      	add	r3, r2
 8009260:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800926a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800926e:	d11f      	bne.n	80092b0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	015a      	lsls	r2, r3, #5
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	4413      	add	r3, r2
 8009278:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	68ba      	ldr	r2, [r7, #8]
 8009280:	0151      	lsls	r1, r2, #5
 8009282:	68fa      	ldr	r2, [r7, #12]
 8009284:	440a      	add	r2, r1
 8009286:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800928a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800928e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009290:	68bb      	ldr	r3, [r7, #8]
 8009292:	015a      	lsls	r2, r3, #5
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	4413      	add	r3, r2
 8009298:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	68ba      	ldr	r2, [r7, #8]
 80092a0:	0151      	lsls	r1, r2, #5
 80092a2:	68fa      	ldr	r2, [r7, #12]
 80092a4:	440a      	add	r2, r1
 80092a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092aa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80092ae:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	781b      	ldrb	r3, [r3, #0]
 80092bc:	f003 030f 	and.w	r3, r3, #15
 80092c0:	2101      	movs	r1, #1
 80092c2:	fa01 f303 	lsl.w	r3, r1, r3
 80092c6:	041b      	lsls	r3, r3, #16
 80092c8:	43db      	mvns	r3, r3
 80092ca:	68f9      	ldr	r1, [r7, #12]
 80092cc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80092d0:	4013      	ands	r3, r2
 80092d2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092da:	69da      	ldr	r2, [r3, #28]
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	781b      	ldrb	r3, [r3, #0]
 80092e0:	f003 030f 	and.w	r3, r3, #15
 80092e4:	2101      	movs	r1, #1
 80092e6:	fa01 f303 	lsl.w	r3, r1, r3
 80092ea:	041b      	lsls	r3, r3, #16
 80092ec:	43db      	mvns	r3, r3
 80092ee:	68f9      	ldr	r1, [r7, #12]
 80092f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80092f4:	4013      	ands	r3, r2
 80092f6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80092f8:	68bb      	ldr	r3, [r7, #8]
 80092fa:	015a      	lsls	r2, r3, #5
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	4413      	add	r3, r2
 8009300:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009304:	681a      	ldr	r2, [r3, #0]
 8009306:	68bb      	ldr	r3, [r7, #8]
 8009308:	0159      	lsls	r1, r3, #5
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	440b      	add	r3, r1
 800930e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009312:	4619      	mov	r1, r3
 8009314:	4b05      	ldr	r3, [pc, #20]	@ (800932c <USB_DeactivateEndpoint+0x1b4>)
 8009316:	4013      	ands	r3, r2
 8009318:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800931a:	2300      	movs	r3, #0
}
 800931c:	4618      	mov	r0, r3
 800931e:	3714      	adds	r7, #20
 8009320:	46bd      	mov	sp, r7
 8009322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009326:	4770      	bx	lr
 8009328:	ec337800 	.word	0xec337800
 800932c:	eff37800 	.word	0xeff37800

08009330 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b08a      	sub	sp, #40	@ 0x28
 8009334:	af02      	add	r7, sp, #8
 8009336:	60f8      	str	r0, [r7, #12]
 8009338:	60b9      	str	r1, [r7, #8]
 800933a:	4613      	mov	r3, r2
 800933c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	781b      	ldrb	r3, [r3, #0]
 8009346:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	785b      	ldrb	r3, [r3, #1]
 800934c:	2b01      	cmp	r3, #1
 800934e:	f040 817f 	bne.w	8009650 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	691b      	ldr	r3, [r3, #16]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d132      	bne.n	80093c0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800935a:	69bb      	ldr	r3, [r7, #24]
 800935c:	015a      	lsls	r2, r3, #5
 800935e:	69fb      	ldr	r3, [r7, #28]
 8009360:	4413      	add	r3, r2
 8009362:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009366:	691b      	ldr	r3, [r3, #16]
 8009368:	69ba      	ldr	r2, [r7, #24]
 800936a:	0151      	lsls	r1, r2, #5
 800936c:	69fa      	ldr	r2, [r7, #28]
 800936e:	440a      	add	r2, r1
 8009370:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009374:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009378:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800937c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800937e:	69bb      	ldr	r3, [r7, #24]
 8009380:	015a      	lsls	r2, r3, #5
 8009382:	69fb      	ldr	r3, [r7, #28]
 8009384:	4413      	add	r3, r2
 8009386:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800938a:	691b      	ldr	r3, [r3, #16]
 800938c:	69ba      	ldr	r2, [r7, #24]
 800938e:	0151      	lsls	r1, r2, #5
 8009390:	69fa      	ldr	r2, [r7, #28]
 8009392:	440a      	add	r2, r1
 8009394:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009398:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800939c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800939e:	69bb      	ldr	r3, [r7, #24]
 80093a0:	015a      	lsls	r2, r3, #5
 80093a2:	69fb      	ldr	r3, [r7, #28]
 80093a4:	4413      	add	r3, r2
 80093a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093aa:	691b      	ldr	r3, [r3, #16]
 80093ac:	69ba      	ldr	r2, [r7, #24]
 80093ae:	0151      	lsls	r1, r2, #5
 80093b0:	69fa      	ldr	r2, [r7, #28]
 80093b2:	440a      	add	r2, r1
 80093b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80093b8:	0cdb      	lsrs	r3, r3, #19
 80093ba:	04db      	lsls	r3, r3, #19
 80093bc:	6113      	str	r3, [r2, #16]
 80093be:	e097      	b.n	80094f0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80093c0:	69bb      	ldr	r3, [r7, #24]
 80093c2:	015a      	lsls	r2, r3, #5
 80093c4:	69fb      	ldr	r3, [r7, #28]
 80093c6:	4413      	add	r3, r2
 80093c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093cc:	691b      	ldr	r3, [r3, #16]
 80093ce:	69ba      	ldr	r2, [r7, #24]
 80093d0:	0151      	lsls	r1, r2, #5
 80093d2:	69fa      	ldr	r2, [r7, #28]
 80093d4:	440a      	add	r2, r1
 80093d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80093da:	0cdb      	lsrs	r3, r3, #19
 80093dc:	04db      	lsls	r3, r3, #19
 80093de:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80093e0:	69bb      	ldr	r3, [r7, #24]
 80093e2:	015a      	lsls	r2, r3, #5
 80093e4:	69fb      	ldr	r3, [r7, #28]
 80093e6:	4413      	add	r3, r2
 80093e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093ec:	691b      	ldr	r3, [r3, #16]
 80093ee:	69ba      	ldr	r2, [r7, #24]
 80093f0:	0151      	lsls	r1, r2, #5
 80093f2:	69fa      	ldr	r2, [r7, #28]
 80093f4:	440a      	add	r2, r1
 80093f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80093fa:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80093fe:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009402:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8009404:	69bb      	ldr	r3, [r7, #24]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d11a      	bne.n	8009440 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	691a      	ldr	r2, [r3, #16]
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	689b      	ldr	r3, [r3, #8]
 8009412:	429a      	cmp	r2, r3
 8009414:	d903      	bls.n	800941e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	689a      	ldr	r2, [r3, #8]
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800941e:	69bb      	ldr	r3, [r7, #24]
 8009420:	015a      	lsls	r2, r3, #5
 8009422:	69fb      	ldr	r3, [r7, #28]
 8009424:	4413      	add	r3, r2
 8009426:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800942a:	691b      	ldr	r3, [r3, #16]
 800942c:	69ba      	ldr	r2, [r7, #24]
 800942e:	0151      	lsls	r1, r2, #5
 8009430:	69fa      	ldr	r2, [r7, #28]
 8009432:	440a      	add	r2, r1
 8009434:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009438:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800943c:	6113      	str	r3, [r2, #16]
 800943e:	e044      	b.n	80094ca <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	691a      	ldr	r2, [r3, #16]
 8009444:	68bb      	ldr	r3, [r7, #8]
 8009446:	689b      	ldr	r3, [r3, #8]
 8009448:	4413      	add	r3, r2
 800944a:	1e5a      	subs	r2, r3, #1
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	689b      	ldr	r3, [r3, #8]
 8009450:	fbb2 f3f3 	udiv	r3, r2, r3
 8009454:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8009456:	69bb      	ldr	r3, [r7, #24]
 8009458:	015a      	lsls	r2, r3, #5
 800945a:	69fb      	ldr	r3, [r7, #28]
 800945c:	4413      	add	r3, r2
 800945e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009462:	691a      	ldr	r2, [r3, #16]
 8009464:	8afb      	ldrh	r3, [r7, #22]
 8009466:	04d9      	lsls	r1, r3, #19
 8009468:	4ba4      	ldr	r3, [pc, #656]	@ (80096fc <USB_EPStartXfer+0x3cc>)
 800946a:	400b      	ands	r3, r1
 800946c:	69b9      	ldr	r1, [r7, #24]
 800946e:	0148      	lsls	r0, r1, #5
 8009470:	69f9      	ldr	r1, [r7, #28]
 8009472:	4401      	add	r1, r0
 8009474:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009478:	4313      	orrs	r3, r2
 800947a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	791b      	ldrb	r3, [r3, #4]
 8009480:	2b01      	cmp	r3, #1
 8009482:	d122      	bne.n	80094ca <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009484:	69bb      	ldr	r3, [r7, #24]
 8009486:	015a      	lsls	r2, r3, #5
 8009488:	69fb      	ldr	r3, [r7, #28]
 800948a:	4413      	add	r3, r2
 800948c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009490:	691b      	ldr	r3, [r3, #16]
 8009492:	69ba      	ldr	r2, [r7, #24]
 8009494:	0151      	lsls	r1, r2, #5
 8009496:	69fa      	ldr	r2, [r7, #28]
 8009498:	440a      	add	r2, r1
 800949a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800949e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80094a2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80094a4:	69bb      	ldr	r3, [r7, #24]
 80094a6:	015a      	lsls	r2, r3, #5
 80094a8:	69fb      	ldr	r3, [r7, #28]
 80094aa:	4413      	add	r3, r2
 80094ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094b0:	691a      	ldr	r2, [r3, #16]
 80094b2:	8afb      	ldrh	r3, [r7, #22]
 80094b4:	075b      	lsls	r3, r3, #29
 80094b6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80094ba:	69b9      	ldr	r1, [r7, #24]
 80094bc:	0148      	lsls	r0, r1, #5
 80094be:	69f9      	ldr	r1, [r7, #28]
 80094c0:	4401      	add	r1, r0
 80094c2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80094c6:	4313      	orrs	r3, r2
 80094c8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80094ca:	69bb      	ldr	r3, [r7, #24]
 80094cc:	015a      	lsls	r2, r3, #5
 80094ce:	69fb      	ldr	r3, [r7, #28]
 80094d0:	4413      	add	r3, r2
 80094d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094d6:	691a      	ldr	r2, [r3, #16]
 80094d8:	68bb      	ldr	r3, [r7, #8]
 80094da:	691b      	ldr	r3, [r3, #16]
 80094dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80094e0:	69b9      	ldr	r1, [r7, #24]
 80094e2:	0148      	lsls	r0, r1, #5
 80094e4:	69f9      	ldr	r1, [r7, #28]
 80094e6:	4401      	add	r1, r0
 80094e8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80094ec:	4313      	orrs	r3, r2
 80094ee:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80094f0:	79fb      	ldrb	r3, [r7, #7]
 80094f2:	2b01      	cmp	r3, #1
 80094f4:	d14b      	bne.n	800958e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	69db      	ldr	r3, [r3, #28]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d009      	beq.n	8009512 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80094fe:	69bb      	ldr	r3, [r7, #24]
 8009500:	015a      	lsls	r2, r3, #5
 8009502:	69fb      	ldr	r3, [r7, #28]
 8009504:	4413      	add	r3, r2
 8009506:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800950a:	461a      	mov	r2, r3
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	69db      	ldr	r3, [r3, #28]
 8009510:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	791b      	ldrb	r3, [r3, #4]
 8009516:	2b01      	cmp	r3, #1
 8009518:	d128      	bne.n	800956c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800951a:	69fb      	ldr	r3, [r7, #28]
 800951c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009520:	689b      	ldr	r3, [r3, #8]
 8009522:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009526:	2b00      	cmp	r3, #0
 8009528:	d110      	bne.n	800954c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800952a:	69bb      	ldr	r3, [r7, #24]
 800952c:	015a      	lsls	r2, r3, #5
 800952e:	69fb      	ldr	r3, [r7, #28]
 8009530:	4413      	add	r3, r2
 8009532:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	69ba      	ldr	r2, [r7, #24]
 800953a:	0151      	lsls	r1, r2, #5
 800953c:	69fa      	ldr	r2, [r7, #28]
 800953e:	440a      	add	r2, r1
 8009540:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009544:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009548:	6013      	str	r3, [r2, #0]
 800954a:	e00f      	b.n	800956c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800954c:	69bb      	ldr	r3, [r7, #24]
 800954e:	015a      	lsls	r2, r3, #5
 8009550:	69fb      	ldr	r3, [r7, #28]
 8009552:	4413      	add	r3, r2
 8009554:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	69ba      	ldr	r2, [r7, #24]
 800955c:	0151      	lsls	r1, r2, #5
 800955e:	69fa      	ldr	r2, [r7, #28]
 8009560:	440a      	add	r2, r1
 8009562:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009566:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800956a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800956c:	69bb      	ldr	r3, [r7, #24]
 800956e:	015a      	lsls	r2, r3, #5
 8009570:	69fb      	ldr	r3, [r7, #28]
 8009572:	4413      	add	r3, r2
 8009574:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	69ba      	ldr	r2, [r7, #24]
 800957c:	0151      	lsls	r1, r2, #5
 800957e:	69fa      	ldr	r2, [r7, #28]
 8009580:	440a      	add	r2, r1
 8009582:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009586:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800958a:	6013      	str	r3, [r2, #0]
 800958c:	e166      	b.n	800985c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800958e:	69bb      	ldr	r3, [r7, #24]
 8009590:	015a      	lsls	r2, r3, #5
 8009592:	69fb      	ldr	r3, [r7, #28]
 8009594:	4413      	add	r3, r2
 8009596:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	69ba      	ldr	r2, [r7, #24]
 800959e:	0151      	lsls	r1, r2, #5
 80095a0:	69fa      	ldr	r2, [r7, #28]
 80095a2:	440a      	add	r2, r1
 80095a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80095a8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80095ac:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	791b      	ldrb	r3, [r3, #4]
 80095b2:	2b01      	cmp	r3, #1
 80095b4:	d015      	beq.n	80095e2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	691b      	ldr	r3, [r3, #16]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	f000 814e 	beq.w	800985c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80095c0:	69fb      	ldr	r3, [r7, #28]
 80095c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80095c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80095c8:	68bb      	ldr	r3, [r7, #8]
 80095ca:	781b      	ldrb	r3, [r3, #0]
 80095cc:	f003 030f 	and.w	r3, r3, #15
 80095d0:	2101      	movs	r1, #1
 80095d2:	fa01 f303 	lsl.w	r3, r1, r3
 80095d6:	69f9      	ldr	r1, [r7, #28]
 80095d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80095dc:	4313      	orrs	r3, r2
 80095de:	634b      	str	r3, [r1, #52]	@ 0x34
 80095e0:	e13c      	b.n	800985c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80095e2:	69fb      	ldr	r3, [r7, #28]
 80095e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80095e8:	689b      	ldr	r3, [r3, #8]
 80095ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d110      	bne.n	8009614 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80095f2:	69bb      	ldr	r3, [r7, #24]
 80095f4:	015a      	lsls	r2, r3, #5
 80095f6:	69fb      	ldr	r3, [r7, #28]
 80095f8:	4413      	add	r3, r2
 80095fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	69ba      	ldr	r2, [r7, #24]
 8009602:	0151      	lsls	r1, r2, #5
 8009604:	69fa      	ldr	r2, [r7, #28]
 8009606:	440a      	add	r2, r1
 8009608:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800960c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009610:	6013      	str	r3, [r2, #0]
 8009612:	e00f      	b.n	8009634 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009614:	69bb      	ldr	r3, [r7, #24]
 8009616:	015a      	lsls	r2, r3, #5
 8009618:	69fb      	ldr	r3, [r7, #28]
 800961a:	4413      	add	r3, r2
 800961c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	69ba      	ldr	r2, [r7, #24]
 8009624:	0151      	lsls	r1, r2, #5
 8009626:	69fa      	ldr	r2, [r7, #28]
 8009628:	440a      	add	r2, r1
 800962a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800962e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009632:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009634:	68bb      	ldr	r3, [r7, #8]
 8009636:	68d9      	ldr	r1, [r3, #12]
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	781a      	ldrb	r2, [r3, #0]
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	691b      	ldr	r3, [r3, #16]
 8009640:	b298      	uxth	r0, r3
 8009642:	79fb      	ldrb	r3, [r7, #7]
 8009644:	9300      	str	r3, [sp, #0]
 8009646:	4603      	mov	r3, r0
 8009648:	68f8      	ldr	r0, [r7, #12]
 800964a:	f000 f9b9 	bl	80099c0 <USB_WritePacket>
 800964e:	e105      	b.n	800985c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009650:	69bb      	ldr	r3, [r7, #24]
 8009652:	015a      	lsls	r2, r3, #5
 8009654:	69fb      	ldr	r3, [r7, #28]
 8009656:	4413      	add	r3, r2
 8009658:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800965c:	691b      	ldr	r3, [r3, #16]
 800965e:	69ba      	ldr	r2, [r7, #24]
 8009660:	0151      	lsls	r1, r2, #5
 8009662:	69fa      	ldr	r2, [r7, #28]
 8009664:	440a      	add	r2, r1
 8009666:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800966a:	0cdb      	lsrs	r3, r3, #19
 800966c:	04db      	lsls	r3, r3, #19
 800966e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009670:	69bb      	ldr	r3, [r7, #24]
 8009672:	015a      	lsls	r2, r3, #5
 8009674:	69fb      	ldr	r3, [r7, #28]
 8009676:	4413      	add	r3, r2
 8009678:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800967c:	691b      	ldr	r3, [r3, #16]
 800967e:	69ba      	ldr	r2, [r7, #24]
 8009680:	0151      	lsls	r1, r2, #5
 8009682:	69fa      	ldr	r2, [r7, #28]
 8009684:	440a      	add	r2, r1
 8009686:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800968a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800968e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009692:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8009694:	69bb      	ldr	r3, [r7, #24]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d132      	bne.n	8009700 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	691b      	ldr	r3, [r3, #16]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d003      	beq.n	80096aa <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80096a2:	68bb      	ldr	r3, [r7, #8]
 80096a4:	689a      	ldr	r2, [r3, #8]
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	689a      	ldr	r2, [r3, #8]
 80096ae:	68bb      	ldr	r3, [r7, #8]
 80096b0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80096b2:	69bb      	ldr	r3, [r7, #24]
 80096b4:	015a      	lsls	r2, r3, #5
 80096b6:	69fb      	ldr	r3, [r7, #28]
 80096b8:	4413      	add	r3, r2
 80096ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096be:	691a      	ldr	r2, [r3, #16]
 80096c0:	68bb      	ldr	r3, [r7, #8]
 80096c2:	6a1b      	ldr	r3, [r3, #32]
 80096c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80096c8:	69b9      	ldr	r1, [r7, #24]
 80096ca:	0148      	lsls	r0, r1, #5
 80096cc:	69f9      	ldr	r1, [r7, #28]
 80096ce:	4401      	add	r1, r0
 80096d0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80096d4:	4313      	orrs	r3, r2
 80096d6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80096d8:	69bb      	ldr	r3, [r7, #24]
 80096da:	015a      	lsls	r2, r3, #5
 80096dc:	69fb      	ldr	r3, [r7, #28]
 80096de:	4413      	add	r3, r2
 80096e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096e4:	691b      	ldr	r3, [r3, #16]
 80096e6:	69ba      	ldr	r2, [r7, #24]
 80096e8:	0151      	lsls	r1, r2, #5
 80096ea:	69fa      	ldr	r2, [r7, #28]
 80096ec:	440a      	add	r2, r1
 80096ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80096f2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80096f6:	6113      	str	r3, [r2, #16]
 80096f8:	e062      	b.n	80097c0 <USB_EPStartXfer+0x490>
 80096fa:	bf00      	nop
 80096fc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8009700:	68bb      	ldr	r3, [r7, #8]
 8009702:	691b      	ldr	r3, [r3, #16]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d123      	bne.n	8009750 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009708:	69bb      	ldr	r3, [r7, #24]
 800970a:	015a      	lsls	r2, r3, #5
 800970c:	69fb      	ldr	r3, [r7, #28]
 800970e:	4413      	add	r3, r2
 8009710:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009714:	691a      	ldr	r2, [r3, #16]
 8009716:	68bb      	ldr	r3, [r7, #8]
 8009718:	689b      	ldr	r3, [r3, #8]
 800971a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800971e:	69b9      	ldr	r1, [r7, #24]
 8009720:	0148      	lsls	r0, r1, #5
 8009722:	69f9      	ldr	r1, [r7, #28]
 8009724:	4401      	add	r1, r0
 8009726:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800972a:	4313      	orrs	r3, r2
 800972c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800972e:	69bb      	ldr	r3, [r7, #24]
 8009730:	015a      	lsls	r2, r3, #5
 8009732:	69fb      	ldr	r3, [r7, #28]
 8009734:	4413      	add	r3, r2
 8009736:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800973a:	691b      	ldr	r3, [r3, #16]
 800973c:	69ba      	ldr	r2, [r7, #24]
 800973e:	0151      	lsls	r1, r2, #5
 8009740:	69fa      	ldr	r2, [r7, #28]
 8009742:	440a      	add	r2, r1
 8009744:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009748:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800974c:	6113      	str	r3, [r2, #16]
 800974e:	e037      	b.n	80097c0 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	691a      	ldr	r2, [r3, #16]
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	689b      	ldr	r3, [r3, #8]
 8009758:	4413      	add	r3, r2
 800975a:	1e5a      	subs	r2, r3, #1
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	689b      	ldr	r3, [r3, #8]
 8009760:	fbb2 f3f3 	udiv	r3, r2, r3
 8009764:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8009766:	68bb      	ldr	r3, [r7, #8]
 8009768:	689b      	ldr	r3, [r3, #8]
 800976a:	8afa      	ldrh	r2, [r7, #22]
 800976c:	fb03 f202 	mul.w	r2, r3, r2
 8009770:	68bb      	ldr	r3, [r7, #8]
 8009772:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009774:	69bb      	ldr	r3, [r7, #24]
 8009776:	015a      	lsls	r2, r3, #5
 8009778:	69fb      	ldr	r3, [r7, #28]
 800977a:	4413      	add	r3, r2
 800977c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009780:	691a      	ldr	r2, [r3, #16]
 8009782:	8afb      	ldrh	r3, [r7, #22]
 8009784:	04d9      	lsls	r1, r3, #19
 8009786:	4b38      	ldr	r3, [pc, #224]	@ (8009868 <USB_EPStartXfer+0x538>)
 8009788:	400b      	ands	r3, r1
 800978a:	69b9      	ldr	r1, [r7, #24]
 800978c:	0148      	lsls	r0, r1, #5
 800978e:	69f9      	ldr	r1, [r7, #28]
 8009790:	4401      	add	r1, r0
 8009792:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009796:	4313      	orrs	r3, r2
 8009798:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800979a:	69bb      	ldr	r3, [r7, #24]
 800979c:	015a      	lsls	r2, r3, #5
 800979e:	69fb      	ldr	r3, [r7, #28]
 80097a0:	4413      	add	r3, r2
 80097a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097a6:	691a      	ldr	r2, [r3, #16]
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	6a1b      	ldr	r3, [r3, #32]
 80097ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80097b0:	69b9      	ldr	r1, [r7, #24]
 80097b2:	0148      	lsls	r0, r1, #5
 80097b4:	69f9      	ldr	r1, [r7, #28]
 80097b6:	4401      	add	r1, r0
 80097b8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80097bc:	4313      	orrs	r3, r2
 80097be:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80097c0:	79fb      	ldrb	r3, [r7, #7]
 80097c2:	2b01      	cmp	r3, #1
 80097c4:	d10d      	bne.n	80097e2 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80097c6:	68bb      	ldr	r3, [r7, #8]
 80097c8:	68db      	ldr	r3, [r3, #12]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d009      	beq.n	80097e2 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80097ce:	68bb      	ldr	r3, [r7, #8]
 80097d0:	68d9      	ldr	r1, [r3, #12]
 80097d2:	69bb      	ldr	r3, [r7, #24]
 80097d4:	015a      	lsls	r2, r3, #5
 80097d6:	69fb      	ldr	r3, [r7, #28]
 80097d8:	4413      	add	r3, r2
 80097da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097de:	460a      	mov	r2, r1
 80097e0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80097e2:	68bb      	ldr	r3, [r7, #8]
 80097e4:	791b      	ldrb	r3, [r3, #4]
 80097e6:	2b01      	cmp	r3, #1
 80097e8:	d128      	bne.n	800983c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80097ea:	69fb      	ldr	r3, [r7, #28]
 80097ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097f0:	689b      	ldr	r3, [r3, #8]
 80097f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d110      	bne.n	800981c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80097fa:	69bb      	ldr	r3, [r7, #24]
 80097fc:	015a      	lsls	r2, r3, #5
 80097fe:	69fb      	ldr	r3, [r7, #28]
 8009800:	4413      	add	r3, r2
 8009802:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	69ba      	ldr	r2, [r7, #24]
 800980a:	0151      	lsls	r1, r2, #5
 800980c:	69fa      	ldr	r2, [r7, #28]
 800980e:	440a      	add	r2, r1
 8009810:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009814:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009818:	6013      	str	r3, [r2, #0]
 800981a:	e00f      	b.n	800983c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800981c:	69bb      	ldr	r3, [r7, #24]
 800981e:	015a      	lsls	r2, r3, #5
 8009820:	69fb      	ldr	r3, [r7, #28]
 8009822:	4413      	add	r3, r2
 8009824:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	69ba      	ldr	r2, [r7, #24]
 800982c:	0151      	lsls	r1, r2, #5
 800982e:	69fa      	ldr	r2, [r7, #28]
 8009830:	440a      	add	r2, r1
 8009832:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009836:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800983a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800983c:	69bb      	ldr	r3, [r7, #24]
 800983e:	015a      	lsls	r2, r3, #5
 8009840:	69fb      	ldr	r3, [r7, #28]
 8009842:	4413      	add	r3, r2
 8009844:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	69ba      	ldr	r2, [r7, #24]
 800984c:	0151      	lsls	r1, r2, #5
 800984e:	69fa      	ldr	r2, [r7, #28]
 8009850:	440a      	add	r2, r1
 8009852:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009856:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800985a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800985c:	2300      	movs	r3, #0
}
 800985e:	4618      	mov	r0, r3
 8009860:	3720      	adds	r7, #32
 8009862:	46bd      	mov	sp, r7
 8009864:	bd80      	pop	{r7, pc}
 8009866:	bf00      	nop
 8009868:	1ff80000 	.word	0x1ff80000

0800986c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800986c:	b480      	push	{r7}
 800986e:	b087      	sub	sp, #28
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
 8009874:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009876:	2300      	movs	r3, #0
 8009878:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800987a:	2300      	movs	r3, #0
 800987c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	785b      	ldrb	r3, [r3, #1]
 8009886:	2b01      	cmp	r3, #1
 8009888:	d14a      	bne.n	8009920 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	781b      	ldrb	r3, [r3, #0]
 800988e:	015a      	lsls	r2, r3, #5
 8009890:	693b      	ldr	r3, [r7, #16]
 8009892:	4413      	add	r3, r2
 8009894:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800989e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80098a2:	f040 8086 	bne.w	80099b2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80098a6:	683b      	ldr	r3, [r7, #0]
 80098a8:	781b      	ldrb	r3, [r3, #0]
 80098aa:	015a      	lsls	r2, r3, #5
 80098ac:	693b      	ldr	r3, [r7, #16]
 80098ae:	4413      	add	r3, r2
 80098b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	683a      	ldr	r2, [r7, #0]
 80098b8:	7812      	ldrb	r2, [r2, #0]
 80098ba:	0151      	lsls	r1, r2, #5
 80098bc:	693a      	ldr	r2, [r7, #16]
 80098be:	440a      	add	r2, r1
 80098c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80098c4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80098c8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	781b      	ldrb	r3, [r3, #0]
 80098ce:	015a      	lsls	r2, r3, #5
 80098d0:	693b      	ldr	r3, [r7, #16]
 80098d2:	4413      	add	r3, r2
 80098d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	683a      	ldr	r2, [r7, #0]
 80098dc:	7812      	ldrb	r2, [r2, #0]
 80098de:	0151      	lsls	r1, r2, #5
 80098e0:	693a      	ldr	r2, [r7, #16]
 80098e2:	440a      	add	r2, r1
 80098e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80098e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80098ec:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	3301      	adds	r3, #1
 80098f2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80098fa:	4293      	cmp	r3, r2
 80098fc:	d902      	bls.n	8009904 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80098fe:	2301      	movs	r3, #1
 8009900:	75fb      	strb	r3, [r7, #23]
          break;
 8009902:	e056      	b.n	80099b2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	781b      	ldrb	r3, [r3, #0]
 8009908:	015a      	lsls	r2, r3, #5
 800990a:	693b      	ldr	r3, [r7, #16]
 800990c:	4413      	add	r3, r2
 800990e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009918:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800991c:	d0e7      	beq.n	80098ee <USB_EPStopXfer+0x82>
 800991e:	e048      	b.n	80099b2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	781b      	ldrb	r3, [r3, #0]
 8009924:	015a      	lsls	r2, r3, #5
 8009926:	693b      	ldr	r3, [r7, #16]
 8009928:	4413      	add	r3, r2
 800992a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009934:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009938:	d13b      	bne.n	80099b2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	781b      	ldrb	r3, [r3, #0]
 800993e:	015a      	lsls	r2, r3, #5
 8009940:	693b      	ldr	r3, [r7, #16]
 8009942:	4413      	add	r3, r2
 8009944:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	683a      	ldr	r2, [r7, #0]
 800994c:	7812      	ldrb	r2, [r2, #0]
 800994e:	0151      	lsls	r1, r2, #5
 8009950:	693a      	ldr	r2, [r7, #16]
 8009952:	440a      	add	r2, r1
 8009954:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009958:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800995c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	781b      	ldrb	r3, [r3, #0]
 8009962:	015a      	lsls	r2, r3, #5
 8009964:	693b      	ldr	r3, [r7, #16]
 8009966:	4413      	add	r3, r2
 8009968:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	683a      	ldr	r2, [r7, #0]
 8009970:	7812      	ldrb	r2, [r2, #0]
 8009972:	0151      	lsls	r1, r2, #5
 8009974:	693a      	ldr	r2, [r7, #16]
 8009976:	440a      	add	r2, r1
 8009978:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800997c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009980:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	3301      	adds	r3, #1
 8009986:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800998e:	4293      	cmp	r3, r2
 8009990:	d902      	bls.n	8009998 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009992:	2301      	movs	r3, #1
 8009994:	75fb      	strb	r3, [r7, #23]
          break;
 8009996:	e00c      	b.n	80099b2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	781b      	ldrb	r3, [r3, #0]
 800999c:	015a      	lsls	r2, r3, #5
 800999e:	693b      	ldr	r3, [r7, #16]
 80099a0:	4413      	add	r3, r2
 80099a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80099ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80099b0:	d0e7      	beq.n	8009982 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80099b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	371c      	adds	r7, #28
 80099b8:	46bd      	mov	sp, r7
 80099ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099be:	4770      	bx	lr

080099c0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80099c0:	b480      	push	{r7}
 80099c2:	b089      	sub	sp, #36	@ 0x24
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	60f8      	str	r0, [r7, #12]
 80099c8:	60b9      	str	r1, [r7, #8]
 80099ca:	4611      	mov	r1, r2
 80099cc:	461a      	mov	r2, r3
 80099ce:	460b      	mov	r3, r1
 80099d0:	71fb      	strb	r3, [r7, #7]
 80099d2:	4613      	mov	r3, r2
 80099d4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80099da:	68bb      	ldr	r3, [r7, #8]
 80099dc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80099de:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d123      	bne.n	8009a2e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80099e6:	88bb      	ldrh	r3, [r7, #4]
 80099e8:	3303      	adds	r3, #3
 80099ea:	089b      	lsrs	r3, r3, #2
 80099ec:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80099ee:	2300      	movs	r3, #0
 80099f0:	61bb      	str	r3, [r7, #24]
 80099f2:	e018      	b.n	8009a26 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80099f4:	79fb      	ldrb	r3, [r7, #7]
 80099f6:	031a      	lsls	r2, r3, #12
 80099f8:	697b      	ldr	r3, [r7, #20]
 80099fa:	4413      	add	r3, r2
 80099fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a00:	461a      	mov	r2, r3
 8009a02:	69fb      	ldr	r3, [r7, #28]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009a08:	69fb      	ldr	r3, [r7, #28]
 8009a0a:	3301      	adds	r3, #1
 8009a0c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009a0e:	69fb      	ldr	r3, [r7, #28]
 8009a10:	3301      	adds	r3, #1
 8009a12:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009a14:	69fb      	ldr	r3, [r7, #28]
 8009a16:	3301      	adds	r3, #1
 8009a18:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009a1a:	69fb      	ldr	r3, [r7, #28]
 8009a1c:	3301      	adds	r3, #1
 8009a1e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009a20:	69bb      	ldr	r3, [r7, #24]
 8009a22:	3301      	adds	r3, #1
 8009a24:	61bb      	str	r3, [r7, #24]
 8009a26:	69ba      	ldr	r2, [r7, #24]
 8009a28:	693b      	ldr	r3, [r7, #16]
 8009a2a:	429a      	cmp	r2, r3
 8009a2c:	d3e2      	bcc.n	80099f4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009a2e:	2300      	movs	r3, #0
}
 8009a30:	4618      	mov	r0, r3
 8009a32:	3724      	adds	r7, #36	@ 0x24
 8009a34:	46bd      	mov	sp, r7
 8009a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3a:	4770      	bx	lr

08009a3c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b08b      	sub	sp, #44	@ 0x2c
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	60f8      	str	r0, [r7, #12]
 8009a44:	60b9      	str	r1, [r7, #8]
 8009a46:	4613      	mov	r3, r2
 8009a48:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009a4e:	68bb      	ldr	r3, [r7, #8]
 8009a50:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009a52:	88fb      	ldrh	r3, [r7, #6]
 8009a54:	089b      	lsrs	r3, r3, #2
 8009a56:	b29b      	uxth	r3, r3
 8009a58:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009a5a:	88fb      	ldrh	r3, [r7, #6]
 8009a5c:	f003 0303 	and.w	r3, r3, #3
 8009a60:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009a62:	2300      	movs	r3, #0
 8009a64:	623b      	str	r3, [r7, #32]
 8009a66:	e014      	b.n	8009a92 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009a68:	69bb      	ldr	r3, [r7, #24]
 8009a6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a6e:	681a      	ldr	r2, [r3, #0]
 8009a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a72:	601a      	str	r2, [r3, #0]
    pDest++;
 8009a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a76:	3301      	adds	r3, #1
 8009a78:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a7c:	3301      	adds	r3, #1
 8009a7e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a82:	3301      	adds	r3, #1
 8009a84:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a88:	3301      	adds	r3, #1
 8009a8a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009a8c:	6a3b      	ldr	r3, [r7, #32]
 8009a8e:	3301      	adds	r3, #1
 8009a90:	623b      	str	r3, [r7, #32]
 8009a92:	6a3a      	ldr	r2, [r7, #32]
 8009a94:	697b      	ldr	r3, [r7, #20]
 8009a96:	429a      	cmp	r2, r3
 8009a98:	d3e6      	bcc.n	8009a68 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009a9a:	8bfb      	ldrh	r3, [r7, #30]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d01e      	beq.n	8009ade <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009aa4:	69bb      	ldr	r3, [r7, #24]
 8009aa6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009aaa:	461a      	mov	r2, r3
 8009aac:	f107 0310 	add.w	r3, r7, #16
 8009ab0:	6812      	ldr	r2, [r2, #0]
 8009ab2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009ab4:	693a      	ldr	r2, [r7, #16]
 8009ab6:	6a3b      	ldr	r3, [r7, #32]
 8009ab8:	b2db      	uxtb	r3, r3
 8009aba:	00db      	lsls	r3, r3, #3
 8009abc:	fa22 f303 	lsr.w	r3, r2, r3
 8009ac0:	b2da      	uxtb	r2, r3
 8009ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ac4:	701a      	strb	r2, [r3, #0]
      i++;
 8009ac6:	6a3b      	ldr	r3, [r7, #32]
 8009ac8:	3301      	adds	r3, #1
 8009aca:	623b      	str	r3, [r7, #32]
      pDest++;
 8009acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ace:	3301      	adds	r3, #1
 8009ad0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009ad2:	8bfb      	ldrh	r3, [r7, #30]
 8009ad4:	3b01      	subs	r3, #1
 8009ad6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009ad8:	8bfb      	ldrh	r3, [r7, #30]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d1ea      	bne.n	8009ab4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	372c      	adds	r7, #44	@ 0x2c
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aea:	4770      	bx	lr

08009aec <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009aec:	b480      	push	{r7}
 8009aee:	b085      	sub	sp, #20
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	6078      	str	r0, [r7, #4]
 8009af4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	781b      	ldrb	r3, [r3, #0]
 8009afe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	785b      	ldrb	r3, [r3, #1]
 8009b04:	2b01      	cmp	r3, #1
 8009b06:	d12c      	bne.n	8009b62 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009b08:	68bb      	ldr	r3, [r7, #8]
 8009b0a:	015a      	lsls	r2, r3, #5
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	4413      	add	r3, r2
 8009b10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	db12      	blt.n	8009b40 <USB_EPSetStall+0x54>
 8009b1a:	68bb      	ldr	r3, [r7, #8]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d00f      	beq.n	8009b40 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009b20:	68bb      	ldr	r3, [r7, #8]
 8009b22:	015a      	lsls	r2, r3, #5
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	4413      	add	r3, r2
 8009b28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	68ba      	ldr	r2, [r7, #8]
 8009b30:	0151      	lsls	r1, r2, #5
 8009b32:	68fa      	ldr	r2, [r7, #12]
 8009b34:	440a      	add	r2, r1
 8009b36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b3a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009b3e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009b40:	68bb      	ldr	r3, [r7, #8]
 8009b42:	015a      	lsls	r2, r3, #5
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	4413      	add	r3, r2
 8009b48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	68ba      	ldr	r2, [r7, #8]
 8009b50:	0151      	lsls	r1, r2, #5
 8009b52:	68fa      	ldr	r2, [r7, #12]
 8009b54:	440a      	add	r2, r1
 8009b56:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b5a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009b5e:	6013      	str	r3, [r2, #0]
 8009b60:	e02b      	b.n	8009bba <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009b62:	68bb      	ldr	r3, [r7, #8]
 8009b64:	015a      	lsls	r2, r3, #5
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	4413      	add	r3, r2
 8009b6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	db12      	blt.n	8009b9a <USB_EPSetStall+0xae>
 8009b74:	68bb      	ldr	r3, [r7, #8]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d00f      	beq.n	8009b9a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009b7a:	68bb      	ldr	r3, [r7, #8]
 8009b7c:	015a      	lsls	r2, r3, #5
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	4413      	add	r3, r2
 8009b82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	68ba      	ldr	r2, [r7, #8]
 8009b8a:	0151      	lsls	r1, r2, #5
 8009b8c:	68fa      	ldr	r2, [r7, #12]
 8009b8e:	440a      	add	r2, r1
 8009b90:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b94:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009b98:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	015a      	lsls	r2, r3, #5
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	4413      	add	r3, r2
 8009ba2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	68ba      	ldr	r2, [r7, #8]
 8009baa:	0151      	lsls	r1, r2, #5
 8009bac:	68fa      	ldr	r2, [r7, #12]
 8009bae:	440a      	add	r2, r1
 8009bb0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009bb4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009bb8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009bba:	2300      	movs	r3, #0
}
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	3714      	adds	r7, #20
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc6:	4770      	bx	lr

08009bc8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009bc8:	b480      	push	{r7}
 8009bca:	b085      	sub	sp, #20
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
 8009bd0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009bd6:	683b      	ldr	r3, [r7, #0]
 8009bd8:	781b      	ldrb	r3, [r3, #0]
 8009bda:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009bdc:	683b      	ldr	r3, [r7, #0]
 8009bde:	785b      	ldrb	r3, [r3, #1]
 8009be0:	2b01      	cmp	r3, #1
 8009be2:	d128      	bne.n	8009c36 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	015a      	lsls	r2, r3, #5
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	4413      	add	r3, r2
 8009bec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	68ba      	ldr	r2, [r7, #8]
 8009bf4:	0151      	lsls	r1, r2, #5
 8009bf6:	68fa      	ldr	r2, [r7, #12]
 8009bf8:	440a      	add	r2, r1
 8009bfa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009bfe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009c02:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	791b      	ldrb	r3, [r3, #4]
 8009c08:	2b03      	cmp	r3, #3
 8009c0a:	d003      	beq.n	8009c14 <USB_EPClearStall+0x4c>
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	791b      	ldrb	r3, [r3, #4]
 8009c10:	2b02      	cmp	r3, #2
 8009c12:	d138      	bne.n	8009c86 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009c14:	68bb      	ldr	r3, [r7, #8]
 8009c16:	015a      	lsls	r2, r3, #5
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	4413      	add	r3, r2
 8009c1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	68ba      	ldr	r2, [r7, #8]
 8009c24:	0151      	lsls	r1, r2, #5
 8009c26:	68fa      	ldr	r2, [r7, #12]
 8009c28:	440a      	add	r2, r1
 8009c2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c32:	6013      	str	r3, [r2, #0]
 8009c34:	e027      	b.n	8009c86 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	015a      	lsls	r2, r3, #5
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	4413      	add	r3, r2
 8009c3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	68ba      	ldr	r2, [r7, #8]
 8009c46:	0151      	lsls	r1, r2, #5
 8009c48:	68fa      	ldr	r2, [r7, #12]
 8009c4a:	440a      	add	r2, r1
 8009c4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009c50:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009c54:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	791b      	ldrb	r3, [r3, #4]
 8009c5a:	2b03      	cmp	r3, #3
 8009c5c:	d003      	beq.n	8009c66 <USB_EPClearStall+0x9e>
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	791b      	ldrb	r3, [r3, #4]
 8009c62:	2b02      	cmp	r3, #2
 8009c64:	d10f      	bne.n	8009c86 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009c66:	68bb      	ldr	r3, [r7, #8]
 8009c68:	015a      	lsls	r2, r3, #5
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	4413      	add	r3, r2
 8009c6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	68ba      	ldr	r2, [r7, #8]
 8009c76:	0151      	lsls	r1, r2, #5
 8009c78:	68fa      	ldr	r2, [r7, #12]
 8009c7a:	440a      	add	r2, r1
 8009c7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009c80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c84:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009c86:	2300      	movs	r3, #0
}
 8009c88:	4618      	mov	r0, r3
 8009c8a:	3714      	adds	r7, #20
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c92:	4770      	bx	lr

08009c94 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009c94:	b480      	push	{r7}
 8009c96:	b085      	sub	sp, #20
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
 8009c9c:	460b      	mov	r3, r1
 8009c9e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	68fa      	ldr	r2, [r7, #12]
 8009cae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009cb2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009cb6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009cbe:	681a      	ldr	r2, [r3, #0]
 8009cc0:	78fb      	ldrb	r3, [r7, #3]
 8009cc2:	011b      	lsls	r3, r3, #4
 8009cc4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009cc8:	68f9      	ldr	r1, [r7, #12]
 8009cca:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009cce:	4313      	orrs	r3, r2
 8009cd0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009cd2:	2300      	movs	r3, #0
}
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	3714      	adds	r7, #20
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cde:	4770      	bx	lr

08009ce0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009ce0:	b480      	push	{r7}
 8009ce2:	b085      	sub	sp, #20
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	68fa      	ldr	r2, [r7, #12]
 8009cf6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009cfa:	f023 0303 	bic.w	r3, r3, #3
 8009cfe:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d06:	685b      	ldr	r3, [r3, #4]
 8009d08:	68fa      	ldr	r2, [r7, #12]
 8009d0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009d0e:	f023 0302 	bic.w	r3, r3, #2
 8009d12:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009d14:	2300      	movs	r3, #0
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	3714      	adds	r7, #20
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d20:	4770      	bx	lr

08009d22 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009d22:	b480      	push	{r7}
 8009d24:	b085      	sub	sp, #20
 8009d26:	af00      	add	r7, sp, #0
 8009d28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	68fa      	ldr	r2, [r7, #12]
 8009d38:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009d3c:	f023 0303 	bic.w	r3, r3, #3
 8009d40:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d48:	685b      	ldr	r3, [r3, #4]
 8009d4a:	68fa      	ldr	r2, [r7, #12]
 8009d4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009d50:	f043 0302 	orr.w	r3, r3, #2
 8009d54:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009d56:	2300      	movs	r3, #0
}
 8009d58:	4618      	mov	r0, r3
 8009d5a:	3714      	adds	r7, #20
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d62:	4770      	bx	lr

08009d64 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009d64:	b480      	push	{r7}
 8009d66:	b085      	sub	sp, #20
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	695b      	ldr	r3, [r3, #20]
 8009d70:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	699b      	ldr	r3, [r3, #24]
 8009d76:	68fa      	ldr	r2, [r7, #12]
 8009d78:	4013      	ands	r3, r2
 8009d7a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009d7c:	68fb      	ldr	r3, [r7, #12]
}
 8009d7e:	4618      	mov	r0, r3
 8009d80:	3714      	adds	r7, #20
 8009d82:	46bd      	mov	sp, r7
 8009d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d88:	4770      	bx	lr

08009d8a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009d8a:	b480      	push	{r7}
 8009d8c:	b085      	sub	sp, #20
 8009d8e:	af00      	add	r7, sp, #0
 8009d90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d9c:	699b      	ldr	r3, [r3, #24]
 8009d9e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009da6:	69db      	ldr	r3, [r3, #28]
 8009da8:	68ba      	ldr	r2, [r7, #8]
 8009daa:	4013      	ands	r3, r2
 8009dac:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009dae:	68bb      	ldr	r3, [r7, #8]
 8009db0:	0c1b      	lsrs	r3, r3, #16
}
 8009db2:	4618      	mov	r0, r3
 8009db4:	3714      	adds	r7, #20
 8009db6:	46bd      	mov	sp, r7
 8009db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbc:	4770      	bx	lr

08009dbe <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009dbe:	b480      	push	{r7}
 8009dc0:	b085      	sub	sp, #20
 8009dc2:	af00      	add	r7, sp, #0
 8009dc4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009dd0:	699b      	ldr	r3, [r3, #24]
 8009dd2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009dda:	69db      	ldr	r3, [r3, #28]
 8009ddc:	68ba      	ldr	r2, [r7, #8]
 8009dde:	4013      	ands	r3, r2
 8009de0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009de2:	68bb      	ldr	r3, [r7, #8]
 8009de4:	b29b      	uxth	r3, r3
}
 8009de6:	4618      	mov	r0, r3
 8009de8:	3714      	adds	r7, #20
 8009dea:	46bd      	mov	sp, r7
 8009dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df0:	4770      	bx	lr

08009df2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009df2:	b480      	push	{r7}
 8009df4:	b085      	sub	sp, #20
 8009df6:	af00      	add	r7, sp, #0
 8009df8:	6078      	str	r0, [r7, #4]
 8009dfa:	460b      	mov	r3, r1
 8009dfc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009e02:	78fb      	ldrb	r3, [r7, #3]
 8009e04:	015a      	lsls	r2, r3, #5
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	4413      	add	r3, r2
 8009e0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e0e:	689b      	ldr	r3, [r3, #8]
 8009e10:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e18:	695b      	ldr	r3, [r3, #20]
 8009e1a:	68ba      	ldr	r2, [r7, #8]
 8009e1c:	4013      	ands	r3, r2
 8009e1e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009e20:	68bb      	ldr	r3, [r7, #8]
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	3714      	adds	r7, #20
 8009e26:	46bd      	mov	sp, r7
 8009e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2c:	4770      	bx	lr

08009e2e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009e2e:	b480      	push	{r7}
 8009e30:	b087      	sub	sp, #28
 8009e32:	af00      	add	r7, sp, #0
 8009e34:	6078      	str	r0, [r7, #4]
 8009e36:	460b      	mov	r3, r1
 8009e38:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009e3e:	697b      	ldr	r3, [r7, #20]
 8009e40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e44:	691b      	ldr	r3, [r3, #16]
 8009e46:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009e48:	697b      	ldr	r3, [r7, #20]
 8009e4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e50:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009e52:	78fb      	ldrb	r3, [r7, #3]
 8009e54:	f003 030f 	and.w	r3, r3, #15
 8009e58:	68fa      	ldr	r2, [r7, #12]
 8009e5a:	fa22 f303 	lsr.w	r3, r2, r3
 8009e5e:	01db      	lsls	r3, r3, #7
 8009e60:	b2db      	uxtb	r3, r3
 8009e62:	693a      	ldr	r2, [r7, #16]
 8009e64:	4313      	orrs	r3, r2
 8009e66:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009e68:	78fb      	ldrb	r3, [r7, #3]
 8009e6a:	015a      	lsls	r2, r3, #5
 8009e6c:	697b      	ldr	r3, [r7, #20]
 8009e6e:	4413      	add	r3, r2
 8009e70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e74:	689b      	ldr	r3, [r3, #8]
 8009e76:	693a      	ldr	r2, [r7, #16]
 8009e78:	4013      	ands	r3, r2
 8009e7a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009e7c:	68bb      	ldr	r3, [r7, #8]
}
 8009e7e:	4618      	mov	r0, r3
 8009e80:	371c      	adds	r7, #28
 8009e82:	46bd      	mov	sp, r7
 8009e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e88:	4770      	bx	lr

08009e8a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009e8a:	b480      	push	{r7}
 8009e8c:	b083      	sub	sp, #12
 8009e8e:	af00      	add	r7, sp, #0
 8009e90:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	695b      	ldr	r3, [r3, #20]
 8009e96:	f003 0301 	and.w	r3, r3, #1
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	370c      	adds	r7, #12
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea4:	4770      	bx	lr

08009ea6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009ea6:	b480      	push	{r7}
 8009ea8:	b085      	sub	sp, #20
 8009eaa:	af00      	add	r7, sp, #0
 8009eac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	68fa      	ldr	r2, [r7, #12]
 8009ebc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ec0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009ec4:	f023 0307 	bic.w	r3, r3, #7
 8009ec8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ed0:	685b      	ldr	r3, [r3, #4]
 8009ed2:	68fa      	ldr	r2, [r7, #12]
 8009ed4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009ed8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009edc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009ede:	2300      	movs	r3, #0
}
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	3714      	adds	r7, #20
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eea:	4770      	bx	lr

08009eec <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009eec:	b480      	push	{r7}
 8009eee:	b087      	sub	sp, #28
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	60f8      	str	r0, [r7, #12]
 8009ef4:	460b      	mov	r3, r1
 8009ef6:	607a      	str	r2, [r7, #4]
 8009ef8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	333c      	adds	r3, #60	@ 0x3c
 8009f02:	3304      	adds	r3, #4
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009f08:	693b      	ldr	r3, [r7, #16]
 8009f0a:	4a26      	ldr	r2, [pc, #152]	@ (8009fa4 <USB_EP0_OutStart+0xb8>)
 8009f0c:	4293      	cmp	r3, r2
 8009f0e:	d90a      	bls.n	8009f26 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009f10:	697b      	ldr	r3, [r7, #20]
 8009f12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009f1c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009f20:	d101      	bne.n	8009f26 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009f22:	2300      	movs	r3, #0
 8009f24:	e037      	b.n	8009f96 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009f26:	697b      	ldr	r3, [r7, #20]
 8009f28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f2c:	461a      	mov	r2, r3
 8009f2e:	2300      	movs	r3, #0
 8009f30:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009f32:	697b      	ldr	r3, [r7, #20]
 8009f34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f38:	691b      	ldr	r3, [r3, #16]
 8009f3a:	697a      	ldr	r2, [r7, #20]
 8009f3c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f40:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009f44:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009f46:	697b      	ldr	r3, [r7, #20]
 8009f48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f4c:	691b      	ldr	r3, [r3, #16]
 8009f4e:	697a      	ldr	r2, [r7, #20]
 8009f50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f54:	f043 0318 	orr.w	r3, r3, #24
 8009f58:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009f5a:	697b      	ldr	r3, [r7, #20]
 8009f5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f60:	691b      	ldr	r3, [r3, #16]
 8009f62:	697a      	ldr	r2, [r7, #20]
 8009f64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f68:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009f6c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009f6e:	7afb      	ldrb	r3, [r7, #11]
 8009f70:	2b01      	cmp	r3, #1
 8009f72:	d10f      	bne.n	8009f94 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009f74:	697b      	ldr	r3, [r7, #20]
 8009f76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f7a:	461a      	mov	r2, r3
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009f80:	697b      	ldr	r3, [r7, #20]
 8009f82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	697a      	ldr	r2, [r7, #20]
 8009f8a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f8e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8009f92:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009f94:	2300      	movs	r3, #0
}
 8009f96:	4618      	mov	r0, r3
 8009f98:	371c      	adds	r7, #28
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa0:	4770      	bx	lr
 8009fa2:	bf00      	nop
 8009fa4:	4f54300a 	.word	0x4f54300a

08009fa8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009fa8:	b480      	push	{r7}
 8009faa:	b085      	sub	sp, #20
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	3301      	adds	r3, #1
 8009fb8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009fc0:	d901      	bls.n	8009fc6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009fc2:	2303      	movs	r3, #3
 8009fc4:	e022      	b.n	800a00c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	691b      	ldr	r3, [r3, #16]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	daf2      	bge.n	8009fb4 <USB_CoreReset+0xc>

  count = 10U;
 8009fce:	230a      	movs	r3, #10
 8009fd0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8009fd2:	e002      	b.n	8009fda <USB_CoreReset+0x32>
  {
    count--;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	3b01      	subs	r3, #1
 8009fd8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d1f9      	bne.n	8009fd4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	691b      	ldr	r3, [r3, #16]
 8009fe4:	f043 0201 	orr.w	r2, r3, #1
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	3301      	adds	r3, #1
 8009ff0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009ff8:	d901      	bls.n	8009ffe <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009ffa:	2303      	movs	r3, #3
 8009ffc:	e006      	b.n	800a00c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	691b      	ldr	r3, [r3, #16]
 800a002:	f003 0301 	and.w	r3, r3, #1
 800a006:	2b01      	cmp	r3, #1
 800a008:	d0f0      	beq.n	8009fec <USB_CoreReset+0x44>

  return HAL_OK;
 800a00a:	2300      	movs	r3, #0
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	3714      	adds	r7, #20
 800a010:	46bd      	mov	sp, r7
 800a012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a016:	4770      	bx	lr

0800a018 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b084      	sub	sp, #16
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
 800a020:	460b      	mov	r3, r1
 800a022:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a024:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a028:	f002 fc54 	bl	800c8d4 <USBD_static_malloc>
 800a02c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d109      	bne.n	800a048 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	32b0      	adds	r2, #176	@ 0xb0
 800a03e:	2100      	movs	r1, #0
 800a040:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a044:	2302      	movs	r3, #2
 800a046:	e0d4      	b.n	800a1f2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a048:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800a04c:	2100      	movs	r1, #0
 800a04e:	68f8      	ldr	r0, [r7, #12]
 800a050:	f003 fa7c 	bl	800d54c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	32b0      	adds	r2, #176	@ 0xb0
 800a05e:	68f9      	ldr	r1, [r7, #12]
 800a060:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	32b0      	adds	r2, #176	@ 0xb0
 800a06e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	7c1b      	ldrb	r3, [r3, #16]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d138      	bne.n	800a0f2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a080:	4b5e      	ldr	r3, [pc, #376]	@ (800a1fc <USBD_CDC_Init+0x1e4>)
 800a082:	7819      	ldrb	r1, [r3, #0]
 800a084:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a088:	2202      	movs	r2, #2
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	f002 faff 	bl	800c68e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a090:	4b5a      	ldr	r3, [pc, #360]	@ (800a1fc <USBD_CDC_Init+0x1e4>)
 800a092:	781b      	ldrb	r3, [r3, #0]
 800a094:	f003 020f 	and.w	r2, r3, #15
 800a098:	6879      	ldr	r1, [r7, #4]
 800a09a:	4613      	mov	r3, r2
 800a09c:	009b      	lsls	r3, r3, #2
 800a09e:	4413      	add	r3, r2
 800a0a0:	009b      	lsls	r3, r3, #2
 800a0a2:	440b      	add	r3, r1
 800a0a4:	3323      	adds	r3, #35	@ 0x23
 800a0a6:	2201      	movs	r2, #1
 800a0a8:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a0aa:	4b55      	ldr	r3, [pc, #340]	@ (800a200 <USBD_CDC_Init+0x1e8>)
 800a0ac:	7819      	ldrb	r1, [r3, #0]
 800a0ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a0b2:	2202      	movs	r2, #2
 800a0b4:	6878      	ldr	r0, [r7, #4]
 800a0b6:	f002 faea 	bl	800c68e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a0ba:	4b51      	ldr	r3, [pc, #324]	@ (800a200 <USBD_CDC_Init+0x1e8>)
 800a0bc:	781b      	ldrb	r3, [r3, #0]
 800a0be:	f003 020f 	and.w	r2, r3, #15
 800a0c2:	6879      	ldr	r1, [r7, #4]
 800a0c4:	4613      	mov	r3, r2
 800a0c6:	009b      	lsls	r3, r3, #2
 800a0c8:	4413      	add	r3, r2
 800a0ca:	009b      	lsls	r3, r3, #2
 800a0cc:	440b      	add	r3, r1
 800a0ce:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a0d2:	2201      	movs	r2, #1
 800a0d4:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a0d6:	4b4b      	ldr	r3, [pc, #300]	@ (800a204 <USBD_CDC_Init+0x1ec>)
 800a0d8:	781b      	ldrb	r3, [r3, #0]
 800a0da:	f003 020f 	and.w	r2, r3, #15
 800a0de:	6879      	ldr	r1, [r7, #4]
 800a0e0:	4613      	mov	r3, r2
 800a0e2:	009b      	lsls	r3, r3, #2
 800a0e4:	4413      	add	r3, r2
 800a0e6:	009b      	lsls	r3, r3, #2
 800a0e8:	440b      	add	r3, r1
 800a0ea:	331c      	adds	r3, #28
 800a0ec:	2210      	movs	r2, #16
 800a0ee:	601a      	str	r2, [r3, #0]
 800a0f0:	e035      	b.n	800a15e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a0f2:	4b42      	ldr	r3, [pc, #264]	@ (800a1fc <USBD_CDC_Init+0x1e4>)
 800a0f4:	7819      	ldrb	r1, [r3, #0]
 800a0f6:	2340      	movs	r3, #64	@ 0x40
 800a0f8:	2202      	movs	r2, #2
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f002 fac7 	bl	800c68e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a100:	4b3e      	ldr	r3, [pc, #248]	@ (800a1fc <USBD_CDC_Init+0x1e4>)
 800a102:	781b      	ldrb	r3, [r3, #0]
 800a104:	f003 020f 	and.w	r2, r3, #15
 800a108:	6879      	ldr	r1, [r7, #4]
 800a10a:	4613      	mov	r3, r2
 800a10c:	009b      	lsls	r3, r3, #2
 800a10e:	4413      	add	r3, r2
 800a110:	009b      	lsls	r3, r3, #2
 800a112:	440b      	add	r3, r1
 800a114:	3323      	adds	r3, #35	@ 0x23
 800a116:	2201      	movs	r2, #1
 800a118:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a11a:	4b39      	ldr	r3, [pc, #228]	@ (800a200 <USBD_CDC_Init+0x1e8>)
 800a11c:	7819      	ldrb	r1, [r3, #0]
 800a11e:	2340      	movs	r3, #64	@ 0x40
 800a120:	2202      	movs	r2, #2
 800a122:	6878      	ldr	r0, [r7, #4]
 800a124:	f002 fab3 	bl	800c68e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a128:	4b35      	ldr	r3, [pc, #212]	@ (800a200 <USBD_CDC_Init+0x1e8>)
 800a12a:	781b      	ldrb	r3, [r3, #0]
 800a12c:	f003 020f 	and.w	r2, r3, #15
 800a130:	6879      	ldr	r1, [r7, #4]
 800a132:	4613      	mov	r3, r2
 800a134:	009b      	lsls	r3, r3, #2
 800a136:	4413      	add	r3, r2
 800a138:	009b      	lsls	r3, r3, #2
 800a13a:	440b      	add	r3, r1
 800a13c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a140:	2201      	movs	r2, #1
 800a142:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a144:	4b2f      	ldr	r3, [pc, #188]	@ (800a204 <USBD_CDC_Init+0x1ec>)
 800a146:	781b      	ldrb	r3, [r3, #0]
 800a148:	f003 020f 	and.w	r2, r3, #15
 800a14c:	6879      	ldr	r1, [r7, #4]
 800a14e:	4613      	mov	r3, r2
 800a150:	009b      	lsls	r3, r3, #2
 800a152:	4413      	add	r3, r2
 800a154:	009b      	lsls	r3, r3, #2
 800a156:	440b      	add	r3, r1
 800a158:	331c      	adds	r3, #28
 800a15a:	2210      	movs	r2, #16
 800a15c:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a15e:	4b29      	ldr	r3, [pc, #164]	@ (800a204 <USBD_CDC_Init+0x1ec>)
 800a160:	7819      	ldrb	r1, [r3, #0]
 800a162:	2308      	movs	r3, #8
 800a164:	2203      	movs	r2, #3
 800a166:	6878      	ldr	r0, [r7, #4]
 800a168:	f002 fa91 	bl	800c68e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a16c:	4b25      	ldr	r3, [pc, #148]	@ (800a204 <USBD_CDC_Init+0x1ec>)
 800a16e:	781b      	ldrb	r3, [r3, #0]
 800a170:	f003 020f 	and.w	r2, r3, #15
 800a174:	6879      	ldr	r1, [r7, #4]
 800a176:	4613      	mov	r3, r2
 800a178:	009b      	lsls	r3, r3, #2
 800a17a:	4413      	add	r3, r2
 800a17c:	009b      	lsls	r3, r3, #2
 800a17e:	440b      	add	r3, r1
 800a180:	3323      	adds	r3, #35	@ 0x23
 800a182:	2201      	movs	r2, #1
 800a184:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	2200      	movs	r2, #0
 800a18a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a194:	687a      	ldr	r2, [r7, #4]
 800a196:	33b0      	adds	r3, #176	@ 0xb0
 800a198:	009b      	lsls	r3, r3, #2
 800a19a:	4413      	add	r3, r2
 800a19c:	685b      	ldr	r3, [r3, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d101      	bne.n	800a1c0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800a1bc:	2302      	movs	r3, #2
 800a1be:	e018      	b.n	800a1f2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	7c1b      	ldrb	r3, [r3, #16]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d10a      	bne.n	800a1de <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a1c8:	4b0d      	ldr	r3, [pc, #52]	@ (800a200 <USBD_CDC_Init+0x1e8>)
 800a1ca:	7819      	ldrb	r1, [r3, #0]
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a1d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a1d6:	6878      	ldr	r0, [r7, #4]
 800a1d8:	f002 fb48 	bl	800c86c <USBD_LL_PrepareReceive>
 800a1dc:	e008      	b.n	800a1f0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a1de:	4b08      	ldr	r3, [pc, #32]	@ (800a200 <USBD_CDC_Init+0x1e8>)
 800a1e0:	7819      	ldrb	r1, [r3, #0]
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a1e8:	2340      	movs	r3, #64	@ 0x40
 800a1ea:	6878      	ldr	r0, [r7, #4]
 800a1ec:	f002 fb3e 	bl	800c86c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a1f0:	2300      	movs	r3, #0
}
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	3710      	adds	r7, #16
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bd80      	pop	{r7, pc}
 800a1fa:	bf00      	nop
 800a1fc:	20000107 	.word	0x20000107
 800a200:	20000108 	.word	0x20000108
 800a204:	20000109 	.word	0x20000109

0800a208 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b082      	sub	sp, #8
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
 800a210:	460b      	mov	r3, r1
 800a212:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a214:	4b3a      	ldr	r3, [pc, #232]	@ (800a300 <USBD_CDC_DeInit+0xf8>)
 800a216:	781b      	ldrb	r3, [r3, #0]
 800a218:	4619      	mov	r1, r3
 800a21a:	6878      	ldr	r0, [r7, #4]
 800a21c:	f002 fa5d 	bl	800c6da <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a220:	4b37      	ldr	r3, [pc, #220]	@ (800a300 <USBD_CDC_DeInit+0xf8>)
 800a222:	781b      	ldrb	r3, [r3, #0]
 800a224:	f003 020f 	and.w	r2, r3, #15
 800a228:	6879      	ldr	r1, [r7, #4]
 800a22a:	4613      	mov	r3, r2
 800a22c:	009b      	lsls	r3, r3, #2
 800a22e:	4413      	add	r3, r2
 800a230:	009b      	lsls	r3, r3, #2
 800a232:	440b      	add	r3, r1
 800a234:	3323      	adds	r3, #35	@ 0x23
 800a236:	2200      	movs	r2, #0
 800a238:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a23a:	4b32      	ldr	r3, [pc, #200]	@ (800a304 <USBD_CDC_DeInit+0xfc>)
 800a23c:	781b      	ldrb	r3, [r3, #0]
 800a23e:	4619      	mov	r1, r3
 800a240:	6878      	ldr	r0, [r7, #4]
 800a242:	f002 fa4a 	bl	800c6da <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a246:	4b2f      	ldr	r3, [pc, #188]	@ (800a304 <USBD_CDC_DeInit+0xfc>)
 800a248:	781b      	ldrb	r3, [r3, #0]
 800a24a:	f003 020f 	and.w	r2, r3, #15
 800a24e:	6879      	ldr	r1, [r7, #4]
 800a250:	4613      	mov	r3, r2
 800a252:	009b      	lsls	r3, r3, #2
 800a254:	4413      	add	r3, r2
 800a256:	009b      	lsls	r3, r3, #2
 800a258:	440b      	add	r3, r1
 800a25a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a25e:	2200      	movs	r2, #0
 800a260:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a262:	4b29      	ldr	r3, [pc, #164]	@ (800a308 <USBD_CDC_DeInit+0x100>)
 800a264:	781b      	ldrb	r3, [r3, #0]
 800a266:	4619      	mov	r1, r3
 800a268:	6878      	ldr	r0, [r7, #4]
 800a26a:	f002 fa36 	bl	800c6da <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a26e:	4b26      	ldr	r3, [pc, #152]	@ (800a308 <USBD_CDC_DeInit+0x100>)
 800a270:	781b      	ldrb	r3, [r3, #0]
 800a272:	f003 020f 	and.w	r2, r3, #15
 800a276:	6879      	ldr	r1, [r7, #4]
 800a278:	4613      	mov	r3, r2
 800a27a:	009b      	lsls	r3, r3, #2
 800a27c:	4413      	add	r3, r2
 800a27e:	009b      	lsls	r3, r3, #2
 800a280:	440b      	add	r3, r1
 800a282:	3323      	adds	r3, #35	@ 0x23
 800a284:	2200      	movs	r2, #0
 800a286:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a288:	4b1f      	ldr	r3, [pc, #124]	@ (800a308 <USBD_CDC_DeInit+0x100>)
 800a28a:	781b      	ldrb	r3, [r3, #0]
 800a28c:	f003 020f 	and.w	r2, r3, #15
 800a290:	6879      	ldr	r1, [r7, #4]
 800a292:	4613      	mov	r3, r2
 800a294:	009b      	lsls	r3, r3, #2
 800a296:	4413      	add	r3, r2
 800a298:	009b      	lsls	r3, r3, #2
 800a29a:	440b      	add	r3, r1
 800a29c:	331c      	adds	r3, #28
 800a29e:	2200      	movs	r2, #0
 800a2a0:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	32b0      	adds	r2, #176	@ 0xb0
 800a2ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d01f      	beq.n	800a2f4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a2ba:	687a      	ldr	r2, [r7, #4]
 800a2bc:	33b0      	adds	r3, #176	@ 0xb0
 800a2be:	009b      	lsls	r3, r3, #2
 800a2c0:	4413      	add	r3, r2
 800a2c2:	685b      	ldr	r3, [r3, #4]
 800a2c4:	685b      	ldr	r3, [r3, #4]
 800a2c6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	32b0      	adds	r2, #176	@ 0xb0
 800a2d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	f002 fb0a 	bl	800c8f0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	32b0      	adds	r2, #176	@ 0xb0
 800a2e6:	2100      	movs	r1, #0
 800a2e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a2f4:	2300      	movs	r3, #0
}
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	3708      	adds	r7, #8
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}
 800a2fe:	bf00      	nop
 800a300:	20000107 	.word	0x20000107
 800a304:	20000108 	.word	0x20000108
 800a308:	20000109 	.word	0x20000109

0800a30c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b086      	sub	sp, #24
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
 800a314:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	32b0      	adds	r2, #176	@ 0xb0
 800a320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a324:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a326:	2300      	movs	r3, #0
 800a328:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a32a:	2300      	movs	r3, #0
 800a32c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a32e:	2300      	movs	r3, #0
 800a330:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a332:	693b      	ldr	r3, [r7, #16]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d101      	bne.n	800a33c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a338:	2303      	movs	r3, #3
 800a33a:	e0bf      	b.n	800a4bc <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a33c:	683b      	ldr	r3, [r7, #0]
 800a33e:	781b      	ldrb	r3, [r3, #0]
 800a340:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a344:	2b00      	cmp	r3, #0
 800a346:	d050      	beq.n	800a3ea <USBD_CDC_Setup+0xde>
 800a348:	2b20      	cmp	r3, #32
 800a34a:	f040 80af 	bne.w	800a4ac <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	88db      	ldrh	r3, [r3, #6]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d03a      	beq.n	800a3cc <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	781b      	ldrb	r3, [r3, #0]
 800a35a:	b25b      	sxtb	r3, r3
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	da1b      	bge.n	800a398 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a366:	687a      	ldr	r2, [r7, #4]
 800a368:	33b0      	adds	r3, #176	@ 0xb0
 800a36a:	009b      	lsls	r3, r3, #2
 800a36c:	4413      	add	r3, r2
 800a36e:	685b      	ldr	r3, [r3, #4]
 800a370:	689b      	ldr	r3, [r3, #8]
 800a372:	683a      	ldr	r2, [r7, #0]
 800a374:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a376:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a378:	683a      	ldr	r2, [r7, #0]
 800a37a:	88d2      	ldrh	r2, [r2, #6]
 800a37c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a37e:	683b      	ldr	r3, [r7, #0]
 800a380:	88db      	ldrh	r3, [r3, #6]
 800a382:	2b07      	cmp	r3, #7
 800a384:	bf28      	it	cs
 800a386:	2307      	movcs	r3, #7
 800a388:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a38a:	693b      	ldr	r3, [r7, #16]
 800a38c:	89fa      	ldrh	r2, [r7, #14]
 800a38e:	4619      	mov	r1, r3
 800a390:	6878      	ldr	r0, [r7, #4]
 800a392:	f001 fd67 	bl	800be64 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a396:	e090      	b.n	800a4ba <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	785a      	ldrb	r2, [r3, #1]
 800a39c:	693b      	ldr	r3, [r7, #16]
 800a39e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	88db      	ldrh	r3, [r3, #6]
 800a3a6:	2b3f      	cmp	r3, #63	@ 0x3f
 800a3a8:	d803      	bhi.n	800a3b2 <USBD_CDC_Setup+0xa6>
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	88db      	ldrh	r3, [r3, #6]
 800a3ae:	b2da      	uxtb	r2, r3
 800a3b0:	e000      	b.n	800a3b4 <USBD_CDC_Setup+0xa8>
 800a3b2:	2240      	movs	r2, #64	@ 0x40
 800a3b4:	693b      	ldr	r3, [r7, #16]
 800a3b6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a3ba:	6939      	ldr	r1, [r7, #16]
 800a3bc:	693b      	ldr	r3, [r7, #16]
 800a3be:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800a3c2:	461a      	mov	r2, r3
 800a3c4:	6878      	ldr	r0, [r7, #4]
 800a3c6:	f001 fd7c 	bl	800bec2 <USBD_CtlPrepareRx>
      break;
 800a3ca:	e076      	b.n	800a4ba <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a3d2:	687a      	ldr	r2, [r7, #4]
 800a3d4:	33b0      	adds	r3, #176	@ 0xb0
 800a3d6:	009b      	lsls	r3, r3, #2
 800a3d8:	4413      	add	r3, r2
 800a3da:	685b      	ldr	r3, [r3, #4]
 800a3dc:	689b      	ldr	r3, [r3, #8]
 800a3de:	683a      	ldr	r2, [r7, #0]
 800a3e0:	7850      	ldrb	r0, [r2, #1]
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	6839      	ldr	r1, [r7, #0]
 800a3e6:	4798      	blx	r3
      break;
 800a3e8:	e067      	b.n	800a4ba <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	785b      	ldrb	r3, [r3, #1]
 800a3ee:	2b0b      	cmp	r3, #11
 800a3f0:	d851      	bhi.n	800a496 <USBD_CDC_Setup+0x18a>
 800a3f2:	a201      	add	r2, pc, #4	@ (adr r2, 800a3f8 <USBD_CDC_Setup+0xec>)
 800a3f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3f8:	0800a429 	.word	0x0800a429
 800a3fc:	0800a4a5 	.word	0x0800a4a5
 800a400:	0800a497 	.word	0x0800a497
 800a404:	0800a497 	.word	0x0800a497
 800a408:	0800a497 	.word	0x0800a497
 800a40c:	0800a497 	.word	0x0800a497
 800a410:	0800a497 	.word	0x0800a497
 800a414:	0800a497 	.word	0x0800a497
 800a418:	0800a497 	.word	0x0800a497
 800a41c:	0800a497 	.word	0x0800a497
 800a420:	0800a453 	.word	0x0800a453
 800a424:	0800a47d 	.word	0x0800a47d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a42e:	b2db      	uxtb	r3, r3
 800a430:	2b03      	cmp	r3, #3
 800a432:	d107      	bne.n	800a444 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a434:	f107 030a 	add.w	r3, r7, #10
 800a438:	2202      	movs	r2, #2
 800a43a:	4619      	mov	r1, r3
 800a43c:	6878      	ldr	r0, [r7, #4]
 800a43e:	f001 fd11 	bl	800be64 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a442:	e032      	b.n	800a4aa <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a444:	6839      	ldr	r1, [r7, #0]
 800a446:	6878      	ldr	r0, [r7, #4]
 800a448:	f001 fc8f 	bl	800bd6a <USBD_CtlError>
            ret = USBD_FAIL;
 800a44c:	2303      	movs	r3, #3
 800a44e:	75fb      	strb	r3, [r7, #23]
          break;
 800a450:	e02b      	b.n	800a4aa <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a458:	b2db      	uxtb	r3, r3
 800a45a:	2b03      	cmp	r3, #3
 800a45c:	d107      	bne.n	800a46e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a45e:	f107 030d 	add.w	r3, r7, #13
 800a462:	2201      	movs	r2, #1
 800a464:	4619      	mov	r1, r3
 800a466:	6878      	ldr	r0, [r7, #4]
 800a468:	f001 fcfc 	bl	800be64 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a46c:	e01d      	b.n	800a4aa <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a46e:	6839      	ldr	r1, [r7, #0]
 800a470:	6878      	ldr	r0, [r7, #4]
 800a472:	f001 fc7a 	bl	800bd6a <USBD_CtlError>
            ret = USBD_FAIL;
 800a476:	2303      	movs	r3, #3
 800a478:	75fb      	strb	r3, [r7, #23]
          break;
 800a47a:	e016      	b.n	800a4aa <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a482:	b2db      	uxtb	r3, r3
 800a484:	2b03      	cmp	r3, #3
 800a486:	d00f      	beq.n	800a4a8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a488:	6839      	ldr	r1, [r7, #0]
 800a48a:	6878      	ldr	r0, [r7, #4]
 800a48c:	f001 fc6d 	bl	800bd6a <USBD_CtlError>
            ret = USBD_FAIL;
 800a490:	2303      	movs	r3, #3
 800a492:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a494:	e008      	b.n	800a4a8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a496:	6839      	ldr	r1, [r7, #0]
 800a498:	6878      	ldr	r0, [r7, #4]
 800a49a:	f001 fc66 	bl	800bd6a <USBD_CtlError>
          ret = USBD_FAIL;
 800a49e:	2303      	movs	r3, #3
 800a4a0:	75fb      	strb	r3, [r7, #23]
          break;
 800a4a2:	e002      	b.n	800a4aa <USBD_CDC_Setup+0x19e>
          break;
 800a4a4:	bf00      	nop
 800a4a6:	e008      	b.n	800a4ba <USBD_CDC_Setup+0x1ae>
          break;
 800a4a8:	bf00      	nop
      }
      break;
 800a4aa:	e006      	b.n	800a4ba <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a4ac:	6839      	ldr	r1, [r7, #0]
 800a4ae:	6878      	ldr	r0, [r7, #4]
 800a4b0:	f001 fc5b 	bl	800bd6a <USBD_CtlError>
      ret = USBD_FAIL;
 800a4b4:	2303      	movs	r3, #3
 800a4b6:	75fb      	strb	r3, [r7, #23]
      break;
 800a4b8:	bf00      	nop
  }

  return (uint8_t)ret;
 800a4ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4bc:	4618      	mov	r0, r3
 800a4be:	3718      	adds	r7, #24
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	bd80      	pop	{r7, pc}

0800a4c4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a4c4:	b580      	push	{r7, lr}
 800a4c6:	b084      	sub	sp, #16
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
 800a4cc:	460b      	mov	r3, r1
 800a4ce:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a4d6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	32b0      	adds	r2, #176	@ 0xb0
 800a4e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d101      	bne.n	800a4ee <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a4ea:	2303      	movs	r3, #3
 800a4ec:	e065      	b.n	800a5ba <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	32b0      	adds	r2, #176	@ 0xb0
 800a4f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4fc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a4fe:	78fb      	ldrb	r3, [r7, #3]
 800a500:	f003 020f 	and.w	r2, r3, #15
 800a504:	6879      	ldr	r1, [r7, #4]
 800a506:	4613      	mov	r3, r2
 800a508:	009b      	lsls	r3, r3, #2
 800a50a:	4413      	add	r3, r2
 800a50c:	009b      	lsls	r3, r3, #2
 800a50e:	440b      	add	r3, r1
 800a510:	3314      	adds	r3, #20
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d02f      	beq.n	800a578 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a518:	78fb      	ldrb	r3, [r7, #3]
 800a51a:	f003 020f 	and.w	r2, r3, #15
 800a51e:	6879      	ldr	r1, [r7, #4]
 800a520:	4613      	mov	r3, r2
 800a522:	009b      	lsls	r3, r3, #2
 800a524:	4413      	add	r3, r2
 800a526:	009b      	lsls	r3, r3, #2
 800a528:	440b      	add	r3, r1
 800a52a:	3314      	adds	r3, #20
 800a52c:	681a      	ldr	r2, [r3, #0]
 800a52e:	78fb      	ldrb	r3, [r7, #3]
 800a530:	f003 010f 	and.w	r1, r3, #15
 800a534:	68f8      	ldr	r0, [r7, #12]
 800a536:	460b      	mov	r3, r1
 800a538:	00db      	lsls	r3, r3, #3
 800a53a:	440b      	add	r3, r1
 800a53c:	009b      	lsls	r3, r3, #2
 800a53e:	4403      	add	r3, r0
 800a540:	331c      	adds	r3, #28
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	fbb2 f1f3 	udiv	r1, r2, r3
 800a548:	fb01 f303 	mul.w	r3, r1, r3
 800a54c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d112      	bne.n	800a578 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a552:	78fb      	ldrb	r3, [r7, #3]
 800a554:	f003 020f 	and.w	r2, r3, #15
 800a558:	6879      	ldr	r1, [r7, #4]
 800a55a:	4613      	mov	r3, r2
 800a55c:	009b      	lsls	r3, r3, #2
 800a55e:	4413      	add	r3, r2
 800a560:	009b      	lsls	r3, r3, #2
 800a562:	440b      	add	r3, r1
 800a564:	3314      	adds	r3, #20
 800a566:	2200      	movs	r2, #0
 800a568:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a56a:	78f9      	ldrb	r1, [r7, #3]
 800a56c:	2300      	movs	r3, #0
 800a56e:	2200      	movs	r2, #0
 800a570:	6878      	ldr	r0, [r7, #4]
 800a572:	f002 f95a 	bl	800c82a <USBD_LL_Transmit>
 800a576:	e01f      	b.n	800a5b8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a578:	68bb      	ldr	r3, [r7, #8]
 800a57a:	2200      	movs	r2, #0
 800a57c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a586:	687a      	ldr	r2, [r7, #4]
 800a588:	33b0      	adds	r3, #176	@ 0xb0
 800a58a:	009b      	lsls	r3, r3, #2
 800a58c:	4413      	add	r3, r2
 800a58e:	685b      	ldr	r3, [r3, #4]
 800a590:	691b      	ldr	r3, [r3, #16]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d010      	beq.n	800a5b8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a59c:	687a      	ldr	r2, [r7, #4]
 800a59e:	33b0      	adds	r3, #176	@ 0xb0
 800a5a0:	009b      	lsls	r3, r3, #2
 800a5a2:	4413      	add	r3, r2
 800a5a4:	685b      	ldr	r3, [r3, #4]
 800a5a6:	691b      	ldr	r3, [r3, #16]
 800a5a8:	68ba      	ldr	r2, [r7, #8]
 800a5aa:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a5ae:	68ba      	ldr	r2, [r7, #8]
 800a5b0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a5b4:	78fa      	ldrb	r2, [r7, #3]
 800a5b6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a5b8:	2300      	movs	r3, #0
}
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	3710      	adds	r7, #16
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	bd80      	pop	{r7, pc}

0800a5c2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a5c2:	b580      	push	{r7, lr}
 800a5c4:	b084      	sub	sp, #16
 800a5c6:	af00      	add	r7, sp, #0
 800a5c8:	6078      	str	r0, [r7, #4]
 800a5ca:	460b      	mov	r3, r1
 800a5cc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	32b0      	adds	r2, #176	@ 0xb0
 800a5d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5dc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	32b0      	adds	r2, #176	@ 0xb0
 800a5e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d101      	bne.n	800a5f4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a5f0:	2303      	movs	r3, #3
 800a5f2:	e01a      	b.n	800a62a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a5f4:	78fb      	ldrb	r3, [r7, #3]
 800a5f6:	4619      	mov	r1, r3
 800a5f8:	6878      	ldr	r0, [r7, #4]
 800a5fa:	f002 f958 	bl	800c8ae <USBD_LL_GetRxDataSize>
 800a5fe:	4602      	mov	r2, r0
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a60c:	687a      	ldr	r2, [r7, #4]
 800a60e:	33b0      	adds	r3, #176	@ 0xb0
 800a610:	009b      	lsls	r3, r3, #2
 800a612:	4413      	add	r3, r2
 800a614:	685b      	ldr	r3, [r3, #4]
 800a616:	68db      	ldr	r3, [r3, #12]
 800a618:	68fa      	ldr	r2, [r7, #12]
 800a61a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a61e:	68fa      	ldr	r2, [r7, #12]
 800a620:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a624:	4611      	mov	r1, r2
 800a626:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a628:	2300      	movs	r3, #0
}
 800a62a:	4618      	mov	r0, r3
 800a62c:	3710      	adds	r7, #16
 800a62e:	46bd      	mov	sp, r7
 800a630:	bd80      	pop	{r7, pc}

0800a632 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a632:	b580      	push	{r7, lr}
 800a634:	b084      	sub	sp, #16
 800a636:	af00      	add	r7, sp, #0
 800a638:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	32b0      	adds	r2, #176	@ 0xb0
 800a644:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a648:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d101      	bne.n	800a654 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a650:	2303      	movs	r3, #3
 800a652:	e024      	b.n	800a69e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a65a:	687a      	ldr	r2, [r7, #4]
 800a65c:	33b0      	adds	r3, #176	@ 0xb0
 800a65e:	009b      	lsls	r3, r3, #2
 800a660:	4413      	add	r3, r2
 800a662:	685b      	ldr	r3, [r3, #4]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d019      	beq.n	800a69c <USBD_CDC_EP0_RxReady+0x6a>
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a66e:	2bff      	cmp	r3, #255	@ 0xff
 800a670:	d014      	beq.n	800a69c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a678:	687a      	ldr	r2, [r7, #4]
 800a67a:	33b0      	adds	r3, #176	@ 0xb0
 800a67c:	009b      	lsls	r3, r3, #2
 800a67e:	4413      	add	r3, r2
 800a680:	685b      	ldr	r3, [r3, #4]
 800a682:	689b      	ldr	r3, [r3, #8]
 800a684:	68fa      	ldr	r2, [r7, #12]
 800a686:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800a68a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a68c:	68fa      	ldr	r2, [r7, #12]
 800a68e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a692:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	22ff      	movs	r2, #255	@ 0xff
 800a698:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a69c:	2300      	movs	r3, #0
}
 800a69e:	4618      	mov	r0, r3
 800a6a0:	3710      	adds	r7, #16
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	bd80      	pop	{r7, pc}
	...

0800a6a8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a6a8:	b580      	push	{r7, lr}
 800a6aa:	b086      	sub	sp, #24
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a6b0:	2182      	movs	r1, #130	@ 0x82
 800a6b2:	4818      	ldr	r0, [pc, #96]	@ (800a714 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a6b4:	f000 fd22 	bl	800b0fc <USBD_GetEpDesc>
 800a6b8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a6ba:	2101      	movs	r1, #1
 800a6bc:	4815      	ldr	r0, [pc, #84]	@ (800a714 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a6be:	f000 fd1d 	bl	800b0fc <USBD_GetEpDesc>
 800a6c2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a6c4:	2181      	movs	r1, #129	@ 0x81
 800a6c6:	4813      	ldr	r0, [pc, #76]	@ (800a714 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a6c8:	f000 fd18 	bl	800b0fc <USBD_GetEpDesc>
 800a6cc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a6ce:	697b      	ldr	r3, [r7, #20]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d002      	beq.n	800a6da <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a6d4:	697b      	ldr	r3, [r7, #20]
 800a6d6:	2210      	movs	r2, #16
 800a6d8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a6da:	693b      	ldr	r3, [r7, #16]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d006      	beq.n	800a6ee <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a6e0:	693b      	ldr	r3, [r7, #16]
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a6e8:	711a      	strb	r2, [r3, #4]
 800a6ea:	2200      	movs	r2, #0
 800a6ec:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d006      	beq.n	800a702 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	2200      	movs	r2, #0
 800a6f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a6fc:	711a      	strb	r2, [r3, #4]
 800a6fe:	2200      	movs	r2, #0
 800a700:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	2243      	movs	r2, #67	@ 0x43
 800a706:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a708:	4b02      	ldr	r3, [pc, #8]	@ (800a714 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800a70a:	4618      	mov	r0, r3
 800a70c:	3718      	adds	r7, #24
 800a70e:	46bd      	mov	sp, r7
 800a710:	bd80      	pop	{r7, pc}
 800a712:	bf00      	nop
 800a714:	200000c4 	.word	0x200000c4

0800a718 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a718:	b580      	push	{r7, lr}
 800a71a:	b086      	sub	sp, #24
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a720:	2182      	movs	r1, #130	@ 0x82
 800a722:	4818      	ldr	r0, [pc, #96]	@ (800a784 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a724:	f000 fcea 	bl	800b0fc <USBD_GetEpDesc>
 800a728:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a72a:	2101      	movs	r1, #1
 800a72c:	4815      	ldr	r0, [pc, #84]	@ (800a784 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a72e:	f000 fce5 	bl	800b0fc <USBD_GetEpDesc>
 800a732:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a734:	2181      	movs	r1, #129	@ 0x81
 800a736:	4813      	ldr	r0, [pc, #76]	@ (800a784 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a738:	f000 fce0 	bl	800b0fc <USBD_GetEpDesc>
 800a73c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a73e:	697b      	ldr	r3, [r7, #20]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d002      	beq.n	800a74a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a744:	697b      	ldr	r3, [r7, #20]
 800a746:	2210      	movs	r2, #16
 800a748:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a74a:	693b      	ldr	r3, [r7, #16]
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d006      	beq.n	800a75e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a750:	693b      	ldr	r3, [r7, #16]
 800a752:	2200      	movs	r2, #0
 800a754:	711a      	strb	r2, [r3, #4]
 800a756:	2200      	movs	r2, #0
 800a758:	f042 0202 	orr.w	r2, r2, #2
 800a75c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d006      	beq.n	800a772 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	2200      	movs	r2, #0
 800a768:	711a      	strb	r2, [r3, #4]
 800a76a:	2200      	movs	r2, #0
 800a76c:	f042 0202 	orr.w	r2, r2, #2
 800a770:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	2243      	movs	r2, #67	@ 0x43
 800a776:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a778:	4b02      	ldr	r3, [pc, #8]	@ (800a784 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800a77a:	4618      	mov	r0, r3
 800a77c:	3718      	adds	r7, #24
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}
 800a782:	bf00      	nop
 800a784:	200000c4 	.word	0x200000c4

0800a788 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b086      	sub	sp, #24
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a790:	2182      	movs	r1, #130	@ 0x82
 800a792:	4818      	ldr	r0, [pc, #96]	@ (800a7f4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a794:	f000 fcb2 	bl	800b0fc <USBD_GetEpDesc>
 800a798:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a79a:	2101      	movs	r1, #1
 800a79c:	4815      	ldr	r0, [pc, #84]	@ (800a7f4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a79e:	f000 fcad 	bl	800b0fc <USBD_GetEpDesc>
 800a7a2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a7a4:	2181      	movs	r1, #129	@ 0x81
 800a7a6:	4813      	ldr	r0, [pc, #76]	@ (800a7f4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a7a8:	f000 fca8 	bl	800b0fc <USBD_GetEpDesc>
 800a7ac:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a7ae:	697b      	ldr	r3, [r7, #20]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d002      	beq.n	800a7ba <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a7b4:	697b      	ldr	r3, [r7, #20]
 800a7b6:	2210      	movs	r2, #16
 800a7b8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a7ba:	693b      	ldr	r3, [r7, #16]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d006      	beq.n	800a7ce <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a7c0:	693b      	ldr	r3, [r7, #16]
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a7c8:	711a      	strb	r2, [r3, #4]
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d006      	beq.n	800a7e2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a7dc:	711a      	strb	r2, [r3, #4]
 800a7de:	2200      	movs	r2, #0
 800a7e0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2243      	movs	r2, #67	@ 0x43
 800a7e6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a7e8:	4b02      	ldr	r3, [pc, #8]	@ (800a7f4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	3718      	adds	r7, #24
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	bd80      	pop	{r7, pc}
 800a7f2:	bf00      	nop
 800a7f4:	200000c4 	.word	0x200000c4

0800a7f8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a7f8:	b480      	push	{r7}
 800a7fa:	b083      	sub	sp, #12
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	220a      	movs	r2, #10
 800a804:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a806:	4b03      	ldr	r3, [pc, #12]	@ (800a814 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a808:	4618      	mov	r0, r3
 800a80a:	370c      	adds	r7, #12
 800a80c:	46bd      	mov	sp, r7
 800a80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a812:	4770      	bx	lr
 800a814:	20000080 	.word	0x20000080

0800a818 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a818:	b480      	push	{r7}
 800a81a:	b083      	sub	sp, #12
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
 800a820:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a822:	683b      	ldr	r3, [r7, #0]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d101      	bne.n	800a82c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a828:	2303      	movs	r3, #3
 800a82a:	e009      	b.n	800a840 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a832:	687a      	ldr	r2, [r7, #4]
 800a834:	33b0      	adds	r3, #176	@ 0xb0
 800a836:	009b      	lsls	r3, r3, #2
 800a838:	4413      	add	r3, r2
 800a83a:	683a      	ldr	r2, [r7, #0]
 800a83c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800a83e:	2300      	movs	r3, #0
}
 800a840:	4618      	mov	r0, r3
 800a842:	370c      	adds	r7, #12
 800a844:	46bd      	mov	sp, r7
 800a846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84a:	4770      	bx	lr

0800a84c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a84c:	b480      	push	{r7}
 800a84e:	b087      	sub	sp, #28
 800a850:	af00      	add	r7, sp, #0
 800a852:	60f8      	str	r0, [r7, #12]
 800a854:	60b9      	str	r1, [r7, #8]
 800a856:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	32b0      	adds	r2, #176	@ 0xb0
 800a862:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a866:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a868:	697b      	ldr	r3, [r7, #20]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d101      	bne.n	800a872 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a86e:	2303      	movs	r3, #3
 800a870:	e008      	b.n	800a884 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800a872:	697b      	ldr	r3, [r7, #20]
 800a874:	68ba      	ldr	r2, [r7, #8]
 800a876:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a87a:	697b      	ldr	r3, [r7, #20]
 800a87c:	687a      	ldr	r2, [r7, #4]
 800a87e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a882:	2300      	movs	r3, #0
}
 800a884:	4618      	mov	r0, r3
 800a886:	371c      	adds	r7, #28
 800a888:	46bd      	mov	sp, r7
 800a88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88e:	4770      	bx	lr

0800a890 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a890:	b480      	push	{r7}
 800a892:	b085      	sub	sp, #20
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
 800a898:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	32b0      	adds	r2, #176	@ 0xb0
 800a8a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8a8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d101      	bne.n	800a8b4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800a8b0:	2303      	movs	r3, #3
 800a8b2:	e004      	b.n	800a8be <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	683a      	ldr	r2, [r7, #0]
 800a8b8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a8bc:	2300      	movs	r3, #0
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	3714      	adds	r7, #20
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c8:	4770      	bx	lr
	...

0800a8cc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a8cc:	b580      	push	{r7, lr}
 800a8ce:	b084      	sub	sp, #16
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	32b0      	adds	r2, #176	@ 0xb0
 800a8de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8e2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	32b0      	adds	r2, #176	@ 0xb0
 800a8ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d101      	bne.n	800a8fa <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800a8f6:	2303      	movs	r3, #3
 800a8f8:	e018      	b.n	800a92c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	7c1b      	ldrb	r3, [r3, #16]
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d10a      	bne.n	800a918 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a902:	4b0c      	ldr	r3, [pc, #48]	@ (800a934 <USBD_CDC_ReceivePacket+0x68>)
 800a904:	7819      	ldrb	r1, [r3, #0]
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a90c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a910:	6878      	ldr	r0, [r7, #4]
 800a912:	f001 ffab 	bl	800c86c <USBD_LL_PrepareReceive>
 800a916:	e008      	b.n	800a92a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a918:	4b06      	ldr	r3, [pc, #24]	@ (800a934 <USBD_CDC_ReceivePacket+0x68>)
 800a91a:	7819      	ldrb	r1, [r3, #0]
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a922:	2340      	movs	r3, #64	@ 0x40
 800a924:	6878      	ldr	r0, [r7, #4]
 800a926:	f001 ffa1 	bl	800c86c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a92a:	2300      	movs	r3, #0
}
 800a92c:	4618      	mov	r0, r3
 800a92e:	3710      	adds	r7, #16
 800a930:	46bd      	mov	sp, r7
 800a932:	bd80      	pop	{r7, pc}
 800a934:	20000108 	.word	0x20000108

0800a938 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b086      	sub	sp, #24
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	60f8      	str	r0, [r7, #12]
 800a940:	60b9      	str	r1, [r7, #8]
 800a942:	4613      	mov	r3, r2
 800a944:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d101      	bne.n	800a950 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a94c:	2303      	movs	r3, #3
 800a94e:	e01f      	b.n	800a990 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	2200      	movs	r2, #0
 800a954:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	2200      	movs	r2, #0
 800a95c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	2200      	movs	r2, #0
 800a964:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a968:	68bb      	ldr	r3, [r7, #8]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d003      	beq.n	800a976 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	68ba      	ldr	r2, [r7, #8]
 800a972:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	2201      	movs	r2, #1
 800a97a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	79fa      	ldrb	r2, [r7, #7]
 800a982:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a984:	68f8      	ldr	r0, [r7, #12]
 800a986:	f001 fe1b 	bl	800c5c0 <USBD_LL_Init>
 800a98a:	4603      	mov	r3, r0
 800a98c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a98e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a990:	4618      	mov	r0, r3
 800a992:	3718      	adds	r7, #24
 800a994:	46bd      	mov	sp, r7
 800a996:	bd80      	pop	{r7, pc}

0800a998 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b084      	sub	sp, #16
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
 800a9a0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a9a6:	683b      	ldr	r3, [r7, #0]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d101      	bne.n	800a9b0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a9ac:	2303      	movs	r3, #3
 800a9ae:	e025      	b.n	800a9fc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	683a      	ldr	r2, [r7, #0]
 800a9b4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	32ae      	adds	r2, #174	@ 0xae
 800a9c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d00f      	beq.n	800a9ec <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	32ae      	adds	r2, #174	@ 0xae
 800a9d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9dc:	f107 020e 	add.w	r2, r7, #14
 800a9e0:	4610      	mov	r0, r2
 800a9e2:	4798      	blx	r3
 800a9e4:	4602      	mov	r2, r0
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a9f2:	1c5a      	adds	r2, r3, #1
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800a9fa:	2300      	movs	r3, #0
}
 800a9fc:	4618      	mov	r0, r3
 800a9fe:	3710      	adds	r7, #16
 800aa00:	46bd      	mov	sp, r7
 800aa02:	bd80      	pop	{r7, pc}

0800aa04 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b082      	sub	sp, #8
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800aa0c:	6878      	ldr	r0, [r7, #4]
 800aa0e:	f001 fe23 	bl	800c658 <USBD_LL_Start>
 800aa12:	4603      	mov	r3, r0
}
 800aa14:	4618      	mov	r0, r3
 800aa16:	3708      	adds	r7, #8
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	bd80      	pop	{r7, pc}

0800aa1c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	b083      	sub	sp, #12
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800aa24:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800aa26:	4618      	mov	r0, r3
 800aa28:	370c      	adds	r7, #12
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa30:	4770      	bx	lr

0800aa32 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aa32:	b580      	push	{r7, lr}
 800aa34:	b084      	sub	sp, #16
 800aa36:	af00      	add	r7, sp, #0
 800aa38:	6078      	str	r0, [r7, #4]
 800aa3a:	460b      	mov	r3, r1
 800aa3c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800aa3e:	2300      	movs	r3, #0
 800aa40:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d009      	beq.n	800aa60 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	78fa      	ldrb	r2, [r7, #3]
 800aa56:	4611      	mov	r1, r2
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	4798      	blx	r3
 800aa5c:	4603      	mov	r3, r0
 800aa5e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800aa60:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa62:	4618      	mov	r0, r3
 800aa64:	3710      	adds	r7, #16
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd80      	pop	{r7, pc}

0800aa6a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aa6a:	b580      	push	{r7, lr}
 800aa6c:	b084      	sub	sp, #16
 800aa6e:	af00      	add	r7, sp, #0
 800aa70:	6078      	str	r0, [r7, #4]
 800aa72:	460b      	mov	r3, r1
 800aa74:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800aa76:	2300      	movs	r3, #0
 800aa78:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa80:	685b      	ldr	r3, [r3, #4]
 800aa82:	78fa      	ldrb	r2, [r7, #3]
 800aa84:	4611      	mov	r1, r2
 800aa86:	6878      	ldr	r0, [r7, #4]
 800aa88:	4798      	blx	r3
 800aa8a:	4603      	mov	r3, r0
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d001      	beq.n	800aa94 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800aa90:	2303      	movs	r3, #3
 800aa92:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800aa94:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa96:	4618      	mov	r0, r3
 800aa98:	3710      	adds	r7, #16
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	bd80      	pop	{r7, pc}

0800aa9e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800aa9e:	b580      	push	{r7, lr}
 800aaa0:	b084      	sub	sp, #16
 800aaa2:	af00      	add	r7, sp, #0
 800aaa4:	6078      	str	r0, [r7, #4]
 800aaa6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800aaae:	6839      	ldr	r1, [r7, #0]
 800aab0:	4618      	mov	r0, r3
 800aab2:	f001 f920 	bl	800bcf6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	2201      	movs	r2, #1
 800aaba:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800aac4:	461a      	mov	r2, r3
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800aad2:	f003 031f 	and.w	r3, r3, #31
 800aad6:	2b02      	cmp	r3, #2
 800aad8:	d01a      	beq.n	800ab10 <USBD_LL_SetupStage+0x72>
 800aada:	2b02      	cmp	r3, #2
 800aadc:	d822      	bhi.n	800ab24 <USBD_LL_SetupStage+0x86>
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d002      	beq.n	800aae8 <USBD_LL_SetupStage+0x4a>
 800aae2:	2b01      	cmp	r3, #1
 800aae4:	d00a      	beq.n	800aafc <USBD_LL_SetupStage+0x5e>
 800aae6:	e01d      	b.n	800ab24 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800aaee:	4619      	mov	r1, r3
 800aaf0:	6878      	ldr	r0, [r7, #4]
 800aaf2:	f000 fb75 	bl	800b1e0 <USBD_StdDevReq>
 800aaf6:	4603      	mov	r3, r0
 800aaf8:	73fb      	strb	r3, [r7, #15]
      break;
 800aafa:	e020      	b.n	800ab3e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ab02:	4619      	mov	r1, r3
 800ab04:	6878      	ldr	r0, [r7, #4]
 800ab06:	f000 fbdd 	bl	800b2c4 <USBD_StdItfReq>
 800ab0a:	4603      	mov	r3, r0
 800ab0c:	73fb      	strb	r3, [r7, #15]
      break;
 800ab0e:	e016      	b.n	800ab3e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ab16:	4619      	mov	r1, r3
 800ab18:	6878      	ldr	r0, [r7, #4]
 800ab1a:	f000 fc3f 	bl	800b39c <USBD_StdEPReq>
 800ab1e:	4603      	mov	r3, r0
 800ab20:	73fb      	strb	r3, [r7, #15]
      break;
 800ab22:	e00c      	b.n	800ab3e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ab2a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ab2e:	b2db      	uxtb	r3, r3
 800ab30:	4619      	mov	r1, r3
 800ab32:	6878      	ldr	r0, [r7, #4]
 800ab34:	f001 fdf0 	bl	800c718 <USBD_LL_StallEP>
 800ab38:	4603      	mov	r3, r0
 800ab3a:	73fb      	strb	r3, [r7, #15]
      break;
 800ab3c:	bf00      	nop
  }

  return ret;
 800ab3e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab40:	4618      	mov	r0, r3
 800ab42:	3710      	adds	r7, #16
 800ab44:	46bd      	mov	sp, r7
 800ab46:	bd80      	pop	{r7, pc}

0800ab48 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b086      	sub	sp, #24
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	60f8      	str	r0, [r7, #12]
 800ab50:	460b      	mov	r3, r1
 800ab52:	607a      	str	r2, [r7, #4]
 800ab54:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800ab56:	2300      	movs	r3, #0
 800ab58:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800ab5a:	7afb      	ldrb	r3, [r7, #11]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d177      	bne.n	800ac50 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ab66:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ab6e:	2b03      	cmp	r3, #3
 800ab70:	f040 80a1 	bne.w	800acb6 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800ab74:	693b      	ldr	r3, [r7, #16]
 800ab76:	685b      	ldr	r3, [r3, #4]
 800ab78:	693a      	ldr	r2, [r7, #16]
 800ab7a:	8992      	ldrh	r2, [r2, #12]
 800ab7c:	4293      	cmp	r3, r2
 800ab7e:	d91c      	bls.n	800abba <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800ab80:	693b      	ldr	r3, [r7, #16]
 800ab82:	685b      	ldr	r3, [r3, #4]
 800ab84:	693a      	ldr	r2, [r7, #16]
 800ab86:	8992      	ldrh	r2, [r2, #12]
 800ab88:	1a9a      	subs	r2, r3, r2
 800ab8a:	693b      	ldr	r3, [r7, #16]
 800ab8c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800ab8e:	693b      	ldr	r3, [r7, #16]
 800ab90:	691b      	ldr	r3, [r3, #16]
 800ab92:	693a      	ldr	r2, [r7, #16]
 800ab94:	8992      	ldrh	r2, [r2, #12]
 800ab96:	441a      	add	r2, r3
 800ab98:	693b      	ldr	r3, [r7, #16]
 800ab9a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800ab9c:	693b      	ldr	r3, [r7, #16]
 800ab9e:	6919      	ldr	r1, [r3, #16]
 800aba0:	693b      	ldr	r3, [r7, #16]
 800aba2:	899b      	ldrh	r3, [r3, #12]
 800aba4:	461a      	mov	r2, r3
 800aba6:	693b      	ldr	r3, [r7, #16]
 800aba8:	685b      	ldr	r3, [r3, #4]
 800abaa:	4293      	cmp	r3, r2
 800abac:	bf38      	it	cc
 800abae:	4613      	movcc	r3, r2
 800abb0:	461a      	mov	r2, r3
 800abb2:	68f8      	ldr	r0, [r7, #12]
 800abb4:	f001 f9a6 	bl	800bf04 <USBD_CtlContinueRx>
 800abb8:	e07d      	b.n	800acb6 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800abc0:	f003 031f 	and.w	r3, r3, #31
 800abc4:	2b02      	cmp	r3, #2
 800abc6:	d014      	beq.n	800abf2 <USBD_LL_DataOutStage+0xaa>
 800abc8:	2b02      	cmp	r3, #2
 800abca:	d81d      	bhi.n	800ac08 <USBD_LL_DataOutStage+0xc0>
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d002      	beq.n	800abd6 <USBD_LL_DataOutStage+0x8e>
 800abd0:	2b01      	cmp	r3, #1
 800abd2:	d003      	beq.n	800abdc <USBD_LL_DataOutStage+0x94>
 800abd4:	e018      	b.n	800ac08 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800abd6:	2300      	movs	r3, #0
 800abd8:	75bb      	strb	r3, [r7, #22]
            break;
 800abda:	e018      	b.n	800ac0e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800abe2:	b2db      	uxtb	r3, r3
 800abe4:	4619      	mov	r1, r3
 800abe6:	68f8      	ldr	r0, [r7, #12]
 800abe8:	f000 fa6e 	bl	800b0c8 <USBD_CoreFindIF>
 800abec:	4603      	mov	r3, r0
 800abee:	75bb      	strb	r3, [r7, #22]
            break;
 800abf0:	e00d      	b.n	800ac0e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800abf8:	b2db      	uxtb	r3, r3
 800abfa:	4619      	mov	r1, r3
 800abfc:	68f8      	ldr	r0, [r7, #12]
 800abfe:	f000 fa70 	bl	800b0e2 <USBD_CoreFindEP>
 800ac02:	4603      	mov	r3, r0
 800ac04:	75bb      	strb	r3, [r7, #22]
            break;
 800ac06:	e002      	b.n	800ac0e <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800ac08:	2300      	movs	r3, #0
 800ac0a:	75bb      	strb	r3, [r7, #22]
            break;
 800ac0c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800ac0e:	7dbb      	ldrb	r3, [r7, #22]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d119      	bne.n	800ac48 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac1a:	b2db      	uxtb	r3, r3
 800ac1c:	2b03      	cmp	r3, #3
 800ac1e:	d113      	bne.n	800ac48 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800ac20:	7dba      	ldrb	r2, [r7, #22]
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	32ae      	adds	r2, #174	@ 0xae
 800ac26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac2a:	691b      	ldr	r3, [r3, #16]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d00b      	beq.n	800ac48 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800ac30:	7dba      	ldrb	r2, [r7, #22]
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800ac38:	7dba      	ldrb	r2, [r7, #22]
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	32ae      	adds	r2, #174	@ 0xae
 800ac3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac42:	691b      	ldr	r3, [r3, #16]
 800ac44:	68f8      	ldr	r0, [r7, #12]
 800ac46:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ac48:	68f8      	ldr	r0, [r7, #12]
 800ac4a:	f001 f96c 	bl	800bf26 <USBD_CtlSendStatus>
 800ac4e:	e032      	b.n	800acb6 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800ac50:	7afb      	ldrb	r3, [r7, #11]
 800ac52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ac56:	b2db      	uxtb	r3, r3
 800ac58:	4619      	mov	r1, r3
 800ac5a:	68f8      	ldr	r0, [r7, #12]
 800ac5c:	f000 fa41 	bl	800b0e2 <USBD_CoreFindEP>
 800ac60:	4603      	mov	r3, r0
 800ac62:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ac64:	7dbb      	ldrb	r3, [r7, #22]
 800ac66:	2bff      	cmp	r3, #255	@ 0xff
 800ac68:	d025      	beq.n	800acb6 <USBD_LL_DataOutStage+0x16e>
 800ac6a:	7dbb      	ldrb	r3, [r7, #22]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d122      	bne.n	800acb6 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac76:	b2db      	uxtb	r3, r3
 800ac78:	2b03      	cmp	r3, #3
 800ac7a:	d117      	bne.n	800acac <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ac7c:	7dba      	ldrb	r2, [r7, #22]
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	32ae      	adds	r2, #174	@ 0xae
 800ac82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac86:	699b      	ldr	r3, [r3, #24]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d00f      	beq.n	800acac <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800ac8c:	7dba      	ldrb	r2, [r7, #22]
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800ac94:	7dba      	ldrb	r2, [r7, #22]
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	32ae      	adds	r2, #174	@ 0xae
 800ac9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac9e:	699b      	ldr	r3, [r3, #24]
 800aca0:	7afa      	ldrb	r2, [r7, #11]
 800aca2:	4611      	mov	r1, r2
 800aca4:	68f8      	ldr	r0, [r7, #12]
 800aca6:	4798      	blx	r3
 800aca8:	4603      	mov	r3, r0
 800acaa:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800acac:	7dfb      	ldrb	r3, [r7, #23]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d001      	beq.n	800acb6 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800acb2:	7dfb      	ldrb	r3, [r7, #23]
 800acb4:	e000      	b.n	800acb8 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800acb6:	2300      	movs	r3, #0
}
 800acb8:	4618      	mov	r0, r3
 800acba:	3718      	adds	r7, #24
 800acbc:	46bd      	mov	sp, r7
 800acbe:	bd80      	pop	{r7, pc}

0800acc0 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b086      	sub	sp, #24
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	60f8      	str	r0, [r7, #12]
 800acc8:	460b      	mov	r3, r1
 800acca:	607a      	str	r2, [r7, #4]
 800accc:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800acce:	7afb      	ldrb	r3, [r7, #11]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d178      	bne.n	800adc6 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	3314      	adds	r3, #20
 800acd8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ace0:	2b02      	cmp	r3, #2
 800ace2:	d163      	bne.n	800adac <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800ace4:	693b      	ldr	r3, [r7, #16]
 800ace6:	685b      	ldr	r3, [r3, #4]
 800ace8:	693a      	ldr	r2, [r7, #16]
 800acea:	8992      	ldrh	r2, [r2, #12]
 800acec:	4293      	cmp	r3, r2
 800acee:	d91c      	bls.n	800ad2a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800acf0:	693b      	ldr	r3, [r7, #16]
 800acf2:	685b      	ldr	r3, [r3, #4]
 800acf4:	693a      	ldr	r2, [r7, #16]
 800acf6:	8992      	ldrh	r2, [r2, #12]
 800acf8:	1a9a      	subs	r2, r3, r2
 800acfa:	693b      	ldr	r3, [r7, #16]
 800acfc:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800acfe:	693b      	ldr	r3, [r7, #16]
 800ad00:	691b      	ldr	r3, [r3, #16]
 800ad02:	693a      	ldr	r2, [r7, #16]
 800ad04:	8992      	ldrh	r2, [r2, #12]
 800ad06:	441a      	add	r2, r3
 800ad08:	693b      	ldr	r3, [r7, #16]
 800ad0a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800ad0c:	693b      	ldr	r3, [r7, #16]
 800ad0e:	6919      	ldr	r1, [r3, #16]
 800ad10:	693b      	ldr	r3, [r7, #16]
 800ad12:	685b      	ldr	r3, [r3, #4]
 800ad14:	461a      	mov	r2, r3
 800ad16:	68f8      	ldr	r0, [r7, #12]
 800ad18:	f001 f8c2 	bl	800bea0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	2200      	movs	r2, #0
 800ad20:	2100      	movs	r1, #0
 800ad22:	68f8      	ldr	r0, [r7, #12]
 800ad24:	f001 fda2 	bl	800c86c <USBD_LL_PrepareReceive>
 800ad28:	e040      	b.n	800adac <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ad2a:	693b      	ldr	r3, [r7, #16]
 800ad2c:	899b      	ldrh	r3, [r3, #12]
 800ad2e:	461a      	mov	r2, r3
 800ad30:	693b      	ldr	r3, [r7, #16]
 800ad32:	685b      	ldr	r3, [r3, #4]
 800ad34:	429a      	cmp	r2, r3
 800ad36:	d11c      	bne.n	800ad72 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800ad38:	693b      	ldr	r3, [r7, #16]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	693a      	ldr	r2, [r7, #16]
 800ad3e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ad40:	4293      	cmp	r3, r2
 800ad42:	d316      	bcc.n	800ad72 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800ad44:	693b      	ldr	r3, [r7, #16]
 800ad46:	681a      	ldr	r2, [r3, #0]
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ad4e:	429a      	cmp	r2, r3
 800ad50:	d20f      	bcs.n	800ad72 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ad52:	2200      	movs	r2, #0
 800ad54:	2100      	movs	r1, #0
 800ad56:	68f8      	ldr	r0, [r7, #12]
 800ad58:	f001 f8a2 	bl	800bea0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	2200      	movs	r2, #0
 800ad60:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ad64:	2300      	movs	r3, #0
 800ad66:	2200      	movs	r2, #0
 800ad68:	2100      	movs	r1, #0
 800ad6a:	68f8      	ldr	r0, [r7, #12]
 800ad6c:	f001 fd7e 	bl	800c86c <USBD_LL_PrepareReceive>
 800ad70:	e01c      	b.n	800adac <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad78:	b2db      	uxtb	r3, r3
 800ad7a:	2b03      	cmp	r3, #3
 800ad7c:	d10f      	bne.n	800ad9e <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad84:	68db      	ldr	r3, [r3, #12]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d009      	beq.n	800ad9e <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	2200      	movs	r2, #0
 800ad8e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad98:	68db      	ldr	r3, [r3, #12]
 800ad9a:	68f8      	ldr	r0, [r7, #12]
 800ad9c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ad9e:	2180      	movs	r1, #128	@ 0x80
 800ada0:	68f8      	ldr	r0, [r7, #12]
 800ada2:	f001 fcb9 	bl	800c718 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ada6:	68f8      	ldr	r0, [r7, #12]
 800ada8:	f001 f8d0 	bl	800bf4c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d03a      	beq.n	800ae2c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800adb6:	68f8      	ldr	r0, [r7, #12]
 800adb8:	f7ff fe30 	bl	800aa1c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	2200      	movs	r2, #0
 800adc0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800adc4:	e032      	b.n	800ae2c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800adc6:	7afb      	ldrb	r3, [r7, #11]
 800adc8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800adcc:	b2db      	uxtb	r3, r3
 800adce:	4619      	mov	r1, r3
 800add0:	68f8      	ldr	r0, [r7, #12]
 800add2:	f000 f986 	bl	800b0e2 <USBD_CoreFindEP>
 800add6:	4603      	mov	r3, r0
 800add8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800adda:	7dfb      	ldrb	r3, [r7, #23]
 800addc:	2bff      	cmp	r3, #255	@ 0xff
 800adde:	d025      	beq.n	800ae2c <USBD_LL_DataInStage+0x16c>
 800ade0:	7dfb      	ldrb	r3, [r7, #23]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d122      	bne.n	800ae2c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800adec:	b2db      	uxtb	r3, r3
 800adee:	2b03      	cmp	r3, #3
 800adf0:	d11c      	bne.n	800ae2c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800adf2:	7dfa      	ldrb	r2, [r7, #23]
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	32ae      	adds	r2, #174	@ 0xae
 800adf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800adfc:	695b      	ldr	r3, [r3, #20]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d014      	beq.n	800ae2c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800ae02:	7dfa      	ldrb	r2, [r7, #23]
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800ae0a:	7dfa      	ldrb	r2, [r7, #23]
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	32ae      	adds	r2, #174	@ 0xae
 800ae10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae14:	695b      	ldr	r3, [r3, #20]
 800ae16:	7afa      	ldrb	r2, [r7, #11]
 800ae18:	4611      	mov	r1, r2
 800ae1a:	68f8      	ldr	r0, [r7, #12]
 800ae1c:	4798      	blx	r3
 800ae1e:	4603      	mov	r3, r0
 800ae20:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800ae22:	7dbb      	ldrb	r3, [r7, #22]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d001      	beq.n	800ae2c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800ae28:	7dbb      	ldrb	r3, [r7, #22]
 800ae2a:	e000      	b.n	800ae2e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800ae2c:	2300      	movs	r3, #0
}
 800ae2e:	4618      	mov	r0, r3
 800ae30:	3718      	adds	r7, #24
 800ae32:	46bd      	mov	sp, r7
 800ae34:	bd80      	pop	{r7, pc}

0800ae36 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ae36:	b580      	push	{r7, lr}
 800ae38:	b084      	sub	sp, #16
 800ae3a:	af00      	add	r7, sp, #0
 800ae3c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800ae3e:	2300      	movs	r3, #0
 800ae40:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	2201      	movs	r2, #1
 800ae46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	2200      	movs	r2, #0
 800ae4e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	2200      	movs	r2, #0
 800ae56:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	2200      	movs	r2, #0
 800ae64:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d014      	beq.n	800ae9c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae78:	685b      	ldr	r3, [r3, #4]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d00e      	beq.n	800ae9c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae84:	685b      	ldr	r3, [r3, #4]
 800ae86:	687a      	ldr	r2, [r7, #4]
 800ae88:	6852      	ldr	r2, [r2, #4]
 800ae8a:	b2d2      	uxtb	r2, r2
 800ae8c:	4611      	mov	r1, r2
 800ae8e:	6878      	ldr	r0, [r7, #4]
 800ae90:	4798      	blx	r3
 800ae92:	4603      	mov	r3, r0
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d001      	beq.n	800ae9c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800ae98:	2303      	movs	r3, #3
 800ae9a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ae9c:	2340      	movs	r3, #64	@ 0x40
 800ae9e:	2200      	movs	r2, #0
 800aea0:	2100      	movs	r1, #0
 800aea2:	6878      	ldr	r0, [r7, #4]
 800aea4:	f001 fbf3 	bl	800c68e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	2201      	movs	r2, #1
 800aeac:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2240      	movs	r2, #64	@ 0x40
 800aeb4:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800aeb8:	2340      	movs	r3, #64	@ 0x40
 800aeba:	2200      	movs	r2, #0
 800aebc:	2180      	movs	r1, #128	@ 0x80
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f001 fbe5 	bl	800c68e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	2201      	movs	r2, #1
 800aec8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	2240      	movs	r2, #64	@ 0x40
 800aed0:	841a      	strh	r2, [r3, #32]

  return ret;
 800aed2:	7bfb      	ldrb	r3, [r7, #15]
}
 800aed4:	4618      	mov	r0, r3
 800aed6:	3710      	adds	r7, #16
 800aed8:	46bd      	mov	sp, r7
 800aeda:	bd80      	pop	{r7, pc}

0800aedc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800aedc:	b480      	push	{r7}
 800aede:	b083      	sub	sp, #12
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
 800aee4:	460b      	mov	r3, r1
 800aee6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	78fa      	ldrb	r2, [r7, #3]
 800aeec:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800aeee:	2300      	movs	r3, #0
}
 800aef0:	4618      	mov	r0, r3
 800aef2:	370c      	adds	r7, #12
 800aef4:	46bd      	mov	sp, r7
 800aef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aefa:	4770      	bx	lr

0800aefc <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800aefc:	b480      	push	{r7}
 800aefe:	b083      	sub	sp, #12
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af0a:	b2db      	uxtb	r3, r3
 800af0c:	2b04      	cmp	r3, #4
 800af0e:	d006      	beq.n	800af1e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af16:	b2da      	uxtb	r2, r3
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	2204      	movs	r2, #4
 800af22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800af26:	2300      	movs	r3, #0
}
 800af28:	4618      	mov	r0, r3
 800af2a:	370c      	adds	r7, #12
 800af2c:	46bd      	mov	sp, r7
 800af2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af32:	4770      	bx	lr

0800af34 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800af34:	b480      	push	{r7}
 800af36:	b083      	sub	sp, #12
 800af38:	af00      	add	r7, sp, #0
 800af3a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af42:	b2db      	uxtb	r3, r3
 800af44:	2b04      	cmp	r3, #4
 800af46:	d106      	bne.n	800af56 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800af4e:	b2da      	uxtb	r2, r3
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800af56:	2300      	movs	r3, #0
}
 800af58:	4618      	mov	r0, r3
 800af5a:	370c      	adds	r7, #12
 800af5c:	46bd      	mov	sp, r7
 800af5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af62:	4770      	bx	lr

0800af64 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800af64:	b580      	push	{r7, lr}
 800af66:	b082      	sub	sp, #8
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af72:	b2db      	uxtb	r3, r3
 800af74:	2b03      	cmp	r3, #3
 800af76:	d110      	bne.n	800af9a <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d00b      	beq.n	800af9a <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af88:	69db      	ldr	r3, [r3, #28]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d005      	beq.n	800af9a <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af94:	69db      	ldr	r3, [r3, #28]
 800af96:	6878      	ldr	r0, [r7, #4]
 800af98:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800af9a:	2300      	movs	r3, #0
}
 800af9c:	4618      	mov	r0, r3
 800af9e:	3708      	adds	r7, #8
 800afa0:	46bd      	mov	sp, r7
 800afa2:	bd80      	pop	{r7, pc}

0800afa4 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b082      	sub	sp, #8
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
 800afac:	460b      	mov	r3, r1
 800afae:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	32ae      	adds	r2, #174	@ 0xae
 800afba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d101      	bne.n	800afc6 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800afc2:	2303      	movs	r3, #3
 800afc4:	e01c      	b.n	800b000 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800afcc:	b2db      	uxtb	r3, r3
 800afce:	2b03      	cmp	r3, #3
 800afd0:	d115      	bne.n	800affe <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	32ae      	adds	r2, #174	@ 0xae
 800afdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afe0:	6a1b      	ldr	r3, [r3, #32]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d00b      	beq.n	800affe <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	32ae      	adds	r2, #174	@ 0xae
 800aff0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aff4:	6a1b      	ldr	r3, [r3, #32]
 800aff6:	78fa      	ldrb	r2, [r7, #3]
 800aff8:	4611      	mov	r1, r2
 800affa:	6878      	ldr	r0, [r7, #4]
 800affc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800affe:	2300      	movs	r3, #0
}
 800b000:	4618      	mov	r0, r3
 800b002:	3708      	adds	r7, #8
 800b004:	46bd      	mov	sp, r7
 800b006:	bd80      	pop	{r7, pc}

0800b008 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b008:	b580      	push	{r7, lr}
 800b00a:	b082      	sub	sp, #8
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
 800b010:	460b      	mov	r3, r1
 800b012:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	32ae      	adds	r2, #174	@ 0xae
 800b01e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d101      	bne.n	800b02a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b026:	2303      	movs	r3, #3
 800b028:	e01c      	b.n	800b064 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b030:	b2db      	uxtb	r3, r3
 800b032:	2b03      	cmp	r3, #3
 800b034:	d115      	bne.n	800b062 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	32ae      	adds	r2, #174	@ 0xae
 800b040:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b046:	2b00      	cmp	r3, #0
 800b048:	d00b      	beq.n	800b062 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	32ae      	adds	r2, #174	@ 0xae
 800b054:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b05a:	78fa      	ldrb	r2, [r7, #3]
 800b05c:	4611      	mov	r1, r2
 800b05e:	6878      	ldr	r0, [r7, #4]
 800b060:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b062:	2300      	movs	r3, #0
}
 800b064:	4618      	mov	r0, r3
 800b066:	3708      	adds	r7, #8
 800b068:	46bd      	mov	sp, r7
 800b06a:	bd80      	pop	{r7, pc}

0800b06c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b06c:	b480      	push	{r7}
 800b06e:	b083      	sub	sp, #12
 800b070:	af00      	add	r7, sp, #0
 800b072:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b074:	2300      	movs	r3, #0
}
 800b076:	4618      	mov	r0, r3
 800b078:	370c      	adds	r7, #12
 800b07a:	46bd      	mov	sp, r7
 800b07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b080:	4770      	bx	lr

0800b082 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b082:	b580      	push	{r7, lr}
 800b084:	b084      	sub	sp, #16
 800b086:	af00      	add	r7, sp, #0
 800b088:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800b08a:	2300      	movs	r3, #0
 800b08c:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	2201      	movs	r2, #1
 800b092:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d00e      	beq.n	800b0be <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0a6:	685b      	ldr	r3, [r3, #4]
 800b0a8:	687a      	ldr	r2, [r7, #4]
 800b0aa:	6852      	ldr	r2, [r2, #4]
 800b0ac:	b2d2      	uxtb	r2, r2
 800b0ae:	4611      	mov	r1, r2
 800b0b0:	6878      	ldr	r0, [r7, #4]
 800b0b2:	4798      	blx	r3
 800b0b4:	4603      	mov	r3, r0
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d001      	beq.n	800b0be <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800b0ba:	2303      	movs	r3, #3
 800b0bc:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b0be:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0c0:	4618      	mov	r0, r3
 800b0c2:	3710      	adds	r7, #16
 800b0c4:	46bd      	mov	sp, r7
 800b0c6:	bd80      	pop	{r7, pc}

0800b0c8 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b0c8:	b480      	push	{r7}
 800b0ca:	b083      	sub	sp, #12
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	6078      	str	r0, [r7, #4]
 800b0d0:	460b      	mov	r3, r1
 800b0d2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b0d4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	370c      	adds	r7, #12
 800b0da:	46bd      	mov	sp, r7
 800b0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e0:	4770      	bx	lr

0800b0e2 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b0e2:	b480      	push	{r7}
 800b0e4:	b083      	sub	sp, #12
 800b0e6:	af00      	add	r7, sp, #0
 800b0e8:	6078      	str	r0, [r7, #4]
 800b0ea:	460b      	mov	r3, r1
 800b0ec:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b0ee:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	370c      	adds	r7, #12
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fa:	4770      	bx	lr

0800b0fc <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b086      	sub	sp, #24
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
 800b104:	460b      	mov	r3, r1
 800b106:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b110:	2300      	movs	r3, #0
 800b112:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	885b      	ldrh	r3, [r3, #2]
 800b118:	b29b      	uxth	r3, r3
 800b11a:	68fa      	ldr	r2, [r7, #12]
 800b11c:	7812      	ldrb	r2, [r2, #0]
 800b11e:	4293      	cmp	r3, r2
 800b120:	d91f      	bls.n	800b162 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	781b      	ldrb	r3, [r3, #0]
 800b126:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b128:	e013      	b.n	800b152 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b12a:	f107 030a 	add.w	r3, r7, #10
 800b12e:	4619      	mov	r1, r3
 800b130:	6978      	ldr	r0, [r7, #20]
 800b132:	f000 f81b 	bl	800b16c <USBD_GetNextDesc>
 800b136:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b138:	697b      	ldr	r3, [r7, #20]
 800b13a:	785b      	ldrb	r3, [r3, #1]
 800b13c:	2b05      	cmp	r3, #5
 800b13e:	d108      	bne.n	800b152 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b140:	697b      	ldr	r3, [r7, #20]
 800b142:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b144:	693b      	ldr	r3, [r7, #16]
 800b146:	789b      	ldrb	r3, [r3, #2]
 800b148:	78fa      	ldrb	r2, [r7, #3]
 800b14a:	429a      	cmp	r2, r3
 800b14c:	d008      	beq.n	800b160 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b14e:	2300      	movs	r3, #0
 800b150:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	885b      	ldrh	r3, [r3, #2]
 800b156:	b29a      	uxth	r2, r3
 800b158:	897b      	ldrh	r3, [r7, #10]
 800b15a:	429a      	cmp	r2, r3
 800b15c:	d8e5      	bhi.n	800b12a <USBD_GetEpDesc+0x2e>
 800b15e:	e000      	b.n	800b162 <USBD_GetEpDesc+0x66>
          break;
 800b160:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b162:	693b      	ldr	r3, [r7, #16]
}
 800b164:	4618      	mov	r0, r3
 800b166:	3718      	adds	r7, #24
 800b168:	46bd      	mov	sp, r7
 800b16a:	bd80      	pop	{r7, pc}

0800b16c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b16c:	b480      	push	{r7}
 800b16e:	b085      	sub	sp, #20
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
 800b174:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b17a:	683b      	ldr	r3, [r7, #0]
 800b17c:	881b      	ldrh	r3, [r3, #0]
 800b17e:	68fa      	ldr	r2, [r7, #12]
 800b180:	7812      	ldrb	r2, [r2, #0]
 800b182:	4413      	add	r3, r2
 800b184:	b29a      	uxth	r2, r3
 800b186:	683b      	ldr	r3, [r7, #0]
 800b188:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	781b      	ldrb	r3, [r3, #0]
 800b18e:	461a      	mov	r2, r3
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	4413      	add	r3, r2
 800b194:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b196:	68fb      	ldr	r3, [r7, #12]
}
 800b198:	4618      	mov	r0, r3
 800b19a:	3714      	adds	r7, #20
 800b19c:	46bd      	mov	sp, r7
 800b19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a2:	4770      	bx	lr

0800b1a4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b1a4:	b480      	push	{r7}
 800b1a6:	b087      	sub	sp, #28
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b1b0:	697b      	ldr	r3, [r7, #20]
 800b1b2:	781b      	ldrb	r3, [r3, #0]
 800b1b4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b1b6:	697b      	ldr	r3, [r7, #20]
 800b1b8:	3301      	adds	r3, #1
 800b1ba:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b1bc:	697b      	ldr	r3, [r7, #20]
 800b1be:	781b      	ldrb	r3, [r3, #0]
 800b1c0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b1c2:	8a3b      	ldrh	r3, [r7, #16]
 800b1c4:	021b      	lsls	r3, r3, #8
 800b1c6:	b21a      	sxth	r2, r3
 800b1c8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b1cc:	4313      	orrs	r3, r2
 800b1ce:	b21b      	sxth	r3, r3
 800b1d0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b1d2:	89fb      	ldrh	r3, [r7, #14]
}
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	371c      	adds	r7, #28
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1de:	4770      	bx	lr

0800b1e0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b1e0:	b580      	push	{r7, lr}
 800b1e2:	b084      	sub	sp, #16
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	6078      	str	r0, [r7, #4]
 800b1e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	781b      	ldrb	r3, [r3, #0]
 800b1f2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b1f6:	2b40      	cmp	r3, #64	@ 0x40
 800b1f8:	d005      	beq.n	800b206 <USBD_StdDevReq+0x26>
 800b1fa:	2b40      	cmp	r3, #64	@ 0x40
 800b1fc:	d857      	bhi.n	800b2ae <USBD_StdDevReq+0xce>
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d00f      	beq.n	800b222 <USBD_StdDevReq+0x42>
 800b202:	2b20      	cmp	r3, #32
 800b204:	d153      	bne.n	800b2ae <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	32ae      	adds	r2, #174	@ 0xae
 800b210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b214:	689b      	ldr	r3, [r3, #8]
 800b216:	6839      	ldr	r1, [r7, #0]
 800b218:	6878      	ldr	r0, [r7, #4]
 800b21a:	4798      	blx	r3
 800b21c:	4603      	mov	r3, r0
 800b21e:	73fb      	strb	r3, [r7, #15]
      break;
 800b220:	e04a      	b.n	800b2b8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b222:	683b      	ldr	r3, [r7, #0]
 800b224:	785b      	ldrb	r3, [r3, #1]
 800b226:	2b09      	cmp	r3, #9
 800b228:	d83b      	bhi.n	800b2a2 <USBD_StdDevReq+0xc2>
 800b22a:	a201      	add	r2, pc, #4	@ (adr r2, 800b230 <USBD_StdDevReq+0x50>)
 800b22c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b230:	0800b285 	.word	0x0800b285
 800b234:	0800b299 	.word	0x0800b299
 800b238:	0800b2a3 	.word	0x0800b2a3
 800b23c:	0800b28f 	.word	0x0800b28f
 800b240:	0800b2a3 	.word	0x0800b2a3
 800b244:	0800b263 	.word	0x0800b263
 800b248:	0800b259 	.word	0x0800b259
 800b24c:	0800b2a3 	.word	0x0800b2a3
 800b250:	0800b27b 	.word	0x0800b27b
 800b254:	0800b26d 	.word	0x0800b26d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b258:	6839      	ldr	r1, [r7, #0]
 800b25a:	6878      	ldr	r0, [r7, #4]
 800b25c:	f000 fa3e 	bl	800b6dc <USBD_GetDescriptor>
          break;
 800b260:	e024      	b.n	800b2ac <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b262:	6839      	ldr	r1, [r7, #0]
 800b264:	6878      	ldr	r0, [r7, #4]
 800b266:	f000 fba3 	bl	800b9b0 <USBD_SetAddress>
          break;
 800b26a:	e01f      	b.n	800b2ac <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b26c:	6839      	ldr	r1, [r7, #0]
 800b26e:	6878      	ldr	r0, [r7, #4]
 800b270:	f000 fbe2 	bl	800ba38 <USBD_SetConfig>
 800b274:	4603      	mov	r3, r0
 800b276:	73fb      	strb	r3, [r7, #15]
          break;
 800b278:	e018      	b.n	800b2ac <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b27a:	6839      	ldr	r1, [r7, #0]
 800b27c:	6878      	ldr	r0, [r7, #4]
 800b27e:	f000 fc85 	bl	800bb8c <USBD_GetConfig>
          break;
 800b282:	e013      	b.n	800b2ac <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b284:	6839      	ldr	r1, [r7, #0]
 800b286:	6878      	ldr	r0, [r7, #4]
 800b288:	f000 fcb6 	bl	800bbf8 <USBD_GetStatus>
          break;
 800b28c:	e00e      	b.n	800b2ac <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b28e:	6839      	ldr	r1, [r7, #0]
 800b290:	6878      	ldr	r0, [r7, #4]
 800b292:	f000 fce5 	bl	800bc60 <USBD_SetFeature>
          break;
 800b296:	e009      	b.n	800b2ac <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b298:	6839      	ldr	r1, [r7, #0]
 800b29a:	6878      	ldr	r0, [r7, #4]
 800b29c:	f000 fd09 	bl	800bcb2 <USBD_ClrFeature>
          break;
 800b2a0:	e004      	b.n	800b2ac <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b2a2:	6839      	ldr	r1, [r7, #0]
 800b2a4:	6878      	ldr	r0, [r7, #4]
 800b2a6:	f000 fd60 	bl	800bd6a <USBD_CtlError>
          break;
 800b2aa:	bf00      	nop
      }
      break;
 800b2ac:	e004      	b.n	800b2b8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b2ae:	6839      	ldr	r1, [r7, #0]
 800b2b0:	6878      	ldr	r0, [r7, #4]
 800b2b2:	f000 fd5a 	bl	800bd6a <USBD_CtlError>
      break;
 800b2b6:	bf00      	nop
  }

  return ret;
 800b2b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	3710      	adds	r7, #16
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	bd80      	pop	{r7, pc}
 800b2c2:	bf00      	nop

0800b2c4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b084      	sub	sp, #16
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
 800b2cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b2d2:	683b      	ldr	r3, [r7, #0]
 800b2d4:	781b      	ldrb	r3, [r3, #0]
 800b2d6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b2da:	2b40      	cmp	r3, #64	@ 0x40
 800b2dc:	d005      	beq.n	800b2ea <USBD_StdItfReq+0x26>
 800b2de:	2b40      	cmp	r3, #64	@ 0x40
 800b2e0:	d852      	bhi.n	800b388 <USBD_StdItfReq+0xc4>
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d001      	beq.n	800b2ea <USBD_StdItfReq+0x26>
 800b2e6:	2b20      	cmp	r3, #32
 800b2e8:	d14e      	bne.n	800b388 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b2f0:	b2db      	uxtb	r3, r3
 800b2f2:	3b01      	subs	r3, #1
 800b2f4:	2b02      	cmp	r3, #2
 800b2f6:	d840      	bhi.n	800b37a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	889b      	ldrh	r3, [r3, #4]
 800b2fc:	b2db      	uxtb	r3, r3
 800b2fe:	2b01      	cmp	r3, #1
 800b300:	d836      	bhi.n	800b370 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b302:	683b      	ldr	r3, [r7, #0]
 800b304:	889b      	ldrh	r3, [r3, #4]
 800b306:	b2db      	uxtb	r3, r3
 800b308:	4619      	mov	r1, r3
 800b30a:	6878      	ldr	r0, [r7, #4]
 800b30c:	f7ff fedc 	bl	800b0c8 <USBD_CoreFindIF>
 800b310:	4603      	mov	r3, r0
 800b312:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b314:	7bbb      	ldrb	r3, [r7, #14]
 800b316:	2bff      	cmp	r3, #255	@ 0xff
 800b318:	d01d      	beq.n	800b356 <USBD_StdItfReq+0x92>
 800b31a:	7bbb      	ldrb	r3, [r7, #14]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d11a      	bne.n	800b356 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b320:	7bba      	ldrb	r2, [r7, #14]
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	32ae      	adds	r2, #174	@ 0xae
 800b326:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b32a:	689b      	ldr	r3, [r3, #8]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d00f      	beq.n	800b350 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b330:	7bba      	ldrb	r2, [r7, #14]
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b338:	7bba      	ldrb	r2, [r7, #14]
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	32ae      	adds	r2, #174	@ 0xae
 800b33e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b342:	689b      	ldr	r3, [r3, #8]
 800b344:	6839      	ldr	r1, [r7, #0]
 800b346:	6878      	ldr	r0, [r7, #4]
 800b348:	4798      	blx	r3
 800b34a:	4603      	mov	r3, r0
 800b34c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b34e:	e004      	b.n	800b35a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b350:	2303      	movs	r3, #3
 800b352:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b354:	e001      	b.n	800b35a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b356:	2303      	movs	r3, #3
 800b358:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	88db      	ldrh	r3, [r3, #6]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d110      	bne.n	800b384 <USBD_StdItfReq+0xc0>
 800b362:	7bfb      	ldrb	r3, [r7, #15]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d10d      	bne.n	800b384 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b368:	6878      	ldr	r0, [r7, #4]
 800b36a:	f000 fddc 	bl	800bf26 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b36e:	e009      	b.n	800b384 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b370:	6839      	ldr	r1, [r7, #0]
 800b372:	6878      	ldr	r0, [r7, #4]
 800b374:	f000 fcf9 	bl	800bd6a <USBD_CtlError>
          break;
 800b378:	e004      	b.n	800b384 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b37a:	6839      	ldr	r1, [r7, #0]
 800b37c:	6878      	ldr	r0, [r7, #4]
 800b37e:	f000 fcf4 	bl	800bd6a <USBD_CtlError>
          break;
 800b382:	e000      	b.n	800b386 <USBD_StdItfReq+0xc2>
          break;
 800b384:	bf00      	nop
      }
      break;
 800b386:	e004      	b.n	800b392 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b388:	6839      	ldr	r1, [r7, #0]
 800b38a:	6878      	ldr	r0, [r7, #4]
 800b38c:	f000 fced 	bl	800bd6a <USBD_CtlError>
      break;
 800b390:	bf00      	nop
  }

  return ret;
 800b392:	7bfb      	ldrb	r3, [r7, #15]
}
 800b394:	4618      	mov	r0, r3
 800b396:	3710      	adds	r7, #16
 800b398:	46bd      	mov	sp, r7
 800b39a:	bd80      	pop	{r7, pc}

0800b39c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b39c:	b580      	push	{r7, lr}
 800b39e:	b084      	sub	sp, #16
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
 800b3a4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b3a6:	2300      	movs	r3, #0
 800b3a8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b3aa:	683b      	ldr	r3, [r7, #0]
 800b3ac:	889b      	ldrh	r3, [r3, #4]
 800b3ae:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b3b0:	683b      	ldr	r3, [r7, #0]
 800b3b2:	781b      	ldrb	r3, [r3, #0]
 800b3b4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b3b8:	2b40      	cmp	r3, #64	@ 0x40
 800b3ba:	d007      	beq.n	800b3cc <USBD_StdEPReq+0x30>
 800b3bc:	2b40      	cmp	r3, #64	@ 0x40
 800b3be:	f200 8181 	bhi.w	800b6c4 <USBD_StdEPReq+0x328>
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d02a      	beq.n	800b41c <USBD_StdEPReq+0x80>
 800b3c6:	2b20      	cmp	r3, #32
 800b3c8:	f040 817c 	bne.w	800b6c4 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b3cc:	7bbb      	ldrb	r3, [r7, #14]
 800b3ce:	4619      	mov	r1, r3
 800b3d0:	6878      	ldr	r0, [r7, #4]
 800b3d2:	f7ff fe86 	bl	800b0e2 <USBD_CoreFindEP>
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b3da:	7b7b      	ldrb	r3, [r7, #13]
 800b3dc:	2bff      	cmp	r3, #255	@ 0xff
 800b3de:	f000 8176 	beq.w	800b6ce <USBD_StdEPReq+0x332>
 800b3e2:	7b7b      	ldrb	r3, [r7, #13]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	f040 8172 	bne.w	800b6ce <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800b3ea:	7b7a      	ldrb	r2, [r7, #13]
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b3f2:	7b7a      	ldrb	r2, [r7, #13]
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	32ae      	adds	r2, #174	@ 0xae
 800b3f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3fc:	689b      	ldr	r3, [r3, #8]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	f000 8165 	beq.w	800b6ce <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b404:	7b7a      	ldrb	r2, [r7, #13]
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	32ae      	adds	r2, #174	@ 0xae
 800b40a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b40e:	689b      	ldr	r3, [r3, #8]
 800b410:	6839      	ldr	r1, [r7, #0]
 800b412:	6878      	ldr	r0, [r7, #4]
 800b414:	4798      	blx	r3
 800b416:	4603      	mov	r3, r0
 800b418:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b41a:	e158      	b.n	800b6ce <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b41c:	683b      	ldr	r3, [r7, #0]
 800b41e:	785b      	ldrb	r3, [r3, #1]
 800b420:	2b03      	cmp	r3, #3
 800b422:	d008      	beq.n	800b436 <USBD_StdEPReq+0x9a>
 800b424:	2b03      	cmp	r3, #3
 800b426:	f300 8147 	bgt.w	800b6b8 <USBD_StdEPReq+0x31c>
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	f000 809b 	beq.w	800b566 <USBD_StdEPReq+0x1ca>
 800b430:	2b01      	cmp	r3, #1
 800b432:	d03c      	beq.n	800b4ae <USBD_StdEPReq+0x112>
 800b434:	e140      	b.n	800b6b8 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b43c:	b2db      	uxtb	r3, r3
 800b43e:	2b02      	cmp	r3, #2
 800b440:	d002      	beq.n	800b448 <USBD_StdEPReq+0xac>
 800b442:	2b03      	cmp	r3, #3
 800b444:	d016      	beq.n	800b474 <USBD_StdEPReq+0xd8>
 800b446:	e02c      	b.n	800b4a2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b448:	7bbb      	ldrb	r3, [r7, #14]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d00d      	beq.n	800b46a <USBD_StdEPReq+0xce>
 800b44e:	7bbb      	ldrb	r3, [r7, #14]
 800b450:	2b80      	cmp	r3, #128	@ 0x80
 800b452:	d00a      	beq.n	800b46a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b454:	7bbb      	ldrb	r3, [r7, #14]
 800b456:	4619      	mov	r1, r3
 800b458:	6878      	ldr	r0, [r7, #4]
 800b45a:	f001 f95d 	bl	800c718 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b45e:	2180      	movs	r1, #128	@ 0x80
 800b460:	6878      	ldr	r0, [r7, #4]
 800b462:	f001 f959 	bl	800c718 <USBD_LL_StallEP>
 800b466:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b468:	e020      	b.n	800b4ac <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b46a:	6839      	ldr	r1, [r7, #0]
 800b46c:	6878      	ldr	r0, [r7, #4]
 800b46e:	f000 fc7c 	bl	800bd6a <USBD_CtlError>
              break;
 800b472:	e01b      	b.n	800b4ac <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	885b      	ldrh	r3, [r3, #2]
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d10e      	bne.n	800b49a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b47c:	7bbb      	ldrb	r3, [r7, #14]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d00b      	beq.n	800b49a <USBD_StdEPReq+0xfe>
 800b482:	7bbb      	ldrb	r3, [r7, #14]
 800b484:	2b80      	cmp	r3, #128	@ 0x80
 800b486:	d008      	beq.n	800b49a <USBD_StdEPReq+0xfe>
 800b488:	683b      	ldr	r3, [r7, #0]
 800b48a:	88db      	ldrh	r3, [r3, #6]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d104      	bne.n	800b49a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b490:	7bbb      	ldrb	r3, [r7, #14]
 800b492:	4619      	mov	r1, r3
 800b494:	6878      	ldr	r0, [r7, #4]
 800b496:	f001 f93f 	bl	800c718 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b49a:	6878      	ldr	r0, [r7, #4]
 800b49c:	f000 fd43 	bl	800bf26 <USBD_CtlSendStatus>

              break;
 800b4a0:	e004      	b.n	800b4ac <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b4a2:	6839      	ldr	r1, [r7, #0]
 800b4a4:	6878      	ldr	r0, [r7, #4]
 800b4a6:	f000 fc60 	bl	800bd6a <USBD_CtlError>
              break;
 800b4aa:	bf00      	nop
          }
          break;
 800b4ac:	e109      	b.n	800b6c2 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b4b4:	b2db      	uxtb	r3, r3
 800b4b6:	2b02      	cmp	r3, #2
 800b4b8:	d002      	beq.n	800b4c0 <USBD_StdEPReq+0x124>
 800b4ba:	2b03      	cmp	r3, #3
 800b4bc:	d016      	beq.n	800b4ec <USBD_StdEPReq+0x150>
 800b4be:	e04b      	b.n	800b558 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b4c0:	7bbb      	ldrb	r3, [r7, #14]
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d00d      	beq.n	800b4e2 <USBD_StdEPReq+0x146>
 800b4c6:	7bbb      	ldrb	r3, [r7, #14]
 800b4c8:	2b80      	cmp	r3, #128	@ 0x80
 800b4ca:	d00a      	beq.n	800b4e2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b4cc:	7bbb      	ldrb	r3, [r7, #14]
 800b4ce:	4619      	mov	r1, r3
 800b4d0:	6878      	ldr	r0, [r7, #4]
 800b4d2:	f001 f921 	bl	800c718 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b4d6:	2180      	movs	r1, #128	@ 0x80
 800b4d8:	6878      	ldr	r0, [r7, #4]
 800b4da:	f001 f91d 	bl	800c718 <USBD_LL_StallEP>
 800b4de:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b4e0:	e040      	b.n	800b564 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b4e2:	6839      	ldr	r1, [r7, #0]
 800b4e4:	6878      	ldr	r0, [r7, #4]
 800b4e6:	f000 fc40 	bl	800bd6a <USBD_CtlError>
              break;
 800b4ea:	e03b      	b.n	800b564 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b4ec:	683b      	ldr	r3, [r7, #0]
 800b4ee:	885b      	ldrh	r3, [r3, #2]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d136      	bne.n	800b562 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b4f4:	7bbb      	ldrb	r3, [r7, #14]
 800b4f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d004      	beq.n	800b508 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b4fe:	7bbb      	ldrb	r3, [r7, #14]
 800b500:	4619      	mov	r1, r3
 800b502:	6878      	ldr	r0, [r7, #4]
 800b504:	f001 f927 	bl	800c756 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b508:	6878      	ldr	r0, [r7, #4]
 800b50a:	f000 fd0c 	bl	800bf26 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b50e:	7bbb      	ldrb	r3, [r7, #14]
 800b510:	4619      	mov	r1, r3
 800b512:	6878      	ldr	r0, [r7, #4]
 800b514:	f7ff fde5 	bl	800b0e2 <USBD_CoreFindEP>
 800b518:	4603      	mov	r3, r0
 800b51a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b51c:	7b7b      	ldrb	r3, [r7, #13]
 800b51e:	2bff      	cmp	r3, #255	@ 0xff
 800b520:	d01f      	beq.n	800b562 <USBD_StdEPReq+0x1c6>
 800b522:	7b7b      	ldrb	r3, [r7, #13]
 800b524:	2b00      	cmp	r3, #0
 800b526:	d11c      	bne.n	800b562 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b528:	7b7a      	ldrb	r2, [r7, #13]
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b530:	7b7a      	ldrb	r2, [r7, #13]
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	32ae      	adds	r2, #174	@ 0xae
 800b536:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b53a:	689b      	ldr	r3, [r3, #8]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d010      	beq.n	800b562 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b540:	7b7a      	ldrb	r2, [r7, #13]
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	32ae      	adds	r2, #174	@ 0xae
 800b546:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b54a:	689b      	ldr	r3, [r3, #8]
 800b54c:	6839      	ldr	r1, [r7, #0]
 800b54e:	6878      	ldr	r0, [r7, #4]
 800b550:	4798      	blx	r3
 800b552:	4603      	mov	r3, r0
 800b554:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b556:	e004      	b.n	800b562 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b558:	6839      	ldr	r1, [r7, #0]
 800b55a:	6878      	ldr	r0, [r7, #4]
 800b55c:	f000 fc05 	bl	800bd6a <USBD_CtlError>
              break;
 800b560:	e000      	b.n	800b564 <USBD_StdEPReq+0x1c8>
              break;
 800b562:	bf00      	nop
          }
          break;
 800b564:	e0ad      	b.n	800b6c2 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b56c:	b2db      	uxtb	r3, r3
 800b56e:	2b02      	cmp	r3, #2
 800b570:	d002      	beq.n	800b578 <USBD_StdEPReq+0x1dc>
 800b572:	2b03      	cmp	r3, #3
 800b574:	d033      	beq.n	800b5de <USBD_StdEPReq+0x242>
 800b576:	e099      	b.n	800b6ac <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b578:	7bbb      	ldrb	r3, [r7, #14]
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d007      	beq.n	800b58e <USBD_StdEPReq+0x1f2>
 800b57e:	7bbb      	ldrb	r3, [r7, #14]
 800b580:	2b80      	cmp	r3, #128	@ 0x80
 800b582:	d004      	beq.n	800b58e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b584:	6839      	ldr	r1, [r7, #0]
 800b586:	6878      	ldr	r0, [r7, #4]
 800b588:	f000 fbef 	bl	800bd6a <USBD_CtlError>
                break;
 800b58c:	e093      	b.n	800b6b6 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b58e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b592:	2b00      	cmp	r3, #0
 800b594:	da0b      	bge.n	800b5ae <USBD_StdEPReq+0x212>
 800b596:	7bbb      	ldrb	r3, [r7, #14]
 800b598:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b59c:	4613      	mov	r3, r2
 800b59e:	009b      	lsls	r3, r3, #2
 800b5a0:	4413      	add	r3, r2
 800b5a2:	009b      	lsls	r3, r3, #2
 800b5a4:	3310      	adds	r3, #16
 800b5a6:	687a      	ldr	r2, [r7, #4]
 800b5a8:	4413      	add	r3, r2
 800b5aa:	3304      	adds	r3, #4
 800b5ac:	e00b      	b.n	800b5c6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b5ae:	7bbb      	ldrb	r3, [r7, #14]
 800b5b0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b5b4:	4613      	mov	r3, r2
 800b5b6:	009b      	lsls	r3, r3, #2
 800b5b8:	4413      	add	r3, r2
 800b5ba:	009b      	lsls	r3, r3, #2
 800b5bc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b5c0:	687a      	ldr	r2, [r7, #4]
 800b5c2:	4413      	add	r3, r2
 800b5c4:	3304      	adds	r3, #4
 800b5c6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b5c8:	68bb      	ldr	r3, [r7, #8]
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b5ce:	68bb      	ldr	r3, [r7, #8]
 800b5d0:	330e      	adds	r3, #14
 800b5d2:	2202      	movs	r2, #2
 800b5d4:	4619      	mov	r1, r3
 800b5d6:	6878      	ldr	r0, [r7, #4]
 800b5d8:	f000 fc44 	bl	800be64 <USBD_CtlSendData>
              break;
 800b5dc:	e06b      	b.n	800b6b6 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b5de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	da11      	bge.n	800b60a <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b5e6:	7bbb      	ldrb	r3, [r7, #14]
 800b5e8:	f003 020f 	and.w	r2, r3, #15
 800b5ec:	6879      	ldr	r1, [r7, #4]
 800b5ee:	4613      	mov	r3, r2
 800b5f0:	009b      	lsls	r3, r3, #2
 800b5f2:	4413      	add	r3, r2
 800b5f4:	009b      	lsls	r3, r3, #2
 800b5f6:	440b      	add	r3, r1
 800b5f8:	3323      	adds	r3, #35	@ 0x23
 800b5fa:	781b      	ldrb	r3, [r3, #0]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d117      	bne.n	800b630 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800b600:	6839      	ldr	r1, [r7, #0]
 800b602:	6878      	ldr	r0, [r7, #4]
 800b604:	f000 fbb1 	bl	800bd6a <USBD_CtlError>
                  break;
 800b608:	e055      	b.n	800b6b6 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b60a:	7bbb      	ldrb	r3, [r7, #14]
 800b60c:	f003 020f 	and.w	r2, r3, #15
 800b610:	6879      	ldr	r1, [r7, #4]
 800b612:	4613      	mov	r3, r2
 800b614:	009b      	lsls	r3, r3, #2
 800b616:	4413      	add	r3, r2
 800b618:	009b      	lsls	r3, r3, #2
 800b61a:	440b      	add	r3, r1
 800b61c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b620:	781b      	ldrb	r3, [r3, #0]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d104      	bne.n	800b630 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800b626:	6839      	ldr	r1, [r7, #0]
 800b628:	6878      	ldr	r0, [r7, #4]
 800b62a:	f000 fb9e 	bl	800bd6a <USBD_CtlError>
                  break;
 800b62e:	e042      	b.n	800b6b6 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b630:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b634:	2b00      	cmp	r3, #0
 800b636:	da0b      	bge.n	800b650 <USBD_StdEPReq+0x2b4>
 800b638:	7bbb      	ldrb	r3, [r7, #14]
 800b63a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b63e:	4613      	mov	r3, r2
 800b640:	009b      	lsls	r3, r3, #2
 800b642:	4413      	add	r3, r2
 800b644:	009b      	lsls	r3, r3, #2
 800b646:	3310      	adds	r3, #16
 800b648:	687a      	ldr	r2, [r7, #4]
 800b64a:	4413      	add	r3, r2
 800b64c:	3304      	adds	r3, #4
 800b64e:	e00b      	b.n	800b668 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b650:	7bbb      	ldrb	r3, [r7, #14]
 800b652:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b656:	4613      	mov	r3, r2
 800b658:	009b      	lsls	r3, r3, #2
 800b65a:	4413      	add	r3, r2
 800b65c:	009b      	lsls	r3, r3, #2
 800b65e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b662:	687a      	ldr	r2, [r7, #4]
 800b664:	4413      	add	r3, r2
 800b666:	3304      	adds	r3, #4
 800b668:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b66a:	7bbb      	ldrb	r3, [r7, #14]
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d002      	beq.n	800b676 <USBD_StdEPReq+0x2da>
 800b670:	7bbb      	ldrb	r3, [r7, #14]
 800b672:	2b80      	cmp	r3, #128	@ 0x80
 800b674:	d103      	bne.n	800b67e <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800b676:	68bb      	ldr	r3, [r7, #8]
 800b678:	2200      	movs	r2, #0
 800b67a:	739a      	strb	r2, [r3, #14]
 800b67c:	e00e      	b.n	800b69c <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b67e:	7bbb      	ldrb	r3, [r7, #14]
 800b680:	4619      	mov	r1, r3
 800b682:	6878      	ldr	r0, [r7, #4]
 800b684:	f001 f886 	bl	800c794 <USBD_LL_IsStallEP>
 800b688:	4603      	mov	r3, r0
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d003      	beq.n	800b696 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800b68e:	68bb      	ldr	r3, [r7, #8]
 800b690:	2201      	movs	r2, #1
 800b692:	739a      	strb	r2, [r3, #14]
 800b694:	e002      	b.n	800b69c <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800b696:	68bb      	ldr	r3, [r7, #8]
 800b698:	2200      	movs	r2, #0
 800b69a:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b69c:	68bb      	ldr	r3, [r7, #8]
 800b69e:	330e      	adds	r3, #14
 800b6a0:	2202      	movs	r2, #2
 800b6a2:	4619      	mov	r1, r3
 800b6a4:	6878      	ldr	r0, [r7, #4]
 800b6a6:	f000 fbdd 	bl	800be64 <USBD_CtlSendData>
              break;
 800b6aa:	e004      	b.n	800b6b6 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800b6ac:	6839      	ldr	r1, [r7, #0]
 800b6ae:	6878      	ldr	r0, [r7, #4]
 800b6b0:	f000 fb5b 	bl	800bd6a <USBD_CtlError>
              break;
 800b6b4:	bf00      	nop
          }
          break;
 800b6b6:	e004      	b.n	800b6c2 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800b6b8:	6839      	ldr	r1, [r7, #0]
 800b6ba:	6878      	ldr	r0, [r7, #4]
 800b6bc:	f000 fb55 	bl	800bd6a <USBD_CtlError>
          break;
 800b6c0:	bf00      	nop
      }
      break;
 800b6c2:	e005      	b.n	800b6d0 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800b6c4:	6839      	ldr	r1, [r7, #0]
 800b6c6:	6878      	ldr	r0, [r7, #4]
 800b6c8:	f000 fb4f 	bl	800bd6a <USBD_CtlError>
      break;
 800b6cc:	e000      	b.n	800b6d0 <USBD_StdEPReq+0x334>
      break;
 800b6ce:	bf00      	nop
  }

  return ret;
 800b6d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	3710      	adds	r7, #16
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bd80      	pop	{r7, pc}
	...

0800b6dc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b084      	sub	sp, #16
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
 800b6e4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b6ee:	2300      	movs	r3, #0
 800b6f0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b6f2:	683b      	ldr	r3, [r7, #0]
 800b6f4:	885b      	ldrh	r3, [r3, #2]
 800b6f6:	0a1b      	lsrs	r3, r3, #8
 800b6f8:	b29b      	uxth	r3, r3
 800b6fa:	3b01      	subs	r3, #1
 800b6fc:	2b06      	cmp	r3, #6
 800b6fe:	f200 8128 	bhi.w	800b952 <USBD_GetDescriptor+0x276>
 800b702:	a201      	add	r2, pc, #4	@ (adr r2, 800b708 <USBD_GetDescriptor+0x2c>)
 800b704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b708:	0800b725 	.word	0x0800b725
 800b70c:	0800b73d 	.word	0x0800b73d
 800b710:	0800b77d 	.word	0x0800b77d
 800b714:	0800b953 	.word	0x0800b953
 800b718:	0800b953 	.word	0x0800b953
 800b71c:	0800b8f3 	.word	0x0800b8f3
 800b720:	0800b91f 	.word	0x0800b91f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	687a      	ldr	r2, [r7, #4]
 800b72e:	7c12      	ldrb	r2, [r2, #16]
 800b730:	f107 0108 	add.w	r1, r7, #8
 800b734:	4610      	mov	r0, r2
 800b736:	4798      	blx	r3
 800b738:	60f8      	str	r0, [r7, #12]
      break;
 800b73a:	e112      	b.n	800b962 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	7c1b      	ldrb	r3, [r3, #16]
 800b740:	2b00      	cmp	r3, #0
 800b742:	d10d      	bne.n	800b760 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b74a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b74c:	f107 0208 	add.w	r2, r7, #8
 800b750:	4610      	mov	r0, r2
 800b752:	4798      	blx	r3
 800b754:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	3301      	adds	r3, #1
 800b75a:	2202      	movs	r2, #2
 800b75c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b75e:	e100      	b.n	800b962 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b768:	f107 0208 	add.w	r2, r7, #8
 800b76c:	4610      	mov	r0, r2
 800b76e:	4798      	blx	r3
 800b770:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	3301      	adds	r3, #1
 800b776:	2202      	movs	r2, #2
 800b778:	701a      	strb	r2, [r3, #0]
      break;
 800b77a:	e0f2      	b.n	800b962 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b77c:	683b      	ldr	r3, [r7, #0]
 800b77e:	885b      	ldrh	r3, [r3, #2]
 800b780:	b2db      	uxtb	r3, r3
 800b782:	2b05      	cmp	r3, #5
 800b784:	f200 80ac 	bhi.w	800b8e0 <USBD_GetDescriptor+0x204>
 800b788:	a201      	add	r2, pc, #4	@ (adr r2, 800b790 <USBD_GetDescriptor+0xb4>)
 800b78a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b78e:	bf00      	nop
 800b790:	0800b7a9 	.word	0x0800b7a9
 800b794:	0800b7dd 	.word	0x0800b7dd
 800b798:	0800b811 	.word	0x0800b811
 800b79c:	0800b845 	.word	0x0800b845
 800b7a0:	0800b879 	.word	0x0800b879
 800b7a4:	0800b8ad 	.word	0x0800b8ad
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b7ae:	685b      	ldr	r3, [r3, #4]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d00b      	beq.n	800b7cc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b7ba:	685b      	ldr	r3, [r3, #4]
 800b7bc:	687a      	ldr	r2, [r7, #4]
 800b7be:	7c12      	ldrb	r2, [r2, #16]
 800b7c0:	f107 0108 	add.w	r1, r7, #8
 800b7c4:	4610      	mov	r0, r2
 800b7c6:	4798      	blx	r3
 800b7c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b7ca:	e091      	b.n	800b8f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b7cc:	6839      	ldr	r1, [r7, #0]
 800b7ce:	6878      	ldr	r0, [r7, #4]
 800b7d0:	f000 facb 	bl	800bd6a <USBD_CtlError>
            err++;
 800b7d4:	7afb      	ldrb	r3, [r7, #11]
 800b7d6:	3301      	adds	r3, #1
 800b7d8:	72fb      	strb	r3, [r7, #11]
          break;
 800b7da:	e089      	b.n	800b8f0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b7e2:	689b      	ldr	r3, [r3, #8]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d00b      	beq.n	800b800 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b7ee:	689b      	ldr	r3, [r3, #8]
 800b7f0:	687a      	ldr	r2, [r7, #4]
 800b7f2:	7c12      	ldrb	r2, [r2, #16]
 800b7f4:	f107 0108 	add.w	r1, r7, #8
 800b7f8:	4610      	mov	r0, r2
 800b7fa:	4798      	blx	r3
 800b7fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b7fe:	e077      	b.n	800b8f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b800:	6839      	ldr	r1, [r7, #0]
 800b802:	6878      	ldr	r0, [r7, #4]
 800b804:	f000 fab1 	bl	800bd6a <USBD_CtlError>
            err++;
 800b808:	7afb      	ldrb	r3, [r7, #11]
 800b80a:	3301      	adds	r3, #1
 800b80c:	72fb      	strb	r3, [r7, #11]
          break;
 800b80e:	e06f      	b.n	800b8f0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b816:	68db      	ldr	r3, [r3, #12]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d00b      	beq.n	800b834 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b822:	68db      	ldr	r3, [r3, #12]
 800b824:	687a      	ldr	r2, [r7, #4]
 800b826:	7c12      	ldrb	r2, [r2, #16]
 800b828:	f107 0108 	add.w	r1, r7, #8
 800b82c:	4610      	mov	r0, r2
 800b82e:	4798      	blx	r3
 800b830:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b832:	e05d      	b.n	800b8f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b834:	6839      	ldr	r1, [r7, #0]
 800b836:	6878      	ldr	r0, [r7, #4]
 800b838:	f000 fa97 	bl	800bd6a <USBD_CtlError>
            err++;
 800b83c:	7afb      	ldrb	r3, [r7, #11]
 800b83e:	3301      	adds	r3, #1
 800b840:	72fb      	strb	r3, [r7, #11]
          break;
 800b842:	e055      	b.n	800b8f0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b84a:	691b      	ldr	r3, [r3, #16]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d00b      	beq.n	800b868 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b856:	691b      	ldr	r3, [r3, #16]
 800b858:	687a      	ldr	r2, [r7, #4]
 800b85a:	7c12      	ldrb	r2, [r2, #16]
 800b85c:	f107 0108 	add.w	r1, r7, #8
 800b860:	4610      	mov	r0, r2
 800b862:	4798      	blx	r3
 800b864:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b866:	e043      	b.n	800b8f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b868:	6839      	ldr	r1, [r7, #0]
 800b86a:	6878      	ldr	r0, [r7, #4]
 800b86c:	f000 fa7d 	bl	800bd6a <USBD_CtlError>
            err++;
 800b870:	7afb      	ldrb	r3, [r7, #11]
 800b872:	3301      	adds	r3, #1
 800b874:	72fb      	strb	r3, [r7, #11]
          break;
 800b876:	e03b      	b.n	800b8f0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b87e:	695b      	ldr	r3, [r3, #20]
 800b880:	2b00      	cmp	r3, #0
 800b882:	d00b      	beq.n	800b89c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b88a:	695b      	ldr	r3, [r3, #20]
 800b88c:	687a      	ldr	r2, [r7, #4]
 800b88e:	7c12      	ldrb	r2, [r2, #16]
 800b890:	f107 0108 	add.w	r1, r7, #8
 800b894:	4610      	mov	r0, r2
 800b896:	4798      	blx	r3
 800b898:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b89a:	e029      	b.n	800b8f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b89c:	6839      	ldr	r1, [r7, #0]
 800b89e:	6878      	ldr	r0, [r7, #4]
 800b8a0:	f000 fa63 	bl	800bd6a <USBD_CtlError>
            err++;
 800b8a4:	7afb      	ldrb	r3, [r7, #11]
 800b8a6:	3301      	adds	r3, #1
 800b8a8:	72fb      	strb	r3, [r7, #11]
          break;
 800b8aa:	e021      	b.n	800b8f0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b8b2:	699b      	ldr	r3, [r3, #24]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d00b      	beq.n	800b8d0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b8be:	699b      	ldr	r3, [r3, #24]
 800b8c0:	687a      	ldr	r2, [r7, #4]
 800b8c2:	7c12      	ldrb	r2, [r2, #16]
 800b8c4:	f107 0108 	add.w	r1, r7, #8
 800b8c8:	4610      	mov	r0, r2
 800b8ca:	4798      	blx	r3
 800b8cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b8ce:	e00f      	b.n	800b8f0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b8d0:	6839      	ldr	r1, [r7, #0]
 800b8d2:	6878      	ldr	r0, [r7, #4]
 800b8d4:	f000 fa49 	bl	800bd6a <USBD_CtlError>
            err++;
 800b8d8:	7afb      	ldrb	r3, [r7, #11]
 800b8da:	3301      	adds	r3, #1
 800b8dc:	72fb      	strb	r3, [r7, #11]
          break;
 800b8de:	e007      	b.n	800b8f0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b8e0:	6839      	ldr	r1, [r7, #0]
 800b8e2:	6878      	ldr	r0, [r7, #4]
 800b8e4:	f000 fa41 	bl	800bd6a <USBD_CtlError>
          err++;
 800b8e8:	7afb      	ldrb	r3, [r7, #11]
 800b8ea:	3301      	adds	r3, #1
 800b8ec:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b8ee:	bf00      	nop
      }
      break;
 800b8f0:	e037      	b.n	800b962 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	7c1b      	ldrb	r3, [r3, #16]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d109      	bne.n	800b90e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b900:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b902:	f107 0208 	add.w	r2, r7, #8
 800b906:	4610      	mov	r0, r2
 800b908:	4798      	blx	r3
 800b90a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b90c:	e029      	b.n	800b962 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b90e:	6839      	ldr	r1, [r7, #0]
 800b910:	6878      	ldr	r0, [r7, #4]
 800b912:	f000 fa2a 	bl	800bd6a <USBD_CtlError>
        err++;
 800b916:	7afb      	ldrb	r3, [r7, #11]
 800b918:	3301      	adds	r3, #1
 800b91a:	72fb      	strb	r3, [r7, #11]
      break;
 800b91c:	e021      	b.n	800b962 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	7c1b      	ldrb	r3, [r3, #16]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d10d      	bne.n	800b942 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b92c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b92e:	f107 0208 	add.w	r2, r7, #8
 800b932:	4610      	mov	r0, r2
 800b934:	4798      	blx	r3
 800b936:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	3301      	adds	r3, #1
 800b93c:	2207      	movs	r2, #7
 800b93e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b940:	e00f      	b.n	800b962 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b942:	6839      	ldr	r1, [r7, #0]
 800b944:	6878      	ldr	r0, [r7, #4]
 800b946:	f000 fa10 	bl	800bd6a <USBD_CtlError>
        err++;
 800b94a:	7afb      	ldrb	r3, [r7, #11]
 800b94c:	3301      	adds	r3, #1
 800b94e:	72fb      	strb	r3, [r7, #11]
      break;
 800b950:	e007      	b.n	800b962 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b952:	6839      	ldr	r1, [r7, #0]
 800b954:	6878      	ldr	r0, [r7, #4]
 800b956:	f000 fa08 	bl	800bd6a <USBD_CtlError>
      err++;
 800b95a:	7afb      	ldrb	r3, [r7, #11]
 800b95c:	3301      	adds	r3, #1
 800b95e:	72fb      	strb	r3, [r7, #11]
      break;
 800b960:	bf00      	nop
  }

  if (err != 0U)
 800b962:	7afb      	ldrb	r3, [r7, #11]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d11e      	bne.n	800b9a6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b968:	683b      	ldr	r3, [r7, #0]
 800b96a:	88db      	ldrh	r3, [r3, #6]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d016      	beq.n	800b99e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b970:	893b      	ldrh	r3, [r7, #8]
 800b972:	2b00      	cmp	r3, #0
 800b974:	d00e      	beq.n	800b994 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b976:	683b      	ldr	r3, [r7, #0]
 800b978:	88da      	ldrh	r2, [r3, #6]
 800b97a:	893b      	ldrh	r3, [r7, #8]
 800b97c:	4293      	cmp	r3, r2
 800b97e:	bf28      	it	cs
 800b980:	4613      	movcs	r3, r2
 800b982:	b29b      	uxth	r3, r3
 800b984:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b986:	893b      	ldrh	r3, [r7, #8]
 800b988:	461a      	mov	r2, r3
 800b98a:	68f9      	ldr	r1, [r7, #12]
 800b98c:	6878      	ldr	r0, [r7, #4]
 800b98e:	f000 fa69 	bl	800be64 <USBD_CtlSendData>
 800b992:	e009      	b.n	800b9a8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b994:	6839      	ldr	r1, [r7, #0]
 800b996:	6878      	ldr	r0, [r7, #4]
 800b998:	f000 f9e7 	bl	800bd6a <USBD_CtlError>
 800b99c:	e004      	b.n	800b9a8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b99e:	6878      	ldr	r0, [r7, #4]
 800b9a0:	f000 fac1 	bl	800bf26 <USBD_CtlSendStatus>
 800b9a4:	e000      	b.n	800b9a8 <USBD_GetDescriptor+0x2cc>
    return;
 800b9a6:	bf00      	nop
  }
}
 800b9a8:	3710      	adds	r7, #16
 800b9aa:	46bd      	mov	sp, r7
 800b9ac:	bd80      	pop	{r7, pc}
 800b9ae:	bf00      	nop

0800b9b0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b9b0:	b580      	push	{r7, lr}
 800b9b2:	b084      	sub	sp, #16
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
 800b9b8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b9ba:	683b      	ldr	r3, [r7, #0]
 800b9bc:	889b      	ldrh	r3, [r3, #4]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d131      	bne.n	800ba26 <USBD_SetAddress+0x76>
 800b9c2:	683b      	ldr	r3, [r7, #0]
 800b9c4:	88db      	ldrh	r3, [r3, #6]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d12d      	bne.n	800ba26 <USBD_SetAddress+0x76>
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	885b      	ldrh	r3, [r3, #2]
 800b9ce:	2b7f      	cmp	r3, #127	@ 0x7f
 800b9d0:	d829      	bhi.n	800ba26 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b9d2:	683b      	ldr	r3, [r7, #0]
 800b9d4:	885b      	ldrh	r3, [r3, #2]
 800b9d6:	b2db      	uxtb	r3, r3
 800b9d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b9dc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b9e4:	b2db      	uxtb	r3, r3
 800b9e6:	2b03      	cmp	r3, #3
 800b9e8:	d104      	bne.n	800b9f4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b9ea:	6839      	ldr	r1, [r7, #0]
 800b9ec:	6878      	ldr	r0, [r7, #4]
 800b9ee:	f000 f9bc 	bl	800bd6a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b9f2:	e01d      	b.n	800ba30 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	7bfa      	ldrb	r2, [r7, #15]
 800b9f8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b9fc:	7bfb      	ldrb	r3, [r7, #15]
 800b9fe:	4619      	mov	r1, r3
 800ba00:	6878      	ldr	r0, [r7, #4]
 800ba02:	f000 fef3 	bl	800c7ec <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ba06:	6878      	ldr	r0, [r7, #4]
 800ba08:	f000 fa8d 	bl	800bf26 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ba0c:	7bfb      	ldrb	r3, [r7, #15]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d004      	beq.n	800ba1c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	2202      	movs	r2, #2
 800ba16:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba1a:	e009      	b.n	800ba30 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	2201      	movs	r2, #1
 800ba20:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba24:	e004      	b.n	800ba30 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ba26:	6839      	ldr	r1, [r7, #0]
 800ba28:	6878      	ldr	r0, [r7, #4]
 800ba2a:	f000 f99e 	bl	800bd6a <USBD_CtlError>
  }
}
 800ba2e:	bf00      	nop
 800ba30:	bf00      	nop
 800ba32:	3710      	adds	r7, #16
 800ba34:	46bd      	mov	sp, r7
 800ba36:	bd80      	pop	{r7, pc}

0800ba38 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba38:	b580      	push	{r7, lr}
 800ba3a:	b084      	sub	sp, #16
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	6078      	str	r0, [r7, #4]
 800ba40:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ba42:	2300      	movs	r3, #0
 800ba44:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ba46:	683b      	ldr	r3, [r7, #0]
 800ba48:	885b      	ldrh	r3, [r3, #2]
 800ba4a:	b2da      	uxtb	r2, r3
 800ba4c:	4b4e      	ldr	r3, [pc, #312]	@ (800bb88 <USBD_SetConfig+0x150>)
 800ba4e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ba50:	4b4d      	ldr	r3, [pc, #308]	@ (800bb88 <USBD_SetConfig+0x150>)
 800ba52:	781b      	ldrb	r3, [r3, #0]
 800ba54:	2b01      	cmp	r3, #1
 800ba56:	d905      	bls.n	800ba64 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800ba58:	6839      	ldr	r1, [r7, #0]
 800ba5a:	6878      	ldr	r0, [r7, #4]
 800ba5c:	f000 f985 	bl	800bd6a <USBD_CtlError>
    return USBD_FAIL;
 800ba60:	2303      	movs	r3, #3
 800ba62:	e08c      	b.n	800bb7e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba6a:	b2db      	uxtb	r3, r3
 800ba6c:	2b02      	cmp	r3, #2
 800ba6e:	d002      	beq.n	800ba76 <USBD_SetConfig+0x3e>
 800ba70:	2b03      	cmp	r3, #3
 800ba72:	d029      	beq.n	800bac8 <USBD_SetConfig+0x90>
 800ba74:	e075      	b.n	800bb62 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ba76:	4b44      	ldr	r3, [pc, #272]	@ (800bb88 <USBD_SetConfig+0x150>)
 800ba78:	781b      	ldrb	r3, [r3, #0]
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d020      	beq.n	800bac0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800ba7e:	4b42      	ldr	r3, [pc, #264]	@ (800bb88 <USBD_SetConfig+0x150>)
 800ba80:	781b      	ldrb	r3, [r3, #0]
 800ba82:	461a      	mov	r2, r3
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ba88:	4b3f      	ldr	r3, [pc, #252]	@ (800bb88 <USBD_SetConfig+0x150>)
 800ba8a:	781b      	ldrb	r3, [r3, #0]
 800ba8c:	4619      	mov	r1, r3
 800ba8e:	6878      	ldr	r0, [r7, #4]
 800ba90:	f7fe ffcf 	bl	800aa32 <USBD_SetClassConfig>
 800ba94:	4603      	mov	r3, r0
 800ba96:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ba98:	7bfb      	ldrb	r3, [r7, #15]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d008      	beq.n	800bab0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800ba9e:	6839      	ldr	r1, [r7, #0]
 800baa0:	6878      	ldr	r0, [r7, #4]
 800baa2:	f000 f962 	bl	800bd6a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	2202      	movs	r2, #2
 800baaa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800baae:	e065      	b.n	800bb7c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bab0:	6878      	ldr	r0, [r7, #4]
 800bab2:	f000 fa38 	bl	800bf26 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	2203      	movs	r2, #3
 800baba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800babe:	e05d      	b.n	800bb7c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bac0:	6878      	ldr	r0, [r7, #4]
 800bac2:	f000 fa30 	bl	800bf26 <USBD_CtlSendStatus>
      break;
 800bac6:	e059      	b.n	800bb7c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800bac8:	4b2f      	ldr	r3, [pc, #188]	@ (800bb88 <USBD_SetConfig+0x150>)
 800baca:	781b      	ldrb	r3, [r3, #0]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d112      	bne.n	800baf6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	2202      	movs	r2, #2
 800bad4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800bad8:	4b2b      	ldr	r3, [pc, #172]	@ (800bb88 <USBD_SetConfig+0x150>)
 800bada:	781b      	ldrb	r3, [r3, #0]
 800badc:	461a      	mov	r2, r3
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bae2:	4b29      	ldr	r3, [pc, #164]	@ (800bb88 <USBD_SetConfig+0x150>)
 800bae4:	781b      	ldrb	r3, [r3, #0]
 800bae6:	4619      	mov	r1, r3
 800bae8:	6878      	ldr	r0, [r7, #4]
 800baea:	f7fe ffbe 	bl	800aa6a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800baee:	6878      	ldr	r0, [r7, #4]
 800baf0:	f000 fa19 	bl	800bf26 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800baf4:	e042      	b.n	800bb7c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800baf6:	4b24      	ldr	r3, [pc, #144]	@ (800bb88 <USBD_SetConfig+0x150>)
 800baf8:	781b      	ldrb	r3, [r3, #0]
 800bafa:	461a      	mov	r2, r3
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	685b      	ldr	r3, [r3, #4]
 800bb00:	429a      	cmp	r2, r3
 800bb02:	d02a      	beq.n	800bb5a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	685b      	ldr	r3, [r3, #4]
 800bb08:	b2db      	uxtb	r3, r3
 800bb0a:	4619      	mov	r1, r3
 800bb0c:	6878      	ldr	r0, [r7, #4]
 800bb0e:	f7fe ffac 	bl	800aa6a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800bb12:	4b1d      	ldr	r3, [pc, #116]	@ (800bb88 <USBD_SetConfig+0x150>)
 800bb14:	781b      	ldrb	r3, [r3, #0]
 800bb16:	461a      	mov	r2, r3
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bb1c:	4b1a      	ldr	r3, [pc, #104]	@ (800bb88 <USBD_SetConfig+0x150>)
 800bb1e:	781b      	ldrb	r3, [r3, #0]
 800bb20:	4619      	mov	r1, r3
 800bb22:	6878      	ldr	r0, [r7, #4]
 800bb24:	f7fe ff85 	bl	800aa32 <USBD_SetClassConfig>
 800bb28:	4603      	mov	r3, r0
 800bb2a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800bb2c:	7bfb      	ldrb	r3, [r7, #15]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d00f      	beq.n	800bb52 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800bb32:	6839      	ldr	r1, [r7, #0]
 800bb34:	6878      	ldr	r0, [r7, #4]
 800bb36:	f000 f918 	bl	800bd6a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	685b      	ldr	r3, [r3, #4]
 800bb3e:	b2db      	uxtb	r3, r3
 800bb40:	4619      	mov	r1, r3
 800bb42:	6878      	ldr	r0, [r7, #4]
 800bb44:	f7fe ff91 	bl	800aa6a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	2202      	movs	r2, #2
 800bb4c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bb50:	e014      	b.n	800bb7c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bb52:	6878      	ldr	r0, [r7, #4]
 800bb54:	f000 f9e7 	bl	800bf26 <USBD_CtlSendStatus>
      break;
 800bb58:	e010      	b.n	800bb7c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bb5a:	6878      	ldr	r0, [r7, #4]
 800bb5c:	f000 f9e3 	bl	800bf26 <USBD_CtlSendStatus>
      break;
 800bb60:	e00c      	b.n	800bb7c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800bb62:	6839      	ldr	r1, [r7, #0]
 800bb64:	6878      	ldr	r0, [r7, #4]
 800bb66:	f000 f900 	bl	800bd6a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bb6a:	4b07      	ldr	r3, [pc, #28]	@ (800bb88 <USBD_SetConfig+0x150>)
 800bb6c:	781b      	ldrb	r3, [r3, #0]
 800bb6e:	4619      	mov	r1, r3
 800bb70:	6878      	ldr	r0, [r7, #4]
 800bb72:	f7fe ff7a 	bl	800aa6a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800bb76:	2303      	movs	r3, #3
 800bb78:	73fb      	strb	r3, [r7, #15]
      break;
 800bb7a:	bf00      	nop
  }

  return ret;
 800bb7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb7e:	4618      	mov	r0, r3
 800bb80:	3710      	adds	r7, #16
 800bb82:	46bd      	mov	sp, r7
 800bb84:	bd80      	pop	{r7, pc}
 800bb86:	bf00      	nop
 800bb88:	200006dc 	.word	0x200006dc

0800bb8c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb8c:	b580      	push	{r7, lr}
 800bb8e:	b082      	sub	sp, #8
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	6078      	str	r0, [r7, #4]
 800bb94:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bb96:	683b      	ldr	r3, [r7, #0]
 800bb98:	88db      	ldrh	r3, [r3, #6]
 800bb9a:	2b01      	cmp	r3, #1
 800bb9c:	d004      	beq.n	800bba8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800bb9e:	6839      	ldr	r1, [r7, #0]
 800bba0:	6878      	ldr	r0, [r7, #4]
 800bba2:	f000 f8e2 	bl	800bd6a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bba6:	e023      	b.n	800bbf0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bbae:	b2db      	uxtb	r3, r3
 800bbb0:	2b02      	cmp	r3, #2
 800bbb2:	dc02      	bgt.n	800bbba <USBD_GetConfig+0x2e>
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	dc03      	bgt.n	800bbc0 <USBD_GetConfig+0x34>
 800bbb8:	e015      	b.n	800bbe6 <USBD_GetConfig+0x5a>
 800bbba:	2b03      	cmp	r3, #3
 800bbbc:	d00b      	beq.n	800bbd6 <USBD_GetConfig+0x4a>
 800bbbe:	e012      	b.n	800bbe6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	3308      	adds	r3, #8
 800bbca:	2201      	movs	r2, #1
 800bbcc:	4619      	mov	r1, r3
 800bbce:	6878      	ldr	r0, [r7, #4]
 800bbd0:	f000 f948 	bl	800be64 <USBD_CtlSendData>
        break;
 800bbd4:	e00c      	b.n	800bbf0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	3304      	adds	r3, #4
 800bbda:	2201      	movs	r2, #1
 800bbdc:	4619      	mov	r1, r3
 800bbde:	6878      	ldr	r0, [r7, #4]
 800bbe0:	f000 f940 	bl	800be64 <USBD_CtlSendData>
        break;
 800bbe4:	e004      	b.n	800bbf0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800bbe6:	6839      	ldr	r1, [r7, #0]
 800bbe8:	6878      	ldr	r0, [r7, #4]
 800bbea:	f000 f8be 	bl	800bd6a <USBD_CtlError>
        break;
 800bbee:	bf00      	nop
}
 800bbf0:	bf00      	nop
 800bbf2:	3708      	adds	r7, #8
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	bd80      	pop	{r7, pc}

0800bbf8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bbf8:	b580      	push	{r7, lr}
 800bbfa:	b082      	sub	sp, #8
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	6078      	str	r0, [r7, #4]
 800bc00:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc08:	b2db      	uxtb	r3, r3
 800bc0a:	3b01      	subs	r3, #1
 800bc0c:	2b02      	cmp	r3, #2
 800bc0e:	d81e      	bhi.n	800bc4e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800bc10:	683b      	ldr	r3, [r7, #0]
 800bc12:	88db      	ldrh	r3, [r3, #6]
 800bc14:	2b02      	cmp	r3, #2
 800bc16:	d004      	beq.n	800bc22 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800bc18:	6839      	ldr	r1, [r7, #0]
 800bc1a:	6878      	ldr	r0, [r7, #4]
 800bc1c:	f000 f8a5 	bl	800bd6a <USBD_CtlError>
        break;
 800bc20:	e01a      	b.n	800bc58 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	2201      	movs	r2, #1
 800bc26:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d005      	beq.n	800bc3e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	68db      	ldr	r3, [r3, #12]
 800bc36:	f043 0202 	orr.w	r2, r3, #2
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	330c      	adds	r3, #12
 800bc42:	2202      	movs	r2, #2
 800bc44:	4619      	mov	r1, r3
 800bc46:	6878      	ldr	r0, [r7, #4]
 800bc48:	f000 f90c 	bl	800be64 <USBD_CtlSendData>
      break;
 800bc4c:	e004      	b.n	800bc58 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800bc4e:	6839      	ldr	r1, [r7, #0]
 800bc50:	6878      	ldr	r0, [r7, #4]
 800bc52:	f000 f88a 	bl	800bd6a <USBD_CtlError>
      break;
 800bc56:	bf00      	nop
  }
}
 800bc58:	bf00      	nop
 800bc5a:	3708      	adds	r7, #8
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	bd80      	pop	{r7, pc}

0800bc60 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc60:	b580      	push	{r7, lr}
 800bc62:	b082      	sub	sp, #8
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	6078      	str	r0, [r7, #4]
 800bc68:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bc6a:	683b      	ldr	r3, [r7, #0]
 800bc6c:	885b      	ldrh	r3, [r3, #2]
 800bc6e:	2b01      	cmp	r3, #1
 800bc70:	d107      	bne.n	800bc82 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	2201      	movs	r2, #1
 800bc76:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800bc7a:	6878      	ldr	r0, [r7, #4]
 800bc7c:	f000 f953 	bl	800bf26 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800bc80:	e013      	b.n	800bcaa <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800bc82:	683b      	ldr	r3, [r7, #0]
 800bc84:	885b      	ldrh	r3, [r3, #2]
 800bc86:	2b02      	cmp	r3, #2
 800bc88:	d10b      	bne.n	800bca2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800bc8a:	683b      	ldr	r3, [r7, #0]
 800bc8c:	889b      	ldrh	r3, [r3, #4]
 800bc8e:	0a1b      	lsrs	r3, r3, #8
 800bc90:	b29b      	uxth	r3, r3
 800bc92:	b2da      	uxtb	r2, r3
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800bc9a:	6878      	ldr	r0, [r7, #4]
 800bc9c:	f000 f943 	bl	800bf26 <USBD_CtlSendStatus>
}
 800bca0:	e003      	b.n	800bcaa <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800bca2:	6839      	ldr	r1, [r7, #0]
 800bca4:	6878      	ldr	r0, [r7, #4]
 800bca6:	f000 f860 	bl	800bd6a <USBD_CtlError>
}
 800bcaa:	bf00      	nop
 800bcac:	3708      	adds	r7, #8
 800bcae:	46bd      	mov	sp, r7
 800bcb0:	bd80      	pop	{r7, pc}

0800bcb2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bcb2:	b580      	push	{r7, lr}
 800bcb4:	b082      	sub	sp, #8
 800bcb6:	af00      	add	r7, sp, #0
 800bcb8:	6078      	str	r0, [r7, #4]
 800bcba:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bcc2:	b2db      	uxtb	r3, r3
 800bcc4:	3b01      	subs	r3, #1
 800bcc6:	2b02      	cmp	r3, #2
 800bcc8:	d80b      	bhi.n	800bce2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bcca:	683b      	ldr	r3, [r7, #0]
 800bccc:	885b      	ldrh	r3, [r3, #2]
 800bcce:	2b01      	cmp	r3, #1
 800bcd0:	d10c      	bne.n	800bcec <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800bcda:	6878      	ldr	r0, [r7, #4]
 800bcdc:	f000 f923 	bl	800bf26 <USBD_CtlSendStatus>
      }
      break;
 800bce0:	e004      	b.n	800bcec <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800bce2:	6839      	ldr	r1, [r7, #0]
 800bce4:	6878      	ldr	r0, [r7, #4]
 800bce6:	f000 f840 	bl	800bd6a <USBD_CtlError>
      break;
 800bcea:	e000      	b.n	800bcee <USBD_ClrFeature+0x3c>
      break;
 800bcec:	bf00      	nop
  }
}
 800bcee:	bf00      	nop
 800bcf0:	3708      	adds	r7, #8
 800bcf2:	46bd      	mov	sp, r7
 800bcf4:	bd80      	pop	{r7, pc}

0800bcf6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800bcf6:	b580      	push	{r7, lr}
 800bcf8:	b084      	sub	sp, #16
 800bcfa:	af00      	add	r7, sp, #0
 800bcfc:	6078      	str	r0, [r7, #4]
 800bcfe:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800bd00:	683b      	ldr	r3, [r7, #0]
 800bd02:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	781a      	ldrb	r2, [r3, #0]
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	3301      	adds	r3, #1
 800bd10:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	781a      	ldrb	r2, [r3, #0]
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	3301      	adds	r3, #1
 800bd1e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800bd20:	68f8      	ldr	r0, [r7, #12]
 800bd22:	f7ff fa3f 	bl	800b1a4 <SWAPBYTE>
 800bd26:	4603      	mov	r3, r0
 800bd28:	461a      	mov	r2, r3
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	3301      	adds	r3, #1
 800bd32:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	3301      	adds	r3, #1
 800bd38:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800bd3a:	68f8      	ldr	r0, [r7, #12]
 800bd3c:	f7ff fa32 	bl	800b1a4 <SWAPBYTE>
 800bd40:	4603      	mov	r3, r0
 800bd42:	461a      	mov	r2, r3
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	3301      	adds	r3, #1
 800bd4c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	3301      	adds	r3, #1
 800bd52:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800bd54:	68f8      	ldr	r0, [r7, #12]
 800bd56:	f7ff fa25 	bl	800b1a4 <SWAPBYTE>
 800bd5a:	4603      	mov	r3, r0
 800bd5c:	461a      	mov	r2, r3
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	80da      	strh	r2, [r3, #6]
}
 800bd62:	bf00      	nop
 800bd64:	3710      	adds	r7, #16
 800bd66:	46bd      	mov	sp, r7
 800bd68:	bd80      	pop	{r7, pc}

0800bd6a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd6a:	b580      	push	{r7, lr}
 800bd6c:	b082      	sub	sp, #8
 800bd6e:	af00      	add	r7, sp, #0
 800bd70:	6078      	str	r0, [r7, #4]
 800bd72:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bd74:	2180      	movs	r1, #128	@ 0x80
 800bd76:	6878      	ldr	r0, [r7, #4]
 800bd78:	f000 fcce 	bl	800c718 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bd7c:	2100      	movs	r1, #0
 800bd7e:	6878      	ldr	r0, [r7, #4]
 800bd80:	f000 fcca 	bl	800c718 <USBD_LL_StallEP>
}
 800bd84:	bf00      	nop
 800bd86:	3708      	adds	r7, #8
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	bd80      	pop	{r7, pc}

0800bd8c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	b086      	sub	sp, #24
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	60f8      	str	r0, [r7, #12]
 800bd94:	60b9      	str	r1, [r7, #8]
 800bd96:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800bd98:	2300      	movs	r3, #0
 800bd9a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d042      	beq.n	800be28 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800bda6:	6938      	ldr	r0, [r7, #16]
 800bda8:	f000 f842 	bl	800be30 <USBD_GetLen>
 800bdac:	4603      	mov	r3, r0
 800bdae:	3301      	adds	r3, #1
 800bdb0:	005b      	lsls	r3, r3, #1
 800bdb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bdb6:	d808      	bhi.n	800bdca <USBD_GetString+0x3e>
 800bdb8:	6938      	ldr	r0, [r7, #16]
 800bdba:	f000 f839 	bl	800be30 <USBD_GetLen>
 800bdbe:	4603      	mov	r3, r0
 800bdc0:	3301      	adds	r3, #1
 800bdc2:	b29b      	uxth	r3, r3
 800bdc4:	005b      	lsls	r3, r3, #1
 800bdc6:	b29a      	uxth	r2, r3
 800bdc8:	e001      	b.n	800bdce <USBD_GetString+0x42>
 800bdca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800bdd2:	7dfb      	ldrb	r3, [r7, #23]
 800bdd4:	68ba      	ldr	r2, [r7, #8]
 800bdd6:	4413      	add	r3, r2
 800bdd8:	687a      	ldr	r2, [r7, #4]
 800bdda:	7812      	ldrb	r2, [r2, #0]
 800bddc:	701a      	strb	r2, [r3, #0]
  idx++;
 800bdde:	7dfb      	ldrb	r3, [r7, #23]
 800bde0:	3301      	adds	r3, #1
 800bde2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800bde4:	7dfb      	ldrb	r3, [r7, #23]
 800bde6:	68ba      	ldr	r2, [r7, #8]
 800bde8:	4413      	add	r3, r2
 800bdea:	2203      	movs	r2, #3
 800bdec:	701a      	strb	r2, [r3, #0]
  idx++;
 800bdee:	7dfb      	ldrb	r3, [r7, #23]
 800bdf0:	3301      	adds	r3, #1
 800bdf2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800bdf4:	e013      	b.n	800be1e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800bdf6:	7dfb      	ldrb	r3, [r7, #23]
 800bdf8:	68ba      	ldr	r2, [r7, #8]
 800bdfa:	4413      	add	r3, r2
 800bdfc:	693a      	ldr	r2, [r7, #16]
 800bdfe:	7812      	ldrb	r2, [r2, #0]
 800be00:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800be02:	693b      	ldr	r3, [r7, #16]
 800be04:	3301      	adds	r3, #1
 800be06:	613b      	str	r3, [r7, #16]
    idx++;
 800be08:	7dfb      	ldrb	r3, [r7, #23]
 800be0a:	3301      	adds	r3, #1
 800be0c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800be0e:	7dfb      	ldrb	r3, [r7, #23]
 800be10:	68ba      	ldr	r2, [r7, #8]
 800be12:	4413      	add	r3, r2
 800be14:	2200      	movs	r2, #0
 800be16:	701a      	strb	r2, [r3, #0]
    idx++;
 800be18:	7dfb      	ldrb	r3, [r7, #23]
 800be1a:	3301      	adds	r3, #1
 800be1c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800be1e:	693b      	ldr	r3, [r7, #16]
 800be20:	781b      	ldrb	r3, [r3, #0]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d1e7      	bne.n	800bdf6 <USBD_GetString+0x6a>
 800be26:	e000      	b.n	800be2a <USBD_GetString+0x9e>
    return;
 800be28:	bf00      	nop
  }
}
 800be2a:	3718      	adds	r7, #24
 800be2c:	46bd      	mov	sp, r7
 800be2e:	bd80      	pop	{r7, pc}

0800be30 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800be30:	b480      	push	{r7}
 800be32:	b085      	sub	sp, #20
 800be34:	af00      	add	r7, sp, #0
 800be36:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800be38:	2300      	movs	r3, #0
 800be3a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800be40:	e005      	b.n	800be4e <USBD_GetLen+0x1e>
  {
    len++;
 800be42:	7bfb      	ldrb	r3, [r7, #15]
 800be44:	3301      	adds	r3, #1
 800be46:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800be48:	68bb      	ldr	r3, [r7, #8]
 800be4a:	3301      	adds	r3, #1
 800be4c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800be4e:	68bb      	ldr	r3, [r7, #8]
 800be50:	781b      	ldrb	r3, [r3, #0]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d1f5      	bne.n	800be42 <USBD_GetLen+0x12>
  }

  return len;
 800be56:	7bfb      	ldrb	r3, [r7, #15]
}
 800be58:	4618      	mov	r0, r3
 800be5a:	3714      	adds	r7, #20
 800be5c:	46bd      	mov	sp, r7
 800be5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be62:	4770      	bx	lr

0800be64 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b084      	sub	sp, #16
 800be68:	af00      	add	r7, sp, #0
 800be6a:	60f8      	str	r0, [r7, #12]
 800be6c:	60b9      	str	r1, [r7, #8]
 800be6e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	2202      	movs	r2, #2
 800be74:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	687a      	ldr	r2, [r7, #4]
 800be7c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	68ba      	ldr	r2, [r7, #8]
 800be82:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	687a      	ldr	r2, [r7, #4]
 800be88:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	68ba      	ldr	r2, [r7, #8]
 800be8e:	2100      	movs	r1, #0
 800be90:	68f8      	ldr	r0, [r7, #12]
 800be92:	f000 fcca 	bl	800c82a <USBD_LL_Transmit>

  return USBD_OK;
 800be96:	2300      	movs	r3, #0
}
 800be98:	4618      	mov	r0, r3
 800be9a:	3710      	adds	r7, #16
 800be9c:	46bd      	mov	sp, r7
 800be9e:	bd80      	pop	{r7, pc}

0800bea0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b084      	sub	sp, #16
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	60f8      	str	r0, [r7, #12]
 800bea8:	60b9      	str	r1, [r7, #8]
 800beaa:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	68ba      	ldr	r2, [r7, #8]
 800beb0:	2100      	movs	r1, #0
 800beb2:	68f8      	ldr	r0, [r7, #12]
 800beb4:	f000 fcb9 	bl	800c82a <USBD_LL_Transmit>

  return USBD_OK;
 800beb8:	2300      	movs	r3, #0
}
 800beba:	4618      	mov	r0, r3
 800bebc:	3710      	adds	r7, #16
 800bebe:	46bd      	mov	sp, r7
 800bec0:	bd80      	pop	{r7, pc}

0800bec2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800bec2:	b580      	push	{r7, lr}
 800bec4:	b084      	sub	sp, #16
 800bec6:	af00      	add	r7, sp, #0
 800bec8:	60f8      	str	r0, [r7, #12]
 800beca:	60b9      	str	r1, [r7, #8]
 800becc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	2203      	movs	r2, #3
 800bed2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	687a      	ldr	r2, [r7, #4]
 800beda:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	68ba      	ldr	r2, [r7, #8]
 800bee2:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	687a      	ldr	r2, [r7, #4]
 800beea:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	68ba      	ldr	r2, [r7, #8]
 800bef2:	2100      	movs	r1, #0
 800bef4:	68f8      	ldr	r0, [r7, #12]
 800bef6:	f000 fcb9 	bl	800c86c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800befa:	2300      	movs	r3, #0
}
 800befc:	4618      	mov	r0, r3
 800befe:	3710      	adds	r7, #16
 800bf00:	46bd      	mov	sp, r7
 800bf02:	bd80      	pop	{r7, pc}

0800bf04 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b084      	sub	sp, #16
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	60f8      	str	r0, [r7, #12]
 800bf0c:	60b9      	str	r1, [r7, #8]
 800bf0e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	68ba      	ldr	r2, [r7, #8]
 800bf14:	2100      	movs	r1, #0
 800bf16:	68f8      	ldr	r0, [r7, #12]
 800bf18:	f000 fca8 	bl	800c86c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bf1c:	2300      	movs	r3, #0
}
 800bf1e:	4618      	mov	r0, r3
 800bf20:	3710      	adds	r7, #16
 800bf22:	46bd      	mov	sp, r7
 800bf24:	bd80      	pop	{r7, pc}

0800bf26 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800bf26:	b580      	push	{r7, lr}
 800bf28:	b082      	sub	sp, #8
 800bf2a:	af00      	add	r7, sp, #0
 800bf2c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	2204      	movs	r2, #4
 800bf32:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bf36:	2300      	movs	r3, #0
 800bf38:	2200      	movs	r2, #0
 800bf3a:	2100      	movs	r1, #0
 800bf3c:	6878      	ldr	r0, [r7, #4]
 800bf3e:	f000 fc74 	bl	800c82a <USBD_LL_Transmit>

  return USBD_OK;
 800bf42:	2300      	movs	r3, #0
}
 800bf44:	4618      	mov	r0, r3
 800bf46:	3708      	adds	r7, #8
 800bf48:	46bd      	mov	sp, r7
 800bf4a:	bd80      	pop	{r7, pc}

0800bf4c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bf4c:	b580      	push	{r7, lr}
 800bf4e:	b082      	sub	sp, #8
 800bf50:	af00      	add	r7, sp, #0
 800bf52:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2205      	movs	r2, #5
 800bf58:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bf5c:	2300      	movs	r3, #0
 800bf5e:	2200      	movs	r2, #0
 800bf60:	2100      	movs	r1, #0
 800bf62:	6878      	ldr	r0, [r7, #4]
 800bf64:	f000 fc82 	bl	800c86c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bf68:	2300      	movs	r3, #0
}
 800bf6a:	4618      	mov	r0, r3
 800bf6c:	3708      	adds	r7, #8
 800bf6e:	46bd      	mov	sp, r7
 800bf70:	bd80      	pop	{r7, pc}
	...

0800bf74 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800bf74:	b580      	push	{r7, lr}
 800bf76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800bf78:	2200      	movs	r2, #0
 800bf7a:	4912      	ldr	r1, [pc, #72]	@ (800bfc4 <MX_USB_DEVICE_Init+0x50>)
 800bf7c:	4812      	ldr	r0, [pc, #72]	@ (800bfc8 <MX_USB_DEVICE_Init+0x54>)
 800bf7e:	f7fe fcdb 	bl	800a938 <USBD_Init>
 800bf82:	4603      	mov	r3, r0
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d001      	beq.n	800bf8c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800bf88:	f7f6 fdbb 	bl	8002b02 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800bf8c:	490f      	ldr	r1, [pc, #60]	@ (800bfcc <MX_USB_DEVICE_Init+0x58>)
 800bf8e:	480e      	ldr	r0, [pc, #56]	@ (800bfc8 <MX_USB_DEVICE_Init+0x54>)
 800bf90:	f7fe fd02 	bl	800a998 <USBD_RegisterClass>
 800bf94:	4603      	mov	r3, r0
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d001      	beq.n	800bf9e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800bf9a:	f7f6 fdb2 	bl	8002b02 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800bf9e:	490c      	ldr	r1, [pc, #48]	@ (800bfd0 <MX_USB_DEVICE_Init+0x5c>)
 800bfa0:	4809      	ldr	r0, [pc, #36]	@ (800bfc8 <MX_USB_DEVICE_Init+0x54>)
 800bfa2:	f7fe fc39 	bl	800a818 <USBD_CDC_RegisterInterface>
 800bfa6:	4603      	mov	r3, r0
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d001      	beq.n	800bfb0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800bfac:	f7f6 fda9 	bl	8002b02 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800bfb0:	4805      	ldr	r0, [pc, #20]	@ (800bfc8 <MX_USB_DEVICE_Init+0x54>)
 800bfb2:	f7fe fd27 	bl	800aa04 <USBD_Start>
 800bfb6:	4603      	mov	r3, r0
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d001      	beq.n	800bfc0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800bfbc:	f7f6 fda1 	bl	8002b02 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800bfc0:	bf00      	nop
 800bfc2:	bd80      	pop	{r7, pc}
 800bfc4:	20000120 	.word	0x20000120
 800bfc8:	200006e0 	.word	0x200006e0
 800bfcc:	2000008c 	.word	0x2000008c
 800bfd0:	2000010c 	.word	0x2000010c

0800bfd4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800bfd8:	2200      	movs	r2, #0
 800bfda:	4905      	ldr	r1, [pc, #20]	@ (800bff0 <CDC_Init_FS+0x1c>)
 800bfdc:	4805      	ldr	r0, [pc, #20]	@ (800bff4 <CDC_Init_FS+0x20>)
 800bfde:	f7fe fc35 	bl	800a84c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800bfe2:	4905      	ldr	r1, [pc, #20]	@ (800bff8 <CDC_Init_FS+0x24>)
 800bfe4:	4803      	ldr	r0, [pc, #12]	@ (800bff4 <CDC_Init_FS+0x20>)
 800bfe6:	f7fe fc53 	bl	800a890 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800bfea:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800bfec:	4618      	mov	r0, r3
 800bfee:	bd80      	pop	{r7, pc}
 800bff0:	200011bc 	.word	0x200011bc
 800bff4:	200006e0 	.word	0x200006e0
 800bff8:	200009bc 	.word	0x200009bc

0800bffc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800bffc:	b480      	push	{r7}
 800bffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c000:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c002:	4618      	mov	r0, r3
 800c004:	46bd      	mov	sp, r7
 800c006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c00a:	4770      	bx	lr

0800c00c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c00c:	b480      	push	{r7}
 800c00e:	b083      	sub	sp, #12
 800c010:	af00      	add	r7, sp, #0
 800c012:	4603      	mov	r3, r0
 800c014:	6039      	str	r1, [r7, #0]
 800c016:	71fb      	strb	r3, [r7, #7]
 800c018:	4613      	mov	r3, r2
 800c01a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c01c:	79fb      	ldrb	r3, [r7, #7]
 800c01e:	2b23      	cmp	r3, #35	@ 0x23
 800c020:	d84a      	bhi.n	800c0b8 <CDC_Control_FS+0xac>
 800c022:	a201      	add	r2, pc, #4	@ (adr r2, 800c028 <CDC_Control_FS+0x1c>)
 800c024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c028:	0800c0b9 	.word	0x0800c0b9
 800c02c:	0800c0b9 	.word	0x0800c0b9
 800c030:	0800c0b9 	.word	0x0800c0b9
 800c034:	0800c0b9 	.word	0x0800c0b9
 800c038:	0800c0b9 	.word	0x0800c0b9
 800c03c:	0800c0b9 	.word	0x0800c0b9
 800c040:	0800c0b9 	.word	0x0800c0b9
 800c044:	0800c0b9 	.word	0x0800c0b9
 800c048:	0800c0b9 	.word	0x0800c0b9
 800c04c:	0800c0b9 	.word	0x0800c0b9
 800c050:	0800c0b9 	.word	0x0800c0b9
 800c054:	0800c0b9 	.word	0x0800c0b9
 800c058:	0800c0b9 	.word	0x0800c0b9
 800c05c:	0800c0b9 	.word	0x0800c0b9
 800c060:	0800c0b9 	.word	0x0800c0b9
 800c064:	0800c0b9 	.word	0x0800c0b9
 800c068:	0800c0b9 	.word	0x0800c0b9
 800c06c:	0800c0b9 	.word	0x0800c0b9
 800c070:	0800c0b9 	.word	0x0800c0b9
 800c074:	0800c0b9 	.word	0x0800c0b9
 800c078:	0800c0b9 	.word	0x0800c0b9
 800c07c:	0800c0b9 	.word	0x0800c0b9
 800c080:	0800c0b9 	.word	0x0800c0b9
 800c084:	0800c0b9 	.word	0x0800c0b9
 800c088:	0800c0b9 	.word	0x0800c0b9
 800c08c:	0800c0b9 	.word	0x0800c0b9
 800c090:	0800c0b9 	.word	0x0800c0b9
 800c094:	0800c0b9 	.word	0x0800c0b9
 800c098:	0800c0b9 	.word	0x0800c0b9
 800c09c:	0800c0b9 	.word	0x0800c0b9
 800c0a0:	0800c0b9 	.word	0x0800c0b9
 800c0a4:	0800c0b9 	.word	0x0800c0b9
 800c0a8:	0800c0b9 	.word	0x0800c0b9
 800c0ac:	0800c0b9 	.word	0x0800c0b9
 800c0b0:	0800c0b9 	.word	0x0800c0b9
 800c0b4:	0800c0b9 	.word	0x0800c0b9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c0b8:	bf00      	nop
  }

  return (USBD_OK);
 800c0ba:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c0bc:	4618      	mov	r0, r3
 800c0be:	370c      	adds	r7, #12
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c6:	4770      	bx	lr

0800c0c8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b082      	sub	sp, #8
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
 800c0d0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c0d2:	6879      	ldr	r1, [r7, #4]
 800c0d4:	4805      	ldr	r0, [pc, #20]	@ (800c0ec <CDC_Receive_FS+0x24>)
 800c0d6:	f7fe fbdb 	bl	800a890 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c0da:	4804      	ldr	r0, [pc, #16]	@ (800c0ec <CDC_Receive_FS+0x24>)
 800c0dc:	f7fe fbf6 	bl	800a8cc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c0e0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c0e2:	4618      	mov	r0, r3
 800c0e4:	3708      	adds	r7, #8
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	bd80      	pop	{r7, pc}
 800c0ea:	bf00      	nop
 800c0ec:	200006e0 	.word	0x200006e0

0800c0f0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c0f0:	b480      	push	{r7}
 800c0f2:	b087      	sub	sp, #28
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	60f8      	str	r0, [r7, #12]
 800c0f8:	60b9      	str	r1, [r7, #8]
 800c0fa:	4613      	mov	r3, r2
 800c0fc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c0fe:	2300      	movs	r3, #0
 800c100:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c102:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c106:	4618      	mov	r0, r3
 800c108:	371c      	adds	r7, #28
 800c10a:	46bd      	mov	sp, r7
 800c10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c110:	4770      	bx	lr
	...

0800c114 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c114:	b480      	push	{r7}
 800c116:	b083      	sub	sp, #12
 800c118:	af00      	add	r7, sp, #0
 800c11a:	4603      	mov	r3, r0
 800c11c:	6039      	str	r1, [r7, #0]
 800c11e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c120:	683b      	ldr	r3, [r7, #0]
 800c122:	2212      	movs	r2, #18
 800c124:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c126:	4b03      	ldr	r3, [pc, #12]	@ (800c134 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c128:	4618      	mov	r0, r3
 800c12a:	370c      	adds	r7, #12
 800c12c:	46bd      	mov	sp, r7
 800c12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c132:	4770      	bx	lr
 800c134:	2000013c 	.word	0x2000013c

0800c138 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c138:	b480      	push	{r7}
 800c13a:	b083      	sub	sp, #12
 800c13c:	af00      	add	r7, sp, #0
 800c13e:	4603      	mov	r3, r0
 800c140:	6039      	str	r1, [r7, #0]
 800c142:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c144:	683b      	ldr	r3, [r7, #0]
 800c146:	2204      	movs	r2, #4
 800c148:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c14a:	4b03      	ldr	r3, [pc, #12]	@ (800c158 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c14c:	4618      	mov	r0, r3
 800c14e:	370c      	adds	r7, #12
 800c150:	46bd      	mov	sp, r7
 800c152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c156:	4770      	bx	lr
 800c158:	20000150 	.word	0x20000150

0800c15c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c15c:	b580      	push	{r7, lr}
 800c15e:	b082      	sub	sp, #8
 800c160:	af00      	add	r7, sp, #0
 800c162:	4603      	mov	r3, r0
 800c164:	6039      	str	r1, [r7, #0]
 800c166:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c168:	79fb      	ldrb	r3, [r7, #7]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d105      	bne.n	800c17a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c16e:	683a      	ldr	r2, [r7, #0]
 800c170:	4907      	ldr	r1, [pc, #28]	@ (800c190 <USBD_FS_ProductStrDescriptor+0x34>)
 800c172:	4808      	ldr	r0, [pc, #32]	@ (800c194 <USBD_FS_ProductStrDescriptor+0x38>)
 800c174:	f7ff fe0a 	bl	800bd8c <USBD_GetString>
 800c178:	e004      	b.n	800c184 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c17a:	683a      	ldr	r2, [r7, #0]
 800c17c:	4904      	ldr	r1, [pc, #16]	@ (800c190 <USBD_FS_ProductStrDescriptor+0x34>)
 800c17e:	4805      	ldr	r0, [pc, #20]	@ (800c194 <USBD_FS_ProductStrDescriptor+0x38>)
 800c180:	f7ff fe04 	bl	800bd8c <USBD_GetString>
  }
  return USBD_StrDesc;
 800c184:	4b02      	ldr	r3, [pc, #8]	@ (800c190 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c186:	4618      	mov	r0, r3
 800c188:	3708      	adds	r7, #8
 800c18a:	46bd      	mov	sp, r7
 800c18c:	bd80      	pop	{r7, pc}
 800c18e:	bf00      	nop
 800c190:	200019bc 	.word	0x200019bc
 800c194:	0800d5bc 	.word	0x0800d5bc

0800c198 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c198:	b580      	push	{r7, lr}
 800c19a:	b082      	sub	sp, #8
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	4603      	mov	r3, r0
 800c1a0:	6039      	str	r1, [r7, #0]
 800c1a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c1a4:	683a      	ldr	r2, [r7, #0]
 800c1a6:	4904      	ldr	r1, [pc, #16]	@ (800c1b8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c1a8:	4804      	ldr	r0, [pc, #16]	@ (800c1bc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c1aa:	f7ff fdef 	bl	800bd8c <USBD_GetString>
  return USBD_StrDesc;
 800c1ae:	4b02      	ldr	r3, [pc, #8]	@ (800c1b8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c1b0:	4618      	mov	r0, r3
 800c1b2:	3708      	adds	r7, #8
 800c1b4:	46bd      	mov	sp, r7
 800c1b6:	bd80      	pop	{r7, pc}
 800c1b8:	200019bc 	.word	0x200019bc
 800c1bc:	0800d5d4 	.word	0x0800d5d4

0800c1c0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	b082      	sub	sp, #8
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	4603      	mov	r3, r0
 800c1c8:	6039      	str	r1, [r7, #0]
 800c1ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c1cc:	683b      	ldr	r3, [r7, #0]
 800c1ce:	221a      	movs	r2, #26
 800c1d0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c1d2:	f000 f843 	bl	800c25c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c1d6:	4b02      	ldr	r3, [pc, #8]	@ (800c1e0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c1d8:	4618      	mov	r0, r3
 800c1da:	3708      	adds	r7, #8
 800c1dc:	46bd      	mov	sp, r7
 800c1de:	bd80      	pop	{r7, pc}
 800c1e0:	20000154 	.word	0x20000154

0800c1e4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c1e4:	b580      	push	{r7, lr}
 800c1e6:	b082      	sub	sp, #8
 800c1e8:	af00      	add	r7, sp, #0
 800c1ea:	4603      	mov	r3, r0
 800c1ec:	6039      	str	r1, [r7, #0]
 800c1ee:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c1f0:	79fb      	ldrb	r3, [r7, #7]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d105      	bne.n	800c202 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c1f6:	683a      	ldr	r2, [r7, #0]
 800c1f8:	4907      	ldr	r1, [pc, #28]	@ (800c218 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c1fa:	4808      	ldr	r0, [pc, #32]	@ (800c21c <USBD_FS_ConfigStrDescriptor+0x38>)
 800c1fc:	f7ff fdc6 	bl	800bd8c <USBD_GetString>
 800c200:	e004      	b.n	800c20c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c202:	683a      	ldr	r2, [r7, #0]
 800c204:	4904      	ldr	r1, [pc, #16]	@ (800c218 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c206:	4805      	ldr	r0, [pc, #20]	@ (800c21c <USBD_FS_ConfigStrDescriptor+0x38>)
 800c208:	f7ff fdc0 	bl	800bd8c <USBD_GetString>
  }
  return USBD_StrDesc;
 800c20c:	4b02      	ldr	r3, [pc, #8]	@ (800c218 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c20e:	4618      	mov	r0, r3
 800c210:	3708      	adds	r7, #8
 800c212:	46bd      	mov	sp, r7
 800c214:	bd80      	pop	{r7, pc}
 800c216:	bf00      	nop
 800c218:	200019bc 	.word	0x200019bc
 800c21c:	0800d5e8 	.word	0x0800d5e8

0800c220 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c220:	b580      	push	{r7, lr}
 800c222:	b082      	sub	sp, #8
 800c224:	af00      	add	r7, sp, #0
 800c226:	4603      	mov	r3, r0
 800c228:	6039      	str	r1, [r7, #0]
 800c22a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c22c:	79fb      	ldrb	r3, [r7, #7]
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d105      	bne.n	800c23e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c232:	683a      	ldr	r2, [r7, #0]
 800c234:	4907      	ldr	r1, [pc, #28]	@ (800c254 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c236:	4808      	ldr	r0, [pc, #32]	@ (800c258 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c238:	f7ff fda8 	bl	800bd8c <USBD_GetString>
 800c23c:	e004      	b.n	800c248 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c23e:	683a      	ldr	r2, [r7, #0]
 800c240:	4904      	ldr	r1, [pc, #16]	@ (800c254 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c242:	4805      	ldr	r0, [pc, #20]	@ (800c258 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c244:	f7ff fda2 	bl	800bd8c <USBD_GetString>
  }
  return USBD_StrDesc;
 800c248:	4b02      	ldr	r3, [pc, #8]	@ (800c254 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c24a:	4618      	mov	r0, r3
 800c24c:	3708      	adds	r7, #8
 800c24e:	46bd      	mov	sp, r7
 800c250:	bd80      	pop	{r7, pc}
 800c252:	bf00      	nop
 800c254:	200019bc 	.word	0x200019bc
 800c258:	0800d5f4 	.word	0x0800d5f4

0800c25c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c25c:	b580      	push	{r7, lr}
 800c25e:	b084      	sub	sp, #16
 800c260:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c262:	4b0f      	ldr	r3, [pc, #60]	@ (800c2a0 <Get_SerialNum+0x44>)
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c268:	4b0e      	ldr	r3, [pc, #56]	@ (800c2a4 <Get_SerialNum+0x48>)
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c26e:	4b0e      	ldr	r3, [pc, #56]	@ (800c2a8 <Get_SerialNum+0x4c>)
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c274:	68fa      	ldr	r2, [r7, #12]
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	4413      	add	r3, r2
 800c27a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d009      	beq.n	800c296 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c282:	2208      	movs	r2, #8
 800c284:	4909      	ldr	r1, [pc, #36]	@ (800c2ac <Get_SerialNum+0x50>)
 800c286:	68f8      	ldr	r0, [r7, #12]
 800c288:	f000 f814 	bl	800c2b4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c28c:	2204      	movs	r2, #4
 800c28e:	4908      	ldr	r1, [pc, #32]	@ (800c2b0 <Get_SerialNum+0x54>)
 800c290:	68b8      	ldr	r0, [r7, #8]
 800c292:	f000 f80f 	bl	800c2b4 <IntToUnicode>
  }
}
 800c296:	bf00      	nop
 800c298:	3710      	adds	r7, #16
 800c29a:	46bd      	mov	sp, r7
 800c29c:	bd80      	pop	{r7, pc}
 800c29e:	bf00      	nop
 800c2a0:	1fff7a10 	.word	0x1fff7a10
 800c2a4:	1fff7a14 	.word	0x1fff7a14
 800c2a8:	1fff7a18 	.word	0x1fff7a18
 800c2ac:	20000156 	.word	0x20000156
 800c2b0:	20000166 	.word	0x20000166

0800c2b4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c2b4:	b480      	push	{r7}
 800c2b6:	b087      	sub	sp, #28
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	60f8      	str	r0, [r7, #12]
 800c2bc:	60b9      	str	r1, [r7, #8]
 800c2be:	4613      	mov	r3, r2
 800c2c0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c2c2:	2300      	movs	r3, #0
 800c2c4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	75fb      	strb	r3, [r7, #23]
 800c2ca:	e027      	b.n	800c31c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	0f1b      	lsrs	r3, r3, #28
 800c2d0:	2b09      	cmp	r3, #9
 800c2d2:	d80b      	bhi.n	800c2ec <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	0f1b      	lsrs	r3, r3, #28
 800c2d8:	b2da      	uxtb	r2, r3
 800c2da:	7dfb      	ldrb	r3, [r7, #23]
 800c2dc:	005b      	lsls	r3, r3, #1
 800c2de:	4619      	mov	r1, r3
 800c2e0:	68bb      	ldr	r3, [r7, #8]
 800c2e2:	440b      	add	r3, r1
 800c2e4:	3230      	adds	r2, #48	@ 0x30
 800c2e6:	b2d2      	uxtb	r2, r2
 800c2e8:	701a      	strb	r2, [r3, #0]
 800c2ea:	e00a      	b.n	800c302 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	0f1b      	lsrs	r3, r3, #28
 800c2f0:	b2da      	uxtb	r2, r3
 800c2f2:	7dfb      	ldrb	r3, [r7, #23]
 800c2f4:	005b      	lsls	r3, r3, #1
 800c2f6:	4619      	mov	r1, r3
 800c2f8:	68bb      	ldr	r3, [r7, #8]
 800c2fa:	440b      	add	r3, r1
 800c2fc:	3237      	adds	r2, #55	@ 0x37
 800c2fe:	b2d2      	uxtb	r2, r2
 800c300:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	011b      	lsls	r3, r3, #4
 800c306:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c308:	7dfb      	ldrb	r3, [r7, #23]
 800c30a:	005b      	lsls	r3, r3, #1
 800c30c:	3301      	adds	r3, #1
 800c30e:	68ba      	ldr	r2, [r7, #8]
 800c310:	4413      	add	r3, r2
 800c312:	2200      	movs	r2, #0
 800c314:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c316:	7dfb      	ldrb	r3, [r7, #23]
 800c318:	3301      	adds	r3, #1
 800c31a:	75fb      	strb	r3, [r7, #23]
 800c31c:	7dfa      	ldrb	r2, [r7, #23]
 800c31e:	79fb      	ldrb	r3, [r7, #7]
 800c320:	429a      	cmp	r2, r3
 800c322:	d3d3      	bcc.n	800c2cc <IntToUnicode+0x18>
  }
}
 800c324:	bf00      	nop
 800c326:	bf00      	nop
 800c328:	371c      	adds	r7, #28
 800c32a:	46bd      	mov	sp, r7
 800c32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c330:	4770      	bx	lr
	...

0800c334 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c334:	b580      	push	{r7, lr}
 800c336:	b08a      	sub	sp, #40	@ 0x28
 800c338:	af00      	add	r7, sp, #0
 800c33a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c33c:	f107 0314 	add.w	r3, r7, #20
 800c340:	2200      	movs	r2, #0
 800c342:	601a      	str	r2, [r3, #0]
 800c344:	605a      	str	r2, [r3, #4]
 800c346:	609a      	str	r2, [r3, #8]
 800c348:	60da      	str	r2, [r3, #12]
 800c34a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c354:	d13a      	bne.n	800c3cc <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c356:	2300      	movs	r3, #0
 800c358:	613b      	str	r3, [r7, #16]
 800c35a:	4b1e      	ldr	r3, [pc, #120]	@ (800c3d4 <HAL_PCD_MspInit+0xa0>)
 800c35c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c35e:	4a1d      	ldr	r2, [pc, #116]	@ (800c3d4 <HAL_PCD_MspInit+0xa0>)
 800c360:	f043 0301 	orr.w	r3, r3, #1
 800c364:	6313      	str	r3, [r2, #48]	@ 0x30
 800c366:	4b1b      	ldr	r3, [pc, #108]	@ (800c3d4 <HAL_PCD_MspInit+0xa0>)
 800c368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c36a:	f003 0301 	and.w	r3, r3, #1
 800c36e:	613b      	str	r3, [r7, #16]
 800c370:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c372:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800c376:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c378:	2302      	movs	r3, #2
 800c37a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c37c:	2300      	movs	r3, #0
 800c37e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c380:	2303      	movs	r3, #3
 800c382:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c384:	230a      	movs	r3, #10
 800c386:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c388:	f107 0314 	add.w	r3, r7, #20
 800c38c:	4619      	mov	r1, r3
 800c38e:	4812      	ldr	r0, [pc, #72]	@ (800c3d8 <HAL_PCD_MspInit+0xa4>)
 800c390:	f7f7 fe92 	bl	80040b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c394:	4b0f      	ldr	r3, [pc, #60]	@ (800c3d4 <HAL_PCD_MspInit+0xa0>)
 800c396:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c398:	4a0e      	ldr	r2, [pc, #56]	@ (800c3d4 <HAL_PCD_MspInit+0xa0>)
 800c39a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c39e:	6353      	str	r3, [r2, #52]	@ 0x34
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	60fb      	str	r3, [r7, #12]
 800c3a4:	4b0b      	ldr	r3, [pc, #44]	@ (800c3d4 <HAL_PCD_MspInit+0xa0>)
 800c3a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c3a8:	4a0a      	ldr	r2, [pc, #40]	@ (800c3d4 <HAL_PCD_MspInit+0xa0>)
 800c3aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c3ae:	6453      	str	r3, [r2, #68]	@ 0x44
 800c3b0:	4b08      	ldr	r3, [pc, #32]	@ (800c3d4 <HAL_PCD_MspInit+0xa0>)
 800c3b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c3b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c3b8:	60fb      	str	r3, [r7, #12]
 800c3ba:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 2, 0);
 800c3bc:	2200      	movs	r2, #0
 800c3be:	2102      	movs	r1, #2
 800c3c0:	2043      	movs	r0, #67	@ 0x43
 800c3c2:	f7f7 fa40 	bl	8003846 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c3c6:	2043      	movs	r0, #67	@ 0x43
 800c3c8:	f7f7 fa59 	bl	800387e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c3cc:	bf00      	nop
 800c3ce:	3728      	adds	r7, #40	@ 0x28
 800c3d0:	46bd      	mov	sp, r7
 800c3d2:	bd80      	pop	{r7, pc}
 800c3d4:	40023800 	.word	0x40023800
 800c3d8:	40020000 	.word	0x40020000

0800c3dc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c3dc:	b580      	push	{r7, lr}
 800c3de:	b082      	sub	sp, #8
 800c3e0:	af00      	add	r7, sp, #0
 800c3e2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c3f0:	4619      	mov	r1, r3
 800c3f2:	4610      	mov	r0, r2
 800c3f4:	f7fe fb53 	bl	800aa9e <USBD_LL_SetupStage>
}
 800c3f8:	bf00      	nop
 800c3fa:	3708      	adds	r7, #8
 800c3fc:	46bd      	mov	sp, r7
 800c3fe:	bd80      	pop	{r7, pc}

0800c400 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c400:	b580      	push	{r7, lr}
 800c402:	b082      	sub	sp, #8
 800c404:	af00      	add	r7, sp, #0
 800c406:	6078      	str	r0, [r7, #4]
 800c408:	460b      	mov	r3, r1
 800c40a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c412:	78fa      	ldrb	r2, [r7, #3]
 800c414:	6879      	ldr	r1, [r7, #4]
 800c416:	4613      	mov	r3, r2
 800c418:	00db      	lsls	r3, r3, #3
 800c41a:	4413      	add	r3, r2
 800c41c:	009b      	lsls	r3, r3, #2
 800c41e:	440b      	add	r3, r1
 800c420:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c424:	681a      	ldr	r2, [r3, #0]
 800c426:	78fb      	ldrb	r3, [r7, #3]
 800c428:	4619      	mov	r1, r3
 800c42a:	f7fe fb8d 	bl	800ab48 <USBD_LL_DataOutStage>
}
 800c42e:	bf00      	nop
 800c430:	3708      	adds	r7, #8
 800c432:	46bd      	mov	sp, r7
 800c434:	bd80      	pop	{r7, pc}

0800c436 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c436:	b580      	push	{r7, lr}
 800c438:	b082      	sub	sp, #8
 800c43a:	af00      	add	r7, sp, #0
 800c43c:	6078      	str	r0, [r7, #4]
 800c43e:	460b      	mov	r3, r1
 800c440:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c448:	78fa      	ldrb	r2, [r7, #3]
 800c44a:	6879      	ldr	r1, [r7, #4]
 800c44c:	4613      	mov	r3, r2
 800c44e:	00db      	lsls	r3, r3, #3
 800c450:	4413      	add	r3, r2
 800c452:	009b      	lsls	r3, r3, #2
 800c454:	440b      	add	r3, r1
 800c456:	3320      	adds	r3, #32
 800c458:	681a      	ldr	r2, [r3, #0]
 800c45a:	78fb      	ldrb	r3, [r7, #3]
 800c45c:	4619      	mov	r1, r3
 800c45e:	f7fe fc2f 	bl	800acc0 <USBD_LL_DataInStage>
}
 800c462:	bf00      	nop
 800c464:	3708      	adds	r7, #8
 800c466:	46bd      	mov	sp, r7
 800c468:	bd80      	pop	{r7, pc}

0800c46a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c46a:	b580      	push	{r7, lr}
 800c46c:	b082      	sub	sp, #8
 800c46e:	af00      	add	r7, sp, #0
 800c470:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c478:	4618      	mov	r0, r3
 800c47a:	f7fe fd73 	bl	800af64 <USBD_LL_SOF>
}
 800c47e:	bf00      	nop
 800c480:	3708      	adds	r7, #8
 800c482:	46bd      	mov	sp, r7
 800c484:	bd80      	pop	{r7, pc}

0800c486 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c486:	b580      	push	{r7, lr}
 800c488:	b084      	sub	sp, #16
 800c48a:	af00      	add	r7, sp, #0
 800c48c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c48e:	2301      	movs	r3, #1
 800c490:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	79db      	ldrb	r3, [r3, #7]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d102      	bne.n	800c4a0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800c49a:	2300      	movs	r3, #0
 800c49c:	73fb      	strb	r3, [r7, #15]
 800c49e:	e008      	b.n	800c4b2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	79db      	ldrb	r3, [r3, #7]
 800c4a4:	2b02      	cmp	r3, #2
 800c4a6:	d102      	bne.n	800c4ae <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800c4a8:	2301      	movs	r3, #1
 800c4aa:	73fb      	strb	r3, [r7, #15]
 800c4ac:	e001      	b.n	800c4b2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800c4ae:	f7f6 fb28 	bl	8002b02 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c4b8:	7bfa      	ldrb	r2, [r7, #15]
 800c4ba:	4611      	mov	r1, r2
 800c4bc:	4618      	mov	r0, r3
 800c4be:	f7fe fd0d 	bl	800aedc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	f7fe fcb4 	bl	800ae36 <USBD_LL_Reset>
}
 800c4ce:	bf00      	nop
 800c4d0:	3710      	adds	r7, #16
 800c4d2:	46bd      	mov	sp, r7
 800c4d4:	bd80      	pop	{r7, pc}
	...

0800c4d8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c4d8:	b580      	push	{r7, lr}
 800c4da:	b082      	sub	sp, #8
 800c4dc:	af00      	add	r7, sp, #0
 800c4de:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c4e6:	4618      	mov	r0, r3
 800c4e8:	f7fe fd08 	bl	800aefc <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	687a      	ldr	r2, [r7, #4]
 800c4f8:	6812      	ldr	r2, [r2, #0]
 800c4fa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c4fe:	f043 0301 	orr.w	r3, r3, #1
 800c502:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	7adb      	ldrb	r3, [r3, #11]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d005      	beq.n	800c518 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c50c:	4b04      	ldr	r3, [pc, #16]	@ (800c520 <HAL_PCD_SuspendCallback+0x48>)
 800c50e:	691b      	ldr	r3, [r3, #16]
 800c510:	4a03      	ldr	r2, [pc, #12]	@ (800c520 <HAL_PCD_SuspendCallback+0x48>)
 800c512:	f043 0306 	orr.w	r3, r3, #6
 800c516:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c518:	bf00      	nop
 800c51a:	3708      	adds	r7, #8
 800c51c:	46bd      	mov	sp, r7
 800c51e:	bd80      	pop	{r7, pc}
 800c520:	e000ed00 	.word	0xe000ed00

0800c524 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c524:	b580      	push	{r7, lr}
 800c526:	b082      	sub	sp, #8
 800c528:	af00      	add	r7, sp, #0
 800c52a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c532:	4618      	mov	r0, r3
 800c534:	f7fe fcfe 	bl	800af34 <USBD_LL_Resume>
}
 800c538:	bf00      	nop
 800c53a:	3708      	adds	r7, #8
 800c53c:	46bd      	mov	sp, r7
 800c53e:	bd80      	pop	{r7, pc}

0800c540 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c540:	b580      	push	{r7, lr}
 800c542:	b082      	sub	sp, #8
 800c544:	af00      	add	r7, sp, #0
 800c546:	6078      	str	r0, [r7, #4]
 800c548:	460b      	mov	r3, r1
 800c54a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c552:	78fa      	ldrb	r2, [r7, #3]
 800c554:	4611      	mov	r1, r2
 800c556:	4618      	mov	r0, r3
 800c558:	f7fe fd56 	bl	800b008 <USBD_LL_IsoOUTIncomplete>
}
 800c55c:	bf00      	nop
 800c55e:	3708      	adds	r7, #8
 800c560:	46bd      	mov	sp, r7
 800c562:	bd80      	pop	{r7, pc}

0800c564 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b082      	sub	sp, #8
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
 800c56c:	460b      	mov	r3, r1
 800c56e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c576:	78fa      	ldrb	r2, [r7, #3]
 800c578:	4611      	mov	r1, r2
 800c57a:	4618      	mov	r0, r3
 800c57c:	f7fe fd12 	bl	800afa4 <USBD_LL_IsoINIncomplete>
}
 800c580:	bf00      	nop
 800c582:	3708      	adds	r7, #8
 800c584:	46bd      	mov	sp, r7
 800c586:	bd80      	pop	{r7, pc}

0800c588 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c588:	b580      	push	{r7, lr}
 800c58a:	b082      	sub	sp, #8
 800c58c:	af00      	add	r7, sp, #0
 800c58e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c596:	4618      	mov	r0, r3
 800c598:	f7fe fd68 	bl	800b06c <USBD_LL_DevConnected>
}
 800c59c:	bf00      	nop
 800c59e:	3708      	adds	r7, #8
 800c5a0:	46bd      	mov	sp, r7
 800c5a2:	bd80      	pop	{r7, pc}

0800c5a4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c5a4:	b580      	push	{r7, lr}
 800c5a6:	b082      	sub	sp, #8
 800c5a8:	af00      	add	r7, sp, #0
 800c5aa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c5b2:	4618      	mov	r0, r3
 800c5b4:	f7fe fd65 	bl	800b082 <USBD_LL_DevDisconnected>
}
 800c5b8:	bf00      	nop
 800c5ba:	3708      	adds	r7, #8
 800c5bc:	46bd      	mov	sp, r7
 800c5be:	bd80      	pop	{r7, pc}

0800c5c0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c5c0:	b580      	push	{r7, lr}
 800c5c2:	b082      	sub	sp, #8
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	781b      	ldrb	r3, [r3, #0]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d13c      	bne.n	800c64a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c5d0:	4a20      	ldr	r2, [pc, #128]	@ (800c654 <USBD_LL_Init+0x94>)
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	4a1e      	ldr	r2, [pc, #120]	@ (800c654 <USBD_LL_Init+0x94>)
 800c5dc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c5e0:	4b1c      	ldr	r3, [pc, #112]	@ (800c654 <USBD_LL_Init+0x94>)
 800c5e2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c5e6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800c5e8:	4b1a      	ldr	r3, [pc, #104]	@ (800c654 <USBD_LL_Init+0x94>)
 800c5ea:	2204      	movs	r2, #4
 800c5ec:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c5ee:	4b19      	ldr	r3, [pc, #100]	@ (800c654 <USBD_LL_Init+0x94>)
 800c5f0:	2202      	movs	r2, #2
 800c5f2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c5f4:	4b17      	ldr	r3, [pc, #92]	@ (800c654 <USBD_LL_Init+0x94>)
 800c5f6:	2200      	movs	r2, #0
 800c5f8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c5fa:	4b16      	ldr	r3, [pc, #88]	@ (800c654 <USBD_LL_Init+0x94>)
 800c5fc:	2202      	movs	r2, #2
 800c5fe:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c600:	4b14      	ldr	r3, [pc, #80]	@ (800c654 <USBD_LL_Init+0x94>)
 800c602:	2200      	movs	r2, #0
 800c604:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c606:	4b13      	ldr	r3, [pc, #76]	@ (800c654 <USBD_LL_Init+0x94>)
 800c608:	2200      	movs	r2, #0
 800c60a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c60c:	4b11      	ldr	r3, [pc, #68]	@ (800c654 <USBD_LL_Init+0x94>)
 800c60e:	2200      	movs	r2, #0
 800c610:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800c612:	4b10      	ldr	r3, [pc, #64]	@ (800c654 <USBD_LL_Init+0x94>)
 800c614:	2200      	movs	r2, #0
 800c616:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c618:	4b0e      	ldr	r3, [pc, #56]	@ (800c654 <USBD_LL_Init+0x94>)
 800c61a:	2200      	movs	r2, #0
 800c61c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c61e:	480d      	ldr	r0, [pc, #52]	@ (800c654 <USBD_LL_Init+0x94>)
 800c620:	f7f7 ff30 	bl	8004484 <HAL_PCD_Init>
 800c624:	4603      	mov	r3, r0
 800c626:	2b00      	cmp	r3, #0
 800c628:	d001      	beq.n	800c62e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800c62a:	f7f6 fa6a 	bl	8002b02 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c62e:	2180      	movs	r1, #128	@ 0x80
 800c630:	4808      	ldr	r0, [pc, #32]	@ (800c654 <USBD_LL_Init+0x94>)
 800c632:	f7f9 f95c 	bl	80058ee <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c636:	2240      	movs	r2, #64	@ 0x40
 800c638:	2100      	movs	r1, #0
 800c63a:	4806      	ldr	r0, [pc, #24]	@ (800c654 <USBD_LL_Init+0x94>)
 800c63c:	f7f9 f910 	bl	8005860 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c640:	2280      	movs	r2, #128	@ 0x80
 800c642:	2101      	movs	r1, #1
 800c644:	4803      	ldr	r0, [pc, #12]	@ (800c654 <USBD_LL_Init+0x94>)
 800c646:	f7f9 f90b 	bl	8005860 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c64a:	2300      	movs	r3, #0
}
 800c64c:	4618      	mov	r0, r3
 800c64e:	3708      	adds	r7, #8
 800c650:	46bd      	mov	sp, r7
 800c652:	bd80      	pop	{r7, pc}
 800c654:	20001bbc 	.word	0x20001bbc

0800c658 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c658:	b580      	push	{r7, lr}
 800c65a:	b084      	sub	sp, #16
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c660:	2300      	movs	r3, #0
 800c662:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c664:	2300      	movs	r3, #0
 800c666:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c66e:	4618      	mov	r0, r3
 800c670:	f7f8 f817 	bl	80046a2 <HAL_PCD_Start>
 800c674:	4603      	mov	r3, r0
 800c676:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c678:	7bfb      	ldrb	r3, [r7, #15]
 800c67a:	4618      	mov	r0, r3
 800c67c:	f000 f942 	bl	800c904 <USBD_Get_USB_Status>
 800c680:	4603      	mov	r3, r0
 800c682:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c684:	7bbb      	ldrb	r3, [r7, #14]
}
 800c686:	4618      	mov	r0, r3
 800c688:	3710      	adds	r7, #16
 800c68a:	46bd      	mov	sp, r7
 800c68c:	bd80      	pop	{r7, pc}

0800c68e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c68e:	b580      	push	{r7, lr}
 800c690:	b084      	sub	sp, #16
 800c692:	af00      	add	r7, sp, #0
 800c694:	6078      	str	r0, [r7, #4]
 800c696:	4608      	mov	r0, r1
 800c698:	4611      	mov	r1, r2
 800c69a:	461a      	mov	r2, r3
 800c69c:	4603      	mov	r3, r0
 800c69e:	70fb      	strb	r3, [r7, #3]
 800c6a0:	460b      	mov	r3, r1
 800c6a2:	70bb      	strb	r3, [r7, #2]
 800c6a4:	4613      	mov	r3, r2
 800c6a6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c6ac:	2300      	movs	r3, #0
 800c6ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c6b6:	78bb      	ldrb	r3, [r7, #2]
 800c6b8:	883a      	ldrh	r2, [r7, #0]
 800c6ba:	78f9      	ldrb	r1, [r7, #3]
 800c6bc:	f7f8 fceb 	bl	8005096 <HAL_PCD_EP_Open>
 800c6c0:	4603      	mov	r3, r0
 800c6c2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c6c4:	7bfb      	ldrb	r3, [r7, #15]
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	f000 f91c 	bl	800c904 <USBD_Get_USB_Status>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c6d0:	7bbb      	ldrb	r3, [r7, #14]
}
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	3710      	adds	r7, #16
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	bd80      	pop	{r7, pc}

0800c6da <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c6da:	b580      	push	{r7, lr}
 800c6dc:	b084      	sub	sp, #16
 800c6de:	af00      	add	r7, sp, #0
 800c6e0:	6078      	str	r0, [r7, #4]
 800c6e2:	460b      	mov	r3, r1
 800c6e4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c6e6:	2300      	movs	r3, #0
 800c6e8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c6ea:	2300      	movs	r3, #0
 800c6ec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c6f4:	78fa      	ldrb	r2, [r7, #3]
 800c6f6:	4611      	mov	r1, r2
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	f7f8 fd36 	bl	800516a <HAL_PCD_EP_Close>
 800c6fe:	4603      	mov	r3, r0
 800c700:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c702:	7bfb      	ldrb	r3, [r7, #15]
 800c704:	4618      	mov	r0, r3
 800c706:	f000 f8fd 	bl	800c904 <USBD_Get_USB_Status>
 800c70a:	4603      	mov	r3, r0
 800c70c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c70e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c710:	4618      	mov	r0, r3
 800c712:	3710      	adds	r7, #16
 800c714:	46bd      	mov	sp, r7
 800c716:	bd80      	pop	{r7, pc}

0800c718 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c718:	b580      	push	{r7, lr}
 800c71a:	b084      	sub	sp, #16
 800c71c:	af00      	add	r7, sp, #0
 800c71e:	6078      	str	r0, [r7, #4]
 800c720:	460b      	mov	r3, r1
 800c722:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c724:	2300      	movs	r3, #0
 800c726:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c728:	2300      	movs	r3, #0
 800c72a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c732:	78fa      	ldrb	r2, [r7, #3]
 800c734:	4611      	mov	r1, r2
 800c736:	4618      	mov	r0, r3
 800c738:	f7f8 fdee 	bl	8005318 <HAL_PCD_EP_SetStall>
 800c73c:	4603      	mov	r3, r0
 800c73e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c740:	7bfb      	ldrb	r3, [r7, #15]
 800c742:	4618      	mov	r0, r3
 800c744:	f000 f8de 	bl	800c904 <USBD_Get_USB_Status>
 800c748:	4603      	mov	r3, r0
 800c74a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c74c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c74e:	4618      	mov	r0, r3
 800c750:	3710      	adds	r7, #16
 800c752:	46bd      	mov	sp, r7
 800c754:	bd80      	pop	{r7, pc}

0800c756 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c756:	b580      	push	{r7, lr}
 800c758:	b084      	sub	sp, #16
 800c75a:	af00      	add	r7, sp, #0
 800c75c:	6078      	str	r0, [r7, #4]
 800c75e:	460b      	mov	r3, r1
 800c760:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c762:	2300      	movs	r3, #0
 800c764:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c766:	2300      	movs	r3, #0
 800c768:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c770:	78fa      	ldrb	r2, [r7, #3]
 800c772:	4611      	mov	r1, r2
 800c774:	4618      	mov	r0, r3
 800c776:	f7f8 fe32 	bl	80053de <HAL_PCD_EP_ClrStall>
 800c77a:	4603      	mov	r3, r0
 800c77c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c77e:	7bfb      	ldrb	r3, [r7, #15]
 800c780:	4618      	mov	r0, r3
 800c782:	f000 f8bf 	bl	800c904 <USBD_Get_USB_Status>
 800c786:	4603      	mov	r3, r0
 800c788:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c78a:	7bbb      	ldrb	r3, [r7, #14]
}
 800c78c:	4618      	mov	r0, r3
 800c78e:	3710      	adds	r7, #16
 800c790:	46bd      	mov	sp, r7
 800c792:	bd80      	pop	{r7, pc}

0800c794 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c794:	b480      	push	{r7}
 800c796:	b085      	sub	sp, #20
 800c798:	af00      	add	r7, sp, #0
 800c79a:	6078      	str	r0, [r7, #4]
 800c79c:	460b      	mov	r3, r1
 800c79e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c7a6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c7a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	da0b      	bge.n	800c7c8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c7b0:	78fb      	ldrb	r3, [r7, #3]
 800c7b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c7b6:	68f9      	ldr	r1, [r7, #12]
 800c7b8:	4613      	mov	r3, r2
 800c7ba:	00db      	lsls	r3, r3, #3
 800c7bc:	4413      	add	r3, r2
 800c7be:	009b      	lsls	r3, r3, #2
 800c7c0:	440b      	add	r3, r1
 800c7c2:	3316      	adds	r3, #22
 800c7c4:	781b      	ldrb	r3, [r3, #0]
 800c7c6:	e00b      	b.n	800c7e0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c7c8:	78fb      	ldrb	r3, [r7, #3]
 800c7ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c7ce:	68f9      	ldr	r1, [r7, #12]
 800c7d0:	4613      	mov	r3, r2
 800c7d2:	00db      	lsls	r3, r3, #3
 800c7d4:	4413      	add	r3, r2
 800c7d6:	009b      	lsls	r3, r3, #2
 800c7d8:	440b      	add	r3, r1
 800c7da:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c7de:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	3714      	adds	r7, #20
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ea:	4770      	bx	lr

0800c7ec <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c7ec:	b580      	push	{r7, lr}
 800c7ee:	b084      	sub	sp, #16
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	6078      	str	r0, [r7, #4]
 800c7f4:	460b      	mov	r3, r1
 800c7f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c7f8:	2300      	movs	r3, #0
 800c7fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c7fc:	2300      	movs	r3, #0
 800c7fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c806:	78fa      	ldrb	r2, [r7, #3]
 800c808:	4611      	mov	r1, r2
 800c80a:	4618      	mov	r0, r3
 800c80c:	f7f8 fc1f 	bl	800504e <HAL_PCD_SetAddress>
 800c810:	4603      	mov	r3, r0
 800c812:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c814:	7bfb      	ldrb	r3, [r7, #15]
 800c816:	4618      	mov	r0, r3
 800c818:	f000 f874 	bl	800c904 <USBD_Get_USB_Status>
 800c81c:	4603      	mov	r3, r0
 800c81e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c820:	7bbb      	ldrb	r3, [r7, #14]
}
 800c822:	4618      	mov	r0, r3
 800c824:	3710      	adds	r7, #16
 800c826:	46bd      	mov	sp, r7
 800c828:	bd80      	pop	{r7, pc}

0800c82a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c82a:	b580      	push	{r7, lr}
 800c82c:	b086      	sub	sp, #24
 800c82e:	af00      	add	r7, sp, #0
 800c830:	60f8      	str	r0, [r7, #12]
 800c832:	607a      	str	r2, [r7, #4]
 800c834:	603b      	str	r3, [r7, #0]
 800c836:	460b      	mov	r3, r1
 800c838:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c83a:	2300      	movs	r3, #0
 800c83c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c83e:	2300      	movs	r3, #0
 800c840:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c848:	7af9      	ldrb	r1, [r7, #11]
 800c84a:	683b      	ldr	r3, [r7, #0]
 800c84c:	687a      	ldr	r2, [r7, #4]
 800c84e:	f7f8 fd29 	bl	80052a4 <HAL_PCD_EP_Transmit>
 800c852:	4603      	mov	r3, r0
 800c854:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c856:	7dfb      	ldrb	r3, [r7, #23]
 800c858:	4618      	mov	r0, r3
 800c85a:	f000 f853 	bl	800c904 <USBD_Get_USB_Status>
 800c85e:	4603      	mov	r3, r0
 800c860:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c862:	7dbb      	ldrb	r3, [r7, #22]
}
 800c864:	4618      	mov	r0, r3
 800c866:	3718      	adds	r7, #24
 800c868:	46bd      	mov	sp, r7
 800c86a:	bd80      	pop	{r7, pc}

0800c86c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b086      	sub	sp, #24
 800c870:	af00      	add	r7, sp, #0
 800c872:	60f8      	str	r0, [r7, #12]
 800c874:	607a      	str	r2, [r7, #4]
 800c876:	603b      	str	r3, [r7, #0]
 800c878:	460b      	mov	r3, r1
 800c87a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c87c:	2300      	movs	r3, #0
 800c87e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c880:	2300      	movs	r3, #0
 800c882:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c88a:	7af9      	ldrb	r1, [r7, #11]
 800c88c:	683b      	ldr	r3, [r7, #0]
 800c88e:	687a      	ldr	r2, [r7, #4]
 800c890:	f7f8 fcb5 	bl	80051fe <HAL_PCD_EP_Receive>
 800c894:	4603      	mov	r3, r0
 800c896:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c898:	7dfb      	ldrb	r3, [r7, #23]
 800c89a:	4618      	mov	r0, r3
 800c89c:	f000 f832 	bl	800c904 <USBD_Get_USB_Status>
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c8a4:	7dbb      	ldrb	r3, [r7, #22]
}
 800c8a6:	4618      	mov	r0, r3
 800c8a8:	3718      	adds	r7, #24
 800c8aa:	46bd      	mov	sp, r7
 800c8ac:	bd80      	pop	{r7, pc}

0800c8ae <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c8ae:	b580      	push	{r7, lr}
 800c8b0:	b082      	sub	sp, #8
 800c8b2:	af00      	add	r7, sp, #0
 800c8b4:	6078      	str	r0, [r7, #4]
 800c8b6:	460b      	mov	r3, r1
 800c8b8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c8c0:	78fa      	ldrb	r2, [r7, #3]
 800c8c2:	4611      	mov	r1, r2
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	f7f8 fcd5 	bl	8005274 <HAL_PCD_EP_GetRxCount>
 800c8ca:	4603      	mov	r3, r0
}
 800c8cc:	4618      	mov	r0, r3
 800c8ce:	3708      	adds	r7, #8
 800c8d0:	46bd      	mov	sp, r7
 800c8d2:	bd80      	pop	{r7, pc}

0800c8d4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c8d4:	b480      	push	{r7}
 800c8d6:	b083      	sub	sp, #12
 800c8d8:	af00      	add	r7, sp, #0
 800c8da:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c8dc:	4b03      	ldr	r3, [pc, #12]	@ (800c8ec <USBD_static_malloc+0x18>)
}
 800c8de:	4618      	mov	r0, r3
 800c8e0:	370c      	adds	r7, #12
 800c8e2:	46bd      	mov	sp, r7
 800c8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e8:	4770      	bx	lr
 800c8ea:	bf00      	nop
 800c8ec:	200020a0 	.word	0x200020a0

0800c8f0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c8f0:	b480      	push	{r7}
 800c8f2:	b083      	sub	sp, #12
 800c8f4:	af00      	add	r7, sp, #0
 800c8f6:	6078      	str	r0, [r7, #4]

}
 800c8f8:	bf00      	nop
 800c8fa:	370c      	adds	r7, #12
 800c8fc:	46bd      	mov	sp, r7
 800c8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c902:	4770      	bx	lr

0800c904 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c904:	b480      	push	{r7}
 800c906:	b085      	sub	sp, #20
 800c908:	af00      	add	r7, sp, #0
 800c90a:	4603      	mov	r3, r0
 800c90c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c90e:	2300      	movs	r3, #0
 800c910:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c912:	79fb      	ldrb	r3, [r7, #7]
 800c914:	2b03      	cmp	r3, #3
 800c916:	d817      	bhi.n	800c948 <USBD_Get_USB_Status+0x44>
 800c918:	a201      	add	r2, pc, #4	@ (adr r2, 800c920 <USBD_Get_USB_Status+0x1c>)
 800c91a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c91e:	bf00      	nop
 800c920:	0800c931 	.word	0x0800c931
 800c924:	0800c937 	.word	0x0800c937
 800c928:	0800c93d 	.word	0x0800c93d
 800c92c:	0800c943 	.word	0x0800c943
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c930:	2300      	movs	r3, #0
 800c932:	73fb      	strb	r3, [r7, #15]
    break;
 800c934:	e00b      	b.n	800c94e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c936:	2303      	movs	r3, #3
 800c938:	73fb      	strb	r3, [r7, #15]
    break;
 800c93a:	e008      	b.n	800c94e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c93c:	2301      	movs	r3, #1
 800c93e:	73fb      	strb	r3, [r7, #15]
    break;
 800c940:	e005      	b.n	800c94e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c942:	2303      	movs	r3, #3
 800c944:	73fb      	strb	r3, [r7, #15]
    break;
 800c946:	e002      	b.n	800c94e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c948:	2303      	movs	r3, #3
 800c94a:	73fb      	strb	r3, [r7, #15]
    break;
 800c94c:	bf00      	nop
  }
  return usb_status;
 800c94e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c950:	4618      	mov	r0, r3
 800c952:	3714      	adds	r7, #20
 800c954:	46bd      	mov	sp, r7
 800c956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c95a:	4770      	bx	lr

0800c95c <HMI_Init>:




void HMI_Init(void)
{
 800c95c:	b580      	push	{r7, lr}
 800c95e:	af00      	add	r7, sp, #0
	//HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
 800c960:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c964:	4903      	ldr	r1, [pc, #12]	@ (800c974 <HMI_Init+0x18>)
 800c966:	4804      	ldr	r0, [pc, #16]	@ (800c978 <HMI_Init+0x1c>)
 800c968:	f7fa fea9 	bl	80076be <HAL_UARTEx_ReceiveToIdle_DMA>
	Init_hmi();
 800c96c:	f7f6 f8cf 	bl	8002b0e <Init_hmi>
}
 800c970:	bf00      	nop
 800c972:	bd80      	pop	{r7, pc}
 800c974:	200022c0 	.word	0x200022c0
 800c978:	20000538 	.word	0x20000538

0800c97c <DecodeModbusRtu>:
uint8_t DecodeModbusRtu(const uint8_t *data, uint16_t length )
{
 800c97c:	b580      	push	{r7, lr}
 800c97e:	b084      	sub	sp, #16
 800c980:	af00      	add	r7, sp, #0
 800c982:	6078      	str	r0, [r7, #4]
 800c984:	460b      	mov	r3, r1
 800c986:	807b      	strh	r3, [r7, #2]
	uint8_t crc_low_byte = data[length - 2]; // Byte thấp được gửi trước
 800c988:	887b      	ldrh	r3, [r7, #2]
 800c98a:	3b02      	subs	r3, #2
 800c98c:	687a      	ldr	r2, [r7, #4]
 800c98e:	4413      	add	r3, r2
 800c990:	781b      	ldrb	r3, [r3, #0]
 800c992:	73fb      	strb	r3, [r7, #15]
	uint8_t crc_high_byte = data[length - 1]; // Byte cao được gửi sau
 800c994:	887b      	ldrh	r3, [r7, #2]
 800c996:	3b01      	subs	r3, #1
 800c998:	687a      	ldr	r2, [r7, #4]
 800c99a:	4413      	add	r3, r2
 800c99c:	781b      	ldrb	r3, [r3, #0]
 800c99e:	73bb      	strb	r3, [r7, #14]
	// Tái tạo giá trị CRC-16 (16-bit)
	uint16_t received_crc = (uint16_t) (crc_high_byte << 8) | (uint16_t)crc_low_byte;
 800c9a0:	7bbb      	ldrb	r3, [r7, #14]
 800c9a2:	b29b      	uxth	r3, r3
 800c9a4:	021b      	lsls	r3, r3, #8
 800c9a6:	b29a      	uxth	r2, r3
 800c9a8:	7bfb      	ldrb	r3, [r7, #15]
 800c9aa:	b29b      	uxth	r3, r3
 800c9ac:	4313      	orrs	r3, r2
 800c9ae:	81bb      	strh	r3, [r7, #12]
	if(received_crc==crc16((uint8_t *)data,length-2))
 800c9b0:	887b      	ldrh	r3, [r7, #2]
 800c9b2:	3b02      	subs	r3, #2
 800c9b4:	b29b      	uxth	r3, r3
 800c9b6:	4619      	mov	r1, r3
 800c9b8:	6878      	ldr	r0, [r7, #4]
 800c9ba:	f000 fd91 	bl	800d4e0 <crc16>
 800c9be:	4603      	mov	r3, r0
 800c9c0:	461a      	mov	r2, r3
 800c9c2:	89bb      	ldrh	r3, [r7, #12]
 800c9c4:	4293      	cmp	r3, r2
 800c9c6:	d105      	bne.n	800c9d4 <DecodeModbusRtu+0x58>
	{
		if(data[0]==SLAVE_ID)
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	781b      	ldrb	r3, [r3, #0]
 800c9cc:	2b01      	cmp	r3, #1
 800c9ce:	d101      	bne.n	800c9d4 <DecodeModbusRtu+0x58>
		{
			return 0x01;
 800c9d0:	2301      	movs	r3, #1
 800c9d2:	e000      	b.n	800c9d6 <DecodeModbusRtu+0x5a>
		}
	}
	return 0x00;
 800c9d4:	2300      	movs	r3, #0
}
 800c9d6:	4618      	mov	r0, r3
 800c9d8:	3710      	adds	r7, #16
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	bd80      	pop	{r7, pc}
	...

0800c9e0 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c9e0:	b580      	push	{r7, lr}
 800c9e2:	b082      	sub	sp, #8
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	6078      	str	r0, [r7, #4]
 800c9e8:	460b      	mov	r3, r1
 800c9ea:	807b      	strh	r3, [r7, #2]
	if(huart-> Instance == USART2){
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	4a2c      	ldr	r2, [pc, #176]	@ (800caa4 <HAL_UARTEx_RxEventCallback+0xc4>)
 800c9f2:	4293      	cmp	r3, r2
 800c9f4:	d152      	bne.n	800ca9c <HAL_UARTEx_RxEventCallback+0xbc>
		if (DecodeModbusRtu(RxData, Size))
 800c9f6:	887b      	ldrh	r3, [r7, #2]
 800c9f8:	4619      	mov	r1, r3
 800c9fa:	482b      	ldr	r0, [pc, #172]	@ (800caa8 <HAL_UARTEx_RxEventCallback+0xc8>)
 800c9fc:	f7ff ffbe 	bl	800c97c <DecodeModbusRtu>
 800ca00:	4603      	mov	r3, r0
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d044      	beq.n	800ca90 <HAL_UARTEx_RxEventCallback+0xb0>
				{
					switch (RxData[1]){
 800ca06:	4b28      	ldr	r3, [pc, #160]	@ (800caa8 <HAL_UARTEx_RxEventCallback+0xc8>)
 800ca08:	785b      	ldrb	r3, [r3, #1]
 800ca0a:	3b01      	subs	r3, #1
 800ca0c:	2b0f      	cmp	r3, #15
 800ca0e:	d83b      	bhi.n	800ca88 <HAL_UARTEx_RxEventCallback+0xa8>
 800ca10:	a201      	add	r2, pc, #4	@ (adr r2, 800ca18 <HAL_UARTEx_RxEventCallback+0x38>)
 800ca12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca16:	bf00      	nop
 800ca18:	0800ca65 	.word	0x0800ca65
 800ca1c:	0800ca6b 	.word	0x0800ca6b
 800ca20:	0800ca59 	.word	0x0800ca59
 800ca24:	0800ca5f 	.word	0x0800ca5f
 800ca28:	0800ca7d 	.word	0x0800ca7d
 800ca2c:	0800ca71 	.word	0x0800ca71
 800ca30:	0800ca89 	.word	0x0800ca89
 800ca34:	0800ca89 	.word	0x0800ca89
 800ca38:	0800ca89 	.word	0x0800ca89
 800ca3c:	0800ca89 	.word	0x0800ca89
 800ca40:	0800ca89 	.word	0x0800ca89
 800ca44:	0800ca89 	.word	0x0800ca89
 800ca48:	0800ca89 	.word	0x0800ca89
 800ca4c:	0800ca89 	.word	0x0800ca89
 800ca50:	0800ca83 	.word	0x0800ca83
 800ca54:	0800ca77 	.word	0x0800ca77
					case 0x03:
						readHoldingRegs();
 800ca58:	f000 f904 	bl	800cc64 <readHoldingRegs>
						break;
 800ca5c:	e018      	b.n	800ca90 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x04:
						readInputRegs();
 800ca5e:	f000 f973 	bl	800cd48 <readInputRegs>
						break;
 800ca62:	e015      	b.n	800ca90 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x01:
						readCoils();
 800ca64:	f000 f9e2 	bl	800ce2c <readCoils>
						break;
 800ca68:	e012      	b.n	800ca90 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x02:
						readInputs();
 800ca6a:	f000 fa8f 	bl	800cf8c <readInputs>
						break;
 800ca6e:	e00f      	b.n	800ca90 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x06:
						writeSingleReg();
 800ca70:	f000 fbb8 	bl	800d1e4 <writeSingleReg>
						break;
 800ca74:	e00c      	b.n	800ca90 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x10:
						writeHoldingRegs();
 800ca76:	f000 fb39 	bl	800d0ec <writeHoldingRegs>
						break;
 800ca7a:	e009      	b.n	800ca90 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x05:
						writeSingleCoil();
 800ca7c:	f000 fbfc 	bl	800d278 <writeSingleCoil>
						break;
 800ca80:	e006      	b.n	800ca90 <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x0F:
						writeMultiCoils();
 800ca82:	f000 fc75 	bl	800d370 <writeMultiCoils>
						break;
 800ca86:	e003      	b.n	800ca90 <HAL_UARTEx_RxEventCallback+0xb0>
					default:
						modbusException(ILLEGAL_FUNCTION);
 800ca88:	2001      	movs	r0, #1
 800ca8a:	f000 f8cb 	bl	800cc24 <modbusException>
						break;
 800ca8e:	bf00      	nop
					}
				}
			//uart2_receive_IDLE_DMA();
			HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
 800ca90:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ca94:	4904      	ldr	r1, [pc, #16]	@ (800caa8 <HAL_UARTEx_RxEventCallback+0xc8>)
 800ca96:	4805      	ldr	r0, [pc, #20]	@ (800caac <HAL_UARTEx_RxEventCallback+0xcc>)
 800ca98:	f7fa fe11 	bl	80076be <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 800ca9c:	bf00      	nop
 800ca9e:	3708      	adds	r7, #8
 800caa0:	46bd      	mov	sp, r7
 800caa2:	bd80      	pop	{r7, pc}
 800caa4:	40004400 	.word	0x40004400
 800caa8:	200022c0 	.word	0x200022c0
 800caac:	20000538 	.word	0x20000538

0800cab0 <Update_Input_Register>:
Tab_Control_t* Main_controler = (Tab_Control_t*)&Coils_Database[0];
Control_motor_t* Control_motor = (Control_motor_t*)&Coils_Database[1];
Tray2D * Point2D_Tray1 = (Tray2D *)&Holding_Registers_Database[12];

void Update_Input_Register(uint8_t index, uint16_t toa_do,uint16_t toc_do, uint16_t state )
{
 800cab0:	b490      	push	{r4, r7}
 800cab2:	b082      	sub	sp, #8
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	4604      	mov	r4, r0
 800cab8:	4608      	mov	r0, r1
 800caba:	4611      	mov	r1, r2
 800cabc:	461a      	mov	r2, r3
 800cabe:	4623      	mov	r3, r4
 800cac0:	71fb      	strb	r3, [r7, #7]
 800cac2:	4603      	mov	r3, r0
 800cac4:	80bb      	strh	r3, [r7, #4]
 800cac6:	460b      	mov	r3, r1
 800cac8:	807b      	strh	r3, [r7, #2]
 800caca:	4613      	mov	r3, r2
 800cacc:	803b      	strh	r3, [r7, #0]
	Input_Registers_Database[index]=toa_do;
 800cace:	79fb      	ldrb	r3, [r7, #7]
 800cad0:	490a      	ldr	r1, [pc, #40]	@ (800cafc <Update_Input_Register+0x4c>)
 800cad2:	88ba      	ldrh	r2, [r7, #4]
 800cad4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	Input_Registers_Database[index + 1]=toc_do;
 800cad8:	79fb      	ldrb	r3, [r7, #7]
 800cada:	3301      	adds	r3, #1
 800cadc:	4907      	ldr	r1, [pc, #28]	@ (800cafc <Update_Input_Register+0x4c>)
 800cade:	887a      	ldrh	r2, [r7, #2]
 800cae0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	Input_Registers_Database[index + 2]=state;
 800cae4:	79fb      	ldrb	r3, [r7, #7]
 800cae6:	3302      	adds	r3, #2
 800cae8:	4904      	ldr	r1, [pc, #16]	@ (800cafc <Update_Input_Register+0x4c>)
 800caea:	883a      	ldrh	r2, [r7, #0]
 800caec:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 800caf0:	bf00      	nop
 800caf2:	3708      	adds	r7, #8
 800caf4:	46bd      	mov	sp, r7
 800caf6:	bc90      	pop	{r4, r7}
 800caf8:	4770      	bx	lr
 800cafa:	bf00      	nop
 800cafc:	2000258c 	.word	0x2000258c

0800cb00 <Set_Input_Register>:
void Set_Input_Register(uint8_t index, uint16_t data)
{
 800cb00:	b480      	push	{r7}
 800cb02:	b083      	sub	sp, #12
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	4603      	mov	r3, r0
 800cb08:	460a      	mov	r2, r1
 800cb0a:	71fb      	strb	r3, [r7, #7]
 800cb0c:	4613      	mov	r3, r2
 800cb0e:	80bb      	strh	r3, [r7, #4]
	Input_Registers_Database[index]=data;
 800cb10:	79fb      	ldrb	r3, [r7, #7]
 800cb12:	4905      	ldr	r1, [pc, #20]	@ (800cb28 <Set_Input_Register+0x28>)
 800cb14:	88ba      	ldrh	r2, [r7, #4]
 800cb16:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 800cb1a:	bf00      	nop
 800cb1c:	370c      	adds	r7, #12
 800cb1e:	46bd      	mov	sp, r7
 800cb20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb24:	4770      	bx	lr
 800cb26:	bf00      	nop
 800cb28:	2000258c 	.word	0x2000258c

0800cb2c <Get_Coild>:
uint8_t Get_Coild(uint8_t index)
{
 800cb2c:	b480      	push	{r7}
 800cb2e:	b083      	sub	sp, #12
 800cb30:	af00      	add	r7, sp, #0
 800cb32:	4603      	mov	r3, r0
 800cb34:	71fb      	strb	r3, [r7, #7]
	if(index>50) return 0x00U;
 800cb36:	79fb      	ldrb	r3, [r7, #7]
 800cb38:	2b32      	cmp	r3, #50	@ 0x32
 800cb3a:	d901      	bls.n	800cb40 <Get_Coild+0x14>
 800cb3c:	2300      	movs	r3, #0
 800cb3e:	e002      	b.n	800cb46 <Get_Coild+0x1a>
	return Coils_Database[index];
 800cb40:	79fb      	ldrb	r3, [r7, #7]
 800cb42:	4a04      	ldr	r2, [pc, #16]	@ (800cb54 <Get_Coild+0x28>)
 800cb44:	5cd3      	ldrb	r3, [r2, r3]
}
 800cb46:	4618      	mov	r0, r3
 800cb48:	370c      	adds	r7, #12
 800cb4a:	46bd      	mov	sp, r7
 800cb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb50:	4770      	bx	lr
 800cb52:	bf00      	nop
 800cb54:	20002524 	.word	0x20002524

0800cb58 <Set_Inputs_Database>:
void Set_Inputs_Database(uint8_t index,uint8_t data)
{
 800cb58:	b480      	push	{r7}
 800cb5a:	b083      	sub	sp, #12
 800cb5c:	af00      	add	r7, sp, #0
 800cb5e:	4603      	mov	r3, r0
 800cb60:	460a      	mov	r2, r1
 800cb62:	71fb      	strb	r3, [r7, #7]
 800cb64:	4613      	mov	r3, r2
 800cb66:	71bb      	strb	r3, [r7, #6]
	Inputs_Database[index]=data;
 800cb68:	79fb      	ldrb	r3, [r7, #7]
 800cb6a:	4904      	ldr	r1, [pc, #16]	@ (800cb7c <Set_Inputs_Database+0x24>)
 800cb6c:	79ba      	ldrb	r2, [r7, #6]
 800cb6e:	54ca      	strb	r2, [r1, r3]
}
 800cb70:	bf00      	nop
 800cb72:	370c      	adds	r7, #12
 800cb74:	46bd      	mov	sp, r7
 800cb76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb7a:	4770      	bx	lr
 800cb7c:	20002558 	.word	0x20002558

0800cb80 <Get_Holding_Registers>:
uint16_t Get_Holding_Registers(uint8_t index)
{
 800cb80:	b480      	push	{r7}
 800cb82:	b083      	sub	sp, #12
 800cb84:	af00      	add	r7, sp, #0
 800cb86:	4603      	mov	r3, r0
 800cb88:	71fb      	strb	r3, [r7, #7]
	if(index>50) return 0x00U;
 800cb8a:	79fb      	ldrb	r3, [r7, #7]
 800cb8c:	2b32      	cmp	r3, #50	@ 0x32
 800cb8e:	d901      	bls.n	800cb94 <Get_Holding_Registers+0x14>
 800cb90:	2300      	movs	r3, #0
 800cb92:	e003      	b.n	800cb9c <Get_Holding_Registers+0x1c>
	return Holding_Registers_Database[index];
 800cb94:	79fb      	ldrb	r3, [r7, #7]
 800cb96:	4a04      	ldr	r2, [pc, #16]	@ (800cba8 <Get_Holding_Registers+0x28>)
 800cb98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 800cb9c:	4618      	mov	r0, r3
 800cb9e:	370c      	adds	r7, #12
 800cba0:	46bd      	mov	sp, r7
 800cba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba6:	4770      	bx	lr
 800cba8:	200024c0 	.word	0x200024c0

0800cbac <Reset_Oxis>:
void Reset_Oxis(void)
{
 800cbac:	b580      	push	{r7, lr}
 800cbae:	af00      	add	r7, sp, #0
	Set_Input_Register(0x00U,0x00U);
 800cbb0:	2100      	movs	r1, #0
 800cbb2:	2000      	movs	r0, #0
 800cbb4:	f7ff ffa4 	bl	800cb00 <Set_Input_Register>
	Set_Input_Register(3U,0x00U);
 800cbb8:	2100      	movs	r1, #0
 800cbba:	2003      	movs	r0, #3
 800cbbc:	f7ff ffa0 	bl	800cb00 <Set_Input_Register>
	Set_Input_Register(6U,0x00U);
 800cbc0:	2100      	movs	r1, #0
 800cbc2:	2006      	movs	r0, #6
 800cbc4:	f7ff ff9c 	bl	800cb00 <Set_Input_Register>
}
 800cbc8:	bf00      	nop
 800cbca:	bd80      	pop	{r7, pc}

0800cbcc <sendData>:
void Reset_Tray(uint8_t index)
{
	Coils_Database[index] = 0x00U;
}
void sendData (uint8_t *data, int size)
{
 800cbcc:	b580      	push	{r7, lr}
 800cbce:	b084      	sub	sp, #16
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	6078      	str	r0, [r7, #4]
 800cbd4:	6039      	str	r1, [r7, #0]
	// we will calculate the CRC in this function itself
	uint16_t crc = crc16(data, size);
 800cbd6:	683b      	ldr	r3, [r7, #0]
 800cbd8:	b29b      	uxth	r3, r3
 800cbda:	4619      	mov	r1, r3
 800cbdc:	6878      	ldr	r0, [r7, #4]
 800cbde:	f000 fc7f 	bl	800d4e0 <crc16>
 800cbe2:	4603      	mov	r3, r0
 800cbe4:	81fb      	strh	r3, [r7, #14]
	data[size] = crc&0xFF;   // CRC LOW
 800cbe6:	683b      	ldr	r3, [r7, #0]
 800cbe8:	687a      	ldr	r2, [r7, #4]
 800cbea:	4413      	add	r3, r2
 800cbec:	89fa      	ldrh	r2, [r7, #14]
 800cbee:	b2d2      	uxtb	r2, r2
 800cbf0:	701a      	strb	r2, [r3, #0]
	data[size+1] = (crc>>8)&0xFF;  // CRC HIGH
 800cbf2:	89fb      	ldrh	r3, [r7, #14]
 800cbf4:	0a1b      	lsrs	r3, r3, #8
 800cbf6:	b299      	uxth	r1, r3
 800cbf8:	683b      	ldr	r3, [r7, #0]
 800cbfa:	3301      	adds	r3, #1
 800cbfc:	687a      	ldr	r2, [r7, #4]
 800cbfe:	4413      	add	r3, r2
 800cc00:	b2ca      	uxtb	r2, r1
 800cc02:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart2, data, size+2, 1000);
 800cc04:	683b      	ldr	r3, [r7, #0]
 800cc06:	b29b      	uxth	r3, r3
 800cc08:	3302      	adds	r3, #2
 800cc0a:	b29a      	uxth	r2, r3
 800cc0c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800cc10:	6879      	ldr	r1, [r7, #4]
 800cc12:	4803      	ldr	r0, [pc, #12]	@ (800cc20 <sendData+0x54>)
 800cc14:	f7fa fcc8 	bl	80075a8 <HAL_UART_Transmit>
}
 800cc18:	bf00      	nop
 800cc1a:	3710      	adds	r7, #16
 800cc1c:	46bd      	mov	sp, r7
 800cc1e:	bd80      	pop	{r7, pc}
 800cc20:	20000538 	.word	0x20000538

0800cc24 <modbusException>:

void modbusException (uint8_t exceptioncode)
{
 800cc24:	b580      	push	{r7, lr}
 800cc26:	b082      	sub	sp, #8
 800cc28:	af00      	add	r7, sp, #0
 800cc2a:	4603      	mov	r3, r0
 800cc2c:	71fb      	strb	r3, [r7, #7]
	//| SLAVE_ID | FUNCTION_CODE | Exception code | CRC     |
	//| 1 BYTE   |  1 BYTE       |    1 BYTE      | 2 BYTES |

	TxData[0] = RxData[0];       // slave ID
 800cc2e:	4b0b      	ldr	r3, [pc, #44]	@ (800cc5c <modbusException+0x38>)
 800cc30:	781a      	ldrb	r2, [r3, #0]
 800cc32:	4b0b      	ldr	r3, [pc, #44]	@ (800cc60 <modbusException+0x3c>)
 800cc34:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1]|0x80;  // adding 1 to the MSB of the function code
 800cc36:	4b09      	ldr	r3, [pc, #36]	@ (800cc5c <modbusException+0x38>)
 800cc38:	785b      	ldrb	r3, [r3, #1]
 800cc3a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cc3e:	b2da      	uxtb	r2, r3
 800cc40:	4b07      	ldr	r3, [pc, #28]	@ (800cc60 <modbusException+0x3c>)
 800cc42:	705a      	strb	r2, [r3, #1]
	TxData[2] = exceptioncode;   // Load the Exception code
 800cc44:	4a06      	ldr	r2, [pc, #24]	@ (800cc60 <modbusException+0x3c>)
 800cc46:	79fb      	ldrb	r3, [r7, #7]
 800cc48:	7093      	strb	r3, [r2, #2]
	sendData(TxData, 3);         // send Data... CRC will be calculated in the function
 800cc4a:	2103      	movs	r1, #3
 800cc4c:	4804      	ldr	r0, [pc, #16]	@ (800cc60 <modbusException+0x3c>)
 800cc4e:	f7ff ffbd 	bl	800cbcc <sendData>
}
 800cc52:	bf00      	nop
 800cc54:	3708      	adds	r7, #8
 800cc56:	46bd      	mov	sp, r7
 800cc58:	bd80      	pop	{r7, pc}
 800cc5a:	bf00      	nop
 800cc5c:	200022c0 	.word	0x200022c0
 800cc60:	200023c0 	.word	0x200023c0

0800cc64 <readHoldingRegs>:


uint8_t readHoldingRegs (void)
{
 800cc64:	b580      	push	{r7, lr}
 800cc66:	b084      	sub	sp, #16
 800cc68:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800cc6a:	4b34      	ldr	r3, [pc, #208]	@ (800cd3c <readHoldingRegs+0xd8>)
 800cc6c:	789b      	ldrb	r3, [r3, #2]
 800cc6e:	021b      	lsls	r3, r3, #8
 800cc70:	b21a      	sxth	r2, r3
 800cc72:	4b32      	ldr	r3, [pc, #200]	@ (800cd3c <readHoldingRegs+0xd8>)
 800cc74:	78db      	ldrb	r3, [r3, #3]
 800cc76:	b21b      	sxth	r3, r3
 800cc78:	4313      	orrs	r3, r2
 800cc7a:	b21b      	sxth	r3, r3
 800cc7c:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800cc7e:	4b2f      	ldr	r3, [pc, #188]	@ (800cd3c <readHoldingRegs+0xd8>)
 800cc80:	791b      	ldrb	r3, [r3, #4]
 800cc82:	021b      	lsls	r3, r3, #8
 800cc84:	b21a      	sxth	r2, r3
 800cc86:	4b2d      	ldr	r3, [pc, #180]	@ (800cd3c <readHoldingRegs+0xd8>)
 800cc88:	795b      	ldrb	r3, [r3, #5]
 800cc8a:	b21b      	sxth	r3, r3
 800cc8c:	4313      	orrs	r3, r2
 800cc8e:	b21b      	sxth	r3, r3
 800cc90:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 800cc92:	887b      	ldrh	r3, [r7, #2]
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d002      	beq.n	800cc9e <readHoldingRegs+0x3a>
 800cc98:	887b      	ldrh	r3, [r7, #2]
 800cc9a:	2b7d      	cmp	r3, #125	@ 0x7d
 800cc9c:	d904      	bls.n	800cca8 <readHoldingRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800cc9e:	2003      	movs	r0, #3
 800cca0:	f7ff ffc0 	bl	800cc24 <modbusException>
		return 0;
 800cca4:	2300      	movs	r3, #0
 800cca6:	e044      	b.n	800cd32 <readHoldingRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800cca8:	89fa      	ldrh	r2, [r7, #14]
 800ccaa:	887b      	ldrh	r3, [r7, #2]
 800ccac:	4413      	add	r3, r2
 800ccae:	b29b      	uxth	r3, r3
 800ccb0:	3b01      	subs	r3, #1
 800ccb2:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800ccb4:	883b      	ldrh	r3, [r7, #0]
 800ccb6:	2b31      	cmp	r3, #49	@ 0x31
 800ccb8:	d904      	bls.n	800ccc4 <readHoldingRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800ccba:	2002      	movs	r0, #2
 800ccbc:	f7ff ffb2 	bl	800cc24 <modbusException>
		return 0;
 800ccc0:	2300      	movs	r3, #0
 800ccc2:	e036      	b.n	800cd32 <readHoldingRegs+0xce>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800ccc4:	4b1e      	ldr	r3, [pc, #120]	@ (800cd40 <readHoldingRegs+0xdc>)
 800ccc6:	2201      	movs	r2, #1
 800ccc8:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800ccca:	4b1c      	ldr	r3, [pc, #112]	@ (800cd3c <readHoldingRegs+0xd8>)
 800cccc:	785a      	ldrb	r2, [r3, #1]
 800ccce:	4b1c      	ldr	r3, [pc, #112]	@ (800cd40 <readHoldingRegs+0xdc>)
 800ccd0:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800ccd2:	887b      	ldrh	r3, [r7, #2]
 800ccd4:	b2db      	uxtb	r3, r3
 800ccd6:	005b      	lsls	r3, r3, #1
 800ccd8:	b2da      	uxtb	r2, r3
 800ccda:	4b19      	ldr	r3, [pc, #100]	@ (800cd40 <readHoldingRegs+0xdc>)
 800ccdc:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800ccde:	2303      	movs	r3, #3
 800cce0:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800cce2:	2300      	movs	r3, #0
 800cce4:	607b      	str	r3, [r7, #4]
 800cce6:	e01b      	b.n	800cd20 <readHoldingRegs+0xbc>
	{
		TxData[indx++] = (Holding_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800cce8:	89fb      	ldrh	r3, [r7, #14]
 800ccea:	4a16      	ldr	r2, [pc, #88]	@ (800cd44 <readHoldingRegs+0xe0>)
 800ccec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ccf0:	0a1b      	lsrs	r3, r3, #8
 800ccf2:	b299      	uxth	r1, r3
 800ccf4:	68bb      	ldr	r3, [r7, #8]
 800ccf6:	1c5a      	adds	r2, r3, #1
 800ccf8:	60ba      	str	r2, [r7, #8]
 800ccfa:	b2c9      	uxtb	r1, r1
 800ccfc:	4a10      	ldr	r2, [pc, #64]	@ (800cd40 <readHoldingRegs+0xdc>)
 800ccfe:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Holding_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 800cd00:	89fb      	ldrh	r3, [r7, #14]
 800cd02:	4a10      	ldr	r2, [pc, #64]	@ (800cd44 <readHoldingRegs+0xe0>)
 800cd04:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800cd08:	68bb      	ldr	r3, [r7, #8]
 800cd0a:	1c5a      	adds	r2, r3, #1
 800cd0c:	60ba      	str	r2, [r7, #8]
 800cd0e:	b2c9      	uxtb	r1, r1
 800cd10:	4a0b      	ldr	r2, [pc, #44]	@ (800cd40 <readHoldingRegs+0xdc>)
 800cd12:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800cd14:	89fb      	ldrh	r3, [r7, #14]
 800cd16:	3301      	adds	r3, #1
 800cd18:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	3301      	adds	r3, #1
 800cd1e:	607b      	str	r3, [r7, #4]
 800cd20:	887b      	ldrh	r3, [r7, #2]
 800cd22:	687a      	ldr	r2, [r7, #4]
 800cd24:	429a      	cmp	r2, r3
 800cd26:	dbdf      	blt.n	800cce8 <readHoldingRegs+0x84>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800cd28:	68b9      	ldr	r1, [r7, #8]
 800cd2a:	4805      	ldr	r0, [pc, #20]	@ (800cd40 <readHoldingRegs+0xdc>)
 800cd2c:	f7ff ff4e 	bl	800cbcc <sendData>
	return 1;   // success
 800cd30:	2301      	movs	r3, #1
}
 800cd32:	4618      	mov	r0, r3
 800cd34:	3710      	adds	r7, #16
 800cd36:	46bd      	mov	sp, r7
 800cd38:	bd80      	pop	{r7, pc}
 800cd3a:	bf00      	nop
 800cd3c:	200022c0 	.word	0x200022c0
 800cd40:	200023c0 	.word	0x200023c0
 800cd44:	200024c0 	.word	0x200024c0

0800cd48 <readInputRegs>:

uint8_t readInputRegs (void)
{
 800cd48:	b580      	push	{r7, lr}
 800cd4a:	b084      	sub	sp, #16
 800cd4c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800cd4e:	4b34      	ldr	r3, [pc, #208]	@ (800ce20 <readInputRegs+0xd8>)
 800cd50:	789b      	ldrb	r3, [r3, #2]
 800cd52:	021b      	lsls	r3, r3, #8
 800cd54:	b21a      	sxth	r2, r3
 800cd56:	4b32      	ldr	r3, [pc, #200]	@ (800ce20 <readInputRegs+0xd8>)
 800cd58:	78db      	ldrb	r3, [r3, #3]
 800cd5a:	b21b      	sxth	r3, r3
 800cd5c:	4313      	orrs	r3, r2
 800cd5e:	b21b      	sxth	r3, r3
 800cd60:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800cd62:	4b2f      	ldr	r3, [pc, #188]	@ (800ce20 <readInputRegs+0xd8>)
 800cd64:	791b      	ldrb	r3, [r3, #4]
 800cd66:	021b      	lsls	r3, r3, #8
 800cd68:	b21a      	sxth	r2, r3
 800cd6a:	4b2d      	ldr	r3, [pc, #180]	@ (800ce20 <readInputRegs+0xd8>)
 800cd6c:	795b      	ldrb	r3, [r3, #5]
 800cd6e:	b21b      	sxth	r3, r3
 800cd70:	4313      	orrs	r3, r2
 800cd72:	b21b      	sxth	r3, r3
 800cd74:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 800cd76:	887b      	ldrh	r3, [r7, #2]
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d002      	beq.n	800cd82 <readInputRegs+0x3a>
 800cd7c:	887b      	ldrh	r3, [r7, #2]
 800cd7e:	2b7d      	cmp	r3, #125	@ 0x7d
 800cd80:	d904      	bls.n	800cd8c <readInputRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800cd82:	2003      	movs	r0, #3
 800cd84:	f7ff ff4e 	bl	800cc24 <modbusException>
		return 0;
 800cd88:	2300      	movs	r3, #0
 800cd8a:	e044      	b.n	800ce16 <readInputRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800cd8c:	89fa      	ldrh	r2, [r7, #14]
 800cd8e:	887b      	ldrh	r3, [r7, #2]
 800cd90:	4413      	add	r3, r2
 800cd92:	b29b      	uxth	r3, r3
 800cd94:	3b01      	subs	r3, #1
 800cd96:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800cd98:	883b      	ldrh	r3, [r7, #0]
 800cd9a:	2b31      	cmp	r3, #49	@ 0x31
 800cd9c:	d904      	bls.n	800cda8 <readInputRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800cd9e:	2002      	movs	r0, #2
 800cda0:	f7ff ff40 	bl	800cc24 <modbusException>
		return 0;
 800cda4:	2300      	movs	r3, #0
 800cda6:	e036      	b.n	800ce16 <readInputRegs+0xce>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800cda8:	4b1e      	ldr	r3, [pc, #120]	@ (800ce24 <readInputRegs+0xdc>)
 800cdaa:	2201      	movs	r2, #1
 800cdac:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800cdae:	4b1c      	ldr	r3, [pc, #112]	@ (800ce20 <readInputRegs+0xd8>)
 800cdb0:	785a      	ldrb	r2, [r3, #1]
 800cdb2:	4b1c      	ldr	r3, [pc, #112]	@ (800ce24 <readInputRegs+0xdc>)
 800cdb4:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800cdb6:	887b      	ldrh	r3, [r7, #2]
 800cdb8:	b2db      	uxtb	r3, r3
 800cdba:	005b      	lsls	r3, r3, #1
 800cdbc:	b2da      	uxtb	r2, r3
 800cdbe:	4b19      	ldr	r3, [pc, #100]	@ (800ce24 <readInputRegs+0xdc>)
 800cdc0:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800cdc2:	2303      	movs	r3, #3
 800cdc4:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	607b      	str	r3, [r7, #4]
 800cdca:	e01b      	b.n	800ce04 <readInputRegs+0xbc>
	{
		TxData[indx++] = (Input_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800cdcc:	89fb      	ldrh	r3, [r7, #14]
 800cdce:	4a16      	ldr	r2, [pc, #88]	@ (800ce28 <readInputRegs+0xe0>)
 800cdd0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cdd4:	0a1b      	lsrs	r3, r3, #8
 800cdd6:	b299      	uxth	r1, r3
 800cdd8:	68bb      	ldr	r3, [r7, #8]
 800cdda:	1c5a      	adds	r2, r3, #1
 800cddc:	60ba      	str	r2, [r7, #8]
 800cdde:	b2c9      	uxtb	r1, r1
 800cde0:	4a10      	ldr	r2, [pc, #64]	@ (800ce24 <readInputRegs+0xdc>)
 800cde2:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Input_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 800cde4:	89fb      	ldrh	r3, [r7, #14]
 800cde6:	4a10      	ldr	r2, [pc, #64]	@ (800ce28 <readInputRegs+0xe0>)
 800cde8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800cdec:	68bb      	ldr	r3, [r7, #8]
 800cdee:	1c5a      	adds	r2, r3, #1
 800cdf0:	60ba      	str	r2, [r7, #8]
 800cdf2:	b2c9      	uxtb	r1, r1
 800cdf4:	4a0b      	ldr	r2, [pc, #44]	@ (800ce24 <readInputRegs+0xdc>)
 800cdf6:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800cdf8:	89fb      	ldrh	r3, [r7, #14]
 800cdfa:	3301      	adds	r3, #1
 800cdfc:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	3301      	adds	r3, #1
 800ce02:	607b      	str	r3, [r7, #4]
 800ce04:	887b      	ldrh	r3, [r7, #2]
 800ce06:	687a      	ldr	r2, [r7, #4]
 800ce08:	429a      	cmp	r2, r3
 800ce0a:	dbdf      	blt.n	800cdcc <readInputRegs+0x84>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800ce0c:	68b9      	ldr	r1, [r7, #8]
 800ce0e:	4805      	ldr	r0, [pc, #20]	@ (800ce24 <readInputRegs+0xdc>)
 800ce10:	f7ff fedc 	bl	800cbcc <sendData>
	return 1;   // success
 800ce14:	2301      	movs	r3, #1
}
 800ce16:	4618      	mov	r0, r3
 800ce18:	3710      	adds	r7, #16
 800ce1a:	46bd      	mov	sp, r7
 800ce1c:	bd80      	pop	{r7, pc}
 800ce1e:	bf00      	nop
 800ce20:	200022c0 	.word	0x200022c0
 800ce24:	200023c0 	.word	0x200023c0
 800ce28:	2000258c 	.word	0x2000258c

0800ce2c <readCoils>:

uint8_t readCoils (void)
{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b088      	sub	sp, #32
 800ce30:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800ce32:	4b53      	ldr	r3, [pc, #332]	@ (800cf80 <readCoils+0x154>)
 800ce34:	789b      	ldrb	r3, [r3, #2]
 800ce36:	021b      	lsls	r3, r3, #8
 800ce38:	b21a      	sxth	r2, r3
 800ce3a:	4b51      	ldr	r3, [pc, #324]	@ (800cf80 <readCoils+0x154>)
 800ce3c:	78db      	ldrb	r3, [r3, #3]
 800ce3e:	b21b      	sxth	r3, r3
 800ce40:	4313      	orrs	r3, r2
 800ce42:	b21b      	sxth	r3, r3
 800ce44:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800ce46:	4b4e      	ldr	r3, [pc, #312]	@ (800cf80 <readCoils+0x154>)
 800ce48:	791b      	ldrb	r3, [r3, #4]
 800ce4a:	021b      	lsls	r3, r3, #8
 800ce4c:	b21a      	sxth	r2, r3
 800ce4e:	4b4c      	ldr	r3, [pc, #304]	@ (800cf80 <readCoils+0x154>)
 800ce50:	795b      	ldrb	r3, [r3, #5]
 800ce52:	b21b      	sxth	r3, r3
 800ce54:	4313      	orrs	r3, r2
 800ce56:	b21b      	sxth	r3, r3
 800ce58:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800ce5a:	893b      	ldrh	r3, [r7, #8]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d003      	beq.n	800ce68 <readCoils+0x3c>
 800ce60:	893b      	ldrh	r3, [r7, #8]
 800ce62:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800ce66:	d904      	bls.n	800ce72 <readCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800ce68:	2003      	movs	r0, #3
 800ce6a:	f7ff fedb 	bl	800cc24 <modbusException>
		return 0;
 800ce6e:	2300      	movs	r3, #0
 800ce70:	e081      	b.n	800cf76 <readCoils+0x14a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800ce72:	897a      	ldrh	r2, [r7, #10]
 800ce74:	893b      	ldrh	r3, [r7, #8]
 800ce76:	4413      	add	r3, r2
 800ce78:	b29b      	uxth	r3, r3
 800ce7a:	3b01      	subs	r3, #1
 800ce7c:	80fb      	strh	r3, [r7, #6]
	if (endAddr>499)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800ce7e:	88fb      	ldrh	r3, [r7, #6]
 800ce80:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800ce84:	d304      	bcc.n	800ce90 <readCoils+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800ce86:	2002      	movs	r0, #2
 800ce88:	f7ff fecc 	bl	800cc24 <modbusException>
		return 0;
 800ce8c:	2300      	movs	r3, #0
 800ce8e:	e072      	b.n	800cf76 <readCoils+0x14a>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800ce90:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ce94:	2100      	movs	r1, #0
 800ce96:	483b      	ldr	r0, [pc, #236]	@ (800cf84 <readCoils+0x158>)
 800ce98:	f000 fb58 	bl	800d54c <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800ce9c:	4b39      	ldr	r3, [pc, #228]	@ (800cf84 <readCoils+0x158>)
 800ce9e:	2201      	movs	r2, #1
 800cea0:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800cea2:	4b37      	ldr	r3, [pc, #220]	@ (800cf80 <readCoils+0x154>)
 800cea4:	785a      	ldrb	r2, [r3, #1]
 800cea6:	4b37      	ldr	r3, [pc, #220]	@ (800cf84 <readCoils+0x158>)
 800cea8:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 800ceaa:	893b      	ldrh	r3, [r7, #8]
 800ceac:	08db      	lsrs	r3, r3, #3
 800ceae:	b29b      	uxth	r3, r3
 800ceb0:	b2db      	uxtb	r3, r3
 800ceb2:	893a      	ldrh	r2, [r7, #8]
 800ceb4:	f002 0207 	and.w	r2, r2, #7
 800ceb8:	b292      	uxth	r2, r2
 800ceba:	2a00      	cmp	r2, #0
 800cebc:	bf14      	ite	ne
 800cebe:	2201      	movne	r2, #1
 800cec0:	2200      	moveq	r2, #0
 800cec2:	b2d2      	uxtb	r2, r2
 800cec4:	4413      	add	r3, r2
 800cec6:	b2da      	uxtb	r2, r3
 800cec8:	4b2e      	ldr	r3, [pc, #184]	@ (800cf84 <readCoils+0x158>)
 800ceca:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800cecc:	2303      	movs	r3, #3
 800cece:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 800ced0:	897b      	ldrh	r3, [r7, #10]
 800ced2:	08db      	lsrs	r3, r3, #3
 800ced4:	b29b      	uxth	r3, r3
 800ced6:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800ced8:	897b      	ldrh	r3, [r7, #10]
 800ceda:	f003 0307 	and.w	r3, r3, #7
 800cede:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 800cee0:	2300      	movs	r3, #0
 800cee2:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 800cee4:	2300      	movs	r3, #0
 800cee6:	60fb      	str	r3, [r7, #12]
 800cee8:	e033      	b.n	800cf52 <readCoils+0x126>
	{
		TxData[indx] |= ((Coils_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800ceea:	4a26      	ldr	r2, [pc, #152]	@ (800cf84 <readCoils+0x158>)
 800ceec:	69fb      	ldr	r3, [r7, #28]
 800ceee:	4413      	add	r3, r2
 800cef0:	781b      	ldrb	r3, [r3, #0]
 800cef2:	b25a      	sxtb	r2, r3
 800cef4:	4924      	ldr	r1, [pc, #144]	@ (800cf88 <readCoils+0x15c>)
 800cef6:	69bb      	ldr	r3, [r7, #24]
 800cef8:	440b      	add	r3, r1
 800cefa:	781b      	ldrb	r3, [r3, #0]
 800cefc:	4619      	mov	r1, r3
 800cefe:	8afb      	ldrh	r3, [r7, #22]
 800cf00:	fa41 f303 	asr.w	r3, r1, r3
 800cf04:	f003 0101 	and.w	r1, r3, #1
 800cf08:	693b      	ldr	r3, [r7, #16]
 800cf0a:	fa01 f303 	lsl.w	r3, r1, r3
 800cf0e:	b25b      	sxtb	r3, r3
 800cf10:	4313      	orrs	r3, r2
 800cf12:	b25b      	sxtb	r3, r3
 800cf14:	b2d9      	uxtb	r1, r3
 800cf16:	4a1b      	ldr	r2, [pc, #108]	@ (800cf84 <readCoils+0x158>)
 800cf18:	69fb      	ldr	r3, [r7, #28]
 800cf1a:	4413      	add	r3, r2
 800cf1c:	460a      	mov	r2, r1
 800cf1e:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 800cf20:	693b      	ldr	r3, [r7, #16]
 800cf22:	3301      	adds	r3, #1
 800cf24:	613b      	str	r3, [r7, #16]
 800cf26:	8afb      	ldrh	r3, [r7, #22]
 800cf28:	3301      	adds	r3, #1
 800cf2a:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800cf2c:	693b      	ldr	r3, [r7, #16]
 800cf2e:	2b07      	cmp	r3, #7
 800cf30:	dd04      	ble.n	800cf3c <readCoils+0x110>
		{
			indxPosition = 0;
 800cf32:	2300      	movs	r3, #0
 800cf34:	613b      	str	r3, [r7, #16]
			indx++;
 800cf36:	69fb      	ldr	r3, [r7, #28]
 800cf38:	3301      	adds	r3, #1
 800cf3a:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800cf3c:	8afb      	ldrh	r3, [r7, #22]
 800cf3e:	2b07      	cmp	r3, #7
 800cf40:	d904      	bls.n	800cf4c <readCoils+0x120>
		{
			bitPosition=0;
 800cf42:	2300      	movs	r3, #0
 800cf44:	82fb      	strh	r3, [r7, #22]
			startByte++;
 800cf46:	69bb      	ldr	r3, [r7, #24]
 800cf48:	3301      	adds	r3, #1
 800cf4a:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	3301      	adds	r3, #1
 800cf50:	60fb      	str	r3, [r7, #12]
 800cf52:	893b      	ldrh	r3, [r7, #8]
 800cf54:	68fa      	ldr	r2, [r7, #12]
 800cf56:	429a      	cmp	r2, r3
 800cf58:	dbc7      	blt.n	800ceea <readCoils+0xbe>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800cf5a:	893b      	ldrh	r3, [r7, #8]
 800cf5c:	f003 0307 	and.w	r3, r3, #7
 800cf60:	b29b      	uxth	r3, r3
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d002      	beq.n	800cf6c <readCoils+0x140>
 800cf66:	69fb      	ldr	r3, [r7, #28]
 800cf68:	3301      	adds	r3, #1
 800cf6a:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800cf6c:	69f9      	ldr	r1, [r7, #28]
 800cf6e:	4805      	ldr	r0, [pc, #20]	@ (800cf84 <readCoils+0x158>)
 800cf70:	f7ff fe2c 	bl	800cbcc <sendData>
	return 1;   // success
 800cf74:	2301      	movs	r3, #1
}
 800cf76:	4618      	mov	r0, r3
 800cf78:	3720      	adds	r7, #32
 800cf7a:	46bd      	mov	sp, r7
 800cf7c:	bd80      	pop	{r7, pc}
 800cf7e:	bf00      	nop
 800cf80:	200022c0 	.word	0x200022c0
 800cf84:	200023c0 	.word	0x200023c0
 800cf88:	20002524 	.word	0x20002524

0800cf8c <readInputs>:

uint8_t readInputs (void)
{
 800cf8c:	b580      	push	{r7, lr}
 800cf8e:	b088      	sub	sp, #32
 800cf90:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800cf92:	4b53      	ldr	r3, [pc, #332]	@ (800d0e0 <readInputs+0x154>)
 800cf94:	789b      	ldrb	r3, [r3, #2]
 800cf96:	021b      	lsls	r3, r3, #8
 800cf98:	b21a      	sxth	r2, r3
 800cf9a:	4b51      	ldr	r3, [pc, #324]	@ (800d0e0 <readInputs+0x154>)
 800cf9c:	78db      	ldrb	r3, [r3, #3]
 800cf9e:	b21b      	sxth	r3, r3
 800cfa0:	4313      	orrs	r3, r2
 800cfa2:	b21b      	sxth	r3, r3
 800cfa4:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800cfa6:	4b4e      	ldr	r3, [pc, #312]	@ (800d0e0 <readInputs+0x154>)
 800cfa8:	791b      	ldrb	r3, [r3, #4]
 800cfaa:	021b      	lsls	r3, r3, #8
 800cfac:	b21a      	sxth	r2, r3
 800cfae:	4b4c      	ldr	r3, [pc, #304]	@ (800d0e0 <readInputs+0x154>)
 800cfb0:	795b      	ldrb	r3, [r3, #5]
 800cfb2:	b21b      	sxth	r3, r3
 800cfb4:	4313      	orrs	r3, r2
 800cfb6:	b21b      	sxth	r3, r3
 800cfb8:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800cfba:	893b      	ldrh	r3, [r7, #8]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d003      	beq.n	800cfc8 <readInputs+0x3c>
 800cfc0:	893b      	ldrh	r3, [r7, #8]
 800cfc2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800cfc6:	d904      	bls.n	800cfd2 <readInputs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800cfc8:	2003      	movs	r0, #3
 800cfca:	f7ff fe2b 	bl	800cc24 <modbusException>
		return 0;
 800cfce:	2300      	movs	r3, #0
 800cfd0:	e081      	b.n	800d0d6 <readInputs+0x14a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800cfd2:	897a      	ldrh	r2, [r7, #10]
 800cfd4:	893b      	ldrh	r3, [r7, #8]
 800cfd6:	4413      	add	r3, r2
 800cfd8:	b29b      	uxth	r3, r3
 800cfda:	3b01      	subs	r3, #1
 800cfdc:	80fb      	strh	r3, [r7, #6]
	if (endAddr>599)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800cfde:	88fb      	ldrh	r3, [r7, #6]
 800cfe0:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 800cfe4:	d304      	bcc.n	800cff0 <readInputs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800cfe6:	2002      	movs	r0, #2
 800cfe8:	f7ff fe1c 	bl	800cc24 <modbusException>
		return 0;
 800cfec:	2300      	movs	r3, #0
 800cfee:	e072      	b.n	800d0d6 <readInputs+0x14a>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800cff0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cff4:	2100      	movs	r1, #0
 800cff6:	483b      	ldr	r0, [pc, #236]	@ (800d0e4 <readInputs+0x158>)
 800cff8:	f000 faa8 	bl	800d54c <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800cffc:	4b39      	ldr	r3, [pc, #228]	@ (800d0e4 <readInputs+0x158>)
 800cffe:	2201      	movs	r2, #1
 800d000:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800d002:	4b37      	ldr	r3, [pc, #220]	@ (800d0e0 <readInputs+0x154>)
 800d004:	785a      	ldrb	r2, [r3, #1]
 800d006:	4b37      	ldr	r3, [pc, #220]	@ (800d0e4 <readInputs+0x158>)
 800d008:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 800d00a:	893b      	ldrh	r3, [r7, #8]
 800d00c:	08db      	lsrs	r3, r3, #3
 800d00e:	b29b      	uxth	r3, r3
 800d010:	b2db      	uxtb	r3, r3
 800d012:	893a      	ldrh	r2, [r7, #8]
 800d014:	f002 0207 	and.w	r2, r2, #7
 800d018:	b292      	uxth	r2, r2
 800d01a:	2a00      	cmp	r2, #0
 800d01c:	bf14      	ite	ne
 800d01e:	2201      	movne	r2, #1
 800d020:	2200      	moveq	r2, #0
 800d022:	b2d2      	uxtb	r2, r2
 800d024:	4413      	add	r3, r2
 800d026:	b2da      	uxtb	r2, r3
 800d028:	4b2e      	ldr	r3, [pc, #184]	@ (800d0e4 <readInputs+0x158>)
 800d02a:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800d02c:	2303      	movs	r3, #3
 800d02e:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 800d030:	897b      	ldrh	r3, [r7, #10]
 800d032:	08db      	lsrs	r3, r3, #3
 800d034:	b29b      	uxth	r3, r3
 800d036:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800d038:	897b      	ldrh	r3, [r7, #10]
 800d03a:	f003 0307 	and.w	r3, r3, #7
 800d03e:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 800d040:	2300      	movs	r3, #0
 800d042:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 800d044:	2300      	movs	r3, #0
 800d046:	60fb      	str	r3, [r7, #12]
 800d048:	e033      	b.n	800d0b2 <readInputs+0x126>
	{
		TxData[indx] |= ((Inputs_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800d04a:	4a26      	ldr	r2, [pc, #152]	@ (800d0e4 <readInputs+0x158>)
 800d04c:	69fb      	ldr	r3, [r7, #28]
 800d04e:	4413      	add	r3, r2
 800d050:	781b      	ldrb	r3, [r3, #0]
 800d052:	b25a      	sxtb	r2, r3
 800d054:	4924      	ldr	r1, [pc, #144]	@ (800d0e8 <readInputs+0x15c>)
 800d056:	69bb      	ldr	r3, [r7, #24]
 800d058:	440b      	add	r3, r1
 800d05a:	781b      	ldrb	r3, [r3, #0]
 800d05c:	4619      	mov	r1, r3
 800d05e:	8afb      	ldrh	r3, [r7, #22]
 800d060:	fa41 f303 	asr.w	r3, r1, r3
 800d064:	f003 0101 	and.w	r1, r3, #1
 800d068:	693b      	ldr	r3, [r7, #16]
 800d06a:	fa01 f303 	lsl.w	r3, r1, r3
 800d06e:	b25b      	sxtb	r3, r3
 800d070:	4313      	orrs	r3, r2
 800d072:	b25b      	sxtb	r3, r3
 800d074:	b2d9      	uxtb	r1, r3
 800d076:	4a1b      	ldr	r2, [pc, #108]	@ (800d0e4 <readInputs+0x158>)
 800d078:	69fb      	ldr	r3, [r7, #28]
 800d07a:	4413      	add	r3, r2
 800d07c:	460a      	mov	r2, r1
 800d07e:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 800d080:	693b      	ldr	r3, [r7, #16]
 800d082:	3301      	adds	r3, #1
 800d084:	613b      	str	r3, [r7, #16]
 800d086:	8afb      	ldrh	r3, [r7, #22]
 800d088:	3301      	adds	r3, #1
 800d08a:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800d08c:	693b      	ldr	r3, [r7, #16]
 800d08e:	2b07      	cmp	r3, #7
 800d090:	dd04      	ble.n	800d09c <readInputs+0x110>
		{
			indxPosition = 0;
 800d092:	2300      	movs	r3, #0
 800d094:	613b      	str	r3, [r7, #16]
			indx++;
 800d096:	69fb      	ldr	r3, [r7, #28]
 800d098:	3301      	adds	r3, #1
 800d09a:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800d09c:	8afb      	ldrh	r3, [r7, #22]
 800d09e:	2b07      	cmp	r3, #7
 800d0a0:	d904      	bls.n	800d0ac <readInputs+0x120>
		{
			bitPosition=0;
 800d0a2:	2300      	movs	r3, #0
 800d0a4:	82fb      	strh	r3, [r7, #22]
			startByte++;
 800d0a6:	69bb      	ldr	r3, [r7, #24]
 800d0a8:	3301      	adds	r3, #1
 800d0aa:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	3301      	adds	r3, #1
 800d0b0:	60fb      	str	r3, [r7, #12]
 800d0b2:	893b      	ldrh	r3, [r7, #8]
 800d0b4:	68fa      	ldr	r2, [r7, #12]
 800d0b6:	429a      	cmp	r2, r3
 800d0b8:	dbc7      	blt.n	800d04a <readInputs+0xbe>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800d0ba:	893b      	ldrh	r3, [r7, #8]
 800d0bc:	f003 0307 	and.w	r3, r3, #7
 800d0c0:	b29b      	uxth	r3, r3
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d002      	beq.n	800d0cc <readInputs+0x140>
 800d0c6:	69fb      	ldr	r3, [r7, #28]
 800d0c8:	3301      	adds	r3, #1
 800d0ca:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800d0cc:	69f9      	ldr	r1, [r7, #28]
 800d0ce:	4805      	ldr	r0, [pc, #20]	@ (800d0e4 <readInputs+0x158>)
 800d0d0:	f7ff fd7c 	bl	800cbcc <sendData>
	return 1;   // success
 800d0d4:	2301      	movs	r3, #1
}
 800d0d6:	4618      	mov	r0, r3
 800d0d8:	3720      	adds	r7, #32
 800d0da:	46bd      	mov	sp, r7
 800d0dc:	bd80      	pop	{r7, pc}
 800d0de:	bf00      	nop
 800d0e0:	200022c0 	.word	0x200022c0
 800d0e4:	200023c0 	.word	0x200023c0
 800d0e8:	20002558 	.word	0x20002558

0800d0ec <writeHoldingRegs>:

uint8_t writeHoldingRegs (void)
{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	b084      	sub	sp, #16
 800d0f0:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800d0f2:	4b39      	ldr	r3, [pc, #228]	@ (800d1d8 <writeHoldingRegs+0xec>)
 800d0f4:	789b      	ldrb	r3, [r3, #2]
 800d0f6:	021b      	lsls	r3, r3, #8
 800d0f8:	b21a      	sxth	r2, r3
 800d0fa:	4b37      	ldr	r3, [pc, #220]	@ (800d1d8 <writeHoldingRegs+0xec>)
 800d0fc:	78db      	ldrb	r3, [r3, #3]
 800d0fe:	b21b      	sxth	r3, r3
 800d100:	4313      	orrs	r3, r2
 800d102:	b21b      	sxth	r3, r3
 800d104:	81fb      	strh	r3, [r7, #14]
    uint8_t indx = 7;  // we need to keep track of index in RxData
 800d106:	2307      	movs	r3, #7
 800d108:	737b      	strb	r3, [r7, #13]
	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800d10a:	4b33      	ldr	r3, [pc, #204]	@ (800d1d8 <writeHoldingRegs+0xec>)
 800d10c:	791b      	ldrb	r3, [r3, #4]
 800d10e:	021b      	lsls	r3, r3, #8
 800d110:	b21a      	sxth	r2, r3
 800d112:	4b31      	ldr	r3, [pc, #196]	@ (800d1d8 <writeHoldingRegs+0xec>)
 800d114:	795b      	ldrb	r3, [r3, #5]
 800d116:	b21b      	sxth	r3, r3
 800d118:	4313      	orrs	r3, r2
 800d11a:	b21b      	sxth	r3, r3
 800d11c:	80fb      	strh	r3, [r7, #6]
	if ((numRegs<1)||(numRegs>123))  // maximum no. of Registers as per the PDF
 800d11e:	88fb      	ldrh	r3, [r7, #6]
 800d120:	2b00      	cmp	r3, #0
 800d122:	d002      	beq.n	800d12a <writeHoldingRegs+0x3e>
 800d124:	88fb      	ldrh	r3, [r7, #6]
 800d126:	2b7b      	cmp	r3, #123	@ 0x7b
 800d128:	d904      	bls.n	800d134 <writeHoldingRegs+0x48>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800d12a:	2003      	movs	r0, #3
 800d12c:	f7ff fd7a 	bl	800cc24 <modbusException>
		return 0;
 800d130:	2300      	movs	r3, #0
 800d132:	e04c      	b.n	800d1ce <writeHoldingRegs+0xe2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800d134:	89fa      	ldrh	r2, [r7, #14]
 800d136:	88fb      	ldrh	r3, [r7, #6]
 800d138:	4413      	add	r3, r2
 800d13a:	b29b      	uxth	r3, r3
 800d13c:	3b01      	subs	r3, #1
 800d13e:	80bb      	strh	r3, [r7, #4]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800d140:	88bb      	ldrh	r3, [r7, #4]
 800d142:	2b31      	cmp	r3, #49	@ 0x31
 800d144:	d904      	bls.n	800d150 <writeHoldingRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800d146:	2002      	movs	r0, #2
 800d148:	f7ff fd6c 	bl	800cc24 <modbusException>
		return 0;
 800d14c:	2300      	movs	r3, #0
 800d14e:	e03e      	b.n	800d1ce <writeHoldingRegs+0xe2>
	/* start saving 16 bit data
	 * Data starts from RxData[7] and we need to combine 2 bytes together
	 * 16 bit Data = firstByte<<8|secondByte
	 */

	for (int i=0; i<numRegs; i++)
 800d150:	2300      	movs	r3, #0
 800d152:	60bb      	str	r3, [r7, #8]
 800d154:	e01b      	b.n	800d18e <writeHoldingRegs+0xa2>
	{
		Holding_Registers_Database[startAddr++] = (RxData[indx++]<<8)|RxData[indx++];
 800d156:	7b7b      	ldrb	r3, [r7, #13]
 800d158:	1c5a      	adds	r2, r3, #1
 800d15a:	737a      	strb	r2, [r7, #13]
 800d15c:	461a      	mov	r2, r3
 800d15e:	4b1e      	ldr	r3, [pc, #120]	@ (800d1d8 <writeHoldingRegs+0xec>)
 800d160:	5c9b      	ldrb	r3, [r3, r2]
 800d162:	021b      	lsls	r3, r3, #8
 800d164:	b21a      	sxth	r2, r3
 800d166:	7b7b      	ldrb	r3, [r7, #13]
 800d168:	1c59      	adds	r1, r3, #1
 800d16a:	7379      	strb	r1, [r7, #13]
 800d16c:	4619      	mov	r1, r3
 800d16e:	4b1a      	ldr	r3, [pc, #104]	@ (800d1d8 <writeHoldingRegs+0xec>)
 800d170:	5c5b      	ldrb	r3, [r3, r1]
 800d172:	b21b      	sxth	r3, r3
 800d174:	4313      	orrs	r3, r2
 800d176:	b219      	sxth	r1, r3
 800d178:	89fb      	ldrh	r3, [r7, #14]
 800d17a:	1c5a      	adds	r2, r3, #1
 800d17c:	81fa      	strh	r2, [r7, #14]
 800d17e:	461a      	mov	r2, r3
 800d180:	b289      	uxth	r1, r1
 800d182:	4b16      	ldr	r3, [pc, #88]	@ (800d1dc <writeHoldingRegs+0xf0>)
 800d184:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i=0; i<numRegs; i++)
 800d188:	68bb      	ldr	r3, [r7, #8]
 800d18a:	3301      	adds	r3, #1
 800d18c:	60bb      	str	r3, [r7, #8]
 800d18e:	88fb      	ldrh	r3, [r7, #6]
 800d190:	68ba      	ldr	r2, [r7, #8]
 800d192:	429a      	cmp	r2, r3
 800d194:	dbdf      	blt.n	800d156 <writeHoldingRegs+0x6a>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | num of Regs    | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES      | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800d196:	4b12      	ldr	r3, [pc, #72]	@ (800d1e0 <writeHoldingRegs+0xf4>)
 800d198:	2201      	movs	r2, #1
 800d19a:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800d19c:	4b0e      	ldr	r3, [pc, #56]	@ (800d1d8 <writeHoldingRegs+0xec>)
 800d19e:	785a      	ldrb	r2, [r3, #1]
 800d1a0:	4b0f      	ldr	r3, [pc, #60]	@ (800d1e0 <writeHoldingRegs+0xf4>)
 800d1a2:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800d1a4:	4b0c      	ldr	r3, [pc, #48]	@ (800d1d8 <writeHoldingRegs+0xec>)
 800d1a6:	789a      	ldrb	r2, [r3, #2]
 800d1a8:	4b0d      	ldr	r3, [pc, #52]	@ (800d1e0 <writeHoldingRegs+0xf4>)
 800d1aa:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800d1ac:	4b0a      	ldr	r3, [pc, #40]	@ (800d1d8 <writeHoldingRegs+0xec>)
 800d1ae:	78da      	ldrb	r2, [r3, #3]
 800d1b0:	4b0b      	ldr	r3, [pc, #44]	@ (800d1e0 <writeHoldingRegs+0xf4>)
 800d1b2:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of Regs HIGH Byte
 800d1b4:	4b08      	ldr	r3, [pc, #32]	@ (800d1d8 <writeHoldingRegs+0xec>)
 800d1b6:	791a      	ldrb	r2, [r3, #4]
 800d1b8:	4b09      	ldr	r3, [pc, #36]	@ (800d1e0 <writeHoldingRegs+0xf4>)
 800d1ba:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of Regs LOW Byte
 800d1bc:	4b06      	ldr	r3, [pc, #24]	@ (800d1d8 <writeHoldingRegs+0xec>)
 800d1be:	795a      	ldrb	r2, [r3, #5]
 800d1c0:	4b07      	ldr	r3, [pc, #28]	@ (800d1e0 <writeHoldingRegs+0xf4>)
 800d1c2:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800d1c4:	2106      	movs	r1, #6
 800d1c6:	4806      	ldr	r0, [pc, #24]	@ (800d1e0 <writeHoldingRegs+0xf4>)
 800d1c8:	f7ff fd00 	bl	800cbcc <sendData>
	return 1;   // success
 800d1cc:	2301      	movs	r3, #1
}
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	3710      	adds	r7, #16
 800d1d2:	46bd      	mov	sp, r7
 800d1d4:	bd80      	pop	{r7, pc}
 800d1d6:	bf00      	nop
 800d1d8:	200022c0 	.word	0x200022c0
 800d1dc:	200024c0 	.word	0x200024c0
 800d1e0:	200023c0 	.word	0x200023c0

0800d1e4 <writeSingleReg>:

uint8_t writeSingleReg (void)
{
 800d1e4:	b580      	push	{r7, lr}
 800d1e6:	b082      	sub	sp, #8
 800d1e8:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800d1ea:	4b20      	ldr	r3, [pc, #128]	@ (800d26c <writeSingleReg+0x88>)
 800d1ec:	789b      	ldrb	r3, [r3, #2]
 800d1ee:	021b      	lsls	r3, r3, #8
 800d1f0:	b21a      	sxth	r2, r3
 800d1f2:	4b1e      	ldr	r3, [pc, #120]	@ (800d26c <writeSingleReg+0x88>)
 800d1f4:	78db      	ldrb	r3, [r3, #3]
 800d1f6:	b21b      	sxth	r3, r3
 800d1f8:	4313      	orrs	r3, r2
 800d1fa:	b21b      	sxth	r3, r3
 800d1fc:	80fb      	strh	r3, [r7, #6]

	if (startAddr>49)  // The Register Address can not be more than 49 as we only have record of 50 Registers in total
 800d1fe:	88fb      	ldrh	r3, [r7, #6]
 800d200:	2b31      	cmp	r3, #49	@ 0x31
 800d202:	d904      	bls.n	800d20e <writeSingleReg+0x2a>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800d204:	2002      	movs	r0, #2
 800d206:	f7ff fd0d 	bl	800cc24 <modbusException>
		return 0;
 800d20a:	2300      	movs	r3, #0
 800d20c:	e029      	b.n	800d262 <writeSingleReg+0x7e>

	/* Save the 16 bit data
	 * Data is the combination of 2 bytes, RxData[4] and RxData[5]
	 */

	Holding_Registers_Database[startAddr] = (RxData[4]<<8)|RxData[5];
 800d20e:	4b17      	ldr	r3, [pc, #92]	@ (800d26c <writeSingleReg+0x88>)
 800d210:	791b      	ldrb	r3, [r3, #4]
 800d212:	021b      	lsls	r3, r3, #8
 800d214:	b21a      	sxth	r2, r3
 800d216:	4b15      	ldr	r3, [pc, #84]	@ (800d26c <writeSingleReg+0x88>)
 800d218:	795b      	ldrb	r3, [r3, #5]
 800d21a:	b21b      	sxth	r3, r3
 800d21c:	4313      	orrs	r3, r2
 800d21e:	b21a      	sxth	r2, r3
 800d220:	88fb      	ldrh	r3, [r7, #6]
 800d222:	b291      	uxth	r1, r2
 800d224:	4a12      	ldr	r2, [pc, #72]	@ (800d270 <writeSingleReg+0x8c>)
 800d226:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800d22a:	4b12      	ldr	r3, [pc, #72]	@ (800d274 <writeSingleReg+0x90>)
 800d22c:	2201      	movs	r2, #1
 800d22e:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800d230:	4b0e      	ldr	r3, [pc, #56]	@ (800d26c <writeSingleReg+0x88>)
 800d232:	785a      	ldrb	r2, [r3, #1]
 800d234:	4b0f      	ldr	r3, [pc, #60]	@ (800d274 <writeSingleReg+0x90>)
 800d236:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800d238:	4b0c      	ldr	r3, [pc, #48]	@ (800d26c <writeSingleReg+0x88>)
 800d23a:	789a      	ldrb	r2, [r3, #2]
 800d23c:	4b0d      	ldr	r3, [pc, #52]	@ (800d274 <writeSingleReg+0x90>)
 800d23e:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800d240:	4b0a      	ldr	r3, [pc, #40]	@ (800d26c <writeSingleReg+0x88>)
 800d242:	78da      	ldrb	r2, [r3, #3]
 800d244:	4b0b      	ldr	r3, [pc, #44]	@ (800d274 <writeSingleReg+0x90>)
 800d246:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Reg Data HIGH Byte
 800d248:	4b08      	ldr	r3, [pc, #32]	@ (800d26c <writeSingleReg+0x88>)
 800d24a:	791a      	ldrb	r2, [r3, #4]
 800d24c:	4b09      	ldr	r3, [pc, #36]	@ (800d274 <writeSingleReg+0x90>)
 800d24e:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Reg Data LOW  Byte
 800d250:	4b06      	ldr	r3, [pc, #24]	@ (800d26c <writeSingleReg+0x88>)
 800d252:	795a      	ldrb	r2, [r3, #5]
 800d254:	4b07      	ldr	r3, [pc, #28]	@ (800d274 <writeSingleReg+0x90>)
 800d256:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800d258:	2106      	movs	r1, #6
 800d25a:	4806      	ldr	r0, [pc, #24]	@ (800d274 <writeSingleReg+0x90>)
 800d25c:	f7ff fcb6 	bl	800cbcc <sendData>
	return 1;   // success
 800d260:	2301      	movs	r3, #1
}
 800d262:	4618      	mov	r0, r3
 800d264:	3708      	adds	r7, #8
 800d266:	46bd      	mov	sp, r7
 800d268:	bd80      	pop	{r7, pc}
 800d26a:	bf00      	nop
 800d26c:	200022c0 	.word	0x200022c0
 800d270:	200024c0 	.word	0x200024c0
 800d274:	200023c0 	.word	0x200023c0

0800d278 <writeSingleCoil>:

uint8_t writeSingleCoil (void)
{
 800d278:	b580      	push	{r7, lr}
 800d27a:	b084      	sub	sp, #16
 800d27c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800d27e:	4b39      	ldr	r3, [pc, #228]	@ (800d364 <writeSingleCoil+0xec>)
 800d280:	789b      	ldrb	r3, [r3, #2]
 800d282:	021b      	lsls	r3, r3, #8
 800d284:	b21a      	sxth	r2, r3
 800d286:	4b37      	ldr	r3, [pc, #220]	@ (800d364 <writeSingleCoil+0xec>)
 800d288:	78db      	ldrb	r3, [r3, #3]
 800d28a:	b21b      	sxth	r3, r3
 800d28c:	4313      	orrs	r3, r2
 800d28e:	b21b      	sxth	r3, r3
 800d290:	81fb      	strh	r3, [r7, #14]

	if (startAddr>499)  // The Coil Address can not be more than 199 as we only have record of 200 Coils in total
 800d292:	89fb      	ldrh	r3, [r7, #14]
 800d294:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800d298:	d304      	bcc.n	800d2a4 <writeSingleCoil+0x2c>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800d29a:	2002      	movs	r0, #2
 800d29c:	f7ff fcc2 	bl	800cc24 <modbusException>
		return 0;
 800d2a0:	2300      	movs	r3, #0
 800d2a2:	e05a      	b.n	800d35a <writeSingleCoil+0xe2>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 800d2a4:	89fb      	ldrh	r3, [r7, #14]
 800d2a6:	08db      	lsrs	r3, r3, #3
 800d2a8:	b29b      	uxth	r3, r3
 800d2aa:	60bb      	str	r3, [r7, #8]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800d2ac:	89fb      	ldrh	r3, [r7, #14]
 800d2ae:	f003 0307 	and.w	r3, r3, #7
 800d2b2:	80fb      	strh	r3, [r7, #6]
	 * A value of FF 00 hex requests the coil to be ON.
	 * A value of 00 00 requests it to be OFF.
	 * All other values are illegal and will not affect the coil.
	 */

	if ((RxData[4] == 0xFF) && (RxData[5] == 0x00))
 800d2b4:	4b2b      	ldr	r3, [pc, #172]	@ (800d364 <writeSingleCoil+0xec>)
 800d2b6:	791b      	ldrb	r3, [r3, #4]
 800d2b8:	2bff      	cmp	r3, #255	@ 0xff
 800d2ba:	d116      	bne.n	800d2ea <writeSingleCoil+0x72>
 800d2bc:	4b29      	ldr	r3, [pc, #164]	@ (800d364 <writeSingleCoil+0xec>)
 800d2be:	795b      	ldrb	r3, [r3, #5]
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d112      	bne.n	800d2ea <writeSingleCoil+0x72>
	{
		Coils_Database[startByte] |= 1<<bitPosition; // Replace that bit with 1
 800d2c4:	4a28      	ldr	r2, [pc, #160]	@ (800d368 <writeSingleCoil+0xf0>)
 800d2c6:	68bb      	ldr	r3, [r7, #8]
 800d2c8:	4413      	add	r3, r2
 800d2ca:	781b      	ldrb	r3, [r3, #0]
 800d2cc:	b25a      	sxtb	r2, r3
 800d2ce:	88fb      	ldrh	r3, [r7, #6]
 800d2d0:	2101      	movs	r1, #1
 800d2d2:	fa01 f303 	lsl.w	r3, r1, r3
 800d2d6:	b25b      	sxtb	r3, r3
 800d2d8:	4313      	orrs	r3, r2
 800d2da:	b25b      	sxtb	r3, r3
 800d2dc:	b2d9      	uxtb	r1, r3
 800d2de:	4a22      	ldr	r2, [pc, #136]	@ (800d368 <writeSingleCoil+0xf0>)
 800d2e0:	68bb      	ldr	r3, [r7, #8]
 800d2e2:	4413      	add	r3, r2
 800d2e4:	460a      	mov	r2, r1
 800d2e6:	701a      	strb	r2, [r3, #0]
 800d2e8:	e01b      	b.n	800d322 <writeSingleCoil+0xaa>
	}

	else if ((RxData[4] == 0x00) && (RxData[5] == 0x00))
 800d2ea:	4b1e      	ldr	r3, [pc, #120]	@ (800d364 <writeSingleCoil+0xec>)
 800d2ec:	791b      	ldrb	r3, [r3, #4]
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d117      	bne.n	800d322 <writeSingleCoil+0xaa>
 800d2f2:	4b1c      	ldr	r3, [pc, #112]	@ (800d364 <writeSingleCoil+0xec>)
 800d2f4:	795b      	ldrb	r3, [r3, #5]
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d113      	bne.n	800d322 <writeSingleCoil+0xaa>
	{
		Coils_Database[startByte] &= ~(1<<bitPosition); // Replace that bit with 0
 800d2fa:	4a1b      	ldr	r2, [pc, #108]	@ (800d368 <writeSingleCoil+0xf0>)
 800d2fc:	68bb      	ldr	r3, [r7, #8]
 800d2fe:	4413      	add	r3, r2
 800d300:	781b      	ldrb	r3, [r3, #0]
 800d302:	b25a      	sxtb	r2, r3
 800d304:	88fb      	ldrh	r3, [r7, #6]
 800d306:	2101      	movs	r1, #1
 800d308:	fa01 f303 	lsl.w	r3, r1, r3
 800d30c:	b25b      	sxtb	r3, r3
 800d30e:	43db      	mvns	r3, r3
 800d310:	b25b      	sxtb	r3, r3
 800d312:	4013      	ands	r3, r2
 800d314:	b25b      	sxtb	r3, r3
 800d316:	b2d9      	uxtb	r1, r3
 800d318:	4a13      	ldr	r2, [pc, #76]	@ (800d368 <writeSingleCoil+0xf0>)
 800d31a:	68bb      	ldr	r3, [r7, #8]
 800d31c:	4413      	add	r3, r2
 800d31e:	460a      	mov	r2, r1
 800d320:	701a      	strb	r2, [r3, #0]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800d322:	4b12      	ldr	r3, [pc, #72]	@ (800d36c <writeSingleCoil+0xf4>)
 800d324:	2201      	movs	r2, #1
 800d326:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800d328:	4b0e      	ldr	r3, [pc, #56]	@ (800d364 <writeSingleCoil+0xec>)
 800d32a:	785a      	ldrb	r2, [r3, #1]
 800d32c:	4b0f      	ldr	r3, [pc, #60]	@ (800d36c <writeSingleCoil+0xf4>)
 800d32e:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800d330:	4b0c      	ldr	r3, [pc, #48]	@ (800d364 <writeSingleCoil+0xec>)
 800d332:	789a      	ldrb	r2, [r3, #2]
 800d334:	4b0d      	ldr	r3, [pc, #52]	@ (800d36c <writeSingleCoil+0xf4>)
 800d336:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800d338:	4b0a      	ldr	r3, [pc, #40]	@ (800d364 <writeSingleCoil+0xec>)
 800d33a:	78da      	ldrb	r2, [r3, #3]
 800d33c:	4b0b      	ldr	r3, [pc, #44]	@ (800d36c <writeSingleCoil+0xf4>)
 800d33e:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Coil Data HIGH Byte
 800d340:	4b08      	ldr	r3, [pc, #32]	@ (800d364 <writeSingleCoil+0xec>)
 800d342:	791a      	ldrb	r2, [r3, #4]
 800d344:	4b09      	ldr	r3, [pc, #36]	@ (800d36c <writeSingleCoil+0xf4>)
 800d346:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Coil Data LOW  Byte
 800d348:	4b06      	ldr	r3, [pc, #24]	@ (800d364 <writeSingleCoil+0xec>)
 800d34a:	795a      	ldrb	r2, [r3, #5]
 800d34c:	4b07      	ldr	r3, [pc, #28]	@ (800d36c <writeSingleCoil+0xf4>)
 800d34e:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800d350:	2106      	movs	r1, #6
 800d352:	4806      	ldr	r0, [pc, #24]	@ (800d36c <writeSingleCoil+0xf4>)
 800d354:	f7ff fc3a 	bl	800cbcc <sendData>
	return 1;   // success
 800d358:	2301      	movs	r3, #1
}
 800d35a:	4618      	mov	r0, r3
 800d35c:	3710      	adds	r7, #16
 800d35e:	46bd      	mov	sp, r7
 800d360:	bd80      	pop	{r7, pc}
 800d362:	bf00      	nop
 800d364:	200022c0 	.word	0x200022c0
 800d368:	20002524 	.word	0x20002524
 800d36c:	200023c0 	.word	0x200023c0

0800d370 <writeMultiCoils>:

uint8_t writeMultiCoils (void)
{
 800d370:	b580      	push	{r7, lr}
 800d372:	b088      	sub	sp, #32
 800d374:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800d376:	4b57      	ldr	r3, [pc, #348]	@ (800d4d4 <writeMultiCoils+0x164>)
 800d378:	789b      	ldrb	r3, [r3, #2]
 800d37a:	021b      	lsls	r3, r3, #8
 800d37c:	b21a      	sxth	r2, r3
 800d37e:	4b55      	ldr	r3, [pc, #340]	@ (800d4d4 <writeMultiCoils+0x164>)
 800d380:	78db      	ldrb	r3, [r3, #3]
 800d382:	b21b      	sxth	r3, r3
 800d384:	4313      	orrs	r3, r2
 800d386:	b21b      	sxth	r3, r3
 800d388:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800d38a:	4b52      	ldr	r3, [pc, #328]	@ (800d4d4 <writeMultiCoils+0x164>)
 800d38c:	791b      	ldrb	r3, [r3, #4]
 800d38e:	021b      	lsls	r3, r3, #8
 800d390:	b21a      	sxth	r2, r3
 800d392:	4b50      	ldr	r3, [pc, #320]	@ (800d4d4 <writeMultiCoils+0x164>)
 800d394:	795b      	ldrb	r3, [r3, #5]
 800d396:	b21b      	sxth	r3, r3
 800d398:	4313      	orrs	r3, r2
 800d39a:	b21b      	sxth	r3, r3
 800d39c:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>1968))  // maximum no. of coils as per the PDF
 800d39e:	893b      	ldrh	r3, [r7, #8]
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d003      	beq.n	800d3ac <writeMultiCoils+0x3c>
 800d3a4:	893b      	ldrh	r3, [r7, #8]
 800d3a6:	f5b3 6ff6 	cmp.w	r3, #1968	@ 0x7b0
 800d3aa:	d904      	bls.n	800d3b6 <writeMultiCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800d3ac:	2003      	movs	r0, #3
 800d3ae:	f7ff fc39 	bl	800cc24 <modbusException>
		return 0;
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	e089      	b.n	800d4ca <writeMultiCoils+0x15a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800d3b6:	897a      	ldrh	r2, [r7, #10]
 800d3b8:	893b      	ldrh	r3, [r7, #8]
 800d3ba:	4413      	add	r3, r2
 800d3bc:	b29b      	uxth	r3, r3
 800d3be:	3b01      	subs	r3, #1
 800d3c0:	80fb      	strh	r3, [r7, #6]
	if (endAddr>499)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800d3c2:	88fb      	ldrh	r3, [r7, #6]
 800d3c4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800d3c8:	d304      	bcc.n	800d3d4 <writeMultiCoils+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800d3ca:	2002      	movs	r0, #2
 800d3cc:	f7ff fc2a 	bl	800cc24 <modbusException>
		return 0;
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	e07a      	b.n	800d4ca <writeMultiCoils+0x15a>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 800d3d4:	897b      	ldrh	r3, [r7, #10]
 800d3d6:	08db      	lsrs	r3, r3, #3
 800d3d8:	b29b      	uxth	r3, r3
 800d3da:	61fb      	str	r3, [r7, #28]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800d3dc:	897b      	ldrh	r3, [r7, #10]
 800d3de:	f003 0307 	and.w	r3, r3, #7
 800d3e2:	837b      	strh	r3, [r7, #26]
	int indxPosition = 0;  // The shift position in the current indx of the RxData buffer
 800d3e4:	2300      	movs	r3, #0
 800d3e6:	617b      	str	r3, [r7, #20]

	int indx = 7;  // we need to keep track of index in RxData
 800d3e8:	2307      	movs	r3, #7
 800d3ea:	613b      	str	r3, [r7, #16]
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy from the next byte of the RxData
	 * This keeps going until the number of coils required have been modified
	 */

	// Modify the bits as per the Byte received
	for (int i=0; i<numCoils; i++)
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	60fb      	str	r3, [r7, #12]
 800d3f0:	e04b      	b.n	800d48a <writeMultiCoils+0x11a>
	{
		if (((RxData[indx]>>indxPosition)&0x01) == 1)
 800d3f2:	4a38      	ldr	r2, [pc, #224]	@ (800d4d4 <writeMultiCoils+0x164>)
 800d3f4:	693b      	ldr	r3, [r7, #16]
 800d3f6:	4413      	add	r3, r2
 800d3f8:	781b      	ldrb	r3, [r3, #0]
 800d3fa:	461a      	mov	r2, r3
 800d3fc:	697b      	ldr	r3, [r7, #20]
 800d3fe:	fa42 f303 	asr.w	r3, r2, r3
 800d402:	f003 0301 	and.w	r3, r3, #1
 800d406:	2b00      	cmp	r3, #0
 800d408:	d012      	beq.n	800d430 <writeMultiCoils+0xc0>
		{
			Coils_Database[startByte] |= 1<<bitPosition;  // replace that bit with 1
 800d40a:	4a33      	ldr	r2, [pc, #204]	@ (800d4d8 <writeMultiCoils+0x168>)
 800d40c:	69fb      	ldr	r3, [r7, #28]
 800d40e:	4413      	add	r3, r2
 800d410:	781b      	ldrb	r3, [r3, #0]
 800d412:	b25a      	sxtb	r2, r3
 800d414:	8b7b      	ldrh	r3, [r7, #26]
 800d416:	2101      	movs	r1, #1
 800d418:	fa01 f303 	lsl.w	r3, r1, r3
 800d41c:	b25b      	sxtb	r3, r3
 800d41e:	4313      	orrs	r3, r2
 800d420:	b25b      	sxtb	r3, r3
 800d422:	b2d9      	uxtb	r1, r3
 800d424:	4a2c      	ldr	r2, [pc, #176]	@ (800d4d8 <writeMultiCoils+0x168>)
 800d426:	69fb      	ldr	r3, [r7, #28]
 800d428:	4413      	add	r3, r2
 800d42a:	460a      	mov	r2, r1
 800d42c:	701a      	strb	r2, [r3, #0]
 800d42e:	e013      	b.n	800d458 <writeMultiCoils+0xe8>
		}
		else
		{
			Coils_Database[startByte] &= ~(1<<bitPosition);  // replace that bit with 0
 800d430:	4a29      	ldr	r2, [pc, #164]	@ (800d4d8 <writeMultiCoils+0x168>)
 800d432:	69fb      	ldr	r3, [r7, #28]
 800d434:	4413      	add	r3, r2
 800d436:	781b      	ldrb	r3, [r3, #0]
 800d438:	b25a      	sxtb	r2, r3
 800d43a:	8b7b      	ldrh	r3, [r7, #26]
 800d43c:	2101      	movs	r1, #1
 800d43e:	fa01 f303 	lsl.w	r3, r1, r3
 800d442:	b25b      	sxtb	r3, r3
 800d444:	43db      	mvns	r3, r3
 800d446:	b25b      	sxtb	r3, r3
 800d448:	4013      	ands	r3, r2
 800d44a:	b25b      	sxtb	r3, r3
 800d44c:	b2d9      	uxtb	r1, r3
 800d44e:	4a22      	ldr	r2, [pc, #136]	@ (800d4d8 <writeMultiCoils+0x168>)
 800d450:	69fb      	ldr	r3, [r7, #28]
 800d452:	4413      	add	r3, r2
 800d454:	460a      	mov	r2, r1
 800d456:	701a      	strb	r2, [r3, #0]
		}

		bitPosition++; indxPosition++;
 800d458:	8b7b      	ldrh	r3, [r7, #26]
 800d45a:	3301      	adds	r3, #1
 800d45c:	837b      	strh	r3, [r7, #26]
 800d45e:	697b      	ldr	r3, [r7, #20]
 800d460:	3301      	adds	r3, #1
 800d462:	617b      	str	r3, [r7, #20]

		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800d464:	697b      	ldr	r3, [r7, #20]
 800d466:	2b07      	cmp	r3, #7
 800d468:	dd04      	ble.n	800d474 <writeMultiCoils+0x104>
		{
			indxPosition = 0;
 800d46a:	2300      	movs	r3, #0
 800d46c:	617b      	str	r3, [r7, #20]
			indx++;
 800d46e:	693b      	ldr	r3, [r7, #16]
 800d470:	3301      	adds	r3, #1
 800d472:	613b      	str	r3, [r7, #16]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800d474:	8b7b      	ldrh	r3, [r7, #26]
 800d476:	2b07      	cmp	r3, #7
 800d478:	d904      	bls.n	800d484 <writeMultiCoils+0x114>
		{
			bitPosition=0;
 800d47a:	2300      	movs	r3, #0
 800d47c:	837b      	strh	r3, [r7, #26]
			startByte++;
 800d47e:	69fb      	ldr	r3, [r7, #28]
 800d480:	3301      	adds	r3, #1
 800d482:	61fb      	str	r3, [r7, #28]
	for (int i=0; i<numCoils; i++)
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	3301      	adds	r3, #1
 800d488:	60fb      	str	r3, [r7, #12]
 800d48a:	893b      	ldrh	r3, [r7, #8]
 800d48c:	68fa      	ldr	r2, [r7, #12]
 800d48e:	429a      	cmp	r2, r3
 800d490:	dbaf      	blt.n	800d3f2 <writeMultiCoils+0x82>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800d492:	4b12      	ldr	r3, [pc, #72]	@ (800d4dc <writeMultiCoils+0x16c>)
 800d494:	2201      	movs	r2, #1
 800d496:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800d498:	4b0e      	ldr	r3, [pc, #56]	@ (800d4d4 <writeMultiCoils+0x164>)
 800d49a:	785a      	ldrb	r2, [r3, #1]
 800d49c:	4b0f      	ldr	r3, [pc, #60]	@ (800d4dc <writeMultiCoils+0x16c>)
 800d49e:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800d4a0:	4b0c      	ldr	r3, [pc, #48]	@ (800d4d4 <writeMultiCoils+0x164>)
 800d4a2:	789a      	ldrb	r2, [r3, #2]
 800d4a4:	4b0d      	ldr	r3, [pc, #52]	@ (800d4dc <writeMultiCoils+0x16c>)
 800d4a6:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800d4a8:	4b0a      	ldr	r3, [pc, #40]	@ (800d4d4 <writeMultiCoils+0x164>)
 800d4aa:	78da      	ldrb	r2, [r3, #3]
 800d4ac:	4b0b      	ldr	r3, [pc, #44]	@ (800d4dc <writeMultiCoils+0x16c>)
 800d4ae:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of coils HIGH Byte
 800d4b0:	4b08      	ldr	r3, [pc, #32]	@ (800d4d4 <writeMultiCoils+0x164>)
 800d4b2:	791a      	ldrb	r2, [r3, #4]
 800d4b4:	4b09      	ldr	r3, [pc, #36]	@ (800d4dc <writeMultiCoils+0x16c>)
 800d4b6:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of coils LOW  Byte
 800d4b8:	4b06      	ldr	r3, [pc, #24]	@ (800d4d4 <writeMultiCoils+0x164>)
 800d4ba:	795a      	ldrb	r2, [r3, #5]
 800d4bc:	4b07      	ldr	r3, [pc, #28]	@ (800d4dc <writeMultiCoils+0x16c>)
 800d4be:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800d4c0:	2106      	movs	r1, #6
 800d4c2:	4806      	ldr	r0, [pc, #24]	@ (800d4dc <writeMultiCoils+0x16c>)
 800d4c4:	f7ff fb82 	bl	800cbcc <sendData>
	return 1;   // success
 800d4c8:	2301      	movs	r3, #1
}
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	3720      	adds	r7, #32
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	bd80      	pop	{r7, pc}
 800d4d2:	bf00      	nop
 800d4d4:	200022c0 	.word	0x200022c0
 800d4d8:	20002524 	.word	0x20002524
 800d4dc:	200023c0 	.word	0x200023c0

0800d4e0 <crc16>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
    0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};

uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 800d4e0:	b480      	push	{r7}
 800d4e2:	b085      	sub	sp, #20
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
 800d4e8:	460b      	mov	r3, r1
 800d4ea:	807b      	strh	r3, [r7, #2]
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 800d4ec:	23ff      	movs	r3, #255	@ 0xff
 800d4ee:	73fb      	strb	r3, [r7, #15]
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 800d4f0:	23ff      	movs	r3, #255	@ 0xff
 800d4f2:	73bb      	strb	r3, [r7, #14]
    unsigned int i; /* will index into CRC lookup */

    /* pass through message buffer */
    while (buffer_length--) {
 800d4f4:	e013      	b.n	800d51e <crc16+0x3e>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	1c5a      	adds	r2, r3, #1
 800d4fa:	607a      	str	r2, [r7, #4]
 800d4fc:	781a      	ldrb	r2, [r3, #0]
 800d4fe:	7bbb      	ldrb	r3, [r7, #14]
 800d500:	4053      	eors	r3, r2
 800d502:	b2db      	uxtb	r3, r3
 800d504:	60bb      	str	r3, [r7, #8]
        crc_lo = crc_hi ^ table_crc_hi[i];
 800d506:	4a0f      	ldr	r2, [pc, #60]	@ (800d544 <crc16+0x64>)
 800d508:	68bb      	ldr	r3, [r7, #8]
 800d50a:	4413      	add	r3, r2
 800d50c:	781a      	ldrb	r2, [r3, #0]
 800d50e:	7bfb      	ldrb	r3, [r7, #15]
 800d510:	4053      	eors	r3, r2
 800d512:	73bb      	strb	r3, [r7, #14]
        crc_hi = table_crc_lo[i];
 800d514:	4a0c      	ldr	r2, [pc, #48]	@ (800d548 <crc16+0x68>)
 800d516:	68bb      	ldr	r3, [r7, #8]
 800d518:	4413      	add	r3, r2
 800d51a:	781b      	ldrb	r3, [r3, #0]
 800d51c:	73fb      	strb	r3, [r7, #15]
    while (buffer_length--) {
 800d51e:	887b      	ldrh	r3, [r7, #2]
 800d520:	1e5a      	subs	r2, r3, #1
 800d522:	807a      	strh	r2, [r7, #2]
 800d524:	2b00      	cmp	r3, #0
 800d526:	d1e6      	bne.n	800d4f6 <crc16+0x16>
    }

    return (crc_hi << 8 | crc_lo);
 800d528:	7bfb      	ldrb	r3, [r7, #15]
 800d52a:	021b      	lsls	r3, r3, #8
 800d52c:	b21a      	sxth	r2, r3
 800d52e:	7bbb      	ldrb	r3, [r7, #14]
 800d530:	b21b      	sxth	r3, r3
 800d532:	4313      	orrs	r3, r2
 800d534:	b21b      	sxth	r3, r3
 800d536:	b29b      	uxth	r3, r3
}
 800d538:	4618      	mov	r0, r3
 800d53a:	3714      	adds	r7, #20
 800d53c:	46bd      	mov	sp, r7
 800d53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d542:	4770      	bx	lr
 800d544:	0800d880 	.word	0x0800d880
 800d548:	0800d980 	.word	0x0800d980

0800d54c <memset>:
 800d54c:	4402      	add	r2, r0
 800d54e:	4603      	mov	r3, r0
 800d550:	4293      	cmp	r3, r2
 800d552:	d100      	bne.n	800d556 <memset+0xa>
 800d554:	4770      	bx	lr
 800d556:	f803 1b01 	strb.w	r1, [r3], #1
 800d55a:	e7f9      	b.n	800d550 <memset+0x4>

0800d55c <__libc_init_array>:
 800d55c:	b570      	push	{r4, r5, r6, lr}
 800d55e:	4d0d      	ldr	r5, [pc, #52]	@ (800d594 <__libc_init_array+0x38>)
 800d560:	4c0d      	ldr	r4, [pc, #52]	@ (800d598 <__libc_init_array+0x3c>)
 800d562:	1b64      	subs	r4, r4, r5
 800d564:	10a4      	asrs	r4, r4, #2
 800d566:	2600      	movs	r6, #0
 800d568:	42a6      	cmp	r6, r4
 800d56a:	d109      	bne.n	800d580 <__libc_init_array+0x24>
 800d56c:	4d0b      	ldr	r5, [pc, #44]	@ (800d59c <__libc_init_array+0x40>)
 800d56e:	4c0c      	ldr	r4, [pc, #48]	@ (800d5a0 <__libc_init_array+0x44>)
 800d570:	f000 f818 	bl	800d5a4 <_init>
 800d574:	1b64      	subs	r4, r4, r5
 800d576:	10a4      	asrs	r4, r4, #2
 800d578:	2600      	movs	r6, #0
 800d57a:	42a6      	cmp	r6, r4
 800d57c:	d105      	bne.n	800d58a <__libc_init_array+0x2e>
 800d57e:	bd70      	pop	{r4, r5, r6, pc}
 800d580:	f855 3b04 	ldr.w	r3, [r5], #4
 800d584:	4798      	blx	r3
 800d586:	3601      	adds	r6, #1
 800d588:	e7ee      	b.n	800d568 <__libc_init_array+0xc>
 800d58a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d58e:	4798      	blx	r3
 800d590:	3601      	adds	r6, #1
 800d592:	e7f2      	b.n	800d57a <__libc_init_array+0x1e>
 800d594:	0800da88 	.word	0x0800da88
 800d598:	0800da88 	.word	0x0800da88
 800d59c:	0800da88 	.word	0x0800da88
 800d5a0:	0800da8c 	.word	0x0800da8c

0800d5a4 <_init>:
 800d5a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5a6:	bf00      	nop
 800d5a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5aa:	bc08      	pop	{r3}
 800d5ac:	469e      	mov	lr, r3
 800d5ae:	4770      	bx	lr

0800d5b0 <_fini>:
 800d5b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5b2:	bf00      	nop
 800d5b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5b6:	bc08      	pop	{r3}
 800d5b8:	469e      	mov	lr, r3
 800d5ba:	4770      	bx	lr
