<stg><name>dut</name>


<trans_list>

<trans id="18" from="1" to="2">
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="19" from="2" to="3">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="17" op_0_bw="32">
<![CDATA[
:7  %tmp = trunc i32 %tmp_V_1 to i17

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="49" op_0_bw="49" op_1_bw="17" op_2_bw="32">
<![CDATA[
:8  %p_Result_s = call i49 @_ssdm_op_BitConcatenate.i49.i17.i32(i17 %tmp, i32 %tmp_V)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="4" op_0_bw="4" op_1_bw="49">
<![CDATA[
:9  %output_V = call fastcc i4 @dut_digitrec(i49 %p_Result_s)

]]></node>
<StgValue><ssdm name="output_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="9" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str34, [1 x i8]* @p_str35, [1 x i8]* @p_str36, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str37)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:1  %empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str31, [1 x i8]* @p_str32, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str33)

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="11" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !98

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !102

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="4" op_0_bw="4" op_1_bw="49">
<![CDATA[
:9  %output_V = call fastcc i4 @dut_digitrec(i49 %p_Result_s)

]]></node>
<StgValue><ssdm name="output_V"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="4">
<![CDATA[
:10  %tmp_V_2 = zext i4 %output_V to i32

]]></node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V_2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0">
<![CDATA[
:12  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="20" name="strm_in_V_V" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_in_V_V"/></StgValue>
</port>
<port id="21" name="strm_out_V_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_out_V_V"/></StgValue>
</port>
<port id="22" name="training_data_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="training_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="24" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp_V" fromId="23" toId="4">
</dataflow>
<dataflow id="25" from="strm_in_V_V" to="tmp_V" fromId="20" toId="4">
</dataflow>
<dataflow id="26" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp_V_1" fromId="23" toId="5">
</dataflow>
<dataflow id="27" from="strm_in_V_V" to="tmp_V_1" fromId="20" toId="5">
</dataflow>
<dataflow id="28" from="tmp_V_1" to="tmp" fromId="5" toId="6">
</dataflow>
<dataflow id="30" from="_ssdm_op_BitConcatenate.i49.i17.i32" to="p_Result_s" fromId="29" toId="7">
</dataflow>
<dataflow id="31" from="tmp" to="p_Result_s" fromId="6" toId="7">
</dataflow>
<dataflow id="32" from="tmp_V" to="p_Result_s" fromId="4" toId="7">
</dataflow>
<dataflow id="34" from="dut_digitrec" to="output_V" fromId="33" toId="8">
</dataflow>
<dataflow id="35" from="p_Result_s" to="output_V" fromId="7" toId="8">
</dataflow>
<dataflow id="36" from="training_data_V" to="output_V" fromId="22" toId="8">
</dataflow>
<dataflow id="38" from="_ssdm_op_SpecInterface" to="empty" fromId="37" toId="9">
</dataflow>
<dataflow id="39" from="strm_out_V_V" to="empty" fromId="21" toId="9">
</dataflow>
<dataflow id="41" from="ap_fifo_str" to="empty" fromId="40" toId="9">
</dataflow>
<dataflow id="43" from="stg_42" to="empty" fromId="42" toId="9">
</dataflow>
<dataflow id="44" from="stg_42" to="empty" fromId="42" toId="9">
</dataflow>
<dataflow id="45" from="stg_42" to="empty" fromId="42" toId="9">
</dataflow>
<dataflow id="46" from="stg_42" to="empty" fromId="42" toId="9">
</dataflow>
<dataflow id="48" from="p_str34" to="empty" fromId="47" toId="9">
</dataflow>
<dataflow id="50" from="p_str35" to="empty" fromId="49" toId="9">
</dataflow>
<dataflow id="52" from="p_str36" to="empty" fromId="51" toId="9">
</dataflow>
<dataflow id="54" from="stg_53" to="empty" fromId="53" toId="9">
</dataflow>
<dataflow id="55" from="stg_53" to="empty" fromId="53" toId="9">
</dataflow>
<dataflow id="57" from="stg_56" to="empty" fromId="56" toId="9">
</dataflow>
<dataflow id="58" from="stg_56" to="empty" fromId="56" toId="9">
</dataflow>
<dataflow id="60" from="p_str37" to="empty" fromId="59" toId="9">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecInterface" to="empty_16" fromId="37" toId="10">
</dataflow>
<dataflow id="62" from="strm_in_V_V" to="empty_16" fromId="20" toId="10">
</dataflow>
<dataflow id="63" from="ap_fifo_str" to="empty_16" fromId="40" toId="10">
</dataflow>
<dataflow id="64" from="stg_42" to="empty_16" fromId="42" toId="10">
</dataflow>
<dataflow id="65" from="stg_42" to="empty_16" fromId="42" toId="10">
</dataflow>
<dataflow id="66" from="stg_42" to="empty_16" fromId="42" toId="10">
</dataflow>
<dataflow id="67" from="stg_42" to="empty_16" fromId="42" toId="10">
</dataflow>
<dataflow id="69" from="p_str30" to="empty_16" fromId="68" toId="10">
</dataflow>
<dataflow id="71" from="p_str31" to="empty_16" fromId="70" toId="10">
</dataflow>
<dataflow id="73" from="p_str32" to="empty_16" fromId="72" toId="10">
</dataflow>
<dataflow id="74" from="stg_53" to="empty_16" fromId="53" toId="10">
</dataflow>
<dataflow id="75" from="stg_53" to="empty_16" fromId="53" toId="10">
</dataflow>
<dataflow id="76" from="stg_56" to="empty_16" fromId="56" toId="10">
</dataflow>
<dataflow id="77" from="stg_56" to="empty_16" fromId="56" toId="10">
</dataflow>
<dataflow id="79" from="p_str33" to="empty_16" fromId="78" toId="10">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecBitsMap" to="stg_11" fromId="80" toId="11">
</dataflow>
<dataflow id="82" from="strm_in_V_V" to="stg_11" fromId="20" toId="11">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecBitsMap" to="stg_12" fromId="80" toId="12">
</dataflow>
<dataflow id="84" from="strm_out_V_V" to="stg_12" fromId="21" toId="12">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecTopModule" to="stg_13" fromId="85" toId="13">
</dataflow>
<dataflow id="88" from="dut_str" to="stg_13" fromId="87" toId="13">
</dataflow>
<dataflow id="89" from="dut_digitrec" to="output_V" fromId="33" toId="14">
</dataflow>
<dataflow id="90" from="p_Result_s" to="output_V" fromId="7" toId="14">
</dataflow>
<dataflow id="91" from="training_data_V" to="output_V" fromId="22" toId="14">
</dataflow>
<dataflow id="92" from="output_V" to="tmp_V_2" fromId="14" toId="15">
</dataflow>
<dataflow id="94" from="_ssdm_op_Write.ap_fifo.volatile.i32P" to="stg_16" fromId="93" toId="16">
</dataflow>
<dataflow id="95" from="strm_out_V_V" to="stg_16" fromId="21" toId="16">
</dataflow>
<dataflow id="96" from="tmp_V_2" to="stg_16" fromId="15" toId="16">
</dataflow>
</dataflows>


</stg>
