ERROR: Check that SW_Interrupt_Mode %d is correct.
PD_READ[%d]: GPADC_Data=%d ILPC->PDValue=%d RFIC_version=%d FBRX_PATH=%d
Int0_Start=%d Int0_Mid=%d Int0_End=%d
ERROR: Check that SW_Interrupt_Mode %d is correct.
start_Int: Chip_time_start = %d time_table_index=%d
CL_AIT: update_key = %d, X_GND_update_key = %d, X_GND_2ndCH_update_key=%d
FBRX PD Skip AMR Slot_Dec_Flag=%d pd_SPI_StatusFlag=%d
N=%d Weight=%d Input=%d OffsetB=%d Offset_A=%d OffsetB_M=%d Offset_A_M=%d
pd_trans_low_check=%d pd_trans_low=%d pd_trans_high_check=%d pd_trans_high=%d dsp_rf_ctrl_2=%d Range_ctrl_en=%d Extension_SW=%d
Bypass DGC setting : m_bHSDTXOn_DSP=%d iDTX_DPCCH
PD mode is %d and AMR slot mode enabled, Use current PD_DGC
DGC_3: PD_ERROR=%d PD_DGC=%d SUM_DGC=%d DGC_Check=%d PD_HS_OFFSET=%d ByPass=%d Opmax=%d
Detector: pdPower=%d Tx_Pow_CL=%d Compared_Pow=%d PD_CTRL=%d pdValue=%d ChipVer=0x%x
Detector: CM gap=%d,CFN=%d,slot number=%d RCVD length=%d ILPC skip cnt=%d
PD_MEASURE[FBRX_CL_AIT]: [DO_NOT_MEASUREMENT_PD] FBRX_MODE %d
PD_MEASURE[FBRX]: Slot_Dec_Flag %d PD_Enable %d pd_SPI_StatusFlag=%d
PD_MEASURE[FBRX_PD]: READ_PD_LIN %d READ_PD_dB %d Cal_PD_Pow %d PDPower %d RFIC_version=%d FBRX_PATH = %d
RFIC_version=%d FBRX_PATH =%d FBRX DCR HOLD I=%d Q=%d
RFIC_version=%d FBRX_PATH=%d FBRX DCR RESUME I=%d Q=%d
FBRX_PD_On_Off: On_Size=%d Off_Size=%d PD_On0=0x%08X PD_On1=0x%08X PD_Off0=0x%08X PD_Off1=0x%08X SwitcH=%d
FBRX_PD_On_Off Addr: PD_On0_addr=0x%08X PD_On1_addr=0x%08X PD_Off0_addr=0x%08X PD_Off1_addr=0x%08X
RFIC_Phase: RFIC_Phase_En=%d Pow_HPM=%d Pow_MPM=%d Pow_LPM=%d H2L_Val=%d L2H_Val=%d
ILPC_Init: DspRfCtl=0x%08X PdOffsetPAHigh=0x%08X PdOffsetPAMid=0x%08X PdOffsetPALow=0x%08X PAM_ON_CTRL_MODE=%d PAM_ON_CTRL_OFFSET=%d RfCtlSeq=0x%08X
ilpc_init_count=%d
apply_slot=%d CL_ILPC_time=%d Cal_Point==%d
TPC_Step_Dbg: TPC_step_SHM=%d RCV_TPC_step_SHM=%d TPC_step=%d TPC_step_check=%d
TPC_Final: Mode_On = %d
INIT power %d
DELTA_PILOT=%d InnerLpAdj=%d ILPC->apply_slot=%d ILPC->DeltaPilotUpdSlot=%d
Tx_ILPC_Power_Set DesiredPow set =%d InnerLpAdj=%d
(RF_Set_SwHispd) (Caller:RF_Control_2) data=0x%08X, addr=0x%X
ET Active: ET_Ctrl=%d ET_HSUPA=%d HSUPA_En=%d ET_HSDPA=%d HSDPA_En=%d RF_CTRL_4=%d ET_Active=%d
Phase discontinuity: Phase_Comp_Val 0x%08X ETAPT_mode_prv %d et_active %d et_enable %d Phase_Comp_Val_A2E 0x%08X Phase_Comp_Val_E2A 0x%08X Phase_Discont_A2E 0x%08X
Phase discontinuity: Phase_Comp_Val 0x%08X pa_mode_prv %d pa_mode %d
RFIC_Phase: RFIC_Phase_State=%d Prev_RFIC_Phase_State=%d RFIC_Phase_Comp_Init=%d Ceil_Desired_Pow = %d
No_RFIC_Phase: RFIC_Phase_Comp_Val=%d
PAM_Phase_En=%d PAM_Phase_Val=%d RFIC_Phase_En=%d RFIC_Phase_Val=%d Sum_Phase_Val=%d
RF_Set_MIPI_Word: Type=%d Data_Num=%d SM_Delay=%d
Maximum 8 words supported for MIPI write SM_Delay=%d
MIPI WORD:W=0x%x W=0x%x W=0x%x W=0x%x W=0x%x W=0x%x W=0x%x
Number of MIPI words=%d
(RF_Set_SwHispd) Caller: RF_Set_Transmission_Gap data=0x%08X, addr=0x%X
(W) SW SPI Num Overflow!! data_num[%d]
(W) Hispd SW WR in not ready. sub6_hispd_sw_wr_ready_flag[%d]
(RF_Write_HispdMem) RFIC_data=0x%08X, RFIC_addr=0x%X, mem_addr=0x%X
(Warning-RFCTRL) SPI Read FIFO not Cleared!! addr[0x%X] step[%d]
(Warning-RFCTRL) RFIC not response mem_addr[0x%X]
Main1: Tx_Pow=%d TPC=%d Pow_Off_Adj=%d Max=%d Min=%d ulpc_time=%d APT_Act=%d
Main1: Tx_Pow=%d TPC=%d Pow_Off_Adj=%d Max=%d Min=%d ulpc_time=%d APT_Act=%d
Main2: UL_CH=%d DSP_STOP=%d Tx_Off=%d Tx_Init=%d ILPC_status=%d time_slot=%d slot0_End_Time=%d
CM: CM_GAP=%d TG_START=%d TG_END=%d Resume_slot=%d RCV_PRD=%d CM_TYPE=%d CM_RF_CTRL=%d
ET: ET_Active=%d ET_Active_SHM =%d ET_Enable=%d TPC_FIANL=%d
PA: PA_MODE=%d HR=%d HF=%d LR=%d LF=%d slot=%d
Index: Integer=%d APT_Index=%d ET_Index=%d St_H=%d St_M=%d St_L=%d MAX_OFFSET=%d
DPD: DPD_SHM=0x%08X DPD_IN=0x%08X DPD_OUT=0x%08X DPD_SEL=0x%08X DPD_Index=%d DPD_INT_Index=%d DPD_DEC_Index=%d
SF: Gain=0x%08X SEL=0x%08X Offset=0x%08X SF_Index=%d
CFR: Val=0x%08X ul_ch_info=%d ul_ch_info_mon=%d slot_cnt=%d
SM word: MIPI1 =0x%08X MIPI2=0x%08X MIPI3=0x%08X MIPI4=0x%08X SM_Trigger=0x%08X index=%d type=%d
DGC_1: DGC_SHM=%d DGC_SHM_Index=%d PD_DGC=%d SUM_DGC=%d DGC_idx=%d DGC=%d
DGC_2: OP_MAX=%d OP_MAX_OFFSET=%d DEC_dB=%d
RFIC: RFIC_Gain=0x%08X RFIC_index=%d RFIC_Gain_addr=0x%08X latchMode_data=0x%08X latchMode_addr=0x%08X
PAM: PA_MODE=0x%08X PA_BIAS=0x%08X PA_BIAS1=0x%08X PA_BIAS_INDEX=%d PA_TRIGGER=0x%08X 10* MIPI_SEL_PAM + PAM_MIPI_WORD_NUM=%d PAM_EN_DIS_WORD=0x%08X
ET_DAC: ETDAC_CTL=0x%08X ETDAC_DIGI_IN=0x%08X INNER_LP_EN=%d VCC word =0x%08X SM word =0x%08X MIPI_SEL_SM=%d SM_trigger_Delay=%d
UL0_DGC_GAIN0=%d UL0_DGC_GAIN1=%d UL0_DGC_SHIFT=%d DAC_RMS_DA0=%d
Log DTX_DPCCH=%d txpow=%d pdPow=%d
SlotDecFlag = %d SlotDecOpFlag = %d SlotDecRegVal = %d
Mutex[%d]: Input Error. p0=%d p1=%d
DSP_Mutex[%d]: wait_cnt=%d turn=%d owner_flag[0]=%d owner_flag[1]=%d p0=%d p1=%d
SAR_dBm2Lin: t_pow=%d hs_off=%d r_power=%d
SAR: SAR_Slot=%d Power_Lin=%d
[Hal_Set_RFD_Mar_Sync] old_MARSYNC_CONFIG 0x%x, slot %d, old_SEL_MCW_SYNC_SRC 0x%x, cur_MARSYNC_CONFIG 0x%x
