$date
	Sun Oct 23 03:53:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#651016
b10110 !
1"
#651018
b10110 &
b10110 %
1$
#651019
0"
#651022
b1011 &
b1011 %
#651026
b100010 &
b100010 %
#651030
b10001 &
b10001 %
#651034
b110100 &
b110100 %
#651038
b11010 &
b11010 %
#651042
b1101 &
b1101 %
#651046
b101000 &
b101000 %
#651050
b10100 &
b10100 %
#651054
b1010 &
b1010 %
#651058
b101 &
b101 %
#651062
b10000 &
b10000 %
#651066
b1000 &
b1000 %
#651070
b100 &
b100 %
#651074
b10 &
b10 %
#651078
b1 &
1#
b1 %
#651082
b0 &
b0 %
0#
0$
#1650541
b11010 !
1"
#1650542
b11010 &
b11010 %
1$
#1650543
0"
#1650546
b1101 &
b1101 %
#1650550
b101000 &
b101000 %
#1650554
b10100 &
b10100 %
#1650558
b1010 &
b1010 %
#1650562
b101 &
b101 %
#1650566
b10000 &
b10000 %
#1650570
b1000 &
b1000 %
#1650574
b100 &
b100 %
#1650578
b10 &
b10 %
#1650582
b1 &
1#
b1 %
#1650586
b0 &
b0 %
0#
0$
#2677029
b11 !
1"
#2677030
b11 &
b11 %
1$
#2677031
0"
#2677034
b1010 &
b1010 %
#2677038
b101 &
b101 %
#2677042
b10000 &
b10000 %
#2677046
b1000 &
b1000 %
#2677050
b100 &
b100 %
#2677054
b10 &
b10 %
#2677058
b1 &
b1 %
1#
#2677062
b0 &
0#
b0 %
0$
#4500012
