===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4001 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2563 ( 11.0%)    0.2563 ( 18.3%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2120 (  9.1%)    0.2120 ( 15.1%)    Parse modules
    0.0409 (  1.8%)    0.0409 (  2.9%)    Verify circuit
    1.9397 ( 83.5%)    1.0181 ( 72.7%)  'firrtl.circuit' Pipeline
    0.0402 (  1.7%)    0.0402 (  2.9%)    LowerFIRRTLAnnotations
    0.1942 (  8.4%)    0.1079 (  7.7%)    'firrtl.module' Pipeline
    0.0797 (  3.4%)    0.0454 (  3.2%)      DropName
    0.1145 (  4.9%)    0.0624 (  4.5%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0087 (  0.4%)    0.0050 (  0.4%)    'firrtl.module' Pipeline
    0.0087 (  0.4%)    0.0050 (  0.4%)      LowerCHIRRTLPass
    0.0156 (  0.7%)    0.0156 (  1.1%)    InferWidths
    0.0402 (  1.7%)    0.0402 (  2.9%)    MemToRegOfVec
    0.0609 (  2.6%)    0.0609 (  4.4%)    InferResets
    0.0053 (  0.2%)    0.0053 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0114 (  0.5%)    0.0114 (  0.8%)    WireDFT
    0.0639 (  2.8%)    0.0639 (  4.6%)    LowerFIRRTLTypes
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0787 (  3.4%)    0.0399 (  2.8%)    'firrtl.module' Pipeline
    0.0769 (  3.3%)    0.0390 (  2.8%)      ExpandWhens
    0.0017 (  0.1%)    0.0009 (  0.1%)      SFCCompat
    0.0146 (  0.6%)    0.0146 (  1.0%)    CheckCombCycles
    0.0047 (  0.2%)    0.0047 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.6400 ( 27.6%)    0.3202 ( 22.9%)    'firrtl.module' Pipeline
    0.6074 ( 26.2%)    0.3041 ( 21.7%)      Canonicalizer
    0.0326 (  1.4%)    0.0165 (  1.2%)      InferReadWrite
    0.0176 (  0.8%)    0.0176 (  1.3%)    PrefixModules
    0.0049 (  0.2%)    0.0049 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0301 (  1.3%)    0.0301 (  2.2%)    Inliner
    0.0318 (  1.4%)    0.0318 (  2.3%)    IMConstProp
    0.0011 (  0.0%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0010 (  0.0%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0116 (  0.5%)    0.0116 (  0.8%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1468 (  6.3%)    0.1468 ( 10.5%)    'firrtl.module' Pipeline
    0.0097 (  0.4%)    0.0097 (  0.7%)      DropName
    0.1370 (  5.9%)    0.1370 (  9.8%)      Canonicalizer
    0.0126 (  0.5%)    0.0126 (  0.9%)    IMDeadCodeElim
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0484 (  2.1%)    0.0484 (  3.5%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0406 (  1.7%)    0.0406 (  2.9%)  'hw.module' Pipeline
    0.0108 (  0.5%)    0.0108 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0192 (  0.8%)    0.0192 (  1.4%)    Canonicalizer
    0.0075 (  0.3%)    0.0075 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0030 (  0.1%)    0.0030 (  0.2%)    HWCleanup
    0.0047 (  0.2%)    0.0047 (  0.3%)  'hw.module' Pipeline
    0.0002 (  0.0%)    0.0002 (  0.0%)    HWLegalizeModules
    0.0045 (  0.2%)    0.0045 (  0.3%)    PrettifyVerilog
    0.0042 (  0.2%)    0.0042 (  0.3%)  StripDebugInfoWithPred
    0.0255 (  1.1%)    0.0255 (  1.8%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    2.3217 (100.0%)    1.4001 (100.0%)  Total

{
  totalTime: 1.411,
  maxMemory: 72200192
}
