<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_core.v<br>
C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_processor.v<br>
C:\Users\dvirdc\Documents\fpga\sha256_processor\src\test_uart_beacon.v<br>
C:\Users\dvirdc\Documents\fpga\sha256_processor\src\top_uart_sha256.v<br>
C:\Users\dvirdc\Documents\fpga\sha256_processor\src\top_wrapper_tang9k.v<br>
C:\Users\dvirdc\Documents\fpga\sha256_processor\src\uart_rx.v<br>
C:\Users\dvirdc\Documents\fpga\sha256_processor\src\uart_tx.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jun 16 15:13:55 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top_wrapper_tang9k</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.531s, Elapsed time = 0h 0m 0.528s, Peak memory usage = 227.855MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.484s, Elapsed time = 0h 0m 0.526s, Peak memory usage = 227.855MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.171s, Peak memory usage = 227.855MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.334s, Peak memory usage = 227.855MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.143s, Peak memory usage = 228.594MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.038s, Peak memory usage = 228.863MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.03s, Peak memory usage = 228.934MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 229.133MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.437s, Elapsed time = 0h 0m 0.432s, Peak memory usage = 229.293MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.087s, Peak memory usage = 229.297MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.05s, Peak memory usage = 229.297MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 7s, Elapsed time = 0h 0m 7s, Peak memory usage = 265.180MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.3s, Peak memory usage = 265.180MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.383s, Peak memory usage = 265.180MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 9s, Elapsed time = 0h 0m 10s, Peak memory usage = 265.180MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2497</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1039</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>136</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>45</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1274</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2737</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>351</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1010</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1376</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>720</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>720</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>160</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>128</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>3</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>4420(2740 LUT, 720 ALU, 160 RAM16) / 8640</td>
<td>52%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2497 / 6693</td>
<td>38%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2497 / 6693</td>
<td>38%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 26</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>45.378(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/a_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top/processor/sha_core/t_3_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>347</td>
<td>top/processor/sha_core/t_3_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5743/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5743/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5651/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5651/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5617/I0</td>
</tr>
<tr>
<td>7.294</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>top/processor/sha_core/n293_s5617/F</td>
</tr>
<tr>
<td>8.254</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5688/I0</td>
</tr>
<tr>
<td>9.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5688/F</td>
</tr>
<tr>
<td>10.246</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5629/I3</td>
</tr>
<tr>
<td>10.872</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n293_s5629/F</td>
</tr>
<tr>
<td>11.832</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2314_s0/I1</td>
</tr>
<tr>
<td>12.877</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2314_s0/COUT</td>
</tr>
<tr>
<td>12.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2313_s0/CIN</td>
</tr>
<tr>
<td>12.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2313_s0/COUT</td>
</tr>
<tr>
<td>12.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2312_s0/CIN</td>
</tr>
<tr>
<td>12.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2312_s0/COUT</td>
</tr>
<tr>
<td>12.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2311_s0/CIN</td>
</tr>
<tr>
<td>13.048</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2311_s0/COUT</td>
</tr>
<tr>
<td>13.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2310_s0/CIN</td>
</tr>
<tr>
<td>13.105</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2310_s0/COUT</td>
</tr>
<tr>
<td>13.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2309_s0/CIN</td>
</tr>
<tr>
<td>13.162</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2309_s0/COUT</td>
</tr>
<tr>
<td>13.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2308_s0/CIN</td>
</tr>
<tr>
<td>13.219</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2308_s0/COUT</td>
</tr>
<tr>
<td>13.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2307_s0/CIN</td>
</tr>
<tr>
<td>13.276</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2307_s0/COUT</td>
</tr>
<tr>
<td>13.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2306_s0/CIN</td>
</tr>
<tr>
<td>13.333</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2306_s0/COUT</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2305_s0/CIN</td>
</tr>
<tr>
<td>13.390</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2305_s0/COUT</td>
</tr>
<tr>
<td>13.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2304_s0/CIN</td>
</tr>
<tr>
<td>13.447</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2304_s0/COUT</td>
</tr>
<tr>
<td>13.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2303_s0/CIN</td>
</tr>
<tr>
<td>13.504</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2303_s0/COUT</td>
</tr>
<tr>
<td>13.504</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2302_s0/CIN</td>
</tr>
<tr>
<td>13.561</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2302_s0/COUT</td>
</tr>
<tr>
<td>13.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2301_s0/CIN</td>
</tr>
<tr>
<td>13.618</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2301_s0/COUT</td>
</tr>
<tr>
<td>13.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2300_s0/CIN</td>
</tr>
<tr>
<td>13.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2300_s0/COUT</td>
</tr>
<tr>
<td>13.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2299_s0/CIN</td>
</tr>
<tr>
<td>13.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2299_s0/COUT</td>
</tr>
<tr>
<td>13.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2298_s0/CIN</td>
</tr>
<tr>
<td>14.295</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2298_s0/SUM</td>
</tr>
<tr>
<td>15.255</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2298_s2/I1</td>
</tr>
<tr>
<td>16.300</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2298_s2/COUT</td>
</tr>
<tr>
<td>16.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2297_s2/CIN</td>
</tr>
<tr>
<td>16.863</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2297_s2/SUM</td>
</tr>
<tr>
<td>17.823</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2297_s4/I0</td>
</tr>
<tr>
<td>18.781</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2297_s4/COUT</td>
</tr>
<tr>
<td>18.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2296_s4/CIN</td>
</tr>
<tr>
<td>19.344</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2296_s4/SUM</td>
</tr>
<tr>
<td>20.304</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n3416_s5/I1</td>
</tr>
<tr>
<td>21.403</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n3416_s5/F</td>
</tr>
<tr>
<td>22.363</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/a_31_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top/processor/sha_core/a_31_s0/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>top/processor/sha_core/a_31_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.579, 53.514%; route: 9.600, 44.368%; tC2Q: 0.458, 2.118%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/a_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top/processor/sha_core/t_3_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>347</td>
<td>top/processor/sha_core/t_3_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5743/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5743/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5651/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5651/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5617/I0</td>
</tr>
<tr>
<td>7.294</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>top/processor/sha_core/n293_s5617/F</td>
</tr>
<tr>
<td>8.254</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5688/I0</td>
</tr>
<tr>
<td>9.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5688/F</td>
</tr>
<tr>
<td>10.246</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5629/I3</td>
</tr>
<tr>
<td>10.872</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n293_s5629/F</td>
</tr>
<tr>
<td>11.832</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2314_s0/I1</td>
</tr>
<tr>
<td>12.877</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2314_s0/COUT</td>
</tr>
<tr>
<td>12.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2313_s0/CIN</td>
</tr>
<tr>
<td>12.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2313_s0/COUT</td>
</tr>
<tr>
<td>12.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2312_s0/CIN</td>
</tr>
<tr>
<td>12.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2312_s0/COUT</td>
</tr>
<tr>
<td>12.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2311_s0/CIN</td>
</tr>
<tr>
<td>13.048</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2311_s0/COUT</td>
</tr>
<tr>
<td>13.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2310_s0/CIN</td>
</tr>
<tr>
<td>13.105</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2310_s0/COUT</td>
</tr>
<tr>
<td>13.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2309_s0/CIN</td>
</tr>
<tr>
<td>13.162</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2309_s0/COUT</td>
</tr>
<tr>
<td>13.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2308_s0/CIN</td>
</tr>
<tr>
<td>13.219</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2308_s0/COUT</td>
</tr>
<tr>
<td>13.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2307_s0/CIN</td>
</tr>
<tr>
<td>13.276</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2307_s0/COUT</td>
</tr>
<tr>
<td>13.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2306_s0/CIN</td>
</tr>
<tr>
<td>13.333</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2306_s0/COUT</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2305_s0/CIN</td>
</tr>
<tr>
<td>13.390</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2305_s0/COUT</td>
</tr>
<tr>
<td>13.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2304_s0/CIN</td>
</tr>
<tr>
<td>13.447</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2304_s0/COUT</td>
</tr>
<tr>
<td>13.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2303_s0/CIN</td>
</tr>
<tr>
<td>13.504</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2303_s0/COUT</td>
</tr>
<tr>
<td>13.504</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2302_s0/CIN</td>
</tr>
<tr>
<td>13.561</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2302_s0/COUT</td>
</tr>
<tr>
<td>13.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2301_s0/CIN</td>
</tr>
<tr>
<td>13.618</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2301_s0/COUT</td>
</tr>
<tr>
<td>13.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2300_s0/CIN</td>
</tr>
<tr>
<td>13.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2300_s0/COUT</td>
</tr>
<tr>
<td>13.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2299_s0/CIN</td>
</tr>
<tr>
<td>14.238</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2299_s0/SUM</td>
</tr>
<tr>
<td>15.198</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2299_s2/I1</td>
</tr>
<tr>
<td>16.243</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2299_s2/COUT</td>
</tr>
<tr>
<td>16.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2298_s2/CIN</td>
</tr>
<tr>
<td>16.806</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2298_s2/SUM</td>
</tr>
<tr>
<td>17.766</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2298_s4/I0</td>
</tr>
<tr>
<td>18.724</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2298_s4/COUT</td>
</tr>
<tr>
<td>18.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2297_s4/CIN</td>
</tr>
<tr>
<td>19.287</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2297_s4/SUM</td>
</tr>
<tr>
<td>20.247</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n3417_s5/I1</td>
</tr>
<tr>
<td>21.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n3417_s5/F</td>
</tr>
<tr>
<td>22.306</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/a_30_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top/processor/sha_core/a_30_s0/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>top/processor/sha_core/a_30_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.522, 53.391%; route: 9.600, 44.485%; tC2Q: 0.458, 2.124%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/a_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top/processor/sha_core/t_3_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>347</td>
<td>top/processor/sha_core/t_3_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5743/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5743/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5651/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5651/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5617/I0</td>
</tr>
<tr>
<td>7.294</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>top/processor/sha_core/n293_s5617/F</td>
</tr>
<tr>
<td>8.254</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5688/I0</td>
</tr>
<tr>
<td>9.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5688/F</td>
</tr>
<tr>
<td>10.246</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5629/I3</td>
</tr>
<tr>
<td>10.872</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n293_s5629/F</td>
</tr>
<tr>
<td>11.832</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2314_s0/I1</td>
</tr>
<tr>
<td>12.877</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2314_s0/COUT</td>
</tr>
<tr>
<td>12.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2313_s0/CIN</td>
</tr>
<tr>
<td>12.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2313_s0/COUT</td>
</tr>
<tr>
<td>12.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2312_s0/CIN</td>
</tr>
<tr>
<td>12.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2312_s0/COUT</td>
</tr>
<tr>
<td>12.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2311_s0/CIN</td>
</tr>
<tr>
<td>13.048</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2311_s0/COUT</td>
</tr>
<tr>
<td>13.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2310_s0/CIN</td>
</tr>
<tr>
<td>13.105</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2310_s0/COUT</td>
</tr>
<tr>
<td>13.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2309_s0/CIN</td>
</tr>
<tr>
<td>13.162</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2309_s0/COUT</td>
</tr>
<tr>
<td>13.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2308_s0/CIN</td>
</tr>
<tr>
<td>13.219</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2308_s0/COUT</td>
</tr>
<tr>
<td>13.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2307_s0/CIN</td>
</tr>
<tr>
<td>13.276</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2307_s0/COUT</td>
</tr>
<tr>
<td>13.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2306_s0/CIN</td>
</tr>
<tr>
<td>13.333</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2306_s0/COUT</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2305_s0/CIN</td>
</tr>
<tr>
<td>13.390</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2305_s0/COUT</td>
</tr>
<tr>
<td>13.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2304_s0/CIN</td>
</tr>
<tr>
<td>13.447</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2304_s0/COUT</td>
</tr>
<tr>
<td>13.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2303_s0/CIN</td>
</tr>
<tr>
<td>13.504</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2303_s0/COUT</td>
</tr>
<tr>
<td>13.504</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2302_s0/CIN</td>
</tr>
<tr>
<td>13.561</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2302_s0/COUT</td>
</tr>
<tr>
<td>13.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2301_s0/CIN</td>
</tr>
<tr>
<td>13.618</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2301_s0/COUT</td>
</tr>
<tr>
<td>13.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2300_s0/CIN</td>
</tr>
<tr>
<td>14.181</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2300_s0/SUM</td>
</tr>
<tr>
<td>15.141</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2300_s2/I1</td>
</tr>
<tr>
<td>16.186</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2300_s2/COUT</td>
</tr>
<tr>
<td>16.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2299_s2/CIN</td>
</tr>
<tr>
<td>16.749</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2299_s2/SUM</td>
</tr>
<tr>
<td>17.709</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2299_s4/I0</td>
</tr>
<tr>
<td>18.667</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2299_s4/COUT</td>
</tr>
<tr>
<td>18.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2298_s4/CIN</td>
</tr>
<tr>
<td>19.230</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2298_s4/SUM</td>
</tr>
<tr>
<td>20.190</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n3418_s5/I1</td>
</tr>
<tr>
<td>21.289</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n3418_s5/F</td>
</tr>
<tr>
<td>22.249</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/a_29_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top/processor/sha_core/a_29_s0/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>top/processor/sha_core/a_29_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.465, 53.268%; route: 9.600, 44.603%; tC2Q: 0.458, 2.129%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/a_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top/processor/sha_core/t_3_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>347</td>
<td>top/processor/sha_core/t_3_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5743/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5743/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5651/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5651/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5617/I0</td>
</tr>
<tr>
<td>7.294</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>top/processor/sha_core/n293_s5617/F</td>
</tr>
<tr>
<td>8.254</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5688/I0</td>
</tr>
<tr>
<td>9.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5688/F</td>
</tr>
<tr>
<td>10.246</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5629/I3</td>
</tr>
<tr>
<td>10.872</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n293_s5629/F</td>
</tr>
<tr>
<td>11.832</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2314_s0/I1</td>
</tr>
<tr>
<td>12.877</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2314_s0/COUT</td>
</tr>
<tr>
<td>12.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2313_s0/CIN</td>
</tr>
<tr>
<td>12.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2313_s0/COUT</td>
</tr>
<tr>
<td>12.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2312_s0/CIN</td>
</tr>
<tr>
<td>12.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2312_s0/COUT</td>
</tr>
<tr>
<td>12.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2311_s0/CIN</td>
</tr>
<tr>
<td>13.048</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2311_s0/COUT</td>
</tr>
<tr>
<td>13.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2310_s0/CIN</td>
</tr>
<tr>
<td>13.105</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2310_s0/COUT</td>
</tr>
<tr>
<td>13.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2309_s0/CIN</td>
</tr>
<tr>
<td>13.162</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2309_s0/COUT</td>
</tr>
<tr>
<td>13.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2308_s0/CIN</td>
</tr>
<tr>
<td>13.219</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2308_s0/COUT</td>
</tr>
<tr>
<td>13.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2307_s0/CIN</td>
</tr>
<tr>
<td>13.276</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2307_s0/COUT</td>
</tr>
<tr>
<td>13.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2306_s0/CIN</td>
</tr>
<tr>
<td>13.333</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2306_s0/COUT</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2305_s0/CIN</td>
</tr>
<tr>
<td>13.390</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2305_s0/COUT</td>
</tr>
<tr>
<td>13.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2304_s0/CIN</td>
</tr>
<tr>
<td>13.447</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2304_s0/COUT</td>
</tr>
<tr>
<td>13.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2303_s0/CIN</td>
</tr>
<tr>
<td>13.504</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2303_s0/COUT</td>
</tr>
<tr>
<td>13.504</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2302_s0/CIN</td>
</tr>
<tr>
<td>13.561</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2302_s0/COUT</td>
</tr>
<tr>
<td>13.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2301_s0/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2301_s0/SUM</td>
</tr>
<tr>
<td>15.084</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2301_s2/I1</td>
</tr>
<tr>
<td>16.129</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2301_s2/COUT</td>
</tr>
<tr>
<td>16.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2300_s2/CIN</td>
</tr>
<tr>
<td>16.692</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2300_s2/SUM</td>
</tr>
<tr>
<td>17.652</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2300_s4/I0</td>
</tr>
<tr>
<td>18.610</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2300_s4/COUT</td>
</tr>
<tr>
<td>18.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2299_s4/CIN</td>
</tr>
<tr>
<td>19.173</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2299_s4/SUM</td>
</tr>
<tr>
<td>20.133</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n3419_s5/I1</td>
</tr>
<tr>
<td>21.232</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n3419_s5/F</td>
</tr>
<tr>
<td>22.192</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/a_28_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top/processor/sha_core/a_28_s0/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>top/processor/sha_core/a_28_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.408, 53.144%; route: 9.600, 44.721%; tC2Q: 0.458, 2.135%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/a_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top/processor/sha_core/t_3_s1/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>347</td>
<td>top/processor/sha_core/t_3_s1/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5743/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5743/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5651/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5651/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5617/I0</td>
</tr>
<tr>
<td>7.294</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>top/processor/sha_core/n293_s5617/F</td>
</tr>
<tr>
<td>8.254</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5688/I0</td>
</tr>
<tr>
<td>9.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5688/F</td>
</tr>
<tr>
<td>10.246</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n293_s5629/I3</td>
</tr>
<tr>
<td>10.872</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n293_s5629/F</td>
</tr>
<tr>
<td>11.832</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2314_s0/I1</td>
</tr>
<tr>
<td>12.877</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2314_s0/COUT</td>
</tr>
<tr>
<td>12.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2313_s0/CIN</td>
</tr>
<tr>
<td>12.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2313_s0/COUT</td>
</tr>
<tr>
<td>12.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2312_s0/CIN</td>
</tr>
<tr>
<td>12.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2312_s0/COUT</td>
</tr>
<tr>
<td>12.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2311_s0/CIN</td>
</tr>
<tr>
<td>13.048</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2311_s0/COUT</td>
</tr>
<tr>
<td>13.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2310_s0/CIN</td>
</tr>
<tr>
<td>13.105</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2310_s0/COUT</td>
</tr>
<tr>
<td>13.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2309_s0/CIN</td>
</tr>
<tr>
<td>13.162</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2309_s0/COUT</td>
</tr>
<tr>
<td>13.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2308_s0/CIN</td>
</tr>
<tr>
<td>13.219</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2308_s0/COUT</td>
</tr>
<tr>
<td>13.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2307_s0/CIN</td>
</tr>
<tr>
<td>13.276</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2307_s0/COUT</td>
</tr>
<tr>
<td>13.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2306_s0/CIN</td>
</tr>
<tr>
<td>13.839</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2306_s0/SUM</td>
</tr>
<tr>
<td>14.799</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2306_s2/I1</td>
</tr>
<tr>
<td>15.844</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2306_s2/COUT</td>
</tr>
<tr>
<td>15.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2305_s2/CIN</td>
</tr>
<tr>
<td>15.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2305_s2/COUT</td>
</tr>
<tr>
<td>15.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2304_s2/CIN</td>
</tr>
<tr>
<td>15.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2304_s2/COUT</td>
</tr>
<tr>
<td>15.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2303_s2/CIN</td>
</tr>
<tr>
<td>16.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2303_s2/COUT</td>
</tr>
<tr>
<td>16.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2302_s2/CIN</td>
</tr>
<tr>
<td>16.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2302_s2/COUT</td>
</tr>
<tr>
<td>16.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2301_s2/CIN</td>
</tr>
<tr>
<td>16.635</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2301_s2/SUM</td>
</tr>
<tr>
<td>17.595</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2301_s4/I0</td>
</tr>
<tr>
<td>18.553</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2301_s4/COUT</td>
</tr>
<tr>
<td>18.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>top/processor/sha_core/n2300_s4/CIN</td>
</tr>
<tr>
<td>19.116</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n2300_s4/SUM</td>
</tr>
<tr>
<td>20.076</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n3420_s5/I1</td>
</tr>
<tr>
<td>21.175</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/n3420_s5/F</td>
</tr>
<tr>
<td>22.135</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>top/processor/sha_core/a_27_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top/processor/sha_core/a_27_s0/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>top/processor/sha_core/a_27_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.351, 53.019%; route: 9.600, 44.840%; tC2Q: 0.458, 2.141%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
