<!--   *  Copyright (c) 2005, Xilinx, Inc.  All Rights Reserved.           -->
<!--   *  Reproduction or reuse, in any form, without the explicit written -->
<!--   *  consent of Xilinx, Inc., is strictly prohibited.                 -->
<sysgenblock simulinkname="Up Sample" block_type="usamp">
  <initialization file="xlusamp_init.m"/>
  <icon width="60" height="54" wmark_color="white" bg_color="blue"/>
  <dll name="sysgen_blockset" entry_point="Upsample_config"/>
  <handlers enablement="xlmagicenablement"/>
  <libraries>
    <library name="xbsIndex"/>
    <library name="xbsBasic"/>
  </libraries>
  <blockgui label="Xilinx Up Sampler">
    <editbox name="infoedit" default="Up samples input data.  Inserted values  can be zeros or copies of the most recent input sample.&lt;br&gt;&lt;br&gt;Hardware notes: No hardware is needed if inserted values are copies of the input sample; otherwise, a mux and single bit flip-flop are used." read_only="true" evaluate="false" multi_line="true"/>
    <tabpane>
      <tab name="basictab" label="Basic">
        <editbox name="sample_ratio" default="2" evaluate="true" label="Sampling rate (number of output samples per input sample)" ctype="Int"/>
        <checkbox name="copy_samples" default="off" evaluate="true" label="Copy samples (otherwise zeros are inserted)" ctype="Int"/>
        <etch name="optportetch" label="Optional Ports">
          <checkbox name="en" default="off" evaluate="true" label="Provide enable port" ctype="Int"/>
        </etch>
        <editbox name="latency" default="0" evaluate="true" label="Latency" ctype="Int"/>
      </tab>
      <tab name="advtab" label="Advanced">
        <etch label="Simulation">
          <checkbox name="dbl_ovrd" default="off" evaluate="true" label="Override with doubles"/>
        </etch>
      </tab>
      <tab name="imptab" label="Implementation">
        <etch label="FPGA Area Estimation">
          <checkbox name="xl_use_area" default="off" label="Define FPGA area for resource estimation"/>
          <editbox name="xl_area" default="[0,0,0,0,0,0,0]" top_label="true" label="FPGA area [slices, FFs, BRAMs, LUTs, IOBs, emb. mults, TBUFs]"/>
        </etch>
      </tab>
    </tabpane>
    <workspacevar name="sysgen_root" ctype="String"/>
    <workspacevar name="sim_engine" ctype="Int"/>
  </blockgui>
</sysgenblock>
