

================================================================
== Vitis HLS Report for 'divide'
================================================================
* Date:           Wed Nov 23 11:01:16 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        lab_01_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.503 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_4_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      18|     86|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln5_fu_100_p2  |         +|   0|  0|  15|           8|           1|
    |sub_ln6_fu_106_p2  |         -|   0|  0|  15|           8|           8|
    |icmp_ln4_fu_94_p2  |      icmp|   0|  0|  11|           8|           8|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  41|          24|          17|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load   |   9|          2|    8|         16|
    |ap_sig_allocacmp_p_load4  |   9|          2|    8|         16|
    |empty_6_fu_46             |   9|          2|    8|         16|
    |empty_fu_42               |   9|          2|    8|         16|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  45|         10|   33|         66|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  1|   0|    1|          0|
    |ap_done_reg    |  1|   0|    1|          0|
    |empty_6_fu_46  |  8|   0|    8|          0|
    |empty_fu_42    |  8|   0|    8|          0|
    +---------------+---+----+-----+-----------+
    |Total          | 18|   0|   18|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|        divide|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|        divide|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|        divide|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|        divide|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|        divide|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|        divide|  return value|
|N         |   in|    8|     ap_none|             N|        scalar|
|D         |   in|    8|     ap_none|             D|        scalar|
|Q         |  out|    8|      ap_vld|             Q|       pointer|
|Q_ap_vld  |  out|    1|      ap_vld|             Q|       pointer|
|R         |  out|    8|      ap_vld|             R|       pointer|
|R_ap_vld  |  out|    1|      ap_vld|             R|       pointer|
+----------+-----+-----+------------+--------------+--------------+

