Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fdb1165e30e342198635e5c5887d0c87 --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L util_reduced_logic_v2_0_4 -L gigantic_mux -L xlconcat_v2_1_1 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_16 -L axi_register_slice_v2_1_17 -L axi_protocol_converter_v2_1_17 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SystemILATest_wrapper_behav xil_defaultlib.SystemILATest_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 1 elements ; expected 0 [D:/depot/Projects/ETF_2021/SystemILATest/SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_AXI_Injector_0_0/sim/SystemILATest_AXI_Injector_0_0.vhd:140]
ERROR: [VRFC 10-664] expression has 1 elements ; expected 0 [D:/depot/Projects/ETF_2021/SystemILATest/SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_AXI_Injector_0_0/sim/SystemILATest_AXI_Injector_0_0.vhd:146]
WARNING: [VRFC 10-2065] size mismatch between entity and component port [D:/depot/Projects/ETF_2021/SystemILATest/SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_AXI_Injector_0_0/sim/SystemILATest_AXI_Injector_0_0.vhd:151]
ERROR: [VRFC 10-664] expression has 1 elements ; expected 0 [D:/depot/Projects/ETF_2021/SystemILATest/SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_AXI_Injector_0_0/sim/SystemILATest_AXI_Injector_0_0.vhd:164]
WARNING: [VRFC 10-2065] size mismatch between entity and component port [D:/depot/Projects/ETF_2021/SystemILATest/SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_AXI_Injector_0_0/sim/SystemILATest_AXI_Injector_0_0.vhd:171]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
