
      <!DOCTYPE html>
<html>
  <head>
    <title>Gate level VCD</title>
    <link rel="stylesheet" href="css/drv_recomm.css">
    <style>
      table,
      th,
      td {
        padding: 10px;
        border: 1px solid black;
        border-collapse: collapse;
      }
    </style>

  </head>

  <body>
<div class="a"><b>Gate level VCD</b></div>

</br>
Step 1) First write testbech (ask verification team to write by providing them verilog netlist):</br>
  One testbench for above verilog is:</br>
  <xmp>
--------------------
module tb;
reg a, clk, d;
wire z, y;
design d1 (.a(a), .clk(clk), .d(d), .z(z), .y(y));
initial begin
$dumpfile("design.vcd");
$dumpvars(0, d1);
end
initial begin
clk=1'b0;
a=1'b1;
d=1'b0;
end
always #2 clk=~clk;
endmodule
--------------------
</xmp>
Step2: /grid/avs/install/xcelium/2109/latest//tools/bin/xrun tb.v -access +rwc -gui -v lib.v -clean



  </body>
</html>
