$date
	Sun Oct 23 01:13:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#514004
b111 !
1"
#514006
b111 &
b111 %
1$
#514007
0"
#514010
b10110 &
b10110 %
#514014
b1011 &
b1011 %
#514018
b100010 &
b100010 %
#514022
b10001 &
b10001 %
#514026
b110100 &
b110100 %
#514030
b11010 &
b11010 %
#514034
b1101 &
b1101 %
#514038
b101000 &
b101000 %
#514042
b10100 &
b10100 %
#514046
b1010 &
b1010 %
#514050
b101 &
b101 %
#514054
b10000 &
b10000 %
#514058
b1000 &
b1000 %
#514062
b100 &
b100 %
#514066
b10 &
b10 %
#514070
b1 &
1#
b1 %
#514074
b0 &
b0 %
0#
0$
#1461842
b10100 &
b10100 %
1$
b10100 !
1"
#1461843
0"
#1461846
b1010 &
b1010 %
#1461850
b101 &
b101 %
#1461854
b10000 &
b10000 %
#1461858
b1000 &
b1000 %
#1461862
b100 &
b100 %
#1461866
b10 &
b10 %
#1461870
b1 &
1#
b1 %
#1461874
b0 &
b0 %
0#
0$
#2425949
b10101 !
1"
#2425950
b10101 &
b10101 %
1$
#2425951
0"
#2425954
b1000000 &
b1000000 %
#2425958
b100000 &
b100000 %
#2425962
b10000 &
b10000 %
#2425966
b1000 &
b1000 %
#2425970
b100 &
b100 %
#2425974
b10 &
b10 %
#2425978
b1 &
b1 %
1#
#2425982
b0 &
0#
b0 %
0$
#4500012
