// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FracNet_T_bn1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_buf_0_0_address0,
        out_buf_0_0_ce0,
        out_buf_0_0_we0,
        out_buf_0_0_d0,
        out_buf_0_1_address0,
        out_buf_0_1_ce0,
        out_buf_0_1_we0,
        out_buf_0_1_d0,
        out_buf_0_2_address0,
        out_buf_0_2_ce0,
        out_buf_0_2_we0,
        out_buf_0_2_d0,
        out_buf_0_3_address0,
        out_buf_0_3_ce0,
        out_buf_0_3_we0,
        out_buf_0_3_d0,
        out_buf_0_4_address0,
        out_buf_0_4_ce0,
        out_buf_0_4_we0,
        out_buf_0_4_d0,
        out_buf_0_5_address0,
        out_buf_0_5_ce0,
        out_buf_0_5_we0,
        out_buf_0_5_d0,
        out_buf_0_6_address0,
        out_buf_0_6_ce0,
        out_buf_0_6_we0,
        out_buf_0_6_d0,
        out_buf_0_7_address0,
        out_buf_0_7_ce0,
        out_buf_0_7_we0,
        out_buf_0_7_d0,
        out_buf_0_8_address0,
        out_buf_0_8_ce0,
        out_buf_0_8_we0,
        out_buf_0_8_d0,
        out_buf_0_9_address0,
        out_buf_0_9_ce0,
        out_buf_0_9_we0,
        out_buf_0_9_d0,
        out_buf_0_10_address0,
        out_buf_0_10_ce0,
        out_buf_0_10_we0,
        out_buf_0_10_d0,
        out_buf_0_11_address0,
        out_buf_0_11_ce0,
        out_buf_0_11_we0,
        out_buf_0_11_d0,
        out_buf_0_12_address0,
        out_buf_0_12_ce0,
        out_buf_0_12_we0,
        out_buf_0_12_d0,
        out_buf_0_13_address0,
        out_buf_0_13_ce0,
        out_buf_0_13_we0,
        out_buf_0_13_d0,
        out_buf_0_14_address0,
        out_buf_0_14_ce0,
        out_buf_0_14_we0,
        out_buf_0_14_d0,
        out_buf_0_15_address0,
        out_buf_0_15_ce0,
        out_buf_0_15_we0,
        out_buf_0_15_d0,
        block_t0_0_address0,
        block_t0_0_ce0,
        block_t0_0_q0,
        block_t0_1_address0,
        block_t0_1_ce0,
        block_t0_1_q0,
        block_t0_2_address0,
        block_t0_2_ce0,
        block_t0_2_q0,
        block_t0_3_address0,
        block_t0_3_ce0,
        block_t0_3_q0,
        block_t0_4_address0,
        block_t0_4_ce0,
        block_t0_4_q0,
        block_t0_5_address0,
        block_t0_5_ce0,
        block_t0_5_q0,
        block_t0_6_address0,
        block_t0_6_ce0,
        block_t0_6_q0,
        block_t0_7_address0,
        block_t0_7_ce0,
        block_t0_7_q0,
        block_t0_8_address0,
        block_t0_8_ce0,
        block_t0_8_q0,
        block_t0_9_address0,
        block_t0_9_ce0,
        block_t0_9_q0,
        block_t0_10_address0,
        block_t0_10_ce0,
        block_t0_10_q0,
        block_t0_11_address0,
        block_t0_11_ce0,
        block_t0_11_q0,
        block_t0_12_address0,
        block_t0_12_ce0,
        block_t0_12_q0,
        block_t0_13_address0,
        block_t0_13_ce0,
        block_t0_13_q0,
        block_t0_14_address0,
        block_t0_14_ce0,
        block_t0_14_q0,
        block_t0_15_address0,
        block_t0_15_ce0,
        block_t0_15_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] out_buf_0_0_address0;
output   out_buf_0_0_ce0;
output   out_buf_0_0_we0;
output  [15:0] out_buf_0_0_d0;
output  [10:0] out_buf_0_1_address0;
output   out_buf_0_1_ce0;
output   out_buf_0_1_we0;
output  [15:0] out_buf_0_1_d0;
output  [10:0] out_buf_0_2_address0;
output   out_buf_0_2_ce0;
output   out_buf_0_2_we0;
output  [15:0] out_buf_0_2_d0;
output  [10:0] out_buf_0_3_address0;
output   out_buf_0_3_ce0;
output   out_buf_0_3_we0;
output  [15:0] out_buf_0_3_d0;
output  [10:0] out_buf_0_4_address0;
output   out_buf_0_4_ce0;
output   out_buf_0_4_we0;
output  [15:0] out_buf_0_4_d0;
output  [10:0] out_buf_0_5_address0;
output   out_buf_0_5_ce0;
output   out_buf_0_5_we0;
output  [15:0] out_buf_0_5_d0;
output  [10:0] out_buf_0_6_address0;
output   out_buf_0_6_ce0;
output   out_buf_0_6_we0;
output  [15:0] out_buf_0_6_d0;
output  [10:0] out_buf_0_7_address0;
output   out_buf_0_7_ce0;
output   out_buf_0_7_we0;
output  [15:0] out_buf_0_7_d0;
output  [10:0] out_buf_0_8_address0;
output   out_buf_0_8_ce0;
output   out_buf_0_8_we0;
output  [15:0] out_buf_0_8_d0;
output  [10:0] out_buf_0_9_address0;
output   out_buf_0_9_ce0;
output   out_buf_0_9_we0;
output  [15:0] out_buf_0_9_d0;
output  [10:0] out_buf_0_10_address0;
output   out_buf_0_10_ce0;
output   out_buf_0_10_we0;
output  [15:0] out_buf_0_10_d0;
output  [10:0] out_buf_0_11_address0;
output   out_buf_0_11_ce0;
output   out_buf_0_11_we0;
output  [15:0] out_buf_0_11_d0;
output  [10:0] out_buf_0_12_address0;
output   out_buf_0_12_ce0;
output   out_buf_0_12_we0;
output  [15:0] out_buf_0_12_d0;
output  [10:0] out_buf_0_13_address0;
output   out_buf_0_13_ce0;
output   out_buf_0_13_we0;
output  [15:0] out_buf_0_13_d0;
output  [10:0] out_buf_0_14_address0;
output   out_buf_0_14_ce0;
output   out_buf_0_14_we0;
output  [15:0] out_buf_0_14_d0;
output  [10:0] out_buf_0_15_address0;
output   out_buf_0_15_ce0;
output   out_buf_0_15_we0;
output  [15:0] out_buf_0_15_d0;
output  [10:0] block_t0_0_address0;
output   block_t0_0_ce0;
input  [15:0] block_t0_0_q0;
output  [10:0] block_t0_1_address0;
output   block_t0_1_ce0;
input  [15:0] block_t0_1_q0;
output  [10:0] block_t0_2_address0;
output   block_t0_2_ce0;
input  [15:0] block_t0_2_q0;
output  [10:0] block_t0_3_address0;
output   block_t0_3_ce0;
input  [15:0] block_t0_3_q0;
output  [10:0] block_t0_4_address0;
output   block_t0_4_ce0;
input  [15:0] block_t0_4_q0;
output  [10:0] block_t0_5_address0;
output   block_t0_5_ce0;
input  [15:0] block_t0_5_q0;
output  [10:0] block_t0_6_address0;
output   block_t0_6_ce0;
input  [15:0] block_t0_6_q0;
output  [10:0] block_t0_7_address0;
output   block_t0_7_ce0;
input  [15:0] block_t0_7_q0;
output  [10:0] block_t0_8_address0;
output   block_t0_8_ce0;
input  [15:0] block_t0_8_q0;
output  [10:0] block_t0_9_address0;
output   block_t0_9_ce0;
input  [15:0] block_t0_9_q0;
output  [10:0] block_t0_10_address0;
output   block_t0_10_ce0;
input  [15:0] block_t0_10_q0;
output  [10:0] block_t0_11_address0;
output   block_t0_11_ce0;
input  [15:0] block_t0_11_q0;
output  [10:0] block_t0_12_address0;
output   block_t0_12_ce0;
input  [15:0] block_t0_12_q0;
output  [10:0] block_t0_13_address0;
output   block_t0_13_ce0;
input  [15:0] block_t0_13_q0;
output  [10:0] block_t0_14_address0;
output   block_t0_14_ce0;
input  [15:0] block_t0_14_q0;
output  [10:0] block_t0_15_address0;
output   block_t0_15_ce0;
input  [15:0] block_t0_15_q0;

reg ap_idle;
reg out_buf_0_0_ce0;
reg out_buf_0_0_we0;
reg out_buf_0_1_ce0;
reg out_buf_0_1_we0;
reg out_buf_0_2_ce0;
reg out_buf_0_2_we0;
reg out_buf_0_3_ce0;
reg out_buf_0_3_we0;
reg out_buf_0_4_ce0;
reg out_buf_0_4_we0;
reg out_buf_0_5_ce0;
reg out_buf_0_5_we0;
reg out_buf_0_6_ce0;
reg out_buf_0_6_we0;
reg out_buf_0_7_ce0;
reg out_buf_0_7_we0;
reg out_buf_0_8_ce0;
reg out_buf_0_8_we0;
reg out_buf_0_9_ce0;
reg out_buf_0_9_we0;
reg out_buf_0_10_ce0;
reg out_buf_0_10_we0;
reg out_buf_0_11_ce0;
reg out_buf_0_11_we0;
reg out_buf_0_12_ce0;
reg out_buf_0_12_we0;
reg out_buf_0_13_ce0;
reg out_buf_0_13_we0;
reg out_buf_0_14_ce0;
reg out_buf_0_14_we0;
reg out_buf_0_15_ce0;
reg out_buf_0_15_we0;
reg block_t0_0_ce0;
reg block_t0_1_ce0;
reg block_t0_2_ce0;
reg block_t0_3_ce0;
reg block_t0_4_ce0;
reg block_t0_5_ce0;
reg block_t0_6_ce0;
reg block_t0_7_ce0;
reg block_t0_8_ce0;
reg block_t0_9_ce0;
reg block_t0_10_ce0;
reg block_t0_11_ce0;
reg block_t0_12_ce0;
reg block_t0_13_ce0;
reg block_t0_14_ce0;
reg block_t0_15_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln72_fu_673_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [5:0] indvars_iv_next180_fu_667_p2;
reg   [5:0] indvars_iv_next180_reg_4412;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln73_fu_688_p2;
reg   [0:0] icmp_ln73_reg_4421;
wire   [5:0] select_ln72_fu_694_p3;
reg   [5:0] select_ln72_reg_4426;
wire   [5:0] select_ln72_1_fu_702_p3;
reg   [5:0] select_ln72_1_reg_4431;
wire   [5:0] indvars_iv_next180_mid1_fu_710_p2;
reg   [5:0] indvars_iv_next180_mid1_reg_4437;
wire   [5:0] indvars_iv_next_fu_716_p2;
reg   [5:0] indvars_iv_next_reg_4442;
wire   [10:0] add_ln76_1_fu_779_p2;
reg   [10:0] add_ln76_1_reg_4447;
reg   [10:0] add_ln76_1_reg_4447_pp0_iter2_reg;
wire   [0:0] trunc_ln466_fu_814_p1;
reg   [0:0] trunc_ln466_reg_4532;
wire  signed [16:0] add_ln1393_117_fu_834_p2;
reg  signed [16:0] add_ln1393_117_reg_4537;
wire   [13:0] trunc_ln1393_fu_844_p1;
reg   [13:0] trunc_ln1393_reg_4543;
wire   [14:0] trunc_ln1393_51_fu_848_p1;
reg   [14:0] trunc_ln1393_51_reg_4548;
reg   [0:0] p_Result_s_reg_4553;
reg   [1:0] tmp_s_reg_4559;
reg   [2:0] tmp_211_reg_4564;
wire   [13:0] trunc_ln1393_52_fu_898_p1;
reg   [13:0] trunc_ln1393_52_reg_4570;
reg   [0:0] p_Result_897_reg_4575;
wire   [0:0] icmp_ln941_fu_926_p2;
reg   [0:0] icmp_ln941_reg_4581;
wire   [0:0] icmp_ln942_fu_932_p2;
reg   [0:0] icmp_ln942_reg_4586;
wire   [14:0] trunc_ln1393_53_fu_950_p1;
reg   [14:0] trunc_ln1393_53_reg_4591;
reg   [0:0] p_Result_899_reg_4596;
reg   [1:0] tmp_213_reg_4602;
reg  signed [15:0] tmp_1641_reg_4608;
wire   [0:0] trunc_ln466_1_fu_978_p1;
reg   [0:0] trunc_ln466_1_reg_4614;
wire  signed [16:0] add_ln1393_118_fu_998_p2;
reg  signed [16:0] add_ln1393_118_reg_4619;
wire   [13:0] trunc_ln1393_57_fu_1008_p1;
reg   [13:0] trunc_ln1393_57_reg_4625;
wire   [14:0] trunc_ln1393_58_fu_1012_p1;
reg   [14:0] trunc_ln1393_58_reg_4630;
reg   [0:0] p_Result_904_reg_4635;
reg   [1:0] tmp_216_reg_4641;
reg   [2:0] tmp_217_reg_4646;
reg  signed [15:0] tmp_1651_reg_4652;
wire   [0:0] trunc_ln466_2_fu_1050_p1;
reg   [0:0] trunc_ln466_2_reg_4657;
wire  signed [16:0] add_ln1393_119_fu_1058_p2;
reg  signed [16:0] add_ln1393_119_reg_4662;
wire   [14:0] trunc_ln1393_59_fu_1064_p1;
reg   [14:0] trunc_ln1393_59_reg_4669;
wire   [13:0] trunc_ln1393_60_fu_1080_p1;
reg   [13:0] trunc_ln1393_60_reg_4674;
reg   [0:0] p_Result_910_reg_4679;
wire   [0:0] icmp_ln941_64_fu_1108_p2;
reg   [0:0] icmp_ln941_64_reg_4685;
wire   [0:0] icmp_ln942_128_fu_1114_p2;
reg   [0:0] icmp_ln942_128_reg_4690;
wire   [0:0] trunc_ln466_3_fu_1120_p1;
reg   [0:0] trunc_ln466_3_reg_4695;
wire  signed [16:0] add_ln1393_120_fu_1140_p2;
reg  signed [16:0] add_ln1393_120_reg_4700;
wire   [13:0] trunc_ln1393_61_fu_1150_p1;
reg   [13:0] trunc_ln1393_61_reg_4706;
wire   [14:0] trunc_ln1393_62_fu_1154_p1;
reg   [14:0] trunc_ln1393_62_reg_4711;
reg   [0:0] p_Result_912_reg_4716;
reg   [1:0] tmp_220_reg_4722;
reg   [2:0] tmp_221_reg_4727;
reg  signed [15:0] tmp_1665_reg_4733;
wire   [13:0] trunc_ln1393_67_fu_1204_p1;
reg   [13:0] trunc_ln1393_67_reg_4738;
reg   [0:0] p_Result_918_reg_4743;
wire   [0:0] icmp_ln941_65_fu_1232_p2;
reg   [0:0] icmp_ln941_65_reg_4749;
wire   [0:0] icmp_ln942_129_fu_1238_p2;
reg   [0:0] icmp_ln942_129_reg_4754;
reg  signed [15:0] tmp_1673_reg_4759;
wire  signed [16:0] add_ln1393_124_fu_1248_p2;
reg  signed [16:0] add_ln1393_124_reg_4765;
wire   [13:0] trunc_ln1393_68_fu_1254_p1;
reg   [13:0] trunc_ln1393_68_reg_4772;
wire   [14:0] trunc_ln1393_69_fu_1258_p1;
reg   [14:0] trunc_ln1393_69_reg_4777;
wire  signed [17:0] add_ln1393_125_fu_1286_p2;
reg  signed [17:0] add_ln1393_125_reg_4782;
wire   [14:0] trunc_ln1393_72_fu_1312_p1;
reg   [14:0] trunc_ln1393_72_reg_4787;
reg   [0:0] p_Result_923_reg_4792;
reg   [15:0] p_Val2_974_reg_4798;
reg   [0:0] p_Result_924_reg_4803;
reg   [1:0] tmp_227_reg_4808;
reg   [2:0] tmp_228_reg_4813;
wire   [13:0] trunc_ln1393_73_fu_1386_p1;
reg   [13:0] trunc_ln1393_73_reg_4819;
reg   [0:0] p_Result_926_reg_4824;
wire   [0:0] icmp_ln941_66_fu_1414_p2;
reg   [0:0] icmp_ln941_66_reg_4830;
wire   [0:0] icmp_ln942_130_fu_1420_p2;
reg   [0:0] icmp_ln942_130_reg_4835;
reg  signed [15:0] tmp_1686_reg_4840;
wire  signed [16:0] add_ln1393_126_fu_1430_p2;
reg  signed [16:0] add_ln1393_126_reg_4846;
wire   [14:0] trunc_ln1393_74_fu_1436_p1;
reg   [14:0] trunc_ln1393_74_reg_4853;
wire   [0:0] trunc_ln466_6_fu_1440_p1;
reg   [0:0] trunc_ln466_6_reg_4858;
wire  signed [16:0] add_ln1393_127_fu_1460_p2;
reg  signed [16:0] add_ln1393_127_reg_4863;
wire   [13:0] trunc_ln1393_75_fu_1470_p1;
reg   [13:0] trunc_ln1393_75_reg_4869;
wire   [14:0] trunc_ln1393_76_fu_1474_p1;
reg   [14:0] trunc_ln1393_76_reg_4874;
reg   [0:0] p_Result_931_reg_4879;
reg   [1:0] tmp_231_reg_4885;
reg   [2:0] tmp_232_reg_4890;
reg   [15:0] tmp_1697_reg_4896;
wire   [63:0] zext_ln76_2_fu_1512_p1;
reg   [63:0] zext_ln76_2_reg_4902;
reg   [63:0] zext_ln76_2_reg_4902_pp0_iter4_reg;
wire   [15:0] p_Val2_956_fu_1569_p2;
reg   [15:0] p_Val2_956_reg_4917;
wire   [0:0] overflow_fu_1669_p2;
reg   [0:0] overflow_reg_4922;
wire   [0:0] or_ln392_fu_1698_p2;
reg   [0:0] or_ln392_reg_4927;
wire   [17:0] trunc_ln1393_56_fu_1916_p1;
reg   [17:0] trunc_ln1393_56_reg_4932;
reg   [0:0] p_Result_901_reg_4937;
reg   [0:0] p_Result_902_reg_4943;
wire   [15:0] p_Val2_960_fu_1962_p2;
reg   [15:0] p_Val2_960_reg_4948;
reg   [0:0] p_Result_903_reg_4953;
wire   [0:0] Range2_all_ones_325_fu_1986_p2;
reg   [0:0] Range2_all_ones_325_reg_4959;
wire   [0:0] Range1_all_ones_265_fu_2002_p2;
reg   [0:0] Range1_all_ones_265_reg_4964;
wire   [0:0] Range1_all_zeros_123_fu_2008_p2;
reg   [0:0] Range1_all_zeros_123_reg_4971;
wire   [15:0] p_Val2_962_fu_2063_p2;
reg   [15:0] p_Val2_962_reg_4976;
wire   [0:0] overflow_332_fu_2163_p2;
reg   [0:0] overflow_332_reg_4981;
wire   [0:0] or_ln392_268_fu_2192_p2;
reg   [0:0] or_ln392_268_reg_4986;
wire   [15:0] p_Val2_964_fu_2268_p2;
reg   [15:0] p_Val2_964_reg_4991;
wire   [0:0] overflow_333_fu_2384_p2;
reg   [0:0] overflow_333_reg_4996;
wire   [0:0] or_ln392_269_fu_2414_p2;
reg   [0:0] or_ln392_269_reg_5001;
wire   [15:0] p_Val2_967_fu_2555_p2;
reg   [15:0] p_Val2_967_reg_5006;
wire   [0:0] overflow_335_fu_2655_p2;
reg   [0:0] overflow_335_reg_5011;
wire   [0:0] or_ln392_271_fu_2684_p2;
reg   [0:0] or_ln392_271_reg_5016;
wire   [19:0] trunc_ln1393_63_fu_2699_p1;
reg   [19:0] trunc_ln1393_63_reg_5021;
wire   [0:0] trunc_ln1393_64_fu_2703_p1;
reg   [0:0] trunc_ln1393_64_reg_5026;
wire   [16:0] trunc_ln1393_65_fu_2707_p1;
reg   [16:0] trunc_ln1393_65_reg_5031;
wire   [17:0] trunc_ln1393_66_fu_2711_p1;
reg   [17:0] trunc_ln1393_66_reg_5036;
wire   [15:0] p_Val2_973_fu_2888_p2;
reg   [15:0] p_Val2_973_reg_5041;
wire   [0:0] overflow_338_fu_3012_p2;
reg   [0:0] overflow_338_reg_5046;
wire   [0:0] or_ln392_274_fu_3042_p2;
reg   [0:0] or_ln392_274_reg_5051;
wire   [15:0] select_ln392_339_fu_3201_p3;
reg   [15:0] select_ln392_339_reg_5056;
wire   [15:0] p_Val2_978_fu_3375_p2;
reg   [15:0] p_Val2_978_reg_5061;
wire   [0:0] overflow_341_fu_3491_p2;
reg   [0:0] overflow_341_reg_5066;
wire   [0:0] or_ln392_277_fu_3521_p2;
reg   [0:0] or_ln392_277_reg_5071;
wire   [15:0] p_Val2_980_fu_3576_p2;
reg   [15:0] p_Val2_980_reg_5076;
wire   [0:0] overflow_342_fu_3676_p2;
reg   [0:0] overflow_342_reg_5081;
wire   [0:0] or_ln392_278_fu_3705_p2;
reg   [0:0] or_ln392_278_reg_5086;
wire   [17:0] trunc_ln1393_78_fu_3743_p1;
reg   [17:0] trunc_ln1393_78_reg_5091;
reg   [0:0] p_Result_934_reg_5096;
reg   [0:0] p_Result_935_reg_5102;
wire   [15:0] p_Val2_982_fu_3785_p2;
reg   [15:0] p_Val2_982_reg_5107;
reg   [0:0] p_Result_936_reg_5112;
wire   [0:0] Range2_all_ones_334_fu_3809_p2;
reg   [0:0] Range2_all_ones_334_reg_5118;
wire   [0:0] Range1_all_ones_274_fu_3825_p2;
reg   [0:0] Range1_all_ones_274_reg_5123;
wire   [0:0] Range1_all_zeros_132_fu_3831_p2;
reg   [0:0] Range1_all_zeros_132_reg_5130;
wire   [15:0] p_Val2_970_fu_4056_p2;
reg   [15:0] p_Val2_970_reg_5135;
wire   [0:0] overflow_336_fu_4180_p2;
reg   [0:0] overflow_336_reg_5140;
wire   [0:0] or_ln392_272_fu_4210_p2;
reg   [0:0] or_ln392_272_reg_5145;
wire   [63:0] zext_ln467_5_fu_794_p1;
wire    ap_block_pp0_stage0;
reg   [5:0] col_fu_218;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_col_load;
reg   [5:0] row_fu_222;
reg   [5:0] ap_sig_allocacmp_row_1;
reg   [10:0] indvar_flatten_fu_226;
wire   [10:0] add_ln72_fu_679_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [10:0] p_shl1_fu_740_p3;
wire   [10:0] zext_ln76_fu_737_p1;
wire   [5:0] select_ln72_2_fu_753_p3;
wire   [10:0] p_shl_fu_762_p3;
wire   [10:0] zext_ln467_fu_758_p1;
wire   [10:0] add_ln76_fu_747_p2;
wire   [10:0] zext_ln76_1_fu_776_p1;
wire   [10:0] add_ln467_fu_770_p2;
wire   [10:0] zext_ln467_4_fu_785_p1;
wire   [10:0] add_ln467_2_fu_788_p2;
wire  signed [15:0] trunc_ln466_fu_814_p0;
wire  signed [15:0] sext_ln1319_fu_818_p0;
wire  signed [15:0] shl_ln_fu_822_p1;
wire   [18:0] shl_ln_fu_822_p3;
wire  signed [16:0] sext_ln1319_fu_818_p1;
wire  signed [15:0] trunc_ln1393_fu_844_p0;
wire  signed [15:0] trunc_ln1393_51_fu_848_p0;
wire  signed [19:0] sext_ln1393_210_fu_840_p1;
wire  signed [19:0] sext_ln1393_fu_830_p1;
wire   [19:0] add_ln1393_2_fu_852_p2;
wire   [18:0] r_V_fu_886_p3;
wire  signed [19:0] sext_ln1316_fu_894_p1;
wire   [19:0] add_ln1393_fu_902_p2;
wire   [2:0] tmp_212_fu_916_p4;
wire   [17:0] r_V_458_fu_938_p3;
wire  signed [18:0] sext_ln1316_79_fu_946_p1;
wire   [18:0] add_ln1393_1_fu_954_p2;
wire  signed [15:0] trunc_ln466_1_fu_978_p0;
wire  signed [15:0] sext_ln1319_105_fu_982_p0;
wire  signed [15:0] shl_ln1319_5_fu_986_p1;
wire   [18:0] shl_ln1319_5_fu_986_p3;
wire  signed [16:0] sext_ln1319_105_fu_982_p1;
wire  signed [15:0] trunc_ln1393_57_fu_1008_p0;
wire  signed [15:0] trunc_ln1393_58_fu_1012_p0;
wire  signed [19:0] sext_ln1393_213_fu_1004_p1;
wire  signed [19:0] sext_ln1393_212_fu_994_p1;
wire   [19:0] add_ln1393_4_fu_1016_p2;
wire  signed [15:0] trunc_ln466_2_fu_1050_p0;
wire  signed [15:0] sext_ln1319_106_fu_1054_p0;
wire  signed [16:0] sext_ln1319_106_fu_1054_p1;
wire  signed [15:0] trunc_ln1393_59_fu_1064_p0;
wire   [18:0] r_V_460_fu_1068_p3;
wire  signed [19:0] sext_ln1316_80_fu_1076_p1;
wire   [19:0] add_ln1393_5_fu_1084_p2;
wire   [2:0] tmp_219_fu_1098_p4;
wire  signed [15:0] trunc_ln466_3_fu_1120_p0;
wire  signed [15:0] sext_ln1319_107_fu_1124_p0;
wire  signed [15:0] shl_ln1319_8_fu_1128_p1;
wire   [18:0] shl_ln1319_8_fu_1128_p3;
wire  signed [16:0] sext_ln1319_107_fu_1124_p1;
wire  signed [15:0] trunc_ln1393_61_fu_1150_p0;
wire  signed [15:0] trunc_ln1393_62_fu_1154_p0;
wire  signed [19:0] sext_ln1393_219_fu_1146_p1;
wire  signed [19:0] sext_ln1393_218_fu_1136_p1;
wire   [19:0] add_ln1393_7_fu_1158_p2;
wire   [18:0] r_V_462_fu_1192_p3;
wire  signed [19:0] sext_ln1316_81_fu_1200_p1;
wire   [19:0] add_ln1393_8_fu_1208_p2;
wire   [2:0] tmp_224_fu_1222_p4;
wire  signed [15:0] sext_ln1319_109_fu_1244_p0;
wire  signed [16:0] sext_ln1319_109_fu_1244_p1;
wire  signed [15:0] trunc_ln1393_68_fu_1254_p0;
wire  signed [15:0] trunc_ln1393_69_fu_1258_p0;
wire   [18:0] shl_ln1319_1_fu_1262_p3;
wire   [16:0] shl_ln1319_2_fu_1274_p3;
wire  signed [17:0] sext_ln1393_224_fu_1282_p1;
wire   [13:0] trunc_ln1393_70_fu_1296_p1;
wire  signed [19:0] sext_ln1393_225_fu_1292_p1;
wire  signed [19:0] sext_ln1319_110_fu_1270_p1;
wire   [16:0] trunc_ln1393_71_fu_1308_p1;
wire   [16:0] trunc_ln1393_13_fu_1300_p3;
wire   [19:0] add_ln1393_12_fu_1316_p2;
wire   [16:0] add_ln856_17_fu_1322_p2;
wire   [18:0] r_V_463_fu_1374_p3;
wire  signed [19:0] sext_ln1316_82_fu_1382_p1;
wire   [19:0] add_ln1393_11_fu_1390_p2;
wire   [2:0] tmp_229_fu_1404_p4;
wire  signed [15:0] sext_ln1319_111_fu_1426_p0;
wire  signed [16:0] sext_ln1319_111_fu_1426_p1;
wire  signed [15:0] trunc_ln1393_74_fu_1436_p0;
wire  signed [15:0] trunc_ln466_6_fu_1440_p0;
wire  signed [15:0] sext_ln1319_112_fu_1444_p0;
wire  signed [15:0] shl_ln1319_7_fu_1448_p1;
wire   [18:0] shl_ln1319_7_fu_1448_p3;
wire  signed [16:0] sext_ln1319_112_fu_1444_p1;
wire  signed [15:0] trunc_ln1393_75_fu_1470_p0;
wire  signed [15:0] trunc_ln1393_76_fu_1474_p0;
wire  signed [19:0] sext_ln1393_230_fu_1466_p1;
wire  signed [19:0] sext_ln1393_229_fu_1456_p1;
wire   [19:0] add_ln1393_14_fu_1478_p2;
wire  signed [17:0] sext_ln1393_211_fu_1534_p1;
wire   [17:0] trunc_ln1393_1_fu_1527_p3;
wire   [16:0] trunc_ln1393_s_fu_1520_p3;
wire   [16:0] add_ln856_1_fu_1543_p2;
wire   [15:0] p_Val2_s_fu_1548_p4;
wire   [15:0] zext_ln423_fu_1566_p1;
wire   [0:0] p_Result_896_fu_1575_p3;
wire   [0:0] p_Result_895_fu_1558_p3;
wire   [0:0] xor_ln942_fu_1583_p2;
wire   [0:0] carry_468_fu_1589_p2;
wire   [0:0] Range1_all_ones_fu_1600_p2;
wire   [0:0] Range1_all_zeros_fu_1605_p2;
wire   [17:0] add_ln856_fu_1537_p2;
wire   [0:0] tmp_1634_fu_1618_p3;
wire   [0:0] Range2_all_ones_fu_1595_p2;
wire   [0:0] xor_ln936_fu_1626_p2;
wire   [0:0] and_ln936_fu_1632_p2;
wire   [0:0] deleted_zeros_fu_1610_p3;
wire   [0:0] xor_ln941_fu_1652_p2;
wire   [0:0] or_ln941_fu_1658_p2;
wire   [0:0] xor_ln941_499_fu_1664_p2;
wire   [0:0] deleted_ones_fu_1638_p3;
wire   [0:0] xor_ln942_468_fu_1675_p2;
wire   [0:0] and_ln937_fu_1646_p2;
wire   [0:0] or_ln942_fu_1681_p2;
wire   [0:0] xor_ln942_548_fu_1687_p2;
wire   [0:0] underflow_fu_1693_p2;
wire   [16:0] trunc_ln1393_2_fu_1704_p3;
wire   [16:0] add_ln856_2_fu_1711_p2;
wire   [0:0] p_Result_898_fu_1727_p3;
wire   [0:0] or_ln941_253_fu_1741_p2;
wire   [0:0] xor_ln941_500_fu_1746_p2;
wire   [0:0] xor_ln942_469_fu_1735_p2;
wire   [0:0] or_ln942_297_fu_1757_p2;
wire   [0:0] overflow_329_fu_1751_p2;
wire   [0:0] underflow_297_fu_1762_p2;
wire   [0:0] or_ln392_265_fu_1775_p2;
wire   [15:0] select_ln392_473_fu_1767_p3;
wire   [15:0] p_Val2_957_fu_1717_p4;
wire   [16:0] trunc_ln1393_3_fu_1790_p3;
wire   [16:0] add_ln856_3_fu_1797_p2;
wire   [0:0] p_Result_900_fu_1813_p3;
wire   [0:0] icmp_ln941_63_fu_1827_p2;
wire   [0:0] or_ln941_254_fu_1832_p2;
wire   [0:0] xor_ln941_501_fu_1838_p2;
wire   [0:0] icmp_ln942_127_fu_1849_p2;
wire   [0:0] xor_ln942_470_fu_1821_p2;
wire   [0:0] or_ln942_298_fu_1854_p2;
wire   [0:0] overflow_330_fu_1843_p2;
wire   [0:0] underflow_298_fu_1860_p2;
wire   [0:0] or_ln392_266_fu_1873_p2;
wire   [15:0] select_ln392_474_fu_1865_p3;
wire   [15:0] p_Val2_958_fu_1803_p4;
wire   [18:0] shl_ln1319_4_fu_1891_p3;
wire  signed [19:0] sext_ln1319_104_fu_1898_p1;
wire  signed [19:0] sext_ln1319_103_fu_1888_p1;
wire   [19:0] r_V_459_fu_1902_p2;
wire   [16:0] trunc_ln1393_55_fu_1912_p1;
wire   [19:0] add_ln1393_3_fu_1920_p2;
wire   [16:0] add_ln856_5_fu_1926_p2;
wire   [0:0] trunc_ln1393_54_fu_1908_p1;
wire   [15:0] p_Val2_959_fu_1940_p4;
wire   [15:0] zext_ln423_179_fu_1958_p1;
wire   [1:0] tmp_214_fu_1976_p4;
wire   [2:0] tmp_215_fu_1992_p4;
wire  signed [17:0] sext_ln1393_214_fu_2028_p1;
wire   [17:0] trunc_ln1393_5_fu_2021_p3;
wire   [16:0] trunc_ln1393_4_fu_2014_p3;
wire   [16:0] add_ln856_7_fu_2037_p2;
wire   [15:0] p_Val2_961_fu_2042_p4;
wire   [15:0] zext_ln423_180_fu_2060_p1;
wire   [0:0] p_Result_906_fu_2069_p3;
wire   [0:0] p_Result_905_fu_2052_p3;
wire   [0:0] xor_ln942_473_fu_2077_p2;
wire   [0:0] carry_474_fu_2083_p2;
wire   [0:0] Range1_all_ones_266_fu_2094_p2;
wire   [0:0] Range1_all_zeros_124_fu_2099_p2;
wire   [17:0] add_ln856_6_fu_2031_p2;
wire   [0:0] tmp_1650_fu_2112_p3;
wire   [0:0] Range2_all_ones_326_fu_2089_p2;
wire   [0:0] xor_ln936_169_fu_2120_p2;
wire   [0:0] and_ln936_73_fu_2126_p2;
wire   [0:0] deleted_zeros_234_fu_2104_p3;
wire   [0:0] xor_ln941_504_fu_2146_p2;
wire   [0:0] or_ln941_256_fu_2152_p2;
wire   [0:0] xor_ln941_505_fu_2158_p2;
wire   [0:0] deleted_ones_266_fu_2132_p3;
wire   [0:0] xor_ln942_474_fu_2169_p2;
wire   [0:0] and_ln937_169_fu_2140_p2;
wire   [0:0] or_ln942_300_fu_2175_p2;
wire   [0:0] xor_ln942_550_fu_2181_p2;
wire   [0:0] underflow_300_fu_2187_p2;
wire  signed [17:0] shl_ln1319_6_fu_2198_p3;
wire  signed [18:0] sext_ln1393_216_fu_2209_p1;
wire  signed [18:0] sext_ln1393_215_fu_2205_p1;
wire  signed [17:0] sext_ln1393_217_fu_2219_p1;
wire   [16:0] trunc_ln1393_6_fu_2212_p3;
wire   [18:0] add_ln1393_6_fu_2222_p2;
wire   [16:0] add_ln856_9_fu_2234_p2;
wire   [15:0] p_Val2_963_fu_2247_p4;
wire   [15:0] zext_ln423_181_fu_2265_p1;
wire   [0:0] p_Result_909_fu_2274_p3;
wire   [0:0] p_Result_908_fu_2257_p3;
wire   [0:0] xor_ln942_475_fu_2282_p2;
wire   [1:0] tmp_218_fu_2302_p4;
wire   [0:0] carry_476_fu_2288_p2;
wire   [0:0] Range1_all_ones_267_fu_2312_p2;
wire   [0:0] Range1_all_zeros_125_fu_2318_p2;
wire   [17:0] add_ln856_8_fu_2228_p2;
wire   [0:0] tmp_1656_fu_2332_p3;
wire   [0:0] Range2_all_ones_327_fu_2294_p3;
wire   [0:0] xor_ln936_170_fu_2340_p2;
wire   [0:0] and_ln936_74_fu_2346_p2;
wire   [0:0] deleted_zeros_235_fu_2324_p3;
wire   [0:0] xor_ln941_506_fu_2366_p2;
wire   [0:0] p_Result_907_fu_2239_p3;
wire   [0:0] or_ln941_257_fu_2372_p2;
wire   [0:0] xor_ln941_507_fu_2378_p2;
wire   [0:0] deleted_ones_267_fu_2352_p3;
wire   [0:0] xor_ln942_476_fu_2390_p2;
wire   [0:0] and_ln937_170_fu_2360_p2;
wire   [0:0] or_ln942_301_fu_2396_p2;
wire   [0:0] xor_ln942_551_fu_2402_p2;
wire   [0:0] underflow_301_fu_2408_p2;
wire   [16:0] trunc_ln1393_7_fu_2420_p3;
wire   [16:0] add_ln856_10_fu_2427_p2;
wire   [0:0] p_Result_911_fu_2443_p3;
wire   [0:0] or_ln941_258_fu_2457_p2;
wire   [0:0] xor_ln941_508_fu_2462_p2;
wire   [0:0] xor_ln942_477_fu_2451_p2;
wire   [0:0] or_ln942_302_fu_2473_p2;
wire   [0:0] overflow_334_fu_2467_p2;
wire   [0:0] underflow_302_fu_2478_p2;
wire   [0:0] or_ln392_270_fu_2491_p2;
wire   [15:0] select_ln392_478_fu_2483_p3;
wire   [15:0] p_Val2_965_fu_2433_p4;
wire  signed [17:0] sext_ln1393_220_fu_2520_p1;
wire   [17:0] trunc_ln1393_9_fu_2513_p3;
wire   [16:0] trunc_ln1393_8_fu_2506_p3;
wire   [16:0] add_ln856_12_fu_2529_p2;
wire   [15:0] p_Val2_966_fu_2534_p4;
wire   [15:0] zext_ln423_182_fu_2552_p1;
wire   [0:0] p_Result_914_fu_2561_p3;
wire   [0:0] p_Result_913_fu_2544_p3;
wire   [0:0] xor_ln942_478_fu_2569_p2;
wire   [0:0] carry_479_fu_2575_p2;
wire   [0:0] Range1_all_ones_268_fu_2586_p2;
wire   [0:0] Range1_all_zeros_126_fu_2591_p2;
wire   [17:0] add_ln856_11_fu_2523_p2;
wire   [0:0] tmp_1664_fu_2604_p3;
wire   [0:0] Range2_all_ones_328_fu_2581_p2;
wire   [0:0] xor_ln936_171_fu_2612_p2;
wire   [0:0] and_ln936_75_fu_2618_p2;
wire   [0:0] deleted_zeros_236_fu_2596_p3;
wire   [0:0] xor_ln941_509_fu_2638_p2;
wire   [0:0] or_ln941_259_fu_2644_p2;
wire   [0:0] xor_ln941_510_fu_2650_p2;
wire   [0:0] deleted_ones_268_fu_2624_p3;
wire   [0:0] xor_ln942_479_fu_2661_p2;
wire   [0:0] and_ln937_171_fu_2632_p2;
wire   [0:0] or_ln942_303_fu_2667_p2;
wire   [0:0] xor_ln942_552_fu_2673_p2;
wire   [0:0] underflow_303_fu_2679_p2;
wire   [4:0] r_V_465_fu_2693_p1;
wire   [20:0] r_V_465_fu_2693_p2;
wire   [16:0] trunc_ln1393_10_fu_2715_p3;
wire   [16:0] add_ln856_13_fu_2722_p2;
wire   [0:0] p_Result_919_fu_2738_p3;
wire   [0:0] or_ln941_261_fu_2752_p2;
wire   [0:0] xor_ln941_513_fu_2757_p2;
wire   [0:0] xor_ln942_482_fu_2746_p2;
wire   [0:0] or_ln942_305_fu_2768_p2;
wire   [0:0] overflow_337_fu_2762_p2;
wire   [0:0] underflow_305_fu_2773_p2;
wire   [0:0] or_ln392_273_fu_2786_p2;
wire   [15:0] select_ln392_481_fu_2778_p3;
wire   [15:0] p_Val2_971_fu_2728_p4;
wire   [18:0] shl_ln1319_s_fu_2804_p3;
wire  signed [19:0] sext_ln1393_222_fu_2815_p1;
wire  signed [19:0] sext_ln1393_221_fu_2811_p1;
wire  signed [17:0] sext_ln1393_223_fu_2832_p1;
wire   [17:0] trunc_ln1393_12_fu_2825_p3;
wire   [16:0] trunc_ln1393_11_fu_2818_p3;
wire   [19:0] add_ln1393_10_fu_2835_p2;
wire   [16:0] add_ln856_15_fu_2847_p2;
wire   [0:0] trunc_ln466_4_fu_2801_p1;
wire   [0:0] xor_ln423_fu_2878_p2;
wire   [15:0] p_Val2_972_fu_2860_p4;
wire   [15:0] zext_ln423_184_fu_2884_p1;
wire   [0:0] p_Result_922_fu_2894_p3;
wire   [0:0] p_Result_921_fu_2870_p3;
wire   [0:0] xor_ln942_483_fu_2902_p2;
wire   [1:0] tmp_225_fu_2914_p4;
wire   [2:0] tmp_226_fu_2930_p4;
wire   [0:0] carry_484_fu_2908_p2;
wire   [0:0] Range1_all_ones_270_fu_2940_p2;
wire   [0:0] Range1_all_zeros_128_fu_2946_p2;
wire   [17:0] add_ln856_14_fu_2841_p2;
wire   [0:0] tmp_1677_fu_2960_p3;
wire   [0:0] Range2_all_ones_330_fu_2924_p2;
wire   [0:0] xor_ln936_173_fu_2968_p2;
wire   [0:0] and_ln936_77_fu_2974_p2;
wire   [0:0] deleted_zeros_238_fu_2952_p3;
wire   [0:0] xor_ln941_514_fu_2994_p2;
wire   [0:0] p_Result_920_fu_2852_p3;
wire   [0:0] or_ln941_262_fu_3000_p2;
wire   [0:0] xor_ln941_515_fu_3006_p2;
wire   [0:0] deleted_ones_270_fu_2980_p3;
wire   [0:0] xor_ln942_484_fu_3018_p2;
wire   [0:0] and_ln937_173_fu_2988_p2;
wire   [0:0] or_ln942_306_fu_3024_p2;
wire   [0:0] xor_ln942_554_fu_3030_p2;
wire   [0:0] underflow_306_fu_3036_p2;
wire   [17:0] trunc_ln1393_14_fu_3048_p3;
wire   [15:0] p_Val2_975_fu_3060_p2;
wire   [0:0] p_Result_925_fu_3065_p3;
wire   [0:0] xor_ln942_485_fu_3073_p2;
wire   [0:0] carry_486_fu_3079_p2;
wire   [0:0] Range1_all_ones_271_fu_3089_p2;
wire   [0:0] Range1_all_zeros_129_fu_3094_p2;
wire   [17:0] add_ln856_16_fu_3055_p2;
wire   [0:0] tmp_1682_fu_3107_p3;
wire   [0:0] Range2_all_ones_331_fu_3084_p2;
wire   [0:0] xor_ln936_174_fu_3115_p2;
wire   [0:0] and_ln936_78_fu_3121_p2;
wire   [0:0] deleted_zeros_239_fu_3099_p3;
wire   [0:0] xor_ln941_516_fu_3141_p2;
wire   [0:0] or_ln941_263_fu_3147_p2;
wire   [0:0] xor_ln941_517_fu_3153_p2;
wire   [0:0] deleted_ones_271_fu_3127_p3;
wire   [0:0] xor_ln942_486_fu_3164_p2;
wire   [0:0] and_ln937_174_fu_3135_p2;
wire   [0:0] or_ln942_307_fu_3170_p2;
wire   [0:0] xor_ln942_555_fu_3176_p2;
wire   [0:0] overflow_339_fu_3158_p2;
wire   [0:0] underflow_307_fu_3182_p2;
wire   [0:0] or_ln392_275_fu_3195_p2;
wire   [15:0] select_ln392_483_fu_3187_p3;
wire   [16:0] trunc_ln1393_15_fu_3209_p3;
wire   [16:0] add_ln856_18_fu_3216_p2;
wire   [0:0] p_Result_927_fu_3232_p3;
wire   [0:0] or_ln941_264_fu_3246_p2;
wire   [0:0] xor_ln941_518_fu_3251_p2;
wire   [0:0] xor_ln942_487_fu_3240_p2;
wire   [0:0] or_ln942_308_fu_3262_p2;
wire   [0:0] overflow_340_fu_3256_p2;
wire   [0:0] underflow_308_fu_3267_p2;
wire   [0:0] or_ln392_276_fu_3280_p2;
wire   [15:0] select_ln392_484_fu_3272_p3;
wire   [15:0] p_Val2_976_fu_3222_p4;
wire  signed [17:0] shl_ln1319_3_fu_3298_p3;
wire  signed [18:0] sext_ln1393_227_fu_3309_p1;
wire  signed [18:0] sext_ln1393_226_fu_3305_p1;
wire  signed [17:0] sext_ln1393_228_fu_3319_p1;
wire   [16:0] trunc_ln1393_16_fu_3312_p3;
wire   [18:0] add_ln1393_13_fu_3322_p2;
wire   [16:0] add_ln856_20_fu_3334_p2;
wire   [0:0] trunc_ln466_5_fu_3295_p1;
wire   [0:0] xor_ln423_1_fu_3365_p2;
wire   [15:0] p_Val2_977_fu_3347_p4;
wire   [15:0] zext_ln423_185_fu_3371_p1;
wire   [0:0] p_Result_930_fu_3381_p3;
wire   [0:0] p_Result_929_fu_3357_p3;
wire   [0:0] xor_ln942_488_fu_3389_p2;
wire   [1:0] tmp_230_fu_3409_p4;
wire   [0:0] carry_489_fu_3395_p2;
wire   [0:0] Range1_all_ones_272_fu_3419_p2;
wire   [0:0] Range1_all_zeros_130_fu_3425_p2;
wire   [17:0] add_ln856_19_fu_3328_p2;
wire   [0:0] tmp_1691_fu_3439_p3;
wire   [0:0] Range2_all_ones_332_fu_3401_p3;
wire   [0:0] xor_ln936_175_fu_3447_p2;
wire   [0:0] and_ln936_79_fu_3453_p2;
wire   [0:0] deleted_zeros_240_fu_3431_p3;
wire   [0:0] xor_ln941_519_fu_3473_p2;
wire   [0:0] p_Result_928_fu_3339_p3;
wire   [0:0] or_ln941_265_fu_3479_p2;
wire   [0:0] xor_ln941_520_fu_3485_p2;
wire   [0:0] deleted_ones_272_fu_3459_p3;
wire   [0:0] xor_ln942_489_fu_3497_p2;
wire   [0:0] and_ln937_175_fu_3467_p2;
wire   [0:0] or_ln942_309_fu_3503_p2;
wire   [0:0] xor_ln942_556_fu_3509_p2;
wire   [0:0] underflow_309_fu_3515_p2;
wire  signed [17:0] sext_ln1393_231_fu_3541_p1;
wire   [17:0] trunc_ln1393_18_fu_3534_p3;
wire   [16:0] trunc_ln1393_17_fu_3527_p3;
wire   [16:0] add_ln856_22_fu_3550_p2;
wire   [15:0] p_Val2_979_fu_3555_p4;
wire   [15:0] zext_ln423_186_fu_3573_p1;
wire   [0:0] p_Result_933_fu_3582_p3;
wire   [0:0] p_Result_932_fu_3565_p3;
wire   [0:0] xor_ln942_490_fu_3590_p2;
wire   [0:0] carry_491_fu_3596_p2;
wire   [0:0] Range1_all_ones_273_fu_3607_p2;
wire   [0:0] Range1_all_zeros_131_fu_3612_p2;
wire   [17:0] add_ln856_21_fu_3544_p2;
wire   [0:0] tmp_1696_fu_3625_p3;
wire   [0:0] Range2_all_ones_333_fu_3602_p2;
wire   [0:0] xor_ln936_176_fu_3633_p2;
wire   [0:0] and_ln936_80_fu_3639_p2;
wire   [0:0] deleted_zeros_241_fu_3617_p3;
wire   [0:0] xor_ln941_521_fu_3659_p2;
wire   [0:0] or_ln941_266_fu_3665_p2;
wire   [0:0] xor_ln941_522_fu_3671_p2;
wire   [0:0] deleted_ones_273_fu_3645_p3;
wire   [0:0] xor_ln942_491_fu_3682_p2;
wire   [0:0] and_ln937_176_fu_3653_p2;
wire   [0:0] or_ln942_310_fu_3688_p2;
wire   [0:0] xor_ln942_557_fu_3694_p2;
wire   [0:0] underflow_310_fu_3700_p2;
wire   [18:0] shl_ln1319_9_fu_3711_p3;
wire   [16:0] shl_ln1319_10_fu_3722_p3;
wire  signed [19:0] sext_ln1319_113_fu_3718_p1;
wire  signed [19:0] sext_ln1319_114_fu_3729_p1;
wire   [19:0] r_V_464_fu_3733_p2;
wire   [16:0] trunc_ln1393_77_fu_3739_p1;
wire   [19:0] add_ln1393_15_fu_3747_p2;
wire   [16:0] add_ln856_24_fu_3753_p2;
wire   [15:0] p_Val2_981_fu_3767_p4;
wire   [1:0] tmp_233_fu_3799_p4;
wire   [2:0] tmp_234_fu_3815_p4;
wire   [15:0] select_ln392_472_fu_3837_p3;
wire   [0:0] xor_ln942_471_fu_3856_p2;
wire   [0:0] carry_472_fu_3861_p2;
wire   [17:0] add_ln856_4_fu_3851_p2;
wire   [0:0] tmp_1645_fu_3872_p3;
wire   [0:0] xor_ln936_168_fu_3880_p2;
wire   [0:0] and_ln936_72_fu_3886_p2;
wire   [0:0] deleted_zeros_233_fu_3866_p3;
wire   [0:0] xor_ln941_502_fu_3903_p2;
wire   [0:0] or_ln941_255_fu_3909_p2;
wire   [0:0] xor_ln941_503_fu_3914_p2;
wire   [0:0] deleted_ones_265_fu_3891_p3;
wire   [0:0] xor_ln942_472_fu_3925_p2;
wire   [0:0] and_ln937_168_fu_3898_p2;
wire   [0:0] or_ln942_299_fu_3931_p2;
wire   [0:0] xor_ln942_549_fu_3937_p2;
wire   [0:0] overflow_331_fu_3919_p2;
wire   [0:0] underflow_299_fu_3943_p2;
wire   [0:0] or_ln392_267_fu_3956_p2;
wire   [15:0] select_ln392_475_fu_3948_p3;
wire   [15:0] select_ln392_476_fu_3970_p3;
wire   [15:0] select_ln392_477_fu_3984_p3;
wire   [15:0] select_ln392_479_fu_3998_p3;
wire   [19:0] ret_V_fu_4012_p2;
wire   [16:0] add_ln1393_123_fu_4022_p2;
wire   [15:0] p_Val2_969_fu_4035_p4;
wire   [15:0] zext_ln423_183_fu_4053_p1;
wire   [0:0] p_Result_917_fu_4062_p3;
wire   [0:0] p_Result_916_fu_4045_p3;
wire   [0:0] xor_ln942_480_fu_4070_p2;
wire   [1:0] tmp_222_fu_4082_p4;
wire   [2:0] tmp_223_fu_4098_p4;
wire   [0:0] carry_481_fu_4076_p2;
wire   [0:0] Range1_all_ones_269_fu_4108_p2;
wire   [0:0] Range1_all_zeros_127_fu_4114_p2;
wire   [17:0] add_ln1393_122_fu_4017_p2;
wire   [0:0] tmp_1669_fu_4128_p3;
wire   [0:0] Range2_all_ones_329_fu_4092_p2;
wire   [0:0] xor_ln936_172_fu_4136_p2;
wire   [0:0] and_ln936_76_fu_4142_p2;
wire   [0:0] deleted_zeros_237_fu_4120_p3;
wire   [0:0] xor_ln941_511_fu_4162_p2;
wire   [0:0] p_Result_915_fu_4027_p3;
wire   [0:0] or_ln941_260_fu_4168_p2;
wire   [0:0] xor_ln941_512_fu_4174_p2;
wire   [0:0] deleted_ones_269_fu_4148_p3;
wire   [0:0] xor_ln942_481_fu_4186_p2;
wire   [0:0] and_ln937_172_fu_4156_p2;
wire   [0:0] or_ln942_304_fu_4192_p2;
wire   [0:0] xor_ln942_553_fu_4198_p2;
wire   [0:0] underflow_304_fu_4204_p2;
wire   [15:0] select_ln392_482_fu_4216_p3;
wire   [15:0] select_ln392_485_fu_4230_p3;
wire   [15:0] select_ln392_486_fu_4244_p3;
wire   [0:0] xor_ln942_492_fu_4263_p2;
wire   [0:0] carry_493_fu_4268_p2;
wire   [17:0] add_ln856_23_fu_4258_p2;
wire   [0:0] tmp_1701_fu_4279_p3;
wire   [0:0] xor_ln936_177_fu_4287_p2;
wire   [0:0] and_ln936_81_fu_4293_p2;
wire   [0:0] deleted_zeros_242_fu_4273_p3;
wire   [0:0] xor_ln941_523_fu_4310_p2;
wire   [0:0] or_ln941_267_fu_4316_p2;
wire   [0:0] xor_ln941_524_fu_4321_p2;
wire   [0:0] deleted_ones_274_fu_4298_p3;
wire   [0:0] xor_ln942_493_fu_4332_p2;
wire   [0:0] and_ln937_177_fu_4305_p2;
wire   [0:0] or_ln942_311_fu_4338_p2;
wire   [0:0] xor_ln942_558_fu_4344_p2;
wire   [0:0] overflow_343_fu_4326_p2;
wire   [0:0] underflow_311_fu_4350_p2;
wire   [0:0] or_ln392_279_fu_4363_p2;
wire   [15:0] select_ln392_487_fu_4355_p3;
wire   [15:0] select_ln392_480_fu_4377_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
end

FracNet_T_mul_16s_5ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5ns_21_1_1_U323(
    .din0(tmp_1665_reg_4733),
    .din1(r_V_465_fu_2693_p1),
    .dout(r_V_465_fu_2693_p2)
);

FracNet_T_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln72_fu_673_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            col_fu_218 <= indvars_iv_next_fu_716_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            col_fu_218 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln72_fu_673_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_226 <= add_ln72_fu_679_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_226 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln72_fu_673_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            row_fu_222 <= select_ln72_1_fu_702_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            row_fu_222 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        Range1_all_ones_265_reg_4964 <= Range1_all_ones_265_fu_2002_p2;
        Range1_all_ones_274_reg_5123 <= Range1_all_ones_274_fu_3825_p2;
        Range1_all_zeros_123_reg_4971 <= Range1_all_zeros_123_fu_2008_p2;
        Range1_all_zeros_132_reg_5130 <= Range1_all_zeros_132_fu_3831_p2;
        Range2_all_ones_325_reg_4959 <= Range2_all_ones_325_fu_1986_p2;
        Range2_all_ones_334_reg_5118 <= Range2_all_ones_334_fu_3809_p2;
        add_ln1393_117_reg_4537 <= add_ln1393_117_fu_834_p2;
        add_ln1393_118_reg_4619 <= add_ln1393_118_fu_998_p2;
        add_ln1393_119_reg_4662 <= add_ln1393_119_fu_1058_p2;
        add_ln1393_120_reg_4700 <= add_ln1393_120_fu_1140_p2;
        add_ln1393_124_reg_4765 <= add_ln1393_124_fu_1248_p2;
        add_ln1393_125_reg_4782[17 : 1] <= add_ln1393_125_fu_1286_p2[17 : 1];
        add_ln1393_126_reg_4846 <= add_ln1393_126_fu_1430_p2;
        add_ln1393_127_reg_4863 <= add_ln1393_127_fu_1460_p2;
        add_ln76_1_reg_4447_pp0_iter2_reg <= add_ln76_1_reg_4447;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln941_64_reg_4685 <= icmp_ln941_64_fu_1108_p2;
        icmp_ln941_65_reg_4749 <= icmp_ln941_65_fu_1232_p2;
        icmp_ln941_66_reg_4830 <= icmp_ln941_66_fu_1414_p2;
        icmp_ln941_reg_4581 <= icmp_ln941_fu_926_p2;
        icmp_ln942_128_reg_4690 <= icmp_ln942_128_fu_1114_p2;
        icmp_ln942_129_reg_4754 <= icmp_ln942_129_fu_1238_p2;
        icmp_ln942_130_reg_4835 <= icmp_ln942_130_fu_1420_p2;
        icmp_ln942_reg_4586 <= icmp_ln942_fu_932_p2;
        or_ln392_268_reg_4986 <= or_ln392_268_fu_2192_p2;
        or_ln392_269_reg_5001 <= or_ln392_269_fu_2414_p2;
        or_ln392_271_reg_5016 <= or_ln392_271_fu_2684_p2;
        or_ln392_272_reg_5145 <= or_ln392_272_fu_4210_p2;
        or_ln392_274_reg_5051 <= or_ln392_274_fu_3042_p2;
        or_ln392_277_reg_5071 <= or_ln392_277_fu_3521_p2;
        or_ln392_278_reg_5086 <= or_ln392_278_fu_3705_p2;
        or_ln392_reg_4927 <= or_ln392_fu_1698_p2;
        overflow_332_reg_4981 <= overflow_332_fu_2163_p2;
        overflow_333_reg_4996 <= overflow_333_fu_2384_p2;
        overflow_335_reg_5011 <= overflow_335_fu_2655_p2;
        overflow_336_reg_5140 <= overflow_336_fu_4180_p2;
        overflow_338_reg_5046 <= overflow_338_fu_3012_p2;
        overflow_341_reg_5066 <= overflow_341_fu_3491_p2;
        overflow_342_reg_5081 <= overflow_342_fu_3676_p2;
        overflow_reg_4922 <= overflow_fu_1669_p2;
        p_Result_897_reg_4575 <= add_ln1393_fu_902_p2[32'd19];
        p_Result_899_reg_4596 <= add_ln1393_1_fu_954_p2[32'd18];
        p_Result_901_reg_4937 <= add_ln1393_3_fu_1920_p2[32'd19];
        p_Result_902_reg_4943 <= add_ln856_5_fu_1926_p2[32'd16];
        p_Result_903_reg_4953 <= p_Val2_960_fu_1962_p2[32'd15];
        p_Result_904_reg_4635 <= add_ln1393_4_fu_1016_p2[32'd19];
        p_Result_910_reg_4679 <= add_ln1393_5_fu_1084_p2[32'd19];
        p_Result_912_reg_4716 <= add_ln1393_7_fu_1158_p2[32'd19];
        p_Result_918_reg_4743 <= add_ln1393_8_fu_1208_p2[32'd19];
        p_Result_923_reg_4792 <= add_ln1393_12_fu_1316_p2[32'd19];
        p_Result_924_reg_4803 <= add_ln856_17_fu_1322_p2[32'd16];
        p_Result_926_reg_4824 <= add_ln1393_11_fu_1390_p2[32'd19];
        p_Result_931_reg_4879 <= add_ln1393_14_fu_1478_p2[32'd19];
        p_Result_934_reg_5096 <= add_ln1393_15_fu_3747_p2[32'd19];
        p_Result_935_reg_5102 <= add_ln856_24_fu_3753_p2[32'd16];
        p_Result_936_reg_5112 <= p_Val2_982_fu_3785_p2[32'd15];
        p_Result_s_reg_4553 <= add_ln1393_2_fu_852_p2[32'd19];
        p_Val2_956_reg_4917 <= p_Val2_956_fu_1569_p2;
        p_Val2_960_reg_4948 <= p_Val2_960_fu_1962_p2;
        p_Val2_962_reg_4976 <= p_Val2_962_fu_2063_p2;
        p_Val2_964_reg_4991 <= p_Val2_964_fu_2268_p2;
        p_Val2_967_reg_5006 <= p_Val2_967_fu_2555_p2;
        p_Val2_970_reg_5135 <= p_Val2_970_fu_4056_p2;
        p_Val2_973_reg_5041 <= p_Val2_973_fu_2888_p2;
        p_Val2_974_reg_4798 <= {{add_ln856_17_fu_1322_p2[16:1]}};
        p_Val2_978_reg_5061 <= p_Val2_978_fu_3375_p2;
        p_Val2_980_reg_5076 <= p_Val2_980_fu_3576_p2;
        p_Val2_982_reg_5107 <= p_Val2_982_fu_3785_p2;
        select_ln392_339_reg_5056 <= select_ln392_339_fu_3201_p3;
        tmp_1641_reg_4608 <= block_t0_3_q0;
        tmp_1651_reg_4652 <= block_t0_5_q0;
        tmp_1665_reg_4733 <= block_t0_8_q0;
        tmp_1673_reg_4759 <= block_t0_10_q0;
        tmp_1686_reg_4840 <= block_t0_13_q0;
        tmp_1697_reg_4896 <= block_t0_15_q0;
        tmp_211_reg_4564 <= {{add_ln1393_2_fu_852_p2[19:17]}};
        tmp_213_reg_4602 <= {{add_ln1393_1_fu_954_p2[18:17]}};
        tmp_216_reg_4641 <= {{add_ln1393_4_fu_1016_p2[19:18]}};
        tmp_217_reg_4646 <= {{add_ln1393_4_fu_1016_p2[19:17]}};
        tmp_220_reg_4722 <= {{add_ln1393_7_fu_1158_p2[19:18]}};
        tmp_221_reg_4727 <= {{add_ln1393_7_fu_1158_p2[19:17]}};
        tmp_227_reg_4808 <= {{add_ln1393_12_fu_1316_p2[19:18]}};
        tmp_228_reg_4813 <= {{add_ln1393_12_fu_1316_p2[19:17]}};
        tmp_231_reg_4885 <= {{add_ln1393_14_fu_1478_p2[19:18]}};
        tmp_232_reg_4890 <= {{add_ln1393_14_fu_1478_p2[19:17]}};
        tmp_s_reg_4559 <= {{add_ln1393_2_fu_852_p2[19:18]}};
        trunc_ln1393_51_reg_4548 <= trunc_ln1393_51_fu_848_p1;
        trunc_ln1393_52_reg_4570 <= trunc_ln1393_52_fu_898_p1;
        trunc_ln1393_53_reg_4591 <= trunc_ln1393_53_fu_950_p1;
        trunc_ln1393_56_reg_4932 <= trunc_ln1393_56_fu_1916_p1;
        trunc_ln1393_57_reg_4625 <= trunc_ln1393_57_fu_1008_p1;
        trunc_ln1393_58_reg_4630 <= trunc_ln1393_58_fu_1012_p1;
        trunc_ln1393_59_reg_4669 <= trunc_ln1393_59_fu_1064_p1;
        trunc_ln1393_60_reg_4674 <= trunc_ln1393_60_fu_1080_p1;
        trunc_ln1393_61_reg_4706 <= trunc_ln1393_61_fu_1150_p1;
        trunc_ln1393_62_reg_4711 <= trunc_ln1393_62_fu_1154_p1;
        trunc_ln1393_63_reg_5021 <= trunc_ln1393_63_fu_2699_p1;
        trunc_ln1393_64_reg_5026 <= trunc_ln1393_64_fu_2703_p1;
        trunc_ln1393_65_reg_5031 <= trunc_ln1393_65_fu_2707_p1;
        trunc_ln1393_66_reg_5036 <= trunc_ln1393_66_fu_2711_p1;
        trunc_ln1393_67_reg_4738 <= trunc_ln1393_67_fu_1204_p1;
        trunc_ln1393_68_reg_4772 <= trunc_ln1393_68_fu_1254_p1;
        trunc_ln1393_69_reg_4777 <= trunc_ln1393_69_fu_1258_p1;
        trunc_ln1393_72_reg_4787 <= trunc_ln1393_72_fu_1312_p1;
        trunc_ln1393_73_reg_4819 <= trunc_ln1393_73_fu_1386_p1;
        trunc_ln1393_74_reg_4853 <= trunc_ln1393_74_fu_1436_p1;
        trunc_ln1393_75_reg_4869 <= trunc_ln1393_75_fu_1470_p1;
        trunc_ln1393_76_reg_4874 <= trunc_ln1393_76_fu_1474_p1;
        trunc_ln1393_78_reg_5091[17 : 1] <= trunc_ln1393_78_fu_3743_p1[17 : 1];
        trunc_ln1393_reg_4543 <= trunc_ln1393_fu_844_p1;
        trunc_ln466_1_reg_4614 <= trunc_ln466_1_fu_978_p1;
        trunc_ln466_2_reg_4657 <= trunc_ln466_2_fu_1050_p1;
        trunc_ln466_3_reg_4695 <= trunc_ln466_3_fu_1120_p1;
        trunc_ln466_6_reg_4858 <= trunc_ln466_6_fu_1440_p1;
        trunc_ln466_reg_4532 <= trunc_ln466_fu_814_p1;
        zext_ln76_2_reg_4902[10 : 0] <= zext_ln76_2_fu_1512_p1[10 : 0];
        zext_ln76_2_reg_4902_pp0_iter4_reg[10 : 0] <= zext_ln76_2_reg_4902[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln76_1_reg_4447 <= add_ln76_1_fu_779_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        indvars_iv_next180_reg_4412 <= indvars_iv_next180_fu_667_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_fu_673_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln73_reg_4421 <= icmp_ln73_fu_688_p2;
        indvars_iv_next180_mid1_reg_4437 <= indvars_iv_next180_mid1_fu_710_p2;
        indvars_iv_next_reg_4442 <= indvars_iv_next_fu_716_p2;
        select_ln72_1_reg_4431 <= select_ln72_1_fu_702_p3;
        select_ln72_reg_4426 <= select_ln72_fu_694_p3;
    end
end

always @ (*) begin
    if (((icmp_ln72_fu_673_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_col_load = 6'd0;
    end else begin
        ap_sig_allocacmp_col_load = col_fu_218;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_226;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_row_1 = 6'd0;
    end else begin
        ap_sig_allocacmp_row_1 = row_fu_222;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        block_t0_0_ce0 = 1'b1;
    end else begin
        block_t0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        block_t0_10_ce0 = 1'b1;
    end else begin
        block_t0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        block_t0_11_ce0 = 1'b1;
    end else begin
        block_t0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        block_t0_12_ce0 = 1'b1;
    end else begin
        block_t0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        block_t0_13_ce0 = 1'b1;
    end else begin
        block_t0_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        block_t0_14_ce0 = 1'b1;
    end else begin
        block_t0_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        block_t0_15_ce0 = 1'b1;
    end else begin
        block_t0_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        block_t0_1_ce0 = 1'b1;
    end else begin
        block_t0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        block_t0_2_ce0 = 1'b1;
    end else begin
        block_t0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        block_t0_3_ce0 = 1'b1;
    end else begin
        block_t0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        block_t0_4_ce0 = 1'b1;
    end else begin
        block_t0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        block_t0_5_ce0 = 1'b1;
    end else begin
        block_t0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        block_t0_6_ce0 = 1'b1;
    end else begin
        block_t0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        block_t0_7_ce0 = 1'b1;
    end else begin
        block_t0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        block_t0_8_ce0 = 1'b1;
    end else begin
        block_t0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        block_t0_9_ce0 = 1'b1;
    end else begin
        block_t0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_buf_0_0_ce0 = 1'b1;
    end else begin
        out_buf_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_buf_0_0_we0 = 1'b1;
    end else begin
        out_buf_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_buf_0_10_ce0 = 1'b1;
    end else begin
        out_buf_0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_buf_0_10_we0 = 1'b1;
    end else begin
        out_buf_0_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_buf_0_11_ce0 = 1'b1;
    end else begin
        out_buf_0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_buf_0_11_we0 = 1'b1;
    end else begin
        out_buf_0_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_buf_0_12_ce0 = 1'b1;
    end else begin
        out_buf_0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_buf_0_12_we0 = 1'b1;
    end else begin
        out_buf_0_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_buf_0_13_ce0 = 1'b1;
    end else begin
        out_buf_0_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_buf_0_13_we0 = 1'b1;
    end else begin
        out_buf_0_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_buf_0_14_ce0 = 1'b1;
    end else begin
        out_buf_0_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_buf_0_14_we0 = 1'b1;
    end else begin
        out_buf_0_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_buf_0_15_ce0 = 1'b1;
    end else begin
        out_buf_0_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_buf_0_15_we0 = 1'b1;
    end else begin
        out_buf_0_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_buf_0_1_ce0 = 1'b1;
    end else begin
        out_buf_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_buf_0_1_we0 = 1'b1;
    end else begin
        out_buf_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_buf_0_2_ce0 = 1'b1;
    end else begin
        out_buf_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_buf_0_2_we0 = 1'b1;
    end else begin
        out_buf_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_buf_0_3_ce0 = 1'b1;
    end else begin
        out_buf_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_buf_0_3_we0 = 1'b1;
    end else begin
        out_buf_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_buf_0_4_ce0 = 1'b1;
    end else begin
        out_buf_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_buf_0_4_we0 = 1'b1;
    end else begin
        out_buf_0_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_buf_0_5_ce0 = 1'b1;
    end else begin
        out_buf_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_buf_0_5_we0 = 1'b1;
    end else begin
        out_buf_0_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_buf_0_6_ce0 = 1'b1;
    end else begin
        out_buf_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_buf_0_6_we0 = 1'b1;
    end else begin
        out_buf_0_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_buf_0_7_ce0 = 1'b1;
    end else begin
        out_buf_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_buf_0_7_we0 = 1'b1;
    end else begin
        out_buf_0_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        out_buf_0_8_ce0 = 1'b1;
    end else begin
        out_buf_0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        out_buf_0_8_we0 = 1'b1;
    end else begin
        out_buf_0_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_buf_0_9_ce0 = 1'b1;
    end else begin
        out_buf_0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_buf_0_9_we0 = 1'b1;
    end else begin
        out_buf_0_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_265_fu_2002_p2 = ((tmp_215_fu_1992_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_266_fu_2094_p2 = ((tmp_217_reg_4646 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_267_fu_2312_p2 = ((tmp_218_fu_2302_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_268_fu_2586_p2 = ((tmp_221_reg_4727 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_269_fu_4108_p2 = ((tmp_223_fu_4098_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_270_fu_2940_p2 = ((tmp_226_fu_2930_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_271_fu_3089_p2 = ((tmp_228_reg_4813 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_272_fu_3419_p2 = ((tmp_230_fu_3409_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_273_fu_3607_p2 = ((tmp_232_reg_4890 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_274_fu_3825_p2 = ((tmp_234_fu_3815_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_1600_p2 = ((tmp_211_reg_4564 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_zeros_123_fu_2008_p2 = ((tmp_215_fu_1992_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_124_fu_2099_p2 = ((tmp_217_reg_4646 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_125_fu_2318_p2 = ((tmp_218_fu_2302_p4 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_126_fu_2591_p2 = ((tmp_221_reg_4727 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_127_fu_4114_p2 = ((tmp_223_fu_4098_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_128_fu_2946_p2 = ((tmp_226_fu_2930_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_129_fu_3094_p2 = ((tmp_228_reg_4813 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_130_fu_3425_p2 = ((tmp_230_fu_3409_p4 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_131_fu_3612_p2 = ((tmp_232_reg_4890 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_132_fu_3831_p2 = ((tmp_234_fu_3815_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_1605_p2 = ((tmp_211_reg_4564 == 3'd0) ? 1'b1 : 1'b0);

assign Range2_all_ones_325_fu_1986_p2 = ((tmp_214_fu_1976_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_326_fu_2089_p2 = ((tmp_216_reg_4641 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_327_fu_2294_p3 = add_ln1393_6_fu_2222_p2[32'd18];

assign Range2_all_ones_328_fu_2581_p2 = ((tmp_220_reg_4722 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_329_fu_4092_p2 = ((tmp_222_fu_4082_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_330_fu_2924_p2 = ((tmp_225_fu_2914_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_331_fu_3084_p2 = ((tmp_227_reg_4808 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_332_fu_3401_p3 = add_ln1393_13_fu_3322_p2[32'd18];

assign Range2_all_ones_333_fu_3602_p2 = ((tmp_231_reg_4885 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_334_fu_3809_p2 = ((tmp_233_fu_3799_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_1595_p2 = ((tmp_s_reg_4559 == 2'd3) ? 1'b1 : 1'b0);

assign add_ln1393_10_fu_2835_p2 = ($signed(sext_ln1393_222_fu_2815_p1) + $signed(sext_ln1393_221_fu_2811_p1));

assign add_ln1393_117_fu_834_p2 = ($signed(sext_ln1319_fu_818_p1) + $signed(17'd131016));

assign add_ln1393_118_fu_998_p2 = ($signed(sext_ln1319_105_fu_982_p1) + $signed(17'd130744));

assign add_ln1393_119_fu_1058_p2 = ($signed(sext_ln1319_106_fu_1054_p1) + $signed(17'd44));

assign add_ln1393_11_fu_1390_p2 = ($signed(sext_ln1316_82_fu_1382_p1) + $signed(20'd92));

assign add_ln1393_120_fu_1140_p2 = ($signed(sext_ln1319_107_fu_1124_p1) + $signed(17'd46));

assign add_ln1393_122_fu_4017_p2 = (trunc_ln1393_66_reg_5036 + 18'd300);

assign add_ln1393_123_fu_4022_p2 = (trunc_ln1393_65_reg_5031 + 17'd300);

assign add_ln1393_124_fu_1248_p2 = ($signed(sext_ln1319_109_fu_1244_p1) + $signed(17'd71));

assign add_ln1393_125_fu_1286_p2 = ($signed(sext_ln1393_224_fu_1282_p1) + $signed(18'd27));

assign add_ln1393_126_fu_1430_p2 = ($signed(sext_ln1319_111_fu_1426_p1) + $signed(17'd131057));

assign add_ln1393_127_fu_1460_p2 = ($signed(sext_ln1319_112_fu_1444_p1) + $signed(17'd130944));

assign add_ln1393_12_fu_1316_p2 = ($signed(sext_ln1393_225_fu_1292_p1) + $signed(sext_ln1319_110_fu_1270_p1));

assign add_ln1393_13_fu_3322_p2 = ($signed(sext_ln1393_227_fu_3309_p1) + $signed(sext_ln1393_226_fu_3305_p1));

assign add_ln1393_14_fu_1478_p2 = ($signed(sext_ln1393_230_fu_1466_p1) + $signed(sext_ln1393_229_fu_1456_p1));

assign add_ln1393_15_fu_3747_p2 = (r_V_464_fu_3733_p2 + 20'd65);

assign add_ln1393_1_fu_954_p2 = ($signed(sext_ln1316_79_fu_946_p1) + $signed(19'd198));

assign add_ln1393_2_fu_852_p2 = ($signed(sext_ln1393_210_fu_840_p1) + $signed(sext_ln1393_fu_830_p1));

assign add_ln1393_3_fu_1920_p2 = ($signed(r_V_459_fu_1902_p2) + $signed(20'd1048160));

assign add_ln1393_4_fu_1016_p2 = ($signed(sext_ln1393_213_fu_1004_p1) + $signed(sext_ln1393_212_fu_994_p1));

assign add_ln1393_5_fu_1084_p2 = ($signed(sext_ln1316_80_fu_1076_p1) + $signed(20'd200));

assign add_ln1393_6_fu_2222_p2 = ($signed(sext_ln1393_216_fu_2209_p1) + $signed(sext_ln1393_215_fu_2205_p1));

assign add_ln1393_7_fu_1158_p2 = ($signed(sext_ln1393_219_fu_1146_p1) + $signed(sext_ln1393_218_fu_1136_p1));

assign add_ln1393_8_fu_1208_p2 = ($signed(sext_ln1316_81_fu_1200_p1) + $signed(20'd1048494));

assign add_ln1393_fu_902_p2 = ($signed(sext_ln1316_fu_894_p1) + $signed(20'd1048442));

assign add_ln467_2_fu_788_p2 = (add_ln467_fu_770_p2 + zext_ln467_4_fu_785_p1);

assign add_ln467_fu_770_p2 = (p_shl_fu_762_p3 + zext_ln467_fu_758_p1);

assign add_ln72_fu_679_p2 = (ap_sig_allocacmp_indvar_flatten_load + 11'd1);

assign add_ln76_1_fu_779_p2 = (add_ln76_fu_747_p2 + zext_ln76_1_fu_776_p1);

assign add_ln76_fu_747_p2 = (p_shl1_fu_740_p3 + zext_ln76_fu_737_p1);

assign add_ln856_10_fu_2427_p2 = (trunc_ln1393_7_fu_2420_p3 + 17'd200);

assign add_ln856_11_fu_2523_p2 = ($signed(sext_ln1393_220_fu_2520_p1) + $signed(trunc_ln1393_9_fu_2513_p3));

assign add_ln856_12_fu_2529_p2 = ($signed(add_ln1393_120_reg_4700) + $signed(trunc_ln1393_8_fu_2506_p3));

assign add_ln856_13_fu_2722_p2 = ($signed(trunc_ln1393_10_fu_2715_p3) + $signed(17'd130990));

assign add_ln856_14_fu_2841_p2 = ($signed(sext_ln1393_223_fu_2832_p1) + $signed(trunc_ln1393_12_fu_2825_p3));

assign add_ln856_15_fu_2847_p2 = ($signed(add_ln1393_124_reg_4765) + $signed(trunc_ln1393_11_fu_2818_p3));

assign add_ln856_16_fu_3055_p2 = ($signed(add_ln1393_125_reg_4782) + $signed(trunc_ln1393_14_fu_3048_p3));

assign add_ln856_17_fu_1322_p2 = (trunc_ln1393_71_fu_1308_p1 + trunc_ln1393_13_fu_1300_p3);

assign add_ln856_18_fu_3216_p2 = (trunc_ln1393_15_fu_3209_p3 + 17'd92);

assign add_ln856_19_fu_3328_p2 = ($signed(sext_ln1393_228_fu_3319_p1) + $signed(shl_ln1319_3_fu_3298_p3));

assign add_ln856_1_fu_1543_p2 = ($signed(add_ln1393_117_reg_4537) + $signed(trunc_ln1393_s_fu_1520_p3));

assign add_ln856_20_fu_3334_p2 = ($signed(add_ln1393_126_reg_4846) + $signed(trunc_ln1393_16_fu_3312_p3));

assign add_ln856_21_fu_3544_p2 = ($signed(sext_ln1393_231_fu_3541_p1) + $signed(trunc_ln1393_18_fu_3534_p3));

assign add_ln856_22_fu_3550_p2 = ($signed(add_ln1393_127_reg_4863) + $signed(trunc_ln1393_17_fu_3527_p3));

assign add_ln856_23_fu_4258_p2 = (trunc_ln1393_78_reg_5091 + 18'd65);

assign add_ln856_24_fu_3753_p2 = (trunc_ln1393_77_fu_3739_p1 + 17'd65);

assign add_ln856_2_fu_1711_p2 = ($signed(trunc_ln1393_2_fu_1704_p3) + $signed(17'd130938));

assign add_ln856_3_fu_1797_p2 = (trunc_ln1393_3_fu_1790_p3 + 17'd198);

assign add_ln856_4_fu_3851_p2 = ($signed(trunc_ln1393_56_reg_4932) + $signed(18'd261728));

assign add_ln856_5_fu_1926_p2 = ($signed(trunc_ln1393_55_fu_1912_p1) + $signed(17'd130656));

assign add_ln856_6_fu_2031_p2 = ($signed(sext_ln1393_214_fu_2028_p1) + $signed(trunc_ln1393_5_fu_2021_p3));

assign add_ln856_7_fu_2037_p2 = ($signed(add_ln1393_118_reg_4619) + $signed(trunc_ln1393_4_fu_2014_p3));

assign add_ln856_8_fu_2228_p2 = ($signed(sext_ln1393_217_fu_2219_p1) + $signed(shl_ln1319_6_fu_2198_p3));

assign add_ln856_9_fu_2234_p2 = ($signed(add_ln1393_119_reg_4662) + $signed(trunc_ln1393_6_fu_2212_p3));

assign add_ln856_fu_1537_p2 = ($signed(sext_ln1393_211_fu_1534_p1) + $signed(trunc_ln1393_1_fu_1527_p3));

assign and_ln936_72_fu_3886_p2 = (xor_ln936_168_fu_3880_p2 & Range2_all_ones_325_reg_4959);

assign and_ln936_73_fu_2126_p2 = (xor_ln936_169_fu_2120_p2 & Range2_all_ones_326_fu_2089_p2);

assign and_ln936_74_fu_2346_p2 = (xor_ln936_170_fu_2340_p2 & Range2_all_ones_327_fu_2294_p3);

assign and_ln936_75_fu_2618_p2 = (xor_ln936_171_fu_2612_p2 & Range2_all_ones_328_fu_2581_p2);

assign and_ln936_76_fu_4142_p2 = (xor_ln936_172_fu_4136_p2 & Range2_all_ones_329_fu_4092_p2);

assign and_ln936_77_fu_2974_p2 = (xor_ln936_173_fu_2968_p2 & Range2_all_ones_330_fu_2924_p2);

assign and_ln936_78_fu_3121_p2 = (xor_ln936_174_fu_3115_p2 & Range2_all_ones_331_fu_3084_p2);

assign and_ln936_79_fu_3453_p2 = (xor_ln936_175_fu_3447_p2 & Range2_all_ones_332_fu_3401_p3);

assign and_ln936_80_fu_3639_p2 = (xor_ln936_176_fu_3633_p2 & Range2_all_ones_333_fu_3602_p2);

assign and_ln936_81_fu_4293_p2 = (xor_ln936_177_fu_4287_p2 & Range2_all_ones_334_reg_5118);

assign and_ln936_fu_1632_p2 = (xor_ln936_fu_1626_p2 & Range2_all_ones_fu_1595_p2);

assign and_ln937_168_fu_3898_p2 = (carry_472_fu_3861_p2 & Range1_all_ones_265_reg_4964);

assign and_ln937_169_fu_2140_p2 = (carry_474_fu_2083_p2 & Range1_all_ones_266_fu_2094_p2);

assign and_ln937_170_fu_2360_p2 = (carry_476_fu_2288_p2 & Range1_all_ones_267_fu_2312_p2);

assign and_ln937_171_fu_2632_p2 = (carry_479_fu_2575_p2 & Range1_all_ones_268_fu_2586_p2);

assign and_ln937_172_fu_4156_p2 = (carry_481_fu_4076_p2 & Range1_all_ones_269_fu_4108_p2);

assign and_ln937_173_fu_2988_p2 = (carry_484_fu_2908_p2 & Range1_all_ones_270_fu_2940_p2);

assign and_ln937_174_fu_3135_p2 = (carry_486_fu_3079_p2 & Range1_all_ones_271_fu_3089_p2);

assign and_ln937_175_fu_3467_p2 = (carry_489_fu_3395_p2 & Range1_all_ones_272_fu_3419_p2);

assign and_ln937_176_fu_3653_p2 = (carry_491_fu_3596_p2 & Range1_all_ones_273_fu_3607_p2);

assign and_ln937_177_fu_4305_p2 = (carry_493_fu_4268_p2 & Range1_all_ones_274_reg_5123);

assign and_ln937_fu_1646_p2 = (carry_468_fu_1589_p2 & Range1_all_ones_fu_1600_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign block_t0_0_address0 = zext_ln467_5_fu_794_p1;

assign block_t0_10_address0 = zext_ln467_5_fu_794_p1;

assign block_t0_11_address0 = zext_ln467_5_fu_794_p1;

assign block_t0_12_address0 = zext_ln467_5_fu_794_p1;

assign block_t0_13_address0 = zext_ln467_5_fu_794_p1;

assign block_t0_14_address0 = zext_ln467_5_fu_794_p1;

assign block_t0_15_address0 = zext_ln467_5_fu_794_p1;

assign block_t0_1_address0 = zext_ln467_5_fu_794_p1;

assign block_t0_2_address0 = zext_ln467_5_fu_794_p1;

assign block_t0_3_address0 = zext_ln467_5_fu_794_p1;

assign block_t0_4_address0 = zext_ln467_5_fu_794_p1;

assign block_t0_5_address0 = zext_ln467_5_fu_794_p1;

assign block_t0_6_address0 = zext_ln467_5_fu_794_p1;

assign block_t0_7_address0 = zext_ln467_5_fu_794_p1;

assign block_t0_8_address0 = zext_ln467_5_fu_794_p1;

assign block_t0_9_address0 = zext_ln467_5_fu_794_p1;

assign carry_468_fu_1589_p2 = (xor_ln942_fu_1583_p2 & p_Result_895_fu_1558_p3);

assign carry_472_fu_3861_p2 = (xor_ln942_471_fu_3856_p2 & p_Result_902_reg_4943);

assign carry_474_fu_2083_p2 = (xor_ln942_473_fu_2077_p2 & p_Result_905_fu_2052_p3);

assign carry_476_fu_2288_p2 = (xor_ln942_475_fu_2282_p2 & p_Result_908_fu_2257_p3);

assign carry_479_fu_2575_p2 = (xor_ln942_478_fu_2569_p2 & p_Result_913_fu_2544_p3);

assign carry_481_fu_4076_p2 = (xor_ln942_480_fu_4070_p2 & p_Result_916_fu_4045_p3);

assign carry_484_fu_2908_p2 = (xor_ln942_483_fu_2902_p2 & p_Result_921_fu_2870_p3);

assign carry_486_fu_3079_p2 = (xor_ln942_485_fu_3073_p2 & p_Result_924_reg_4803);

assign carry_489_fu_3395_p2 = (xor_ln942_488_fu_3389_p2 & p_Result_929_fu_3357_p3);

assign carry_491_fu_3596_p2 = (xor_ln942_490_fu_3590_p2 & p_Result_932_fu_3565_p3);

assign carry_493_fu_4268_p2 = (xor_ln942_492_fu_4263_p2 & p_Result_935_reg_5102);

assign deleted_ones_265_fu_3891_p3 = ((carry_472_fu_3861_p2[0:0] == 1'b1) ? and_ln936_72_fu_3886_p2 : Range1_all_ones_265_reg_4964);

assign deleted_ones_266_fu_2132_p3 = ((carry_474_fu_2083_p2[0:0] == 1'b1) ? and_ln936_73_fu_2126_p2 : Range1_all_ones_266_fu_2094_p2);

assign deleted_ones_267_fu_2352_p3 = ((carry_476_fu_2288_p2[0:0] == 1'b1) ? and_ln936_74_fu_2346_p2 : Range1_all_ones_267_fu_2312_p2);

assign deleted_ones_268_fu_2624_p3 = ((carry_479_fu_2575_p2[0:0] == 1'b1) ? and_ln936_75_fu_2618_p2 : Range1_all_ones_268_fu_2586_p2);

assign deleted_ones_269_fu_4148_p3 = ((carry_481_fu_4076_p2[0:0] == 1'b1) ? and_ln936_76_fu_4142_p2 : Range1_all_ones_269_fu_4108_p2);

assign deleted_ones_270_fu_2980_p3 = ((carry_484_fu_2908_p2[0:0] == 1'b1) ? and_ln936_77_fu_2974_p2 : Range1_all_ones_270_fu_2940_p2);

assign deleted_ones_271_fu_3127_p3 = ((carry_486_fu_3079_p2[0:0] == 1'b1) ? and_ln936_78_fu_3121_p2 : Range1_all_ones_271_fu_3089_p2);

assign deleted_ones_272_fu_3459_p3 = ((carry_489_fu_3395_p2[0:0] == 1'b1) ? and_ln936_79_fu_3453_p2 : Range1_all_ones_272_fu_3419_p2);

assign deleted_ones_273_fu_3645_p3 = ((carry_491_fu_3596_p2[0:0] == 1'b1) ? and_ln936_80_fu_3639_p2 : Range1_all_ones_273_fu_3607_p2);

assign deleted_ones_274_fu_4298_p3 = ((carry_493_fu_4268_p2[0:0] == 1'b1) ? and_ln936_81_fu_4293_p2 : Range1_all_ones_274_reg_5123);

assign deleted_ones_fu_1638_p3 = ((carry_468_fu_1589_p2[0:0] == 1'b1) ? and_ln936_fu_1632_p2 : Range1_all_ones_fu_1600_p2);

assign deleted_zeros_233_fu_3866_p3 = ((carry_472_fu_3861_p2[0:0] == 1'b1) ? Range1_all_ones_265_reg_4964 : Range1_all_zeros_123_reg_4971);

assign deleted_zeros_234_fu_2104_p3 = ((carry_474_fu_2083_p2[0:0] == 1'b1) ? Range1_all_ones_266_fu_2094_p2 : Range1_all_zeros_124_fu_2099_p2);

assign deleted_zeros_235_fu_2324_p3 = ((carry_476_fu_2288_p2[0:0] == 1'b1) ? Range1_all_ones_267_fu_2312_p2 : Range1_all_zeros_125_fu_2318_p2);

assign deleted_zeros_236_fu_2596_p3 = ((carry_479_fu_2575_p2[0:0] == 1'b1) ? Range1_all_ones_268_fu_2586_p2 : Range1_all_zeros_126_fu_2591_p2);

assign deleted_zeros_237_fu_4120_p3 = ((carry_481_fu_4076_p2[0:0] == 1'b1) ? Range1_all_ones_269_fu_4108_p2 : Range1_all_zeros_127_fu_4114_p2);

assign deleted_zeros_238_fu_2952_p3 = ((carry_484_fu_2908_p2[0:0] == 1'b1) ? Range1_all_ones_270_fu_2940_p2 : Range1_all_zeros_128_fu_2946_p2);

assign deleted_zeros_239_fu_3099_p3 = ((carry_486_fu_3079_p2[0:0] == 1'b1) ? Range1_all_ones_271_fu_3089_p2 : Range1_all_zeros_129_fu_3094_p2);

assign deleted_zeros_240_fu_3431_p3 = ((carry_489_fu_3395_p2[0:0] == 1'b1) ? Range1_all_ones_272_fu_3419_p2 : Range1_all_zeros_130_fu_3425_p2);

assign deleted_zeros_241_fu_3617_p3 = ((carry_491_fu_3596_p2[0:0] == 1'b1) ? Range1_all_ones_273_fu_3607_p2 : Range1_all_zeros_131_fu_3612_p2);

assign deleted_zeros_242_fu_4273_p3 = ((carry_493_fu_4268_p2[0:0] == 1'b1) ? Range1_all_ones_274_reg_5123 : Range1_all_zeros_132_reg_5130);

assign deleted_zeros_fu_1610_p3 = ((carry_468_fu_1589_p2[0:0] == 1'b1) ? Range1_all_ones_fu_1600_p2 : Range1_all_zeros_fu_1605_p2);

assign icmp_ln72_fu_673_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_688_p2 = ((ap_sig_allocacmp_col_load == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln941_63_fu_1827_p2 = ((tmp_213_reg_4602 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln941_64_fu_1108_p2 = ((tmp_219_fu_1098_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln941_65_fu_1232_p2 = ((tmp_224_fu_1222_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln941_66_fu_1414_p2 = ((tmp_229_fu_1404_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln941_fu_926_p2 = ((tmp_212_fu_916_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln942_127_fu_1849_p2 = ((tmp_213_reg_4602 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln942_128_fu_1114_p2 = ((tmp_219_fu_1098_p4 != 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln942_129_fu_1238_p2 = ((tmp_224_fu_1222_p4 != 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln942_130_fu_1420_p2 = ((tmp_229_fu_1404_p4 != 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln942_fu_932_p2 = ((tmp_212_fu_916_p4 != 3'd7) ? 1'b1 : 1'b0);

assign indvars_iv_next180_fu_667_p2 = (ap_sig_allocacmp_row_1 + 6'd1);

assign indvars_iv_next180_mid1_fu_710_p2 = (ap_sig_allocacmp_row_1 + 6'd2);

assign indvars_iv_next_fu_716_p2 = (select_ln72_fu_694_p3 + 6'd1);

assign or_ln392_265_fu_1775_p2 = (underflow_297_fu_1762_p2 | overflow_329_fu_1751_p2);

assign or_ln392_266_fu_1873_p2 = (underflow_298_fu_1860_p2 | overflow_330_fu_1843_p2);

assign or_ln392_267_fu_3956_p2 = (underflow_299_fu_3943_p2 | overflow_331_fu_3919_p2);

assign or_ln392_268_fu_2192_p2 = (underflow_300_fu_2187_p2 | overflow_332_fu_2163_p2);

assign or_ln392_269_fu_2414_p2 = (underflow_301_fu_2408_p2 | overflow_333_fu_2384_p2);

assign or_ln392_270_fu_2491_p2 = (underflow_302_fu_2478_p2 | overflow_334_fu_2467_p2);

assign or_ln392_271_fu_2684_p2 = (underflow_303_fu_2679_p2 | overflow_335_fu_2655_p2);

assign or_ln392_272_fu_4210_p2 = (underflow_304_fu_4204_p2 | overflow_336_fu_4180_p2);

assign or_ln392_273_fu_2786_p2 = (underflow_305_fu_2773_p2 | overflow_337_fu_2762_p2);

assign or_ln392_274_fu_3042_p2 = (underflow_306_fu_3036_p2 | overflow_338_fu_3012_p2);

assign or_ln392_275_fu_3195_p2 = (underflow_307_fu_3182_p2 | overflow_339_fu_3158_p2);

assign or_ln392_276_fu_3280_p2 = (underflow_308_fu_3267_p2 | overflow_340_fu_3256_p2);

assign or_ln392_277_fu_3521_p2 = (underflow_309_fu_3515_p2 | overflow_341_fu_3491_p2);

assign or_ln392_278_fu_3705_p2 = (underflow_310_fu_3700_p2 | overflow_342_fu_3676_p2);

assign or_ln392_279_fu_4363_p2 = (underflow_311_fu_4350_p2 | overflow_343_fu_4326_p2);

assign or_ln392_fu_1698_p2 = (underflow_fu_1693_p2 | overflow_fu_1669_p2);

assign or_ln941_253_fu_1741_p2 = (p_Result_898_fu_1727_p3 | icmp_ln941_reg_4581);

assign or_ln941_254_fu_1832_p2 = (p_Result_900_fu_1813_p3 | icmp_ln941_63_fu_1827_p2);

assign or_ln941_255_fu_3909_p2 = (xor_ln941_502_fu_3903_p2 | p_Result_903_reg_4953);

assign or_ln941_256_fu_2152_p2 = (xor_ln941_504_fu_2146_p2 | p_Result_906_fu_2069_p3);

assign or_ln941_257_fu_2372_p2 = (xor_ln941_506_fu_2366_p2 | p_Result_909_fu_2274_p3);

assign or_ln941_258_fu_2457_p2 = (p_Result_911_fu_2443_p3 | icmp_ln941_64_reg_4685);

assign or_ln941_259_fu_2644_p2 = (xor_ln941_509_fu_2638_p2 | p_Result_914_fu_2561_p3);

assign or_ln941_260_fu_4168_p2 = (xor_ln941_511_fu_4162_p2 | p_Result_917_fu_4062_p3);

assign or_ln941_261_fu_2752_p2 = (p_Result_919_fu_2738_p3 | icmp_ln941_65_reg_4749);

assign or_ln941_262_fu_3000_p2 = (xor_ln941_514_fu_2994_p2 | p_Result_922_fu_2894_p3);

assign or_ln941_263_fu_3147_p2 = (xor_ln941_516_fu_3141_p2 | p_Result_925_fu_3065_p3);

assign or_ln941_264_fu_3246_p2 = (p_Result_927_fu_3232_p3 | icmp_ln941_66_reg_4830);

assign or_ln941_265_fu_3479_p2 = (xor_ln941_519_fu_3473_p2 | p_Result_930_fu_3381_p3);

assign or_ln941_266_fu_3665_p2 = (xor_ln941_521_fu_3659_p2 | p_Result_933_fu_3582_p3);

assign or_ln941_267_fu_4316_p2 = (xor_ln941_523_fu_4310_p2 | p_Result_936_reg_5112);

assign or_ln941_fu_1658_p2 = (xor_ln941_fu_1652_p2 | p_Result_896_fu_1575_p3);

assign or_ln942_297_fu_1757_p2 = (xor_ln942_469_fu_1735_p2 | icmp_ln942_reg_4586);

assign or_ln942_298_fu_1854_p2 = (xor_ln942_470_fu_1821_p2 | icmp_ln942_127_fu_1849_p2);

assign or_ln942_299_fu_3931_p2 = (xor_ln942_472_fu_3925_p2 | xor_ln942_471_fu_3856_p2);

assign or_ln942_300_fu_2175_p2 = (xor_ln942_474_fu_2169_p2 | xor_ln942_473_fu_2077_p2);

assign or_ln942_301_fu_2396_p2 = (xor_ln942_476_fu_2390_p2 | xor_ln942_475_fu_2282_p2);

assign or_ln942_302_fu_2473_p2 = (xor_ln942_477_fu_2451_p2 | icmp_ln942_128_reg_4690);

assign or_ln942_303_fu_2667_p2 = (xor_ln942_479_fu_2661_p2 | xor_ln942_478_fu_2569_p2);

assign or_ln942_304_fu_4192_p2 = (xor_ln942_481_fu_4186_p2 | xor_ln942_480_fu_4070_p2);

assign or_ln942_305_fu_2768_p2 = (xor_ln942_482_fu_2746_p2 | icmp_ln942_129_reg_4754);

assign or_ln942_306_fu_3024_p2 = (xor_ln942_484_fu_3018_p2 | xor_ln942_483_fu_2902_p2);

assign or_ln942_307_fu_3170_p2 = (xor_ln942_486_fu_3164_p2 | xor_ln942_485_fu_3073_p2);

assign or_ln942_308_fu_3262_p2 = (xor_ln942_487_fu_3240_p2 | icmp_ln942_130_reg_4835);

assign or_ln942_309_fu_3503_p2 = (xor_ln942_489_fu_3497_p2 | xor_ln942_488_fu_3389_p2);

assign or_ln942_310_fu_3688_p2 = (xor_ln942_491_fu_3682_p2 | xor_ln942_490_fu_3590_p2);

assign or_ln942_311_fu_4338_p2 = (xor_ln942_493_fu_4332_p2 | xor_ln942_492_fu_4263_p2);

assign or_ln942_fu_1681_p2 = (xor_ln942_fu_1583_p2 | xor_ln942_468_fu_1675_p2);

assign out_buf_0_0_address0 = zext_ln76_2_reg_4902;

assign out_buf_0_0_d0 = ((or_ln392_reg_4927[0:0] == 1'b1) ? select_ln392_472_fu_3837_p3 : p_Val2_956_reg_4917);

assign out_buf_0_10_address0 = zext_ln76_2_reg_4902;

assign out_buf_0_10_d0 = ((or_ln392_274_reg_5051[0:0] == 1'b1) ? select_ln392_482_fu_4216_p3 : p_Val2_973_reg_5041);

assign out_buf_0_11_address0 = zext_ln76_2_reg_4902;

assign out_buf_0_11_d0 = select_ln392_339_reg_5056;

assign out_buf_0_12_address0 = zext_ln76_2_fu_1512_p1;

assign out_buf_0_12_d0 = ((or_ln392_276_fu_3280_p2[0:0] == 1'b1) ? select_ln392_484_fu_3272_p3 : p_Val2_976_fu_3222_p4);

assign out_buf_0_13_address0 = zext_ln76_2_reg_4902;

assign out_buf_0_13_d0 = ((or_ln392_277_reg_5071[0:0] == 1'b1) ? select_ln392_485_fu_4230_p3 : p_Val2_978_reg_5061);

assign out_buf_0_14_address0 = zext_ln76_2_reg_4902;

assign out_buf_0_14_d0 = ((or_ln392_278_reg_5086[0:0] == 1'b1) ? select_ln392_486_fu_4244_p3 : p_Val2_980_reg_5076);

assign out_buf_0_15_address0 = zext_ln76_2_reg_4902;

assign out_buf_0_15_d0 = ((or_ln392_279_fu_4363_p2[0:0] == 1'b1) ? select_ln392_487_fu_4355_p3 : p_Val2_982_reg_5107);

assign out_buf_0_1_address0 = zext_ln76_2_fu_1512_p1;

assign out_buf_0_1_d0 = ((or_ln392_265_fu_1775_p2[0:0] == 1'b1) ? select_ln392_473_fu_1767_p3 : p_Val2_957_fu_1717_p4);

assign out_buf_0_2_address0 = zext_ln76_2_fu_1512_p1;

assign out_buf_0_2_d0 = ((or_ln392_266_fu_1873_p2[0:0] == 1'b1) ? select_ln392_474_fu_1865_p3 : p_Val2_958_fu_1803_p4);

assign out_buf_0_3_address0 = zext_ln76_2_reg_4902;

assign out_buf_0_3_d0 = ((or_ln392_267_fu_3956_p2[0:0] == 1'b1) ? select_ln392_475_fu_3948_p3 : p_Val2_960_reg_4948);

assign out_buf_0_4_address0 = zext_ln76_2_reg_4902;

assign out_buf_0_4_d0 = ((or_ln392_268_reg_4986[0:0] == 1'b1) ? select_ln392_476_fu_3970_p3 : p_Val2_962_reg_4976);

assign out_buf_0_5_address0 = zext_ln76_2_reg_4902;

assign out_buf_0_5_d0 = ((or_ln392_269_reg_5001[0:0] == 1'b1) ? select_ln392_477_fu_3984_p3 : p_Val2_964_reg_4991);

assign out_buf_0_6_address0 = zext_ln76_2_fu_1512_p1;

assign out_buf_0_6_d0 = ((or_ln392_270_fu_2491_p2[0:0] == 1'b1) ? select_ln392_478_fu_2483_p3 : p_Val2_965_fu_2433_p4);

assign out_buf_0_7_address0 = zext_ln76_2_reg_4902;

assign out_buf_0_7_d0 = ((or_ln392_271_reg_5016[0:0] == 1'b1) ? select_ln392_479_fu_3998_p3 : p_Val2_967_reg_5006);

assign out_buf_0_8_address0 = zext_ln76_2_reg_4902_pp0_iter4_reg;

assign out_buf_0_8_d0 = ((or_ln392_272_reg_5145[0:0] == 1'b1) ? select_ln392_480_fu_4377_p3 : p_Val2_970_reg_5135);

assign out_buf_0_9_address0 = zext_ln76_2_fu_1512_p1;

assign out_buf_0_9_d0 = ((or_ln392_273_fu_2786_p2[0:0] == 1'b1) ? select_ln392_481_fu_2778_p3 : p_Val2_971_fu_2728_p4);

assign overflow_329_fu_1751_p2 = (xor_ln941_500_fu_1746_p2 & or_ln941_253_fu_1741_p2);

assign overflow_330_fu_1843_p2 = (xor_ln941_501_fu_1838_p2 & or_ln941_254_fu_1832_p2);

assign overflow_331_fu_3919_p2 = (xor_ln941_503_fu_3914_p2 & or_ln941_255_fu_3909_p2);

assign overflow_332_fu_2163_p2 = (xor_ln941_505_fu_2158_p2 & or_ln941_256_fu_2152_p2);

assign overflow_333_fu_2384_p2 = (xor_ln941_507_fu_2378_p2 & or_ln941_257_fu_2372_p2);

assign overflow_334_fu_2467_p2 = (xor_ln941_508_fu_2462_p2 & or_ln941_258_fu_2457_p2);

assign overflow_335_fu_2655_p2 = (xor_ln941_510_fu_2650_p2 & or_ln941_259_fu_2644_p2);

assign overflow_336_fu_4180_p2 = (xor_ln941_512_fu_4174_p2 & or_ln941_260_fu_4168_p2);

assign overflow_337_fu_2762_p2 = (xor_ln941_513_fu_2757_p2 & or_ln941_261_fu_2752_p2);

assign overflow_338_fu_3012_p2 = (xor_ln941_515_fu_3006_p2 & or_ln941_262_fu_3000_p2);

assign overflow_339_fu_3158_p2 = (xor_ln941_517_fu_3153_p2 & or_ln941_263_fu_3147_p2);

assign overflow_340_fu_3256_p2 = (xor_ln941_518_fu_3251_p2 & or_ln941_264_fu_3246_p2);

assign overflow_341_fu_3491_p2 = (xor_ln941_520_fu_3485_p2 & or_ln941_265_fu_3479_p2);

assign overflow_342_fu_3676_p2 = (xor_ln941_522_fu_3671_p2 & or_ln941_266_fu_3665_p2);

assign overflow_343_fu_4326_p2 = (xor_ln941_524_fu_4321_p2 & or_ln941_267_fu_4316_p2);

assign overflow_fu_1669_p2 = (xor_ln941_499_fu_1664_p2 & or_ln941_fu_1658_p2);

assign p_Result_895_fu_1558_p3 = add_ln856_1_fu_1543_p2[32'd16];

assign p_Result_896_fu_1575_p3 = p_Val2_956_fu_1569_p2[32'd15];

assign p_Result_898_fu_1727_p3 = add_ln856_2_fu_1711_p2[32'd16];

assign p_Result_900_fu_1813_p3 = add_ln856_3_fu_1797_p2[32'd16];

assign p_Result_905_fu_2052_p3 = add_ln856_7_fu_2037_p2[32'd16];

assign p_Result_906_fu_2069_p3 = p_Val2_962_fu_2063_p2[32'd15];

assign p_Result_907_fu_2239_p3 = add_ln1393_6_fu_2222_p2[32'd18];

assign p_Result_908_fu_2257_p3 = add_ln856_9_fu_2234_p2[32'd16];

assign p_Result_909_fu_2274_p3 = p_Val2_964_fu_2268_p2[32'd15];

assign p_Result_911_fu_2443_p3 = add_ln856_10_fu_2427_p2[32'd16];

assign p_Result_913_fu_2544_p3 = add_ln856_12_fu_2529_p2[32'd16];

assign p_Result_914_fu_2561_p3 = p_Val2_967_fu_2555_p2[32'd15];

assign p_Result_915_fu_4027_p3 = ret_V_fu_4012_p2[32'd19];

assign p_Result_916_fu_4045_p3 = add_ln1393_123_fu_4022_p2[32'd16];

assign p_Result_917_fu_4062_p3 = p_Val2_970_fu_4056_p2[32'd15];

assign p_Result_919_fu_2738_p3 = add_ln856_13_fu_2722_p2[32'd16];

assign p_Result_920_fu_2852_p3 = add_ln1393_10_fu_2835_p2[32'd19];

assign p_Result_921_fu_2870_p3 = add_ln856_15_fu_2847_p2[32'd16];

assign p_Result_922_fu_2894_p3 = p_Val2_973_fu_2888_p2[32'd15];

assign p_Result_925_fu_3065_p3 = p_Val2_975_fu_3060_p2[32'd15];

assign p_Result_927_fu_3232_p3 = add_ln856_18_fu_3216_p2[32'd16];

assign p_Result_928_fu_3339_p3 = add_ln1393_13_fu_3322_p2[32'd18];

assign p_Result_929_fu_3357_p3 = add_ln856_20_fu_3334_p2[32'd16];

assign p_Result_930_fu_3381_p3 = p_Val2_978_fu_3375_p2[32'd15];

assign p_Result_932_fu_3565_p3 = add_ln856_22_fu_3550_p2[32'd16];

assign p_Result_933_fu_3582_p3 = p_Val2_980_fu_3576_p2[32'd15];

assign p_Val2_956_fu_1569_p2 = (p_Val2_s_fu_1548_p4 + zext_ln423_fu_1566_p1);

assign p_Val2_957_fu_1717_p4 = {{add_ln856_2_fu_1711_p2[16:1]}};

assign p_Val2_958_fu_1803_p4 = {{add_ln856_3_fu_1797_p2[16:1]}};

assign p_Val2_959_fu_1940_p4 = {{add_ln856_5_fu_1926_p2[16:1]}};

assign p_Val2_960_fu_1962_p2 = (p_Val2_959_fu_1940_p4 + zext_ln423_179_fu_1958_p1);

assign p_Val2_961_fu_2042_p4 = {{add_ln856_7_fu_2037_p2[16:1]}};

assign p_Val2_962_fu_2063_p2 = (p_Val2_961_fu_2042_p4 + zext_ln423_180_fu_2060_p1);

assign p_Val2_963_fu_2247_p4 = {{add_ln856_9_fu_2234_p2[16:1]}};

assign p_Val2_964_fu_2268_p2 = (p_Val2_963_fu_2247_p4 + zext_ln423_181_fu_2265_p1);

assign p_Val2_965_fu_2433_p4 = {{add_ln856_10_fu_2427_p2[16:1]}};

assign p_Val2_966_fu_2534_p4 = {{add_ln856_12_fu_2529_p2[16:1]}};

assign p_Val2_967_fu_2555_p2 = (p_Val2_966_fu_2534_p4 + zext_ln423_182_fu_2552_p1);

assign p_Val2_969_fu_4035_p4 = {{add_ln1393_123_fu_4022_p2[16:1]}};

assign p_Val2_970_fu_4056_p2 = (p_Val2_969_fu_4035_p4 + zext_ln423_183_fu_4053_p1);

assign p_Val2_971_fu_2728_p4 = {{add_ln856_13_fu_2722_p2[16:1]}};

assign p_Val2_972_fu_2860_p4 = {{add_ln856_15_fu_2847_p2[16:1]}};

assign p_Val2_973_fu_2888_p2 = (p_Val2_972_fu_2860_p4 + zext_ln423_184_fu_2884_p1);

assign p_Val2_975_fu_3060_p2 = (p_Val2_974_reg_4798 + 16'd1);

assign p_Val2_976_fu_3222_p4 = {{add_ln856_18_fu_3216_p2[16:1]}};

assign p_Val2_977_fu_3347_p4 = {{add_ln856_20_fu_3334_p2[16:1]}};

assign p_Val2_978_fu_3375_p2 = (p_Val2_977_fu_3347_p4 + zext_ln423_185_fu_3371_p1);

assign p_Val2_979_fu_3555_p4 = {{add_ln856_22_fu_3550_p2[16:1]}};

assign p_Val2_980_fu_3576_p2 = (p_Val2_979_fu_3555_p4 + zext_ln423_186_fu_3573_p1);

assign p_Val2_981_fu_3767_p4 = {{add_ln856_24_fu_3753_p2[16:1]}};

assign p_Val2_982_fu_3785_p2 = (p_Val2_981_fu_3767_p4 + 16'd1);

assign p_Val2_s_fu_1548_p4 = {{add_ln856_1_fu_1543_p2[16:1]}};

assign p_shl1_fu_740_p3 = {{select_ln72_1_reg_4431}, {5'd0}};

assign p_shl_fu_762_p3 = {{select_ln72_2_fu_753_p3}, {5'd0}};

assign r_V_458_fu_938_p3 = {{block_t0_2_q0}, {2'd0}};

assign r_V_459_fu_1902_p2 = ($signed(sext_ln1319_104_fu_1898_p1) - $signed(sext_ln1319_103_fu_1888_p1));

assign r_V_460_fu_1068_p3 = {{block_t0_6_q0}, {3'd0}};

assign r_V_462_fu_1192_p3 = {{block_t0_9_q0}, {3'd0}};

assign r_V_463_fu_1374_p3 = {{block_t0_12_q0}, {3'd0}};

assign r_V_464_fu_3733_p2 = ($signed(sext_ln1319_113_fu_3718_p1) - $signed(sext_ln1319_114_fu_3729_p1));

assign r_V_465_fu_2693_p1 = 21'd11;

assign r_V_fu_886_p3 = {{block_t0_1_q0}, {3'd0}};

assign ret_V_fu_4012_p2 = (trunc_ln1393_63_reg_5021 + 20'd300);

assign select_ln392_339_fu_3201_p3 = ((or_ln392_275_fu_3195_p2[0:0] == 1'b1) ? select_ln392_483_fu_3187_p3 : p_Val2_975_fu_3060_p2);

assign select_ln392_472_fu_3837_p3 = ((overflow_reg_4922[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_473_fu_1767_p3 = ((overflow_329_fu_1751_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_474_fu_1865_p3 = ((overflow_330_fu_1843_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_475_fu_3948_p3 = ((overflow_331_fu_3919_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_476_fu_3970_p3 = ((overflow_332_reg_4981[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_477_fu_3984_p3 = ((overflow_333_reg_4996[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_478_fu_2483_p3 = ((overflow_334_fu_2467_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_479_fu_3998_p3 = ((overflow_335_reg_5011[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_480_fu_4377_p3 = ((overflow_336_reg_5140[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_481_fu_2778_p3 = ((overflow_337_fu_2762_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_482_fu_4216_p3 = ((overflow_338_reg_5046[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_483_fu_3187_p3 = ((overflow_339_fu_3158_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_484_fu_3272_p3 = ((overflow_340_fu_3256_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_485_fu_4230_p3 = ((overflow_341_reg_5066[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_486_fu_4244_p3 = ((overflow_342_reg_5081[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln392_487_fu_4355_p3 = ((overflow_343_fu_4326_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign select_ln72_1_fu_702_p3 = ((icmp_ln73_fu_688_p2[0:0] == 1'b1) ? indvars_iv_next180_fu_667_p2 : ap_sig_allocacmp_row_1);

assign select_ln72_2_fu_753_p3 = ((icmp_ln73_reg_4421[0:0] == 1'b1) ? indvars_iv_next180_mid1_reg_4437 : indvars_iv_next180_reg_4412);

assign select_ln72_fu_694_p3 = ((icmp_ln73_fu_688_p2[0:0] == 1'b1) ? 6'd0 : ap_sig_allocacmp_col_load);

assign sext_ln1316_79_fu_946_p1 = $signed(r_V_458_fu_938_p3);

assign sext_ln1316_80_fu_1076_p1 = $signed(r_V_460_fu_1068_p3);

assign sext_ln1316_81_fu_1200_p1 = $signed(r_V_462_fu_1192_p3);

assign sext_ln1316_82_fu_1382_p1 = $signed(r_V_463_fu_1374_p3);

assign sext_ln1316_fu_894_p1 = $signed(r_V_fu_886_p3);

assign sext_ln1319_103_fu_1888_p1 = tmp_1641_reg_4608;

assign sext_ln1319_104_fu_1898_p1 = $signed(shl_ln1319_4_fu_1891_p3);

assign sext_ln1319_105_fu_982_p0 = block_t0_4_q0;

assign sext_ln1319_105_fu_982_p1 = sext_ln1319_105_fu_982_p0;

assign sext_ln1319_106_fu_1054_p0 = block_t0_5_q0;

assign sext_ln1319_106_fu_1054_p1 = sext_ln1319_106_fu_1054_p0;

assign sext_ln1319_107_fu_1124_p0 = block_t0_7_q0;

assign sext_ln1319_107_fu_1124_p1 = sext_ln1319_107_fu_1124_p0;

assign sext_ln1319_109_fu_1244_p0 = block_t0_10_q0;

assign sext_ln1319_109_fu_1244_p1 = sext_ln1319_109_fu_1244_p0;

assign sext_ln1319_110_fu_1270_p1 = $signed(shl_ln1319_1_fu_1262_p3);

assign sext_ln1319_111_fu_1426_p0 = block_t0_13_q0;

assign sext_ln1319_111_fu_1426_p1 = sext_ln1319_111_fu_1426_p0;

assign sext_ln1319_112_fu_1444_p0 = block_t0_14_q0;

assign sext_ln1319_112_fu_1444_p1 = sext_ln1319_112_fu_1444_p0;

assign sext_ln1319_113_fu_3718_p1 = $signed(shl_ln1319_9_fu_3711_p3);

assign sext_ln1319_114_fu_3729_p1 = $signed(shl_ln1319_10_fu_3722_p3);

assign sext_ln1319_fu_818_p0 = block_t0_0_q0;

assign sext_ln1319_fu_818_p1 = sext_ln1319_fu_818_p0;

assign sext_ln1393_210_fu_840_p1 = add_ln1393_117_fu_834_p2;

assign sext_ln1393_211_fu_1534_p1 = add_ln1393_117_reg_4537;

assign sext_ln1393_212_fu_994_p1 = $signed(shl_ln1319_5_fu_986_p3);

assign sext_ln1393_213_fu_1004_p1 = add_ln1393_118_fu_998_p2;

assign sext_ln1393_214_fu_2028_p1 = add_ln1393_118_reg_4619;

assign sext_ln1393_215_fu_2205_p1 = shl_ln1319_6_fu_2198_p3;

assign sext_ln1393_216_fu_2209_p1 = add_ln1393_119_reg_4662;

assign sext_ln1393_217_fu_2219_p1 = add_ln1393_119_reg_4662;

assign sext_ln1393_218_fu_1136_p1 = $signed(shl_ln1319_8_fu_1128_p3);

assign sext_ln1393_219_fu_1146_p1 = add_ln1393_120_fu_1140_p2;

assign sext_ln1393_220_fu_2520_p1 = add_ln1393_120_reg_4700;

assign sext_ln1393_221_fu_2811_p1 = $signed(shl_ln1319_s_fu_2804_p3);

assign sext_ln1393_222_fu_2815_p1 = add_ln1393_124_reg_4765;

assign sext_ln1393_223_fu_2832_p1 = add_ln1393_124_reg_4765;

assign sext_ln1393_224_fu_1282_p1 = $signed(shl_ln1319_2_fu_1274_p3);

assign sext_ln1393_225_fu_1292_p1 = add_ln1393_125_fu_1286_p2;

assign sext_ln1393_226_fu_3305_p1 = shl_ln1319_3_fu_3298_p3;

assign sext_ln1393_227_fu_3309_p1 = add_ln1393_126_reg_4846;

assign sext_ln1393_228_fu_3319_p1 = add_ln1393_126_reg_4846;

assign sext_ln1393_229_fu_1456_p1 = $signed(shl_ln1319_7_fu_1448_p3);

assign sext_ln1393_230_fu_1466_p1 = add_ln1393_127_fu_1460_p2;

assign sext_ln1393_231_fu_3541_p1 = add_ln1393_127_reg_4863;

assign sext_ln1393_fu_830_p1 = $signed(shl_ln_fu_822_p3);

assign shl_ln1319_10_fu_3722_p3 = {{tmp_1697_reg_4896}, {1'd0}};

assign shl_ln1319_1_fu_1262_p3 = {{block_t0_11_q0}, {3'd0}};

assign shl_ln1319_2_fu_1274_p3 = {{block_t0_11_q0}, {1'd0}};

assign shl_ln1319_3_fu_3298_p3 = {{tmp_1686_reg_4840}, {2'd0}};

assign shl_ln1319_4_fu_1891_p3 = {{tmp_1641_reg_4608}, {3'd0}};

assign shl_ln1319_5_fu_986_p1 = block_t0_4_q0;

assign shl_ln1319_5_fu_986_p3 = {{shl_ln1319_5_fu_986_p1}, {3'd0}};

assign shl_ln1319_6_fu_2198_p3 = {{tmp_1651_reg_4652}, {2'd0}};

assign shl_ln1319_7_fu_1448_p1 = block_t0_14_q0;

assign shl_ln1319_7_fu_1448_p3 = {{shl_ln1319_7_fu_1448_p1}, {3'd0}};

assign shl_ln1319_8_fu_1128_p1 = block_t0_7_q0;

assign shl_ln1319_8_fu_1128_p3 = {{shl_ln1319_8_fu_1128_p1}, {3'd0}};

assign shl_ln1319_9_fu_3711_p3 = {{tmp_1697_reg_4896}, {3'd0}};

assign shl_ln1319_s_fu_2804_p3 = {{tmp_1673_reg_4759}, {3'd0}};

assign shl_ln_fu_822_p1 = block_t0_0_q0;

assign shl_ln_fu_822_p3 = {{shl_ln_fu_822_p1}, {3'd0}};

assign tmp_1634_fu_1618_p3 = add_ln856_fu_1537_p2[32'd17];

assign tmp_1645_fu_3872_p3 = add_ln856_4_fu_3851_p2[32'd17];

assign tmp_1650_fu_2112_p3 = add_ln856_6_fu_2031_p2[32'd17];

assign tmp_1656_fu_2332_p3 = add_ln856_8_fu_2228_p2[32'd17];

assign tmp_1664_fu_2604_p3 = add_ln856_11_fu_2523_p2[32'd17];

assign tmp_1669_fu_4128_p3 = add_ln1393_122_fu_4017_p2[32'd17];

assign tmp_1677_fu_2960_p3 = add_ln856_14_fu_2841_p2[32'd17];

assign tmp_1682_fu_3107_p3 = add_ln856_16_fu_3055_p2[32'd17];

assign tmp_1691_fu_3439_p3 = add_ln856_19_fu_3328_p2[32'd17];

assign tmp_1696_fu_3625_p3 = add_ln856_21_fu_3544_p2[32'd17];

assign tmp_1701_fu_4279_p3 = add_ln856_23_fu_4258_p2[32'd17];

assign tmp_212_fu_916_p4 = {{add_ln1393_fu_902_p2[19:17]}};

assign tmp_214_fu_1976_p4 = {{add_ln1393_3_fu_1920_p2[19:18]}};

assign tmp_215_fu_1992_p4 = {{add_ln1393_3_fu_1920_p2[19:17]}};

assign tmp_218_fu_2302_p4 = {{add_ln1393_6_fu_2222_p2[18:17]}};

assign tmp_219_fu_1098_p4 = {{add_ln1393_5_fu_1084_p2[19:17]}};

assign tmp_222_fu_4082_p4 = {{ret_V_fu_4012_p2[19:18]}};

assign tmp_223_fu_4098_p4 = {{ret_V_fu_4012_p2[19:17]}};

assign tmp_224_fu_1222_p4 = {{add_ln1393_8_fu_1208_p2[19:17]}};

assign tmp_225_fu_2914_p4 = {{add_ln1393_10_fu_2835_p2[19:18]}};

assign tmp_226_fu_2930_p4 = {{add_ln1393_10_fu_2835_p2[19:17]}};

assign tmp_229_fu_1404_p4 = {{add_ln1393_11_fu_1390_p2[19:17]}};

assign tmp_230_fu_3409_p4 = {{add_ln1393_13_fu_3322_p2[18:17]}};

assign tmp_233_fu_3799_p4 = {{add_ln1393_15_fu_3747_p2[19:18]}};

assign tmp_234_fu_3815_p4 = {{add_ln1393_15_fu_3747_p2[19:17]}};

assign trunc_ln1393_10_fu_2715_p3 = {{trunc_ln1393_67_reg_4738}, {3'd0}};

assign trunc_ln1393_11_fu_2818_p3 = {{trunc_ln1393_68_reg_4772}, {3'd0}};

assign trunc_ln1393_12_fu_2825_p3 = {{trunc_ln1393_69_reg_4777}, {3'd0}};

assign trunc_ln1393_13_fu_1300_p3 = {{trunc_ln1393_70_fu_1296_p1}, {3'd0}};

assign trunc_ln1393_14_fu_3048_p3 = {{trunc_ln1393_72_reg_4787}, {3'd0}};

assign trunc_ln1393_15_fu_3209_p3 = {{trunc_ln1393_73_reg_4819}, {3'd0}};

assign trunc_ln1393_16_fu_3312_p3 = {{trunc_ln1393_74_reg_4853}, {2'd0}};

assign trunc_ln1393_17_fu_3527_p3 = {{trunc_ln1393_75_reg_4869}, {3'd0}};

assign trunc_ln1393_18_fu_3534_p3 = {{trunc_ln1393_76_reg_4874}, {3'd0}};

assign trunc_ln1393_1_fu_1527_p3 = {{trunc_ln1393_51_reg_4548}, {3'd0}};

assign trunc_ln1393_2_fu_1704_p3 = {{trunc_ln1393_52_reg_4570}, {3'd0}};

assign trunc_ln1393_3_fu_1790_p3 = {{trunc_ln1393_53_reg_4591}, {2'd0}};

assign trunc_ln1393_4_fu_2014_p3 = {{trunc_ln1393_57_reg_4625}, {3'd0}};

assign trunc_ln1393_51_fu_848_p0 = block_t0_0_q0;

assign trunc_ln1393_51_fu_848_p1 = trunc_ln1393_51_fu_848_p0[14:0];

assign trunc_ln1393_52_fu_898_p1 = block_t0_1_q0[13:0];

assign trunc_ln1393_53_fu_950_p1 = block_t0_2_q0[14:0];

assign trunc_ln1393_54_fu_1908_p1 = r_V_459_fu_1902_p2[0:0];

assign trunc_ln1393_55_fu_1912_p1 = r_V_459_fu_1902_p2[16:0];

assign trunc_ln1393_56_fu_1916_p1 = r_V_459_fu_1902_p2[17:0];

assign trunc_ln1393_57_fu_1008_p0 = block_t0_4_q0;

assign trunc_ln1393_57_fu_1008_p1 = trunc_ln1393_57_fu_1008_p0[13:0];

assign trunc_ln1393_58_fu_1012_p0 = block_t0_4_q0;

assign trunc_ln1393_58_fu_1012_p1 = trunc_ln1393_58_fu_1012_p0[14:0];

assign trunc_ln1393_59_fu_1064_p0 = block_t0_5_q0;

assign trunc_ln1393_59_fu_1064_p1 = trunc_ln1393_59_fu_1064_p0[14:0];

assign trunc_ln1393_5_fu_2021_p3 = {{trunc_ln1393_58_reg_4630}, {3'd0}};

assign trunc_ln1393_60_fu_1080_p1 = block_t0_6_q0[13:0];

assign trunc_ln1393_61_fu_1150_p0 = block_t0_7_q0;

assign trunc_ln1393_61_fu_1150_p1 = trunc_ln1393_61_fu_1150_p0[13:0];

assign trunc_ln1393_62_fu_1154_p0 = block_t0_7_q0;

assign trunc_ln1393_62_fu_1154_p1 = trunc_ln1393_62_fu_1154_p0[14:0];

assign trunc_ln1393_63_fu_2699_p1 = r_V_465_fu_2693_p2[19:0];

assign trunc_ln1393_64_fu_2703_p1 = r_V_465_fu_2693_p2[0:0];

assign trunc_ln1393_65_fu_2707_p1 = r_V_465_fu_2693_p2[16:0];

assign trunc_ln1393_66_fu_2711_p1 = r_V_465_fu_2693_p2[17:0];

assign trunc_ln1393_67_fu_1204_p1 = block_t0_9_q0[13:0];

assign trunc_ln1393_68_fu_1254_p0 = block_t0_10_q0;

assign trunc_ln1393_68_fu_1254_p1 = trunc_ln1393_68_fu_1254_p0[13:0];

assign trunc_ln1393_69_fu_1258_p0 = block_t0_10_q0;

assign trunc_ln1393_69_fu_1258_p1 = trunc_ln1393_69_fu_1258_p0[14:0];

assign trunc_ln1393_6_fu_2212_p3 = {{trunc_ln1393_59_reg_4669}, {2'd0}};

assign trunc_ln1393_70_fu_1296_p1 = block_t0_11_q0[13:0];

assign trunc_ln1393_71_fu_1308_p1 = add_ln1393_125_fu_1286_p2[16:0];

assign trunc_ln1393_72_fu_1312_p1 = block_t0_11_q0[14:0];

assign trunc_ln1393_73_fu_1386_p1 = block_t0_12_q0[13:0];

assign trunc_ln1393_74_fu_1436_p0 = block_t0_13_q0;

assign trunc_ln1393_74_fu_1436_p1 = trunc_ln1393_74_fu_1436_p0[14:0];

assign trunc_ln1393_75_fu_1470_p0 = block_t0_14_q0;

assign trunc_ln1393_75_fu_1470_p1 = trunc_ln1393_75_fu_1470_p0[13:0];

assign trunc_ln1393_76_fu_1474_p0 = block_t0_14_q0;

assign trunc_ln1393_76_fu_1474_p1 = trunc_ln1393_76_fu_1474_p0[14:0];

assign trunc_ln1393_77_fu_3739_p1 = r_V_464_fu_3733_p2[16:0];

assign trunc_ln1393_78_fu_3743_p1 = r_V_464_fu_3733_p2[17:0];

assign trunc_ln1393_7_fu_2420_p3 = {{trunc_ln1393_60_reg_4674}, {3'd0}};

assign trunc_ln1393_8_fu_2506_p3 = {{trunc_ln1393_61_reg_4706}, {3'd0}};

assign trunc_ln1393_9_fu_2513_p3 = {{trunc_ln1393_62_reg_4711}, {3'd0}};

assign trunc_ln1393_fu_844_p0 = block_t0_0_q0;

assign trunc_ln1393_fu_844_p1 = trunc_ln1393_fu_844_p0[13:0];

assign trunc_ln1393_s_fu_1520_p3 = {{trunc_ln1393_reg_4543}, {3'd0}};

assign trunc_ln466_1_fu_978_p0 = block_t0_4_q0;

assign trunc_ln466_1_fu_978_p1 = trunc_ln466_1_fu_978_p0[0:0];

assign trunc_ln466_2_fu_1050_p0 = block_t0_5_q0;

assign trunc_ln466_2_fu_1050_p1 = trunc_ln466_2_fu_1050_p0[0:0];

assign trunc_ln466_3_fu_1120_p0 = block_t0_7_q0;

assign trunc_ln466_3_fu_1120_p1 = trunc_ln466_3_fu_1120_p0[0:0];

assign trunc_ln466_4_fu_2801_p1 = tmp_1673_reg_4759[0:0];

assign trunc_ln466_5_fu_3295_p1 = tmp_1686_reg_4840[0:0];

assign trunc_ln466_6_fu_1440_p0 = block_t0_14_q0;

assign trunc_ln466_6_fu_1440_p1 = trunc_ln466_6_fu_1440_p0[0:0];

assign trunc_ln466_fu_814_p0 = block_t0_0_q0;

assign trunc_ln466_fu_814_p1 = trunc_ln466_fu_814_p0[0:0];

assign underflow_297_fu_1762_p2 = (p_Result_897_reg_4575 & or_ln942_297_fu_1757_p2);

assign underflow_298_fu_1860_p2 = (p_Result_899_reg_4596 & or_ln942_298_fu_1854_p2);

assign underflow_299_fu_3943_p2 = (xor_ln942_549_fu_3937_p2 & p_Result_901_reg_4937);

assign underflow_300_fu_2187_p2 = (xor_ln942_550_fu_2181_p2 & p_Result_904_reg_4635);

assign underflow_301_fu_2408_p2 = (xor_ln942_551_fu_2402_p2 & p_Result_907_fu_2239_p3);

assign underflow_302_fu_2478_p2 = (p_Result_910_reg_4679 & or_ln942_302_fu_2473_p2);

assign underflow_303_fu_2679_p2 = (xor_ln942_552_fu_2673_p2 & p_Result_912_reg_4716);

assign underflow_304_fu_4204_p2 = (xor_ln942_553_fu_4198_p2 & p_Result_915_fu_4027_p3);

assign underflow_305_fu_2773_p2 = (p_Result_918_reg_4743 & or_ln942_305_fu_2768_p2);

assign underflow_306_fu_3036_p2 = (xor_ln942_554_fu_3030_p2 & p_Result_920_fu_2852_p3);

assign underflow_307_fu_3182_p2 = (xor_ln942_555_fu_3176_p2 & p_Result_923_reg_4792);

assign underflow_308_fu_3267_p2 = (p_Result_926_reg_4824 & or_ln942_308_fu_3262_p2);

assign underflow_309_fu_3515_p2 = (xor_ln942_556_fu_3509_p2 & p_Result_928_fu_3339_p3);

assign underflow_310_fu_3700_p2 = (xor_ln942_557_fu_3694_p2 & p_Result_931_reg_4879);

assign underflow_311_fu_4350_p2 = (xor_ln942_558_fu_4344_p2 & p_Result_934_reg_5096);

assign underflow_fu_1693_p2 = (xor_ln942_548_fu_1687_p2 & p_Result_s_reg_4553);

assign xor_ln423_1_fu_3365_p2 = (trunc_ln466_5_fu_3295_p1 ^ 1'd1);

assign xor_ln423_fu_2878_p2 = (trunc_ln466_4_fu_2801_p1 ^ 1'd1);

assign xor_ln936_168_fu_3880_p2 = (tmp_1645_fu_3872_p3 ^ 1'd1);

assign xor_ln936_169_fu_2120_p2 = (tmp_1650_fu_2112_p3 ^ 1'd1);

assign xor_ln936_170_fu_2340_p2 = (tmp_1656_fu_2332_p3 ^ 1'd1);

assign xor_ln936_171_fu_2612_p2 = (tmp_1664_fu_2604_p3 ^ 1'd1);

assign xor_ln936_172_fu_4136_p2 = (tmp_1669_fu_4128_p3 ^ 1'd1);

assign xor_ln936_173_fu_2968_p2 = (tmp_1677_fu_2960_p3 ^ 1'd1);

assign xor_ln936_174_fu_3115_p2 = (tmp_1682_fu_3107_p3 ^ 1'd1);

assign xor_ln936_175_fu_3447_p2 = (tmp_1691_fu_3439_p3 ^ 1'd1);

assign xor_ln936_176_fu_3633_p2 = (tmp_1696_fu_3625_p3 ^ 1'd1);

assign xor_ln936_177_fu_4287_p2 = (tmp_1701_fu_4279_p3 ^ 1'd1);

assign xor_ln936_fu_1626_p2 = (tmp_1634_fu_1618_p3 ^ 1'd1);

assign xor_ln941_499_fu_1664_p2 = (p_Result_s_reg_4553 ^ 1'd1);

assign xor_ln941_500_fu_1746_p2 = (p_Result_897_reg_4575 ^ 1'd1);

assign xor_ln941_501_fu_1838_p2 = (p_Result_899_reg_4596 ^ 1'd1);

assign xor_ln941_502_fu_3903_p2 = (deleted_zeros_233_fu_3866_p3 ^ 1'd1);

assign xor_ln941_503_fu_3914_p2 = (p_Result_901_reg_4937 ^ 1'd1);

assign xor_ln941_504_fu_2146_p2 = (deleted_zeros_234_fu_2104_p3 ^ 1'd1);

assign xor_ln941_505_fu_2158_p2 = (p_Result_904_reg_4635 ^ 1'd1);

assign xor_ln941_506_fu_2366_p2 = (deleted_zeros_235_fu_2324_p3 ^ 1'd1);

assign xor_ln941_507_fu_2378_p2 = (p_Result_907_fu_2239_p3 ^ 1'd1);

assign xor_ln941_508_fu_2462_p2 = (p_Result_910_reg_4679 ^ 1'd1);

assign xor_ln941_509_fu_2638_p2 = (deleted_zeros_236_fu_2596_p3 ^ 1'd1);

assign xor_ln941_510_fu_2650_p2 = (p_Result_912_reg_4716 ^ 1'd1);

assign xor_ln941_511_fu_4162_p2 = (deleted_zeros_237_fu_4120_p3 ^ 1'd1);

assign xor_ln941_512_fu_4174_p2 = (p_Result_915_fu_4027_p3 ^ 1'd1);

assign xor_ln941_513_fu_2757_p2 = (p_Result_918_reg_4743 ^ 1'd1);

assign xor_ln941_514_fu_2994_p2 = (deleted_zeros_238_fu_2952_p3 ^ 1'd1);

assign xor_ln941_515_fu_3006_p2 = (p_Result_920_fu_2852_p3 ^ 1'd1);

assign xor_ln941_516_fu_3141_p2 = (deleted_zeros_239_fu_3099_p3 ^ 1'd1);

assign xor_ln941_517_fu_3153_p2 = (p_Result_923_reg_4792 ^ 1'd1);

assign xor_ln941_518_fu_3251_p2 = (p_Result_926_reg_4824 ^ 1'd1);

assign xor_ln941_519_fu_3473_p2 = (deleted_zeros_240_fu_3431_p3 ^ 1'd1);

assign xor_ln941_520_fu_3485_p2 = (p_Result_928_fu_3339_p3 ^ 1'd1);

assign xor_ln941_521_fu_3659_p2 = (deleted_zeros_241_fu_3617_p3 ^ 1'd1);

assign xor_ln941_522_fu_3671_p2 = (p_Result_931_reg_4879 ^ 1'd1);

assign xor_ln941_523_fu_4310_p2 = (deleted_zeros_242_fu_4273_p3 ^ 1'd1);

assign xor_ln941_524_fu_4321_p2 = (p_Result_934_reg_5096 ^ 1'd1);

assign xor_ln941_fu_1652_p2 = (deleted_zeros_fu_1610_p3 ^ 1'd1);

assign xor_ln942_468_fu_1675_p2 = (deleted_ones_fu_1638_p3 ^ 1'd1);

assign xor_ln942_469_fu_1735_p2 = (p_Result_898_fu_1727_p3 ^ 1'd1);

assign xor_ln942_470_fu_1821_p2 = (p_Result_900_fu_1813_p3 ^ 1'd1);

assign xor_ln942_471_fu_3856_p2 = (p_Result_903_reg_4953 ^ 1'd1);

assign xor_ln942_472_fu_3925_p2 = (deleted_ones_265_fu_3891_p3 ^ 1'd1);

assign xor_ln942_473_fu_2077_p2 = (p_Result_906_fu_2069_p3 ^ 1'd1);

assign xor_ln942_474_fu_2169_p2 = (deleted_ones_266_fu_2132_p3 ^ 1'd1);

assign xor_ln942_475_fu_2282_p2 = (p_Result_909_fu_2274_p3 ^ 1'd1);

assign xor_ln942_476_fu_2390_p2 = (deleted_ones_267_fu_2352_p3 ^ 1'd1);

assign xor_ln942_477_fu_2451_p2 = (p_Result_911_fu_2443_p3 ^ 1'd1);

assign xor_ln942_478_fu_2569_p2 = (p_Result_914_fu_2561_p3 ^ 1'd1);

assign xor_ln942_479_fu_2661_p2 = (deleted_ones_268_fu_2624_p3 ^ 1'd1);

assign xor_ln942_480_fu_4070_p2 = (p_Result_917_fu_4062_p3 ^ 1'd1);

assign xor_ln942_481_fu_4186_p2 = (deleted_ones_269_fu_4148_p3 ^ 1'd1);

assign xor_ln942_482_fu_2746_p2 = (p_Result_919_fu_2738_p3 ^ 1'd1);

assign xor_ln942_483_fu_2902_p2 = (p_Result_922_fu_2894_p3 ^ 1'd1);

assign xor_ln942_484_fu_3018_p2 = (deleted_ones_270_fu_2980_p3 ^ 1'd1);

assign xor_ln942_485_fu_3073_p2 = (p_Result_925_fu_3065_p3 ^ 1'd1);

assign xor_ln942_486_fu_3164_p2 = (deleted_ones_271_fu_3127_p3 ^ 1'd1);

assign xor_ln942_487_fu_3240_p2 = (p_Result_927_fu_3232_p3 ^ 1'd1);

assign xor_ln942_488_fu_3389_p2 = (p_Result_930_fu_3381_p3 ^ 1'd1);

assign xor_ln942_489_fu_3497_p2 = (deleted_ones_272_fu_3459_p3 ^ 1'd1);

assign xor_ln942_490_fu_3590_p2 = (p_Result_933_fu_3582_p3 ^ 1'd1);

assign xor_ln942_491_fu_3682_p2 = (deleted_ones_273_fu_3645_p3 ^ 1'd1);

assign xor_ln942_492_fu_4263_p2 = (p_Result_936_reg_5112 ^ 1'd1);

assign xor_ln942_493_fu_4332_p2 = (deleted_ones_274_fu_4298_p3 ^ 1'd1);

assign xor_ln942_548_fu_1687_p2 = (or_ln942_fu_1681_p2 ^ and_ln937_fu_1646_p2);

assign xor_ln942_549_fu_3937_p2 = (or_ln942_299_fu_3931_p2 ^ and_ln937_168_fu_3898_p2);

assign xor_ln942_550_fu_2181_p2 = (or_ln942_300_fu_2175_p2 ^ and_ln937_169_fu_2140_p2);

assign xor_ln942_551_fu_2402_p2 = (or_ln942_301_fu_2396_p2 ^ and_ln937_170_fu_2360_p2);

assign xor_ln942_552_fu_2673_p2 = (or_ln942_303_fu_2667_p2 ^ and_ln937_171_fu_2632_p2);

assign xor_ln942_553_fu_4198_p2 = (or_ln942_304_fu_4192_p2 ^ and_ln937_172_fu_4156_p2);

assign xor_ln942_554_fu_3030_p2 = (or_ln942_306_fu_3024_p2 ^ and_ln937_173_fu_2988_p2);

assign xor_ln942_555_fu_3176_p2 = (or_ln942_307_fu_3170_p2 ^ and_ln937_174_fu_3135_p2);

assign xor_ln942_556_fu_3509_p2 = (or_ln942_309_fu_3503_p2 ^ and_ln937_175_fu_3467_p2);

assign xor_ln942_557_fu_3694_p2 = (or_ln942_310_fu_3688_p2 ^ and_ln937_176_fu_3653_p2);

assign xor_ln942_558_fu_4344_p2 = (or_ln942_311_fu_4338_p2 ^ and_ln937_177_fu_4305_p2);

assign xor_ln942_fu_1583_p2 = (p_Result_896_fu_1575_p3 ^ 1'd1);

assign zext_ln423_179_fu_1958_p1 = trunc_ln1393_54_fu_1908_p1;

assign zext_ln423_180_fu_2060_p1 = trunc_ln466_1_reg_4614;

assign zext_ln423_181_fu_2265_p1 = trunc_ln466_2_reg_4657;

assign zext_ln423_182_fu_2552_p1 = trunc_ln466_3_reg_4695;

assign zext_ln423_183_fu_4053_p1 = trunc_ln1393_64_reg_5026;

assign zext_ln423_184_fu_2884_p1 = xor_ln423_fu_2878_p2;

assign zext_ln423_185_fu_3371_p1 = xor_ln423_1_fu_3365_p2;

assign zext_ln423_186_fu_3573_p1 = trunc_ln466_6_reg_4858;

assign zext_ln423_fu_1566_p1 = trunc_ln466_reg_4532;

assign zext_ln467_4_fu_785_p1 = indvars_iv_next_reg_4442;

assign zext_ln467_5_fu_794_p1 = add_ln467_2_fu_788_p2;

assign zext_ln467_fu_758_p1 = select_ln72_2_fu_753_p3;

assign zext_ln76_1_fu_776_p1 = select_ln72_reg_4426;

assign zext_ln76_2_fu_1512_p1 = add_ln76_1_reg_4447_pp0_iter2_reg;

assign zext_ln76_fu_737_p1 = select_ln72_1_reg_4431;

always @ (posedge ap_clk) begin
    add_ln1393_125_reg_4782[0] <= 1'b1;
    zext_ln76_2_reg_4902[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln76_2_reg_4902_pp0_iter4_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    trunc_ln1393_78_reg_5091[0] <= 1'b0;
end

endmodule //FracNet_T_bn1
