

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_36_3'
================================================================
* Date:           Mon Aug 12 18:55:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        levmarq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.120 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16386|    16386|  83.905 us|  83.905 us|  16386|  16386|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_36_3  |    16384|    16384|         2|          1|          1|  16384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     45|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      33|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      33|     81|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_62_p2   |         +|   0|  0|  20|          15|           1|
    |icmp_ln36_fu_56_p2  |      icmp|   0|  0|  23|          15|          16|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  45|          31|          19|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   15|         30|
    |i_fu_30                  |   9|          2|   15|         30|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   32|         64|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_1_reg_84               |  15|   0|   15|          0|
    |i_fu_30                  |  15|   0|   15|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  33|   0|   33|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_36_3|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_36_3|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_36_3|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_36_3|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_36_3|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_36_3|  return value|
|h_address0  |  out|   14|   ap_memory|                              h|         array|
|h_ce0       |  out|    1|   ap_memory|                              h|         array|
|h_we0       |  out|    1|   ap_memory|                              h|         array|
|h_d0        |  out|   32|   ap_memory|                              h|         array|
+------------+-----+-----+------------+-------------------------------+--------------+

