
---------- Begin Simulation Statistics ----------
simSeconds                                   0.005228                       # Number of seconds simulated (Second)
simTicks                                   5227787500                       # Number of ticks simulated (Tick)
finalTick                                  7224434500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     23.90                       # Real time elapsed on the host (Second)
hostTickRate                                218741413                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     676036                       # Number of bytes of host memory used (Byte)
simInsts                                      8254599                       # Number of instructions simulated (Count)
simOps                                       11037641                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   345388                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     461835                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         10455575                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                           6596397                       # Number of instructions committed (Count)
system.cpu.numOps                             9110340                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                       2246                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               1.585043                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.630898                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass       791624      8.69%      8.69% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu        1562125     17.15%     25.84% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult            28      0.00%     25.84% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv              9      0.00%     25.84% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     25.84% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     25.84% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     25.84% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     25.84% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     25.84% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     25.84% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc            0      0.00%     25.84% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     25.84% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd        915712     10.05%     35.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     35.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu       1572508     17.26%     53.15% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             0      0.00%     53.15% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     53.15% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc       715022      7.85%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     61.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead       1981496     21.75%     82.75% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite      1571816     17.25%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total         9110340                       # Class of committed instruction (Count)
system.cpu.committedControl_0::IsControl         5362                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsDirectControl         5106                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsIndirectControl          256                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsCondControl         4885                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsUncondControl          477                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsCall             186                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsReturn           184                       # Class of control type instructions committed (Count)
system.cpu.branchPred.lookups                    6276                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              5410                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               547                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 4399                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  259                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    4079                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.927256                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     259                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             229                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  7                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              222                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           68                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data        3537749                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3537749                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3537749                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3537749                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        16099                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           16099                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        16099                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          16099                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1094537000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1094537000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1094537000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1094537000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3553848                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3553848                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3553848                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3553848                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.004530                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.004530                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.004530                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.004530                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 67987.887446                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 67987.887446                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 67987.887446                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 67987.887446                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         6145                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              6145                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         3179                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          3179                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         3179                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         3179                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        12920                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        12920                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        12920                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        12920                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    829735000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    829735000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    829735000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    829735000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.003635                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.003635                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.003635                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.003635                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 64220.975232                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 64220.975232                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 64220.975232                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 64220.975232                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  12922                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1966036                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1966036                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        16068                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         16068                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1093549500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1093549500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1982104                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1982104                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.008107                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.008107                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 68057.598954                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 68057.598954                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         3171                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         3171                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        12897                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        12897                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    829009500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    829009500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.006507                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.006507                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 64279.250989                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 64279.250989                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       241500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       241500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data       120750                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total       120750                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       239500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       239500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data       119750                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total       119750                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1571713                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1571713                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           31                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           31                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data       987500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total       987500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1571744                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1571744                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000020                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000020                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 31854.838710                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 31854.838710                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            8                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            8                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           23                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           23                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       725500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       725500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000015                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000015                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 31543.478261                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 31543.478261                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7224434500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3601061                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              13946                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             258.214614                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           56                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          359                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          487                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          122                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           14228602                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          14228602                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7224434500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions             1535576                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions             3205207                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions             124569                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions             14437                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                  75                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst         425166                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            425166                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        425166                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           425166                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          412                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             412                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          412                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            412                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     29067500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     29067500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     29067500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     29067500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       425578                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        425578                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       425578                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       425578                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000968                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000968                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000968                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000968                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 70552.184466                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 70552.184466                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 70552.184466                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 70552.184466                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          412                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               412                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          412                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          412                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          412                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          412                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     28655500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     28655500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     28655500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     28655500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000968                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000968                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000968                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000968                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 69552.184466                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 69552.184466                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 69552.184466                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 69552.184466                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    412                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       425166                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          425166                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          412                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           412                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     29067500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     29067500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       425578                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       425578                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000968                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000968                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 70552.184466                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 70552.184466                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          412                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          412                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     28655500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     28655500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000968                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000968                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 69552.184466                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 69552.184466                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7224434500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               615351                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                668                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             921.184132                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           63                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          137                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           56                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            1702724                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           1702724                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7224434500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7224434500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7224434500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7224434500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7224434500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   7224434500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                  6596397                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    9110340                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     60                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   2885                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2945                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    60                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  2885                       # number of overall hits (Count)
system.l2.overallHits::total                     2945                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  352                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                10037                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   10389                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 352                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               10037                       # number of overall misses (Count)
system.l2.overallMisses::total                  10389                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        27405000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       780295000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          807700000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       27405000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      780295000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         807700000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                412                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              12922                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 13334                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               412                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             12922                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                13334                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.854369                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.776737                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.779136                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.854369                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.776737                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.779136                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 77855.113636                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 77741.855136                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    77745.692559                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 77855.113636                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 77741.855136                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   77745.692559                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 2783                       # number of writebacks (Count)
system.l2.writebacks::total                      2783                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              352                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            10037                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               10389                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             352                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           10037                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              10389                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     23885000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    679925000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      703810000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     23885000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    679925000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     703810000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.854369                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.776737                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.779136                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.854369                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.776737                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.779136                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 67855.113636                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 67741.855136                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 67745.692559                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 67855.113636                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 67741.855136                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 67745.692559                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          10565                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          122                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            122                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              60                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 60                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           352                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              352                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     27405000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     27405000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          412                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            412                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.854369                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.854369                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 77855.113636                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 77855.113636                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          352                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          352                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     23885000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     23885000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.854369                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.854369                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 67855.113636                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 67855.113636                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 16                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    16                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data                9                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                   9                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data       759500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total         759500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             25                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                25                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.360000                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.360000                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 84388.888889                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 84388.888889                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data            9                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total               9                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data       669500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       669500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.360000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.360000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 74388.888889                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 74388.888889                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           2869                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              2869                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        10028                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           10028                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    779535500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    779535500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        12897                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         12897                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.777545                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.777545                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 77735.889509                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 77735.889509                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        10028                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        10028                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    679255500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    679255500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.777545                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.777545                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 67735.889509                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 67735.889509                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          412                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              412                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          412                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          412                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         6145                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             6145                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         6145                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         6145                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7224434500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        37185                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      14661                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.536321                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      84.460598                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       466.727705                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3544.811696                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.020620                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.113947                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.865433                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  129                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  516                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1323                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2128                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     223901                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    223901                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7224434500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      2783.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       352.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     10034.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000856184500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          160                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          160                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               24836                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               2620                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       10389                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       2783                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     10389                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     2783                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 10389                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 2783                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   10316                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      70                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    161                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    161                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    161                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    161                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    161                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          160                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      65.106250                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     50.605066                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     60.168066                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31            50     31.25%     31.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47            23     14.37%     45.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63            26     16.25%     61.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79            33     20.62%     82.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             5      3.12%     85.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            3      1.88%     87.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            5      3.12%     90.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143            4      2.50%     93.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            2      1.25%     94.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            3      1.88%     96.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            1      0.62%     96.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            1      0.62%     97.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            1      0.62%     98.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            1      0.62%     98.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-367            1      0.62%     99.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::400-415            1      0.62%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           160                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          160                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.362500                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.336748                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.934910                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               51     31.87%     31.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              109     68.12%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           160                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  664896                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               178112                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              127184970.69745088                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              34070244.82154258                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    5227771000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     396885.14                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        22528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       642176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       177792                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 4309279.977428309619                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 122838963.902033120394                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 34009033.458226829767                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          352                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        10037                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         2783                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      9486250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    269362000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 124141055500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     26949.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26836.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  44606918.97                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        22528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       642368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         664896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        22528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        22528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       178112                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       178112                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          352                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        10037                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           10389                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         2783                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           2783                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        4309280                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      122875691                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         127184971                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      4309280                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       4309280                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     34070245                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         34070245                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     34070245                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       4309280                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     122875691                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        161255216                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                10386                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                2778                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          641                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          647                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          599                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          670                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          625                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          806                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          805                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          827                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          728                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          839                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          570                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          231                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          235                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           80                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           86                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          201                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          189                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          162                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          309                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          301                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           77                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          242                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          284                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                84110750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              51930000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          278848250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8098.47                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26848.47                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                8932                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               2331                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            86.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           83.91                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1895                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   443.710818                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   333.180761                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   288.850982                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          209     11.03%     11.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          343     18.10%     29.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          312     16.46%     45.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          162      8.55%     54.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          285     15.04%     69.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          261     13.77%     82.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          118      6.23%     89.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           82      4.33%     93.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          123      6.49%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1895                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                664704                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             177792                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              127.148244                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               34.009033                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.26                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               85.56                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7224434500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         5983320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         3149850                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       33408060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       6295320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 412423440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1225301640                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    976825440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    2663387070                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   509.467355                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2528840250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    174460000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2527580500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         7654080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         4053060                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       40897920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       8205840                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 412423440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1470368580                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    770387520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    2713990440                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   519.147046                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1990406000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    174460000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3065844000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7224434500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               10380                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          2783                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              7587                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  9                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 9                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          10380                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        31148                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   31148                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       843008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   843008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              10389                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    10389    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                10389                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7224434500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            33167000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           54886000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          20759                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        10370                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              13309                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         8928                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          412                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            14559                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                25                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               25                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            412                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         12897                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1236                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        38766                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  40002                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        52736                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1220288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 1273024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           10565                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    178112                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             23899                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.013306                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.114584                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   23581     98.67%     98.67% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     318      1.33%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               23899                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7224434500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           19891000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            618000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          19383000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         26668                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        13334                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             317                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          317                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                         1795689                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                         8659886                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
