# 🚀 Hey there! I'm Keshava! 👋 😊

🔹 **VLSI Design | RTL Design & Verification | FPGA/ASIC Development | Hardware Acceleration**

## 💡 About Me
💡 I enjoy diving into VLSI Design, Hardware Acceleration, and Semiconductor Technologies to develop efficient systems and solve complex problems.  
🎓 I'm currently pursuing Master of Science in Electrical and Computer Engineering at Illinois Institute of Technology.  
🌱 I’m passionate about expanding my expertise in VLSI Design, FPGA Design, Machine Learning, and High-Performance Computing.  
✍️ Outside of academics, I'm passionate about videography, photography, and creating short films 🎬📸, constantly experimenting with new ideas to capture and tell stories in visually creative ways. 🌟  
💬 I'm currently seeking full-time opportunities starting May 2025 in VLSI Design, FPGA Design, or Hardware/Software Co-Design roles.  
✉️ You can email me at [kreddygattu@gmail.com](mailto:kreddygattu@gmail.com). I’ll do my best to respond promptly!  
🔗 Let’s connect on [LinkedIn](https://www.linkedin.com/in/your-linkedin-profile) to share knowledge and opportunities.

## 🎓 Education
**🎓 Illinois Institute of Technology, Chicago**  
📍 **Master of Science in Electrical and Computer Engineering**  
📅 **August 2023 - May 2025**  

✨ **Specialization:** VLSI Design & Microelectronics  
🔬 **Focus Areas:** Hardware Efficiency, Power Optimization & Semiconductor Advancements  

📌 **Key Highlights:**  
✅ Hands-on **VLSI design projects** using **Cadence Virtuoso, Synopsys Design Compiler, Xilinx Vivado** 🛠️  
✅ Expertise in **power optimization, static timing analysis & performance evaluation** ⚡  
✅ Designed **FPGA & ASIC hardware accelerators** for ML models & optimized digital circuits 🚀  

📚 **Relevant Coursework:**  
🔹 **Advanced Computer Architecture** 🖥️  
🔹 **Analysis & Design of Integrated Circuits** 🔍  
🔹 **Introduction to VLSI Design** 🏗️  
🔹 **Digital System-on-Chip Design** ⚙️  
🔹 **RF Integrated Circuit Design** 📡  
🔹 **High-Performance VLSI/IC Systems** 🚀  
🔹 **Hardware/Software Co-Design** 🔄  
🔹 **Advanced VLSI System Design** 🔧  
🔹 **Hardware Acceleration for ML** 🤖  
🔹 **Object-Oriented Programming for ML** 💻  

**🎓 Jawaharlal Nehru Technological University**  
📍 **Bachelor of Technology in Electronics and Communication Engineering**  
📅 **June 2019 - August 2023**  

🏆 **Academic Achievements:**  
✅ Secured **top grade in class** 🎖️  
✅ Ranked **1st among 120 students** in **"Programming for Problem Solving"** 🏅  

📚 **Relevant Coursework:**  
🔹 **Applied Physics** 🔬  
🔹 **Programming for Problem Solving** 💻  
🔹 **Basic Electrical Engineering** ⚡  
🔹 **Electronic Devices and Circuits** 🔩  
🔹 **Digital System Design** 🏗️  
🔹 **Signals and Systems** 📊  
🔹 **Electromagnetic Fields and Waves** 📡  
🔹 **Analog and Digital Communications** 📻  
🔹 **Linear IC Applications** 🔍  
🔹 **Electronic Circuit Analysis** 📏  
🔹 **Microprocessors & Microcontrollers** 🖥️  
🔹 **Control Systems** 🎛️  
🔹 **Data Communications and Networks** 🌐  
🔹 **Digital Signal Processing** 🎼  
🔹 **VLSI Design** 🏭  
🔹 **Computer Organization & Operating Systems** 🖧  
🔹 **Embedded System Design** 🔄  
🔹 **Low Power VLSI Design** ⚙️  

## 🚀 What I Do
**🚀 PASSIONATE VLSI & HARDWARE ENGINEER OBSESSED WITH PUSHING THE LIMITS OF SEMICONDUCTOR DESIGN! 🚀**

## 🔥 Skills & Expertise
- **🔥 RTL Design & Digital IC Design** – Building high-performance, low-power circuits from concept to silicon
- **⚡ Design Verification & UVM** – Creating robust testbenches with SystemVerilog, UVM, and coverage-driven verification
- **🛠️ ASIC & FPGA Development** – Optimizing hardware for speed, efficiency, and real-world performance
- **🔍 Physical Design & Timing Analysis** – Ensuring design integrity with power, timing, and layout optimization
- **📡 High-Speed Protocols & Computer Architecture** – Deep knowledge of cache coherence, DDR, and interfaces like I2C, SPI, UART, MSI, MESI
- **🚀 FPGA-based Hardware Acceleration** – Designing cutting-edge accelerators for ML and AI workloads
- **💡 Hands-on with Industry-Leading EDA Tools** – Synopsys, Cadence, Xilinx, ModelSim, QuestaSim, and more!

## 🛠️ Arsenal of Expertise
![Verilog](https://img.shields.io/badge/Verilog-007396?style=for-the-badge&logo=verilog&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-00599C?style=for-the-badge&logo=systemverilog&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![C](https://img.shields.io/badge/C-A8B9CC?style=for-the-badge&logo=c&logoColor=white)
![UVM](https://img.shields.io/badge/UVM-339933?style=for-the-badge&logo=uvm&logoColor=white)

![Cadence Virtuoso](https://img.shields.io/badge/Cadence_Virtuoso-000000?style=for-the-badge&logo=cadence&logoColor=white)
![Synopsys Design Compiler](https://img.shields.io/badge/Synopsys_Design_Compiler-092E20?style=for-the-badge&logo=synopsys&logoColor=white)
![Xilinx Vivado](https://img.shields.io/badge/Xilinx_Vivado-FF0000?style=for-the-badge&logo=xilinx&logoColor=white)
![ModelSim](https://img.shields.io/badge/ModelSim-007ACC?style=for-the-badge&logo=modelsim&logoColor=white)
![QuestaSim](https://img.shields.io/badge/QuestaSim-2C2255?style=for-the-badge&logo=questasim&logoColor=white)

![RTL Design](https://img.shields.io/badge/RTL_Design-007396?style=for-the-badge&logo=rtl-design&logoColor=white)
![Digital IC Design](https://img.shields.io/badge/Digital_IC_Design-00599C?style=for-the-badge&logo=digital-ic-design&logoColor=white)
![Functional Verification](https://img.shields.io/badge/Functional_Verification-3776AB?style=for-the-badge&logo=functional-verification&logoColor=white)
![Testbench Development](https://img.shields.io/badge/Testbench_Development-A8B9CC?style=for-the-badge&logo=testbench-development&logoColor=white)

![ASIC Design](https://img.shields.io/badge/ASIC_Design-FF0000?style=for-the-badge&logo=asic-design&logoColor=white)
![FPGA Design](https://img.shields.io/badge/FPGA_Design-007ACC?style=for-the-badge&logo=fpga-design&logoColor=white)
![Power Optimization](https://img.shields.io/badge/Power_Optimization-2C2255?style=for-the-badge&logo=power-optimization&logoColor=white)
![High-Performance Computing](https://img.shields.io/badge/High_Performance_Computing-339933?style=for-the-badge&logo=high-performance-computing&logoColor=white)

![Static Timing Analysis](https://img.shields.io/badge/Static_Timing_Analysis-007396?style=for-the-badge&logo=static-timing-analysis&logoColor=white)
![Clock Gating](https://img.shields.io/badge/Clock_Gating-00599C?style=for-the-badge&logo=clock-gating&logoColor=white)
![Power Gating](https://img.shields.io/badge/Power_Gating-3776AB?style=for-the-badge&logo=power-gating&logoColor=white)
![Synthesis](https://img.shields.io/badge/Synthesis-A8B9CC?style=for-the-badge&logo=synthesis&logoColor=white)
![Equivalence Checking](https://img.shields.io/badge/Equivalence_Checking-FF0000?style=for-the-badge&logo=equivalence-checking&logoColor=white)

![Hardware Acceleration](https://img.shields.io/badge/Hardware_Acceleration-FF0000?style=for-the-badge&logo=hardware-acceleration&logoColor=white)
![Embedded System Design](https://img.shields.io/badge/Embedded_System_Design-007396?style=for-the-badge&logo=embedded-system-design&logoColor=white)
![Microprocessors & Microcontrollers](https://img.shields.io/badge/Microprocessors_&_Microcontrollers-00599C?style=for-the-badge&logo=microprocessors-microcontrollers&logoColor=white)

![Digital Signal Processing](https://img.shields.io/badge/Digital_Signal_Processing-3776AB?style=for-the-badge&logo=digital-signal-processing&logoColor=white)

![Design Verification](https://img.shields.io/badge/Design_Verification-339933?style=for-the-badge&logo=design-verification&logoColor=white)
![Formal Verification](https://img.shields.io/badge/Formal_Verification-007396?style=for-the-badge&logo=formal-verification&logoColor=white)

![VLSI Layout Design](https://img.shields.io/badge/VLSI_Layout_Design-00599C?style=for-the-badge&logo=vlsi-layout-design&logoColor=white)
![Cache Coherence](https://img.shields.io/badge/Cache_Coherence-3776AB?style=for-the-badge&logo=cache-coherence&logoColor=white)
![DDR](https://img.shields.io/badge/DDR-2C2255?style=for-the-badge&logo=ddr&logoColor=white)
![Pipelining](https://img.shields.io/badge/Pipelining-339933?style=for-the-badge&logo=pipelining&logoColor=white)

![I2C](https://img.shields.io/badge/I2C-007396?style=for-the-badge&logo=i2c&logoColor=white)
![SPI](https://img.shields.io/badge/SPI-00599C?style=for-the-badge&logo=spi&logoColor=white)
![UART](https://img.shields.io/badge/UART-3776AB?style=for-the-badge&logo=uart&logoColor=white)

## 🛠️ Semiconductor & VLSI Expertise
- **🔧 Digital IC Design & RTL Development** – RTL coding, synthesis, functional verification, and gate-level simulations using Verilog/SystemVerilog.
- **🔌 ASIC & FPGA Design** – End-to-end ASIC design flow, FPGA prototyping, and hardware acceleration using HLS, Xilinx Vivado, and Synopsys tools.
- **⚡ Low-Power & High-Performance Optimization** – Implementation of clock gating, power gating, pipelining, loop unrolling, and floorplanning for efficient designs.
- **🖥️ EDA Tools & Semiconductor Technology** – Proficient in Cadence Virtuoso, Synopsys Design Compiler, QuestaSim, ModelSim, and CMOS/FinFET-based design methodologies.
- **🧪 Verification & Testbench Development** – Expertise in UVM-based testbenches, coverage-driven verification, gate-level simulation, and debugging.
- **📡 Semiconductor Protocols & System Design** – Strong understanding of AXI, AMBA, MIPI, I2C, SPI, UART with real-world implementation experience.

## 💼 Industry Experience

### 🚀 **Internship in RTL Design Using Verilog HDL**  
**National Institute of Electronics & Information Technology (NIELIT)**  
📅 *May 2024 – June 2024*  
- 🏗️ Designed and implemented a **32-bit processor using Verilog HDL**, achieving **100% functional verification** through simulation.
- 🚀 Optimized pipeline structure, **reducing critical path delay by 15%**.
- ⚡ Developed a **systolic array architecture** for high-performance computation, increasing data processing speed by **40%** and reducing resource utilization by **30%**.
- 🖥️ Completed an **OLED implementation project for FPGA**, integrating **IP cores and AXI bus**, resulting in **25% faster data transfer rates** and **20% reduced power consumption** through clock gating.

---

### 🔐 **Security Architecture Intern**  
**Excelerate**  
📅 *May 2023 – June 2023*  
- 🖥️ Implemented **virtualization environments using VMware**, improving **system performance by 25%** for threat assessment testing.
- 🛡️ Engineered **secure virtual machines with custom security tools**, reducing vulnerabilities by **40%**.
- 📑 Developed **technical documentation and infrastructure design proposals**, **streamlining project implementation by 30%**.

---

### 🤖 **AI and Data Analysis Intern**  
**Cognizant**  
📅 *January 2022 – June 2022*  
- 📊 Completed a **machine learning lifecycle program**, applying **data analysis techniques** to improve model accuracy by **20%**.
- 🧠 Developed a **neural network model using TensorFlow**, achieving **90% accuracy in pattern recognition**.
- 🛠️ Utilized **Python and Pandas** for **exploratory data analysis**, extracting **actionable insights** from complex datasets.

- ## Academic Tutor (Self-Employed)
*August 2020 – present*


- 📚 Provided personalized tutoring in Mathematics, Science, and Programming languages (C Language) to students ranging from 6th grade to undergraduate levels. 

- 🎯 Specialized in preparing students for competitive exams such as EAMCET and JEE, tailoring study plans to individual needs.

- 👩‍🏫 Assisted undergraduate peers in mastering challenging subjects including Engineering Graphics, Digital Signal Processing, and Control Systems, contributing to improved academic performance.

- 🏆 Achieved 'A' grades in Digital Signal Processing and Control Systems, demonstrating a strong grasp of complex concepts.

- 🌟 Tutored over 30 students, leading to significant improvements in their grades and a deeper understanding of the subjects.



## 🔬 Key Projects & Research Contributions
- **🖥️ 32-Bit Pipelined CPU with ALU Optimization**  
  *Reduced critical path delay through architectural improvements and optimized synthesis.*
- **📱 Low-Power RTL Optimization for Mobile Processors**  
  *Implemented clock gating techniques, reducing dynamic power consumption.*
- **⚡ FPGA-Accelerated AlexNet Convolution Layer**  
  *Achieved significant speedup in computation through optimized FPGA-based hardware acceleration.*
- **🔩 Standard Cell-Based ASIC Design of 8-Bit Accumulator**  
  *Designed an 8-bit accumulator with high DRC/LVS compliance, enhancing manufacturability.*

## 📜 Certifications & Technical Achievements
- **🏆 Cadence RTL-to-GDSII Flow Certification** (2025)
- **🏆 Essential SystemVerilog for UVM – Cadence** (2025)
- **🏆 Basic Static Timing Analysis Certification** (2025)
- **🏆 Digital IC Design Fundamentals – Cadence** (2025)
