# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {IR_tb_simulate.do}
# vsim -lib xil_defaultlib IR_tb_opt 
# Start time: 09:46:48 on Jun 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading ieee.std_logic_textio(body)
# Loading work.ir_tb(behavioral)#1
# Loading work.glbl(fast)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top_ir_statemachine(behavioral)#1
# Loading work.prsg_tcr(behavioral)#1
# Loading work.packer_ir2(behavioral)#1
# Loading work.ir_fifo(fast)
# Loading xpm.vcomponents
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e2(fifo36e2_v)#1
# Loading work.buffer_fifo(behavioral)#1
# Loading work.ir_statemachine(rtl)#1
# ** Warning: (vsim-8683) Uninitialized out port /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /ir_tb/comp_top/ir_state_machine/ir_state_machine_codes_o(31 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /ir_tb/s_state_num(31 downto 4).
# ** Warning: (vsim-8684) No drivers exist on out port /ir_tb/comp_top/ir_state_machine_codes_o(31 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /ir_tb/s_state_num(31 downto 4).
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: Actual FIFO Depth = 512
#    Time: 0 fs  Iteration: 0  Protected: /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 512
#    Time: 0 fs  Iteration: 0  Protected: /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 2
#    Time: 0 fs  Iteration: 0  Protected: /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
restart
# Loading work.glbl(fast)
# Loading work.ir_fifo(fast)
# ** Warning: (vsim-8683) Uninitialized out port /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>(8) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /ir_tb/comp_top/ir_state_machine/ir_state_machine_codes_o(31 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /ir_tb/s_state_num(31 downto 4).
# ** Warning: (vsim-8684) No drivers exist on out port /ir_tb/comp_top/ir_state_machine_codes_o(31 downto 4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /ir_tb/s_state_num(31 downto 4).
run 10000 ns
# ** Note: Actual FIFO Depth = 512
#    Time: 0 fs  Iteration: 0  Protected: /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note: Actual FIFO Depth = 512
#    Time: 0 fs  Iteration: 0  Protected: /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 2
#    Time: 0 fs  Iteration: 0  Protected: /ir_tb/comp_top/ir_fifo_inst/inst/<protected>/<protected>/<protected>/<protected>/<protected>/<protected>
# End time: 09:47:14 on Jun 27,2022, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
