<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2461' ll='2464' type='bool llvm::TargetLoweringBase::lowerInterleavedStore(llvm::StoreInst * SI, llvm::ShuffleVectorInst * SVI, unsigned int Factor) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2455'>/// Lower an interleaved store to target specific intrinsics. Return
  /// true on success.
  ///
  /// \p SI is the vector store instruction.
  /// \p SVI is the shufflevector to RE-interleave the stored vector.
  /// \p Factor is the interleave factor.</doc>
<use f='llvm/llvm/lib/CodeGen/InterleavedAccessPass.cpp' l='435' u='c' c='_ZN12_GLOBAL__N_117InterleavedAccess21lowerInterleavedStoreEPN4llvm9StoreInstERNS1_11SmallVectorIPNS1_11InstructionELj32EEE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8588' c='_ZNK4llvm21AArch64TargetLowering21lowerInterleavedStoreEPNS_9StoreInstEPNS_17ShuffleVectorInstEj'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='15098' c='_ZNK4llvm17ARMTargetLowering21lowerInterleavedStoreEPNS_9StoreInstEPNS_17ShuffleVectorInstEj'/>
<ovr f='llvm/llvm/lib/Target/X86/X86InterleavedAccess.cpp' l='823' c='_ZNK4llvm17X86TargetLowering21lowerInterleavedStoreEPNS_9StoreInstEPNS_17ShuffleVectorInstEj'/>
