Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Sat Sep 30 19:29:03 2023


Cell Usage:
GTP_DFF_C                    70 uses
GTP_DFF_CE                   15 uses
GTP_DFF_P                     7 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                     35 uses
GTP_LUT3                     10 uses
GTP_LUT4                     27 uses
GTP_LUT5                     21 uses
GTP_LUT5CARRY                54 uses
GTP_LUT5M                     1 use

I/O ports: 8
GTP_INBUF                   5 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 150 of 22560 (0.66%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 150
Total Registers: 92 of 33840 (0.27%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 8 of 226 (3.54%)


Overview of Control Sets:

Number of unique control sets : 6

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 3        | 0                 3
  [4, 6)      | 2        | 0                 2
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 77
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                77
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                15
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file rs485_key_led_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rs485_key_led        | 150     | 92     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8      | 0           | 0           | 0            | 0        | 54            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_key_trig         | 96      | 51     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_key_debounce_0 | 47      | 23     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_key_debounce_1 | 48      | 23     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_led_ctrl         | 2       | 2      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_uart_rx          | 27      | 22     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_uart_tx          | 25      | 17     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 clk                      20.0000      {0.0000 10.0000}    Declared         92           0  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk                        50.0000 MHz    219.7319 MHz        20.0000         4.5510         15.449
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         15.449       0.000              0            104
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.740       0.000              0            104
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.380       0.000              0             92
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_key_trig/u_key_debounce_0/cnt[15]/CLK (GTP_DFF_C)
Endpoint    : u_key_trig/u_key_debounce_0/cnt[0]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=92)       3.204       4.415         nt_sys_clk       
                                                                           r       u_key_trig/u_key_debounce_0/cnt[15]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_key_trig/u_key_debounce_0/cnt[15]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.349         u_key_trig/u_key_debounce_0/cnt [15]
                                                                                   u_key_trig/u_key_debounce_0/N8_mux19_19/I0 (GTP_LUT4)
                                   td                    0.290       5.639 f       u_key_trig/u_key_debounce_0/N8_mux19_19/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       6.192         u_key_trig/u_key_debounce_0/_N554
                                                                                   u_key_trig/u_key_debounce_0/N8_mux19_4/I4 (GTP_LUT5)
                                   td                    0.185       6.377 r       u_key_trig/u_key_debounce_0/N8_mux19_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.841         u_key_trig/u_key_debounce_0/_N668
                                                                                   u_key_trig/u_key_debounce_0/N8_mux19_7/I1 (GTP_LUT3)
                                   td                    0.217       7.058 r       u_key_trig/u_key_debounce_0/N8_mux19_7/Z (GTP_LUT3)
                                   net (fanout=8)        0.730       7.788         u_key_trig/u_key_debounce_0/N8
                                                                                   u_key_trig/u_key_debounce_0/N40_6[11]_1/I0 (GTP_LUT3)
                                   td                    0.185       7.973 r       u_key_trig/u_key_debounce_0/N40_6[11]_1/Z (GTP_LUT3)
                                   net (fanout=13)       0.792       8.765         u_key_trig/u_key_debounce_0/_N456
                                                                                   u_key_trig/u_key_debounce_0/N40_6[0]/I1 (GTP_LUT2)
                                   td                    0.185       8.950 r       u_key_trig/u_key_debounce_0/N40_6[0]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       8.950         u_key_trig/u_key_debounce_0/N40 [0]
                                                                           r       u_key_trig/u_key_debounce_0/cnt[0]/D (GTP_DFF_C)

 Data arrival time                                                   8.950         Logic Levels: 5  
                                                                                   Logic: 1.391ns(30.673%), Route: 3.144ns(69.327%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=92)       3.204      24.415         nt_sys_clk       
                                                                           r       u_key_trig/u_key_debounce_0/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   8.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_trig/u_key_debounce_0/cnt[15]/CLK (GTP_DFF_C)
Endpoint    : u_key_trig/u_key_debounce_0/cnt[1]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=92)       3.204       4.415         nt_sys_clk       
                                                                           r       u_key_trig/u_key_debounce_0/cnt[15]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_key_trig/u_key_debounce_0/cnt[15]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.349         u_key_trig/u_key_debounce_0/cnt [15]
                                                                                   u_key_trig/u_key_debounce_0/N8_mux19_19/I0 (GTP_LUT4)
                                   td                    0.290       5.639 f       u_key_trig/u_key_debounce_0/N8_mux19_19/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       6.192         u_key_trig/u_key_debounce_0/_N554
                                                                                   u_key_trig/u_key_debounce_0/N8_mux19_4/I4 (GTP_LUT5)
                                   td                    0.185       6.377 r       u_key_trig/u_key_debounce_0/N8_mux19_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.841         u_key_trig/u_key_debounce_0/_N668
                                                                                   u_key_trig/u_key_debounce_0/N8_mux19_7/I1 (GTP_LUT3)
                                   td                    0.217       7.058 r       u_key_trig/u_key_debounce_0/N8_mux19_7/Z (GTP_LUT3)
                                   net (fanout=8)        0.730       7.788         u_key_trig/u_key_debounce_0/N8
                                                                                   u_key_trig/u_key_debounce_0/N40_6[11]_1/I0 (GTP_LUT3)
                                   td                    0.185       7.973 r       u_key_trig/u_key_debounce_0/N40_6[11]_1/Z (GTP_LUT3)
                                   net (fanout=13)       0.792       8.765         u_key_trig/u_key_debounce_0/_N456
                                                                                   u_key_trig/u_key_debounce_0/N40_6[1]/I1 (GTP_LUT2)
                                   td                    0.185       8.950 r       u_key_trig/u_key_debounce_0/N40_6[1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       8.950         u_key_trig/u_key_debounce_0/N40 [1]
                                                                           r       u_key_trig/u_key_debounce_0/cnt[1]/D (GTP_DFF_C)

 Data arrival time                                                   8.950         Logic Levels: 5  
                                                                                   Logic: 1.391ns(30.673%), Route: 3.144ns(69.327%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=92)       3.204      24.415         nt_sys_clk       
                                                                           r       u_key_trig/u_key_debounce_0/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   8.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_trig/u_key_debounce_0/cnt[15]/CLK (GTP_DFF_C)
Endpoint    : u_key_trig/u_key_debounce_0/cnt[2]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=92)       3.204       4.415         nt_sys_clk       
                                                                           r       u_key_trig/u_key_debounce_0/cnt[15]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_key_trig/u_key_debounce_0/cnt[15]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.349         u_key_trig/u_key_debounce_0/cnt [15]
                                                                                   u_key_trig/u_key_debounce_0/N8_mux19_19/I0 (GTP_LUT4)
                                   td                    0.290       5.639 f       u_key_trig/u_key_debounce_0/N8_mux19_19/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       6.192         u_key_trig/u_key_debounce_0/_N554
                                                                                   u_key_trig/u_key_debounce_0/N8_mux19_4/I4 (GTP_LUT5)
                                   td                    0.185       6.377 r       u_key_trig/u_key_debounce_0/N8_mux19_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.841         u_key_trig/u_key_debounce_0/_N668
                                                                                   u_key_trig/u_key_debounce_0/N8_mux19_7/I1 (GTP_LUT3)
                                   td                    0.217       7.058 r       u_key_trig/u_key_debounce_0/N8_mux19_7/Z (GTP_LUT3)
                                   net (fanout=8)        0.730       7.788         u_key_trig/u_key_debounce_0/N8
                                                                                   u_key_trig/u_key_debounce_0/N40_6[11]_1/I0 (GTP_LUT3)
                                   td                    0.185       7.973 r       u_key_trig/u_key_debounce_0/N40_6[11]_1/Z (GTP_LUT3)
                                   net (fanout=13)       0.792       8.765         u_key_trig/u_key_debounce_0/_N456
                                                                                   u_key_trig/u_key_debounce_0/N40_6[2]/I1 (GTP_LUT2)
                                   td                    0.185       8.950 r       u_key_trig/u_key_debounce_0/N40_6[2]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       8.950         u_key_trig/u_key_debounce_0/N40 [2]
                                                                           r       u_key_trig/u_key_debounce_0/cnt[2]/D (GTP_DFF_C)

 Data arrival time                                                   8.950         Logic Levels: 5  
                                                                                   Logic: 1.391ns(30.673%), Route: 3.144ns(69.327%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=92)       3.204      24.415         nt_sys_clk       
                                                                           r       u_key_trig/u_key_debounce_0/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   8.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_rx/uart_rxd_d0/CLK (GTP_DFF_C)
Endpoint    : u_uart_rx/uart_rxd_d1/D (GTP_DFF_C)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=92)       3.204       4.415         nt_sys_clk       
                                                                           r       u_uart_rx/uart_rxd_d0/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_uart_rx/uart_rxd_d0/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_uart_rx/uart_rxd_d0
                                                                           f       u_uart_rx/uart_rxd_d1/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=92)       3.204       4.415         nt_sys_clk       
                                                                           r       u_uart_rx/uart_rxd_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_trig/key_data_d0[0]/CLK (GTP_DFF_P)
Endpoint    : u_key_trig/key_data_d1[0]/D (GTP_DFF_P)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=92)       3.204       4.415         nt_sys_clk       
                                                                           r       u_key_trig/key_data_d0[0]/CLK (GTP_DFF_P)

                                   tco                   0.323       4.738 f       u_key_trig/key_data_d0[0]/Q (GTP_DFF_P)
                                   net (fanout=2)        0.553       5.291         u_key_trig/key_data_d0 [0]
                                                                           f       u_key_trig/key_data_d1[0]/D (GTP_DFF_P)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=92)       3.204       4.415         nt_sys_clk       
                                                                           r       u_key_trig/key_data_d1[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_trig/key_data_d0[1]/CLK (GTP_DFF_P)
Endpoint    : u_key_trig/key_data_d1[1]/D (GTP_DFF_P)
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=92)       3.204       4.415         nt_sys_clk       
                                                                           r       u_key_trig/key_data_d0[1]/CLK (GTP_DFF_P)

                                   tco                   0.323       4.738 f       u_key_trig/key_data_d0[1]/Q (GTP_DFF_P)
                                   net (fanout=2)        0.553       5.291         u_key_trig/key_data_d0 [1]
                                                                           f       u_key_trig/key_data_d1[1]/D (GTP_DFF_P)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=92)       3.204       4.415         nt_sys_clk       
                                                                           r       u_key_trig/key_data_d1[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_led_ctrl/led[0]/CLK (GTP_DFF_CE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=92)       3.204       4.415         nt_sys_clk       
                                                                           r       u_led_ctrl/led[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_led_ctrl/led[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        1.091       5.829         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803       8.632 f       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.632         led[0]           
 led[0]                                                                    f       led[0] (port)    

 Data arrival time                                                   8.632         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : u_led_ctrl/led[1]/CLK (GTP_DFF_CE)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=92)       3.204       4.415         nt_sys_clk       
                                                                           r       u_led_ctrl/led[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_led_ctrl/led[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        1.091       5.829         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.803       8.632 f       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.632         led[1]           
 led[1]                                                                    f       led[1] (port)    

 Data arrival time                                                   8.632         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : u_uart_tx/uart_txd/CLK (GTP_DFF_P)
Endpoint    : rs485_uart_txd (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=92)       3.204       4.415         nt_sys_clk       
                                                                           r       u_uart_tx/uart_txd/CLK (GTP_DFF_P)

                                   tco                   0.323       4.738 f       u_uart_tx/uart_txd/Q (GTP_DFF_P)
                                   net (fanout=1)        1.091       5.829         nt_rs485_uart_txd
                                                                                   rs485_uart_txd_obuf/I (GTP_OUTBUF)
                                   td                    2.803       8.632 f       rs485_uart_txd_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.632         rs485_uart_txd   
 rs485_uart_txd                                                            f       rs485_uart_txd (port)

 Data arrival time                                                   8.632         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : key[0] (port)
Endpoint    : u_key_trig/u_key_debounce_0/key_d0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key[0]                                                  0.000       0.000 r       key[0] (port)    
                                   net (fanout=1)        0.000       0.000         key[0]           
                                                                                   key_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_key[0]        
                                                                           r       u_key_trig/u_key_debounce_0/key_d0/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : key[1] (port)
Endpoint    : u_key_trig/u_key_debounce_1/key_d0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key[1]                                                  0.000       0.000 r       key[1] (port)    
                                   net (fanout=1)        0.000       0.000         key[1]           
                                                                                   key_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_key[1]        
                                                                           r       u_key_trig/u_key_debounce_1/key_d0/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : rs485_uart_rxd (port)
Endpoint    : u_uart_rx/uart_rxd_d0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rs485_uart_rxd                                          0.000       0.000 r       rs485_uart_rxd (port)
                                   net (fanout=1)        0.000       0.000         rs485_uart_rxd   
                                                                                   rs485_uart_rxd_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rs485_uart_rxd_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rs485_uart_rxd
                                                                           r       u_uart_rx/uart_rxd_d0/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          u_key_trig/key_data_d0[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           u_key_trig/key_data_d0[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          u_key_trig/key_data_d0[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------+
| Type       | File Name                                                             
+-------------------------------------------------------------------------------------+
| Input      | E:/PDS/rs485_key_led/prj/compile/rs485_key_led_comp.adf               
|            | E:/PDS/rs485_key_led/prj/rs485_key_led.fdc                            
| Output     | E:/PDS/rs485_key_led/prj/synthesize/rs485_key_led_syn.adf             
|            | E:/PDS/rs485_key_led/prj/synthesize/rs485_key_led_syn.vm              
|            | E:/PDS/rs485_key_led/prj/synthesize/rs485_key_led_controlsets.txt     
|            | E:/PDS/rs485_key_led/prj/synthesize/snr.db                            
|            | E:/PDS/rs485_key_led/prj/synthesize/rs485_key_led.snr                 
+-------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 242 MB
Total CPU time to synthesize completion : 0h:0m:3s
Process Total CPU time to synthesize completion : 0h:0m:3s
Total real time to synthesize completion : 0h:0m:4s
