
---------- Begin Simulation Statistics ----------
final_tick                                 6335058500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66609                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886888                       # Number of bytes of host memory used
host_op_rate                                   130176                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   150.13                       # Real time elapsed on the host
host_tick_rate                               42197204                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      19543268                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006335                       # Number of seconds simulated
sim_ticks                                  6335058500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11627854                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7124834                       # number of cc regfile writes
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      19543268                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.267012                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.267012                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1062183                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   511870                       # number of floating regfile writes
system.cpu.idleCycles                          474544                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               108902                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2210449                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.757976                       # Inst execution rate
system.cpu.iew.exec_refs                      4223449                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1635009                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  821532                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2748970                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                405                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              7018                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1779389                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23836194                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2588440                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            196268                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22273767                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6815                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                669672                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 100181                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                679038                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            997                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        72865                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          36037                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26922971                       # num instructions consuming a value
system.cpu.iew.wb_count                      22127900                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.597039                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16074054                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.746464                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22215296                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32426143                       # number of integer regfile reads
system.cpu.int_regfile_writes                17647559                       # number of integer regfile writes
system.cpu.ipc                               0.789259                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.789259                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            408372      1.82%      1.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17317978     77.07%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57717      0.26%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40310      0.18%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               24022      0.11%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                14861      0.07%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               153346      0.68%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                68579      0.31%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               93412      0.42%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               7834      0.03%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             107      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2432573     10.83%     91.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1309430      5.83%     97.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          198126      0.88%     98.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         343150      1.53%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22470037                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  973463                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1895563                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       892666                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1319425                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      499471                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.022228                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  409497     81.99%     81.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      9      0.00%     81.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  13085      2.62%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    342      0.07%     84.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   795      0.16%     84.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  148      0.03%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17983      3.60%     88.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 17547      3.51%     91.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             21310      4.27%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            18755      3.75%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21587673                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           55785355                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     21235234                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26810544                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23831092                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  22470037                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5102                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4292845                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             45801                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           4119                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5436228                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12195574                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.842475                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.424135                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6593057     54.06%     54.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              732414      6.01%     60.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              829126      6.80%     66.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              872373      7.15%     74.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              875230      7.18%     81.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              748937      6.14%     87.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              839149      6.88%     94.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              460551      3.78%     97.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              244737      2.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12195574                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.773467                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            118614                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           160311                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2748970                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1779389                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8831299                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         12670118                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        53186                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114562                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       102040                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1253                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       205112                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1253                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2691031                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2008808                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             99727                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1157457                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1138394                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.353027                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  212976                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 50                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          125183                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              91373                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            33810                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         7201                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4119546                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             93483                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     11616973                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.682303                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.678634                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6880875     59.23%     59.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1043910      8.99%     68.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          714968      6.15%     74.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          887232      7.64%     82.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          312236      2.69%     84.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          190715      1.64%     86.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          186923      1.61%     87.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          117243      1.01%     88.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1282871     11.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     11616973                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               19543268                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3620390                       # Number of memory references committed
system.cpu.commit.loads                       2209574                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         404                       # Number of memory barriers committed
system.cpu.commit.branches                    2027346                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     682999                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18974865                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                170741                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       292556      1.50%      1.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15211722     77.84%     79.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        56723      0.29%     79.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        38774      0.20%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        18838      0.10%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12912      0.07%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       135119      0.69%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           54      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        62268      0.32%     80.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        89988      0.46%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3674      0.02%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           97      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2103889     10.77%     92.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1170776      5.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       105685      0.54%     98.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       240040      1.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19543268                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1282871                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3423065                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3423065                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3442274                       # number of overall hits
system.cpu.dcache.overall_hits::total         3442274                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       168856                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         168856                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       169499                       # number of overall misses
system.cpu.dcache.overall_misses::total        169499                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9573790993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9573790993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9573790993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9573790993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3591921                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3591921                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3611773                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3611773                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047010                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047010                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046930                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046930                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56697.961535                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56697.961535                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56482.875964                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56482.875964                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       137683                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          619                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2736                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.322734                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   103.166667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46835                       # number of writebacks
system.cpu.dcache.writebacks::total             46835                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99477                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99477                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99477                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99477                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69379                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69379                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69746                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69746                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4260312493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4260312493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4270994493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4270994493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019315                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019315                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019311                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019311                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61406.369262                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61406.369262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61236.407722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61236.407722                       # average overall mshr miss latency
system.cpu.dcache.replacements                  69225                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2044957                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2044957                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       132019                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132019                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6916531000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6916531000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2176976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2176976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060643                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060643                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52390.421076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52390.421076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99374                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99374                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32645                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32645                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1645403500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1645403500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50402.925410                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50402.925410                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1378108                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378108                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36837                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36837                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2657259993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2657259993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72135.624318                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72135.624318                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2614908993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2614908993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025961                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025961                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71184.978303                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71184.978303                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        19209                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         19209                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          643                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          643                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19852                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19852                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.032390                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.032390                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          367                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          367                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10682000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10682000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018487                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018487                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29106.267030                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29106.267030                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6335058500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.323839                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3512020                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69737                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.360927                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.323839                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994773                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994773                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7293283                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7293283                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6335058500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2274565                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               6087829                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3373786                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                359213                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 100181                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1097386                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  7603                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               25039362                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 36986                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2588338                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1639344                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5331                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          6695                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6335058500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6335058500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6335058500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2741735                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13418139                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2691031                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1442743                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9333478                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  215176                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         67                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1285                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         11240                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           28                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          153                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1879391                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 32324                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12195574                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.139770                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.264566                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8027348     65.82%     65.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   218064      1.79%     67.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   250801      2.06%     69.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   251175      2.06%     71.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   315482      2.59%     74.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   278979      2.29%     76.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   315416      2.59%     79.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   233264      1.91%     81.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2305045     18.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12195574                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.212392                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.059038                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1841864                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1841864                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1841864                       # number of overall hits
system.cpu.icache.overall_hits::total         1841864                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        37525                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          37525                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        37525                       # number of overall misses
system.cpu.icache.overall_misses::total         37525                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1104397498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1104397498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1104397498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1104397498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1879389                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1879389                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1879389                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1879389                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019967                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019967                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019967                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019967                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29430.979294                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29430.979294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29430.979294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29430.979294                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1591                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.194444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        32810                       # number of writebacks
system.cpu.icache.writebacks::total             32810                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4194                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4194                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4194                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4194                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        33331                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        33331                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        33331                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        33331                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    909597999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    909597999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    909597999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    909597999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017735                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017735                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017735                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017735                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27289.850260                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27289.850260                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27289.850260                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27289.850260                       # average overall mshr miss latency
system.cpu.icache.replacements                  32810                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1841864                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1841864                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        37525                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         37525                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1104397498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1104397498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1879389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1879389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019967                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019967                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29430.979294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29430.979294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4194                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4194                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        33331                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        33331                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    909597999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    909597999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017735                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017735                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27289.850260                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27289.850260                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6335058500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.679908                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1875195                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             33331                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             56.259788                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.679908                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991562                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991562                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          435                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3792109                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3792109                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6335058500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1881058                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2487                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6335058500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6335058500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6335058500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      389504                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  539387                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1165                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 997                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 368563                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1065                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2042                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6335058500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 100181                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2454243                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1862564                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3196                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3530384                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4245006                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               24586349                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 24422                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 251560                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  16431                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3912387                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            28228261                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    61011494                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36497670                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1245165                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22422327                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5805815                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      98                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1678621                       # count of insts added to the skid buffer
system.cpu.rob.reads                         33919969                       # The number of ROB reads
system.cpu.rob.writes                        47907419                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19543268                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                25752                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15916                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41668                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               25752                       # number of overall hits
system.l2.overall_hits::.cpu.data               15916                       # number of overall hits
system.l2.overall_hits::total                   41668                       # number of overall hits
system.l2.demand_misses::.cpu.inst               7568                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53821                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61389                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7568                       # number of overall misses
system.l2.overall_misses::.cpu.data             53821                       # number of overall misses
system.l2.overall_misses::total                 61389                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    586406000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3994987000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4581393000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    586406000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3994987000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4581393000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            33320                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            69737                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               103057                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           33320                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           69737                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              103057                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.227131                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.771771                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.595680                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.227131                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.771771                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.595680                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77484.936575                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74227.290463                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74628.891169                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77484.936575                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74227.290463                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74628.891169                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31922                       # number of writebacks
system.l2.writebacks::total                     31922                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          7558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53821                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61379                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53821                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61379                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    508453750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3445305250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3953759000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    508453750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3445305250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3953759000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.226831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.771771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.595583                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.226831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.771771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.595583                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67273.584282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64014.144107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64415.500415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67273.584282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64014.144107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64415.500415                       # average overall mshr miss latency
system.l2.replacements                          54424                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46835                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46835                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46835                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46835                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        32511                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            32511                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        32511                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        32511                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1545                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1545                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35184                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2542283500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2542283500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36729                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36729                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.957935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72256.807071                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72256.807071                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2182715500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2182715500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.957935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62037.161778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62037.161778                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          25752                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              25752                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         7568                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7568                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    586406000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    586406000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        33320                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          33320                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.227131                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.227131                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77484.936575                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77484.936575                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7558                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7558                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    508453750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    508453750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.226831                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.226831                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67273.584282                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67273.584282                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14371                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14371                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18637                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18637                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1452703500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1452703500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        33008                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33008                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.564621                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.564621                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77947.282288                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77947.282288                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18637                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18637                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1262589750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1262589750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.564621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.564621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67746.405001                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67746.405001                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6335058500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7952.267523                       # Cycle average of tags in use
system.l2.tags.total_refs                      204703                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62616                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.269180                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     214.894503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1184.793011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6552.580009                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.144628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.799875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970736                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2671                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5513                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1700368                       # Number of tag accesses
system.l2.tags.data_accesses                  1700368                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6335058500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000399817750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1939                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1939                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              152110                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29976                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61379                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31922                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61379                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31922                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.41                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61379                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31922                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.642599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.940681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.248337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1936     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1939                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.447653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.425113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.886033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1520     78.39%     78.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      1.75%     80.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              329     16.97%     97.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               48      2.48%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1939                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3928256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2043008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    620.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    322.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6308633000                       # Total gap between requests
system.mem_ctrls.avgGap                      67615.92                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       483712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3444032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2041088                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 76354780.307080045342                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 543646439.886861324310                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 322189289.964725673199                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         7558                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53821                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31922                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    259010750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1669252250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 143178993750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34269.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31014.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4485276.42                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       483712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3444544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3928256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       483712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       483712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2043008                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2043008                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         7558                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53821                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61379                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31922                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31922                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     76354780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    543727260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        620082040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     76354780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     76354780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    322492365                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       322492365                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    322492365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     76354780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    543727260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       942574406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                61371                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31892                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4074                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4021                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4045                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3939                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3927                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3433                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2050                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1815                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2221                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2083                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1675                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1698                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1825                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               777556750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             306855000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1928263000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12669.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31419.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47451                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21813                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.32                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.40                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        23999                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   248.711696                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   149.920564                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   289.571626                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10470     43.63%     43.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6258     26.08%     69.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2358      9.83%     79.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1158      4.83%     84.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          723      3.01%     87.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          487      2.03%     89.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          322      1.34%     90.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          220      0.92%     91.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2003      8.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        23999                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3927744                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2041088                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              620.001220                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              322.189290                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.36                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6335058500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        91534800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        48651900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      224138880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      87064380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 499702320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2333336610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    467747520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3752176410                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   592.287571                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1187862000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    211380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4935816500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        79818060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        42424305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      214050060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79411860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 499702320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2239007880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    547182240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3701596725                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   584.303480                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1392314750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    211380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4731363750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6335058500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26195                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31922                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21261                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35184                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35184                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26195                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       175941                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       175941                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 175941                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5971264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5971264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5971264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61379                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61379    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61379                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6335058500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60562500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76723750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             66339                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78757                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        32810                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           44892                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36729                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36729                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         33331                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33008                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        99461                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       208717                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                308178                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4232320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7460608                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11692928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54435                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2043712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           157501                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010781                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.103270                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 155803     98.92%     98.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1698      1.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             157501                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6335058500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          182201000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          50021949                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         104623972                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
