`timescale 1ns / 1ps

module flopenrc #(parameter WIDTH = 8)
    (
    input   logic clk, reset, en, clear,
    input   logic [WIDTH-1:0] d,
    output  logic [WIDTH-1:0] q
    );
    
    always_ff @(posedge clk)
        if(reset) q <= 0;
        else if(en & clear) q <= 0;
        else if(en) q <= d;
    
endmodule
