# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_1_0/ZYNQ_File_Operation_axi_uartlite_1_0.xci
# IP: The module: 'ZYNQ_File_Operation_axi_uartlite_1_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_1_0/ZYNQ_File_Operation_axi_uartlite_1_0_board.xdc
# XDC: The top module name and the constraint reference have the same name: 'ZYNQ_File_Operation_axi_uartlite_1_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet

# XDC: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_1_0/ZYNQ_File_Operation_axi_uartlite_1_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'ZYNQ_File_Operation_axi_uartlite_1_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet

# XDC: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_1_0/ZYNQ_File_Operation_axi_uartlite_1_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'ZYNQ_File_Operation_axi_uartlite_1_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet

# IP: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_1_0/ZYNQ_File_Operation_axi_uartlite_1_0.xci
# IP: The module: 'ZYNQ_File_Operation_axi_uartlite_1_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_1_0/ZYNQ_File_Operation_axi_uartlite_1_0_board.xdc
# XDC: The top module name and the constraint reference have the same name: 'ZYNQ_File_Operation_axi_uartlite_1_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet

# XDC: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_1_0/ZYNQ_File_Operation_axi_uartlite_1_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'ZYNQ_File_Operation_axi_uartlite_1_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet

# XDC: /home/zhenyu/FPGA/ZYNQGit/File_WRRD/build/ZYNQ_File_Operation/ZYNQ_File_Operation.srcs/sources_1/bd/ZYNQ_File_Operation/ip/ZYNQ_File_Operation_axi_uartlite_1_0/ZYNQ_File_Operation_axi_uartlite_1_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'ZYNQ_File_Operation_axi_uartlite_1_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet
