 
****************************************
Report : timing
        -path full_clock
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : picorv32
Version: H-2013.03-ICC-SP2
Date   : Sun Dec 13 20:46:14 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: tt1p05v125c   Library: saed32rvt_tt1p05v125c

Information: Percent of Arnoldi-based delays =  0.00%

  Startpoint: reg_sh_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_sh_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     DTran     Trans     Delta    Derate      Incr       Path      Location / Load        Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                     0.000      0.000
  clk (in)                                                    0.000                         0.000      0.000 r    (68.10, 0.00)
  clk (net)                      3       82.724                                             0.000      0.000 r    [22.39,82.72]          d 
  CTSINVX32_RVT_G1B2I2/A (INVX32_LVT)               0.000     0.000     0.000               0.005      0.005 r    (217.40,124.36)        d 
  CTSINVX32_RVT_G1B2I2/Y (INVX32_LVT)                         0.017                         0.014      0.019 f    (218.77,124.41)        d 
  clk_G1B1I2 (net)               4       96.346                                             0.000      0.019 f    [15.79,96.35]          d 
  CTSINVX32_RVT_G1B1I14/A (INVX32_LVT)              0.000     0.017     0.000               0.002      0.021 f    (214.66,151.11)        d 
  CTSINVX32_RVT_G1B1I14/Y (INVX32_LVT)                        0.022                         0.018      0.040 r    (216.03,151.17)        d 
  clk_G1B2I14 (net)            119      133.107                                             0.000      0.040 r    [59.18,133.11]         d 
  reg_sh_reg_2_/CLK (DFFX1_HVT)                     0.000     0.022     0.000               0.000      0.040 r    (209.39,145.20)
  reg_sh_reg_2_/CLK (DFFX1_HVT)                     0.000     0.022     0.000               0.000      0.040 r    (209.39,145.20)
  reg_sh_reg_2_/QN (DFFX1_HVT)                                0.040                         0.112      0.152 f    (212.50,144.64)
  n12112 (net)                   1        1.118                                             0.000      0.152 f    [0.68,1.12]
  U12332/A3 (AO222X1_HVT)                           0.000     0.040     0.000               0.000      0.152 f    (209.69,146.89)
  U12332/Y (AO222X1_HVT)                                      0.027                         0.071      0.224 f    (210.59,146.21)
  N2872 (net)                    1        0.929                                             0.000      0.224 f    [0.43,0.93]
  reg_sh_reg_2_/D (DFFX1_HVT)                       0.000     0.027     0.000               0.000      0.224 f    (209.07,144.36)
  data arrival time                                                                                    0.224

  clock clk (rise edge)                                                                     0.000      0.000
  clk (in)                                                    0.000                         0.000      0.000 r    (68.10, 0.00)
  clk (net)                      3       82.724                                             0.000      0.000 r    [22.39,82.72]          d 
  CTSINVX32_RVT_G1B2I2/A (INVX32_LVT)               0.000     0.000     0.000               0.005      0.005 r    (217.40,124.36)        d 
  CTSINVX32_RVT_G1B2I2/Y (INVX32_LVT)                         0.017                         0.014      0.019 f    (218.77,124.41)        d 
  clk_G1B1I2 (net)               4       96.346                                             0.000      0.019 f    [15.79,96.35]          d 
  CTSINVX32_RVT_G1B1I14/A (INVX32_LVT)              0.000     0.017     0.000               0.002      0.021 f    (214.66,151.11)        d 
  CTSINVX32_RVT_G1B1I14/Y (INVX32_LVT)                        0.022                         0.018      0.040 r    (216.03,151.17)        d 
  clk_G1B2I14 (net)            119      133.107                                             0.000      0.040 r    [59.18,133.11]         d 
  reg_sh_reg_2_/CLK (DFFX1_HVT)                     0.000     0.022     0.000               0.000      0.040 r    (209.39,145.20)
  clock reconvergence pessimism                                                             0.000      0.040
  reg_sh_reg_2_/CLK (DFFX1_HVT)                                                             0.000      0.040 r
  library hold time                                                                         0.003      0.043
  data required time                                                                                   0.043
  -------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.043
  data arrival time                                                                                   -0.224
  -------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.180


1
