Reading netlist file: "H:\git\TangPrimer20K_LUT-Network\primer25k\impl\gwsynthesis\top.vg"
Parsing netlist file "H:\git\TangPrimer20K_LUT-Network\primer25k\impl\gwsynthesis\top.vg" completed
Processing netlist completed
Reading constraint file: "H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.cst"
Physical Constraint parsed completed
Running placement......
ERROR  (PR2028) : The constrained location is useless in current package
ERROR  (PR2017) : 'clk' cannot be placed according to constraint, for the location is a dedicated pin (CPU/SSPI)
ERROR  (PR2028) : The constrained location is useless in current package
ERROR  (PR2017) : 'IO_sdram_dq[12]' cannot be placed according to constraint, for the location is a dedicated pin (I2C)
Generate file "H:\git\TangPrimer20K_LUT-Network\primer25k\impl\pnr\top.pin.html" completed
Generate file "H:\git\TangPrimer20K_LUT-Network\primer25k\impl\pnr\top.rpt.html" completed
Generate file "H:\git\TangPrimer20K_LUT-Network\primer25k\impl\pnr\top.rpt.txt" completed
Fri Jan  3 22:49:48 2025

