//! arm64 emit handler for `struct.new` — Wasm 3.0 GC §3.3.5.6.1.
//! Allocate a struct of type `ins.payload` (typeidx) on the GC heap,
//! store the `ins.extra` field operands (popped from the stack, in
//! declared order) into the payload, and push the GcRef. The alloc
//! (payload_size lookup + header stamp) runs in the `jitGcAlloc`
//! trampoline — the heap may realloc its slab on grow, so the slab
//! base is RE-loaded AFTER the call.
//!
//! Field operands are read AFTER the alloc BLR (stored into the fresh
//! object), so the regalloc force-spills any vreg whose last_use is
//! the struct.new PC (ADR-0060 amendment) — each field value lives in
//! its spill slot and is loaded back here via gprLoadSpilled. (A field
//! left in a caller-saved register would be clobbered by the alloc
//! BLR; the inclusive force-spill rule prevents that.)
//!
//! Lowering: MOV X0, X19 (rt); MOVZ/MOVK W1 = typeidx; MOVZ/MOVK X16 =
//! &jitGcAlloc; BLR X16 → W0 = GcRef. Then MOV W17, W0 (zero-extend
//! ref — a u32-returning call leaves X0's upper bits unspecified);
//! reload slab base X16 = [[X19,#gc_heap_off], #offsetOf(Heap,bytes)];
//! ADD X16, X16, X17 (object base = slab + ref). For each field j:
//! load value (stage X14) ; STR X, [X16, #(8 + j*8)]. Push ref. Field
//! slots are uniform 8-byte (ADR-0116 §3a). Encoders: Arm IHI 0055
//! §C6.2.179 (MOVZ/MOVK), §C6.2.34 (BLR), §C6.2.131 (LDR imm), §C6.2.4
//! (ADD reg), §C6.2.273 (STR imm).

const meta = @import("../../../../../instruction/wasm_3_0/struct_new.zig");
const ctx_mod = @import("../../ctx.zig");
const abi = @import("../../abi.zig");
const gpr = @import("../../gpr.zig");
const inst = @import("../../inst.zig");
const inst_neon = @import("../../inst_neon.zig");
const jit_abi = @import("../../../shared/jit_abi.zig");
const heap_mod = @import("../../../../../feature/gc/heap.zig");
const zir = @import("../../../../../ir/zir.zig");

pub const op_tag = meta.op_tag;
pub const wasm_level = meta.wasm_level;
pub const wasi_level = meta.wasi_level;

/// ObjectHeader bytes; uniform 8-byte field slots follow (ADR-0116 §3a).
const header_size: u32 = 8;
/// IP0 (AAPCS64 §6.4 caller-saved) — &jitGcAlloc, then slab base.
/// Disjoint from the regalloc pool + spill-stage regs {X14,X15}.
const fn_scratch: inst.Xn = 16;
/// IP1 (AAPCS64 §6.4 caller-saved) — zero-extended GcRef, preserved
/// across the field stores. Also disjoint from pool + stage regs.
const ref_reg: inst.Xn = 17;

pub fn emit(ctx: *ctx_mod.EmitCtx, ins: *const zir.ZirInstr) ctx_mod.Error!void {
    const typeidx: u32 = @intCast(ins.payload);
    const field_count: u32 = ins.extra;
    if (ctx.pushed_vregs.items.len < field_count) return ctx_mod.Error.AllocationMissing;

    // Alloc: X0 = rt (pinned X19); W1 = typeidx.
    try gpr.writeU32(ctx.allocator, ctx.buf, inst.encOrrReg(0, 31, abi.runtime_ptr_save_gpr));
    try gpr.writeU32(ctx.allocator, ctx.buf, inst.encMovzImm16(1, @intCast(typeidx & 0xFFFF)));
    try gpr.writeU32(ctx.allocator, ctx.buf, inst.encMovkImm16(1, @intCast((typeidx >> 16) & 0xFFFF), 1));
    // ADR-0203 D1 — helper via the rt slot ([X19+off]), not a baked imm64 (D-516 PIC).
    try gpr.writeU32(ctx.allocator, ctx.buf, inst.encLdrImm(fn_scratch, abi.runtime_ptr_save_gpr, jit_abi.gc_alloc_fn_off));
    try gpr.writeU32(ctx.allocator, ctx.buf, inst.encBLR(fn_scratch));

    // W17 = zero-extended ref; object base X16 = slab + ref (slab base
    // re-loaded post-call because alloc may have realloc-moved it).
    try gpr.writeU32(ctx.allocator, ctx.buf, inst.encOrrRegW(ref_reg, 31, 0));
    try gpr.writeU32(ctx.allocator, ctx.buf, inst.encLdrImm(fn_scratch, abi.runtime_ptr_save_gpr, jit_abi.gc_heap_off));
    try gpr.writeU32(ctx.allocator, ctx.buf, inst.encLdrImm(fn_scratch, fn_scratch, @offsetOf(heap_mod.Heap, "bytes")));
    try gpr.writeU32(ctx.allocator, ctx.buf, inst.encAddReg(fn_scratch, fn_scratch, ref_reg));

    // Store fields. Operand stack top = last field (field_count-1); pop
    // in reverse so the bottom-most operand lands in field 0.
    var j: u32 = field_count;
    while (j > 0) {
        j -= 1;
        const fvreg = ctx.pushed_vregs.pop().?;
        // D-460: running-sum offset (v128 fields are 16 bytes).
        const field_off: u32 = header_size + ctx.func.structFieldByteOffset(typeidx, j);
        if (field_off > 32760) return ctx_mod.Error.SlotOverflow;
        if (ctx.func.structFieldValType(typeidx, j) == 0x7B) {
            // v128 field: STR Q (16 bytes). The object base `fn_scratch` is
            // reused across stores, so compute the field address into X15 (a
            // GPR stage reg, free here — the value uses the FP stage).
            if (field_off > 4095) return ctx_mod.Error.SlotOverflow;
            const vs = try gpr.qLoadSpilled(ctx.allocator, ctx.buf, ctx.alloc, ctx.spill_base_off, fvreg, 0);
            try gpr.writeU32(ctx.allocator, ctx.buf, inst.encAddImm12(15, fn_scratch, @intCast(field_off)));
            try gpr.writeU32(ctx.allocator, ctx.buf, inst_neon.encStrQImm(vs, 15, 0));
        } else {
            const vreg_reg = try gpr.gprLoadSpilled(ctx.allocator, ctx.buf, ctx.alloc, ctx.spill_base_off, fvreg, 0);
            try gpr.writeU32(ctx.allocator, ctx.buf, inst.encStrImm(vreg_reg, fn_scratch, @intCast(field_off)));
        }
    }

    // Push ref (result) — source from W17 (mirror struct_new_default's
    // W0 capture, but ref now lives in W17 across the stores).
    const result = ctx.next_vreg.*;
    ctx.next_vreg.* += 1;
    if (result >= ctx.alloc.slots.len) return ctx_mod.Error.SlotOverflow;
    switch (ctx.alloc.slot(result, .gpr)) {
        .reg => |id| {
            const wd = abi.slotToReg(id) orelse return ctx_mod.Error.SlotOverflow;
            if (wd != ref_reg) try gpr.writeU32(ctx.allocator, ctx.buf, inst.encOrrRegW(wd, 31, ref_reg));
        },
        .spill => |off| {
            const abs_off: u32 = ctx.spill_base_off + off;
            if (abs_off > 32760) return ctx_mod.Error.SlotOverflow;
            // STR X (not W): a GcRef Value occupies the full 64-bit slot (a
            // 64-bit consumer like table.set reads it whole). ref_reg is already
            // zero-extended; STR W would leave the slot's high half stale.
            try gpr.writeU32(ctx.allocator, ctx.buf, inst.encStrImm(ref_reg, 31, @intCast(abs_off)));
        },
    }
    try ctx.pushed_vregs.append(ctx.allocator, result);
}
