vendor_name = ModelSim
source_file = 1, /home/student/Documents/EE_214/EE-214-Digital-Lab/EXPT1_Thursday/standard code files/Full_Adder.vhdl
source_file = 1, /home/student/Documents/EE_214/EE-214-Digital-Lab/EXPT1_Thursday/standard code files/4bit_ripple_carry_adder.vhd
source_file = 1, /home/student/Documents/EE_214/EE-214-Digital-Lab/EXPT1_Thursday/standard code files/Testbench.vhdl
source_file = 1, /home/student/Documents/EE_214/EE-214-Digital-Lab/EXPT1_Thursday/standard code files/Gates.vhdl
source_file = 1, /home/student/Documents/EE_214/EE-214-Digital-Lab/EXPT1_Thursday/standard code files/DUT.vhdl
source_file = 1, /home/student/Documents/EE_214/EE-214-Digital-Lab/EXPT1_Thursday/codes/BCD_check.vhd
source_file = 1, /home/student/Documents/EE_214/EE-214-Digital-Lab/EXPT1_Thursday/codes/BCD_addition.vhd
source_file = 1, /home/student/Documents/EE_214/EE-214-Digital-Lab/EXPT1_Thursday/codes/decimal_adjust.vhd
source_file = 1, /home/student/Documents/EE_214/EE-214-Digital-Lab/EXPT1_Thursday/codes/mux_2_bit.vhd
source_file = 1, /home/student/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/student/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/student/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/student/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/student/Documents/EE_214/EE-214-Digital-Lab/EXPT1_Thursday/db/BCD_addition.cbx.xml
design_name = DUT
instance = comp, \input_vector[0]~I\, input_vector[0], DUT, 1
instance = comp, \input_vector[1]~I\, input_vector[1], DUT, 1
instance = comp, \input_vector[3]~I\, input_vector[3], DUT, 1
instance = comp, \input_vector[4]~I\, input_vector[4], DUT, 1
instance = comp, \input_vector[2]~I\, input_vector[2], DUT, 1
instance = comp, \add_instance|MUX_GEN:1:MUX|output~0\, add_instance|\MUX_GEN:1:MUX|output~0, DUT, 1
instance = comp, \add_instance|MUX_GEN:2:MUX|output~0\, add_instance|\MUX_GEN:2:MUX|output~0, DUT, 1
instance = comp, \add_instance|MUX_GEN:3:MUX|output~0\, add_instance|\MUX_GEN:3:MUX|output~0, DUT, 1
instance = comp, \add_instance|MUX_last|output~0\, add_instance|MUX_last|output~0, DUT, 1
instance = comp, \output_vector[0]~I\, output_vector[0], DUT, 1
instance = comp, \output_vector[1]~I\, output_vector[1], DUT, 1
instance = comp, \output_vector[2]~I\, output_vector[2], DUT, 1
instance = comp, \output_vector[3]~I\, output_vector[3], DUT, 1
instance = comp, \output_vector[4]~I\, output_vector[4], DUT, 1
