// pulser logic - generated by gen_verilog.go

        command <= {32{addr[19:0] == `OFFSET_Command                       }} & wdata[32-1: 0];
