
motor_speed_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ff0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  080040b0  080040b0  000050b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080041d8  080041d8  0000600c  2**0
                  CONTENTS
  4 .ARM          00000008  080041d8  080041d8  000051d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080041e0  080041e0  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080041e0  080041e0  000051e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080041e4  080041e4  000051e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080041e8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000012c  2000000c  080041f4  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000138  080041f4  00006138  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c0c6  00000000  00000000  00006034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c32  00000000  00000000  000120fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b20  00000000  00000000  00013d30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008a1  00000000  00000000  00014850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014940  00000000  00000000  000150f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dc9c  00000000  00000000  00029a31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000846b9  00000000  00000000  000376cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bbd86  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028c4  00000000  00000000  000bbdcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000be690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004098 	.word	0x08004098

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08004098 	.word	0x08004098

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1824      	adds	r4, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	42a3      	cmp	r3, r4
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	@ 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c23      	lsrs	r3, r4, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0424      	lsls	r4, r4, #16
 80002ae:	1960      	adds	r0, r4, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			@ (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 fe6c 	bl	8000fb8 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 fe67 	bl	8000fb8 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__aeabi_fdiv>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	464f      	mov	r7, r9
 8000458:	4646      	mov	r6, r8
 800045a:	46d6      	mov	lr, sl
 800045c:	0244      	lsls	r4, r0, #9
 800045e:	b5c0      	push	{r6, r7, lr}
 8000460:	0047      	lsls	r7, r0, #1
 8000462:	1c0e      	adds	r6, r1, #0
 8000464:	0a64      	lsrs	r4, r4, #9
 8000466:	0e3f      	lsrs	r7, r7, #24
 8000468:	0fc5      	lsrs	r5, r0, #31
 800046a:	2f00      	cmp	r7, #0
 800046c:	d03c      	beq.n	80004e8 <__aeabi_fdiv+0x94>
 800046e:	2fff      	cmp	r7, #255	@ 0xff
 8000470:	d042      	beq.n	80004f8 <__aeabi_fdiv+0xa4>
 8000472:	2300      	movs	r3, #0
 8000474:	2280      	movs	r2, #128	@ 0x80
 8000476:	4699      	mov	r9, r3
 8000478:	469a      	mov	sl, r3
 800047a:	00e4      	lsls	r4, r4, #3
 800047c:	04d2      	lsls	r2, r2, #19
 800047e:	4314      	orrs	r4, r2
 8000480:	3f7f      	subs	r7, #127	@ 0x7f
 8000482:	0273      	lsls	r3, r6, #9
 8000484:	0a5b      	lsrs	r3, r3, #9
 8000486:	4698      	mov	r8, r3
 8000488:	0073      	lsls	r3, r6, #1
 800048a:	0e1b      	lsrs	r3, r3, #24
 800048c:	0ff6      	lsrs	r6, r6, #31
 800048e:	2b00      	cmp	r3, #0
 8000490:	d01b      	beq.n	80004ca <__aeabi_fdiv+0x76>
 8000492:	2bff      	cmp	r3, #255	@ 0xff
 8000494:	d013      	beq.n	80004be <__aeabi_fdiv+0x6a>
 8000496:	4642      	mov	r2, r8
 8000498:	2180      	movs	r1, #128	@ 0x80
 800049a:	00d2      	lsls	r2, r2, #3
 800049c:	04c9      	lsls	r1, r1, #19
 800049e:	4311      	orrs	r1, r2
 80004a0:	4688      	mov	r8, r1
 80004a2:	2000      	movs	r0, #0
 80004a4:	3b7f      	subs	r3, #127	@ 0x7f
 80004a6:	0029      	movs	r1, r5
 80004a8:	1aff      	subs	r7, r7, r3
 80004aa:	464b      	mov	r3, r9
 80004ac:	4071      	eors	r1, r6
 80004ae:	b2c9      	uxtb	r1, r1
 80004b0:	2b0f      	cmp	r3, #15
 80004b2:	d900      	bls.n	80004b6 <__aeabi_fdiv+0x62>
 80004b4:	e0b5      	b.n	8000622 <__aeabi_fdiv+0x1ce>
 80004b6:	4a74      	ldr	r2, [pc, #464]	@ (8000688 <__aeabi_fdiv+0x234>)
 80004b8:	009b      	lsls	r3, r3, #2
 80004ba:	58d3      	ldr	r3, [r2, r3]
 80004bc:	469f      	mov	pc, r3
 80004be:	4643      	mov	r3, r8
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d13f      	bne.n	8000544 <__aeabi_fdiv+0xf0>
 80004c4:	3fff      	subs	r7, #255	@ 0xff
 80004c6:	3302      	adds	r3, #2
 80004c8:	e003      	b.n	80004d2 <__aeabi_fdiv+0x7e>
 80004ca:	4643      	mov	r3, r8
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d12d      	bne.n	800052c <__aeabi_fdiv+0xd8>
 80004d0:	2301      	movs	r3, #1
 80004d2:	0029      	movs	r1, r5
 80004d4:	464a      	mov	r2, r9
 80004d6:	4071      	eors	r1, r6
 80004d8:	b2c9      	uxtb	r1, r1
 80004da:	431a      	orrs	r2, r3
 80004dc:	2a0e      	cmp	r2, #14
 80004de:	d838      	bhi.n	8000552 <__aeabi_fdiv+0xfe>
 80004e0:	486a      	ldr	r0, [pc, #424]	@ (800068c <__aeabi_fdiv+0x238>)
 80004e2:	0092      	lsls	r2, r2, #2
 80004e4:	5882      	ldr	r2, [r0, r2]
 80004e6:	4697      	mov	pc, r2
 80004e8:	2c00      	cmp	r4, #0
 80004ea:	d113      	bne.n	8000514 <__aeabi_fdiv+0xc0>
 80004ec:	2304      	movs	r3, #4
 80004ee:	4699      	mov	r9, r3
 80004f0:	3b03      	subs	r3, #3
 80004f2:	2700      	movs	r7, #0
 80004f4:	469a      	mov	sl, r3
 80004f6:	e7c4      	b.n	8000482 <__aeabi_fdiv+0x2e>
 80004f8:	2c00      	cmp	r4, #0
 80004fa:	d105      	bne.n	8000508 <__aeabi_fdiv+0xb4>
 80004fc:	2308      	movs	r3, #8
 80004fe:	4699      	mov	r9, r3
 8000500:	3b06      	subs	r3, #6
 8000502:	27ff      	movs	r7, #255	@ 0xff
 8000504:	469a      	mov	sl, r3
 8000506:	e7bc      	b.n	8000482 <__aeabi_fdiv+0x2e>
 8000508:	230c      	movs	r3, #12
 800050a:	4699      	mov	r9, r3
 800050c:	3b09      	subs	r3, #9
 800050e:	27ff      	movs	r7, #255	@ 0xff
 8000510:	469a      	mov	sl, r3
 8000512:	e7b6      	b.n	8000482 <__aeabi_fdiv+0x2e>
 8000514:	0020      	movs	r0, r4
 8000516:	f000 fd31 	bl	8000f7c <__clzsi2>
 800051a:	2776      	movs	r7, #118	@ 0x76
 800051c:	1f43      	subs	r3, r0, #5
 800051e:	409c      	lsls	r4, r3
 8000520:	2300      	movs	r3, #0
 8000522:	427f      	negs	r7, r7
 8000524:	4699      	mov	r9, r3
 8000526:	469a      	mov	sl, r3
 8000528:	1a3f      	subs	r7, r7, r0
 800052a:	e7aa      	b.n	8000482 <__aeabi_fdiv+0x2e>
 800052c:	4640      	mov	r0, r8
 800052e:	f000 fd25 	bl	8000f7c <__clzsi2>
 8000532:	4642      	mov	r2, r8
 8000534:	1f43      	subs	r3, r0, #5
 8000536:	409a      	lsls	r2, r3
 8000538:	2376      	movs	r3, #118	@ 0x76
 800053a:	425b      	negs	r3, r3
 800053c:	1a1b      	subs	r3, r3, r0
 800053e:	4690      	mov	r8, r2
 8000540:	2000      	movs	r0, #0
 8000542:	e7b0      	b.n	80004a6 <__aeabi_fdiv+0x52>
 8000544:	2303      	movs	r3, #3
 8000546:	464a      	mov	r2, r9
 8000548:	431a      	orrs	r2, r3
 800054a:	4691      	mov	r9, r2
 800054c:	2003      	movs	r0, #3
 800054e:	33fc      	adds	r3, #252	@ 0xfc
 8000550:	e7a9      	b.n	80004a6 <__aeabi_fdiv+0x52>
 8000552:	000d      	movs	r5, r1
 8000554:	20ff      	movs	r0, #255	@ 0xff
 8000556:	2200      	movs	r2, #0
 8000558:	05c0      	lsls	r0, r0, #23
 800055a:	07ed      	lsls	r5, r5, #31
 800055c:	4310      	orrs	r0, r2
 800055e:	4328      	orrs	r0, r5
 8000560:	bce0      	pop	{r5, r6, r7}
 8000562:	46ba      	mov	sl, r7
 8000564:	46b1      	mov	r9, r6
 8000566:	46a8      	mov	r8, r5
 8000568:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800056a:	000d      	movs	r5, r1
 800056c:	2000      	movs	r0, #0
 800056e:	2200      	movs	r2, #0
 8000570:	e7f2      	b.n	8000558 <__aeabi_fdiv+0x104>
 8000572:	4653      	mov	r3, sl
 8000574:	2b02      	cmp	r3, #2
 8000576:	d0ed      	beq.n	8000554 <__aeabi_fdiv+0x100>
 8000578:	2b03      	cmp	r3, #3
 800057a:	d033      	beq.n	80005e4 <__aeabi_fdiv+0x190>
 800057c:	46a0      	mov	r8, r4
 800057e:	2b01      	cmp	r3, #1
 8000580:	d105      	bne.n	800058e <__aeabi_fdiv+0x13a>
 8000582:	2000      	movs	r0, #0
 8000584:	2200      	movs	r2, #0
 8000586:	e7e7      	b.n	8000558 <__aeabi_fdiv+0x104>
 8000588:	0035      	movs	r5, r6
 800058a:	2803      	cmp	r0, #3
 800058c:	d07a      	beq.n	8000684 <__aeabi_fdiv+0x230>
 800058e:	003b      	movs	r3, r7
 8000590:	337f      	adds	r3, #127	@ 0x7f
 8000592:	2b00      	cmp	r3, #0
 8000594:	dd2d      	ble.n	80005f2 <__aeabi_fdiv+0x19e>
 8000596:	4642      	mov	r2, r8
 8000598:	0752      	lsls	r2, r2, #29
 800059a:	d007      	beq.n	80005ac <__aeabi_fdiv+0x158>
 800059c:	220f      	movs	r2, #15
 800059e:	4641      	mov	r1, r8
 80005a0:	400a      	ands	r2, r1
 80005a2:	2a04      	cmp	r2, #4
 80005a4:	d002      	beq.n	80005ac <__aeabi_fdiv+0x158>
 80005a6:	2204      	movs	r2, #4
 80005a8:	4694      	mov	ip, r2
 80005aa:	44e0      	add	r8, ip
 80005ac:	4642      	mov	r2, r8
 80005ae:	0112      	lsls	r2, r2, #4
 80005b0:	d505      	bpl.n	80005be <__aeabi_fdiv+0x16a>
 80005b2:	4642      	mov	r2, r8
 80005b4:	4b36      	ldr	r3, [pc, #216]	@ (8000690 <__aeabi_fdiv+0x23c>)
 80005b6:	401a      	ands	r2, r3
 80005b8:	003b      	movs	r3, r7
 80005ba:	4690      	mov	r8, r2
 80005bc:	3380      	adds	r3, #128	@ 0x80
 80005be:	2bfe      	cmp	r3, #254	@ 0xfe
 80005c0:	dcc8      	bgt.n	8000554 <__aeabi_fdiv+0x100>
 80005c2:	4642      	mov	r2, r8
 80005c4:	0192      	lsls	r2, r2, #6
 80005c6:	0a52      	lsrs	r2, r2, #9
 80005c8:	b2d8      	uxtb	r0, r3
 80005ca:	e7c5      	b.n	8000558 <__aeabi_fdiv+0x104>
 80005cc:	2280      	movs	r2, #128	@ 0x80
 80005ce:	2500      	movs	r5, #0
 80005d0:	20ff      	movs	r0, #255	@ 0xff
 80005d2:	03d2      	lsls	r2, r2, #15
 80005d4:	e7c0      	b.n	8000558 <__aeabi_fdiv+0x104>
 80005d6:	2280      	movs	r2, #128	@ 0x80
 80005d8:	03d2      	lsls	r2, r2, #15
 80005da:	4214      	tst	r4, r2
 80005dc:	d002      	beq.n	80005e4 <__aeabi_fdiv+0x190>
 80005de:	4643      	mov	r3, r8
 80005e0:	4213      	tst	r3, r2
 80005e2:	d049      	beq.n	8000678 <__aeabi_fdiv+0x224>
 80005e4:	2280      	movs	r2, #128	@ 0x80
 80005e6:	03d2      	lsls	r2, r2, #15
 80005e8:	4322      	orrs	r2, r4
 80005ea:	0252      	lsls	r2, r2, #9
 80005ec:	20ff      	movs	r0, #255	@ 0xff
 80005ee:	0a52      	lsrs	r2, r2, #9
 80005f0:	e7b2      	b.n	8000558 <__aeabi_fdiv+0x104>
 80005f2:	2201      	movs	r2, #1
 80005f4:	1ad3      	subs	r3, r2, r3
 80005f6:	2b1b      	cmp	r3, #27
 80005f8:	dcc3      	bgt.n	8000582 <__aeabi_fdiv+0x12e>
 80005fa:	4642      	mov	r2, r8
 80005fc:	40da      	lsrs	r2, r3
 80005fe:	4643      	mov	r3, r8
 8000600:	379e      	adds	r7, #158	@ 0x9e
 8000602:	40bb      	lsls	r3, r7
 8000604:	1e59      	subs	r1, r3, #1
 8000606:	418b      	sbcs	r3, r1
 8000608:	431a      	orrs	r2, r3
 800060a:	0753      	lsls	r3, r2, #29
 800060c:	d004      	beq.n	8000618 <__aeabi_fdiv+0x1c4>
 800060e:	230f      	movs	r3, #15
 8000610:	4013      	ands	r3, r2
 8000612:	2b04      	cmp	r3, #4
 8000614:	d000      	beq.n	8000618 <__aeabi_fdiv+0x1c4>
 8000616:	3204      	adds	r2, #4
 8000618:	0153      	lsls	r3, r2, #5
 800061a:	d529      	bpl.n	8000670 <__aeabi_fdiv+0x21c>
 800061c:	2001      	movs	r0, #1
 800061e:	2200      	movs	r2, #0
 8000620:	e79a      	b.n	8000558 <__aeabi_fdiv+0x104>
 8000622:	4642      	mov	r2, r8
 8000624:	0163      	lsls	r3, r4, #5
 8000626:	0155      	lsls	r5, r2, #5
 8000628:	42ab      	cmp	r3, r5
 800062a:	d215      	bcs.n	8000658 <__aeabi_fdiv+0x204>
 800062c:	201b      	movs	r0, #27
 800062e:	2200      	movs	r2, #0
 8000630:	3f01      	subs	r7, #1
 8000632:	2601      	movs	r6, #1
 8000634:	001c      	movs	r4, r3
 8000636:	0052      	lsls	r2, r2, #1
 8000638:	005b      	lsls	r3, r3, #1
 800063a:	2c00      	cmp	r4, #0
 800063c:	db01      	blt.n	8000642 <__aeabi_fdiv+0x1ee>
 800063e:	429d      	cmp	r5, r3
 8000640:	d801      	bhi.n	8000646 <__aeabi_fdiv+0x1f2>
 8000642:	1b5b      	subs	r3, r3, r5
 8000644:	4332      	orrs	r2, r6
 8000646:	3801      	subs	r0, #1
 8000648:	2800      	cmp	r0, #0
 800064a:	d1f3      	bne.n	8000634 <__aeabi_fdiv+0x1e0>
 800064c:	1e58      	subs	r0, r3, #1
 800064e:	4183      	sbcs	r3, r0
 8000650:	4313      	orrs	r3, r2
 8000652:	4698      	mov	r8, r3
 8000654:	000d      	movs	r5, r1
 8000656:	e79a      	b.n	800058e <__aeabi_fdiv+0x13a>
 8000658:	201a      	movs	r0, #26
 800065a:	2201      	movs	r2, #1
 800065c:	1b5b      	subs	r3, r3, r5
 800065e:	e7e8      	b.n	8000632 <__aeabi_fdiv+0x1de>
 8000660:	3b02      	subs	r3, #2
 8000662:	425a      	negs	r2, r3
 8000664:	4153      	adcs	r3, r2
 8000666:	425b      	negs	r3, r3
 8000668:	0035      	movs	r5, r6
 800066a:	2200      	movs	r2, #0
 800066c:	b2d8      	uxtb	r0, r3
 800066e:	e773      	b.n	8000558 <__aeabi_fdiv+0x104>
 8000670:	0192      	lsls	r2, r2, #6
 8000672:	2000      	movs	r0, #0
 8000674:	0a52      	lsrs	r2, r2, #9
 8000676:	e76f      	b.n	8000558 <__aeabi_fdiv+0x104>
 8000678:	431a      	orrs	r2, r3
 800067a:	0252      	lsls	r2, r2, #9
 800067c:	0035      	movs	r5, r6
 800067e:	20ff      	movs	r0, #255	@ 0xff
 8000680:	0a52      	lsrs	r2, r2, #9
 8000682:	e769      	b.n	8000558 <__aeabi_fdiv+0x104>
 8000684:	4644      	mov	r4, r8
 8000686:	e7ad      	b.n	80005e4 <__aeabi_fdiv+0x190>
 8000688:	080040b0 	.word	0x080040b0
 800068c:	080040f0 	.word	0x080040f0
 8000690:	f7ffffff 	.word	0xf7ffffff

08000694 <__aeabi_i2f>:
 8000694:	b570      	push	{r4, r5, r6, lr}
 8000696:	2800      	cmp	r0, #0
 8000698:	d013      	beq.n	80006c2 <__aeabi_i2f+0x2e>
 800069a:	17c3      	asrs	r3, r0, #31
 800069c:	18c5      	adds	r5, r0, r3
 800069e:	405d      	eors	r5, r3
 80006a0:	0fc4      	lsrs	r4, r0, #31
 80006a2:	0028      	movs	r0, r5
 80006a4:	f000 fc6a 	bl	8000f7c <__clzsi2>
 80006a8:	239e      	movs	r3, #158	@ 0x9e
 80006aa:	0001      	movs	r1, r0
 80006ac:	1a1b      	subs	r3, r3, r0
 80006ae:	2b96      	cmp	r3, #150	@ 0x96
 80006b0:	dc0f      	bgt.n	80006d2 <__aeabi_i2f+0x3e>
 80006b2:	2808      	cmp	r0, #8
 80006b4:	d034      	beq.n	8000720 <__aeabi_i2f+0x8c>
 80006b6:	3908      	subs	r1, #8
 80006b8:	408d      	lsls	r5, r1
 80006ba:	026d      	lsls	r5, r5, #9
 80006bc:	0a6d      	lsrs	r5, r5, #9
 80006be:	b2d8      	uxtb	r0, r3
 80006c0:	e002      	b.n	80006c8 <__aeabi_i2f+0x34>
 80006c2:	2400      	movs	r4, #0
 80006c4:	2000      	movs	r0, #0
 80006c6:	2500      	movs	r5, #0
 80006c8:	05c0      	lsls	r0, r0, #23
 80006ca:	4328      	orrs	r0, r5
 80006cc:	07e4      	lsls	r4, r4, #31
 80006ce:	4320      	orrs	r0, r4
 80006d0:	bd70      	pop	{r4, r5, r6, pc}
 80006d2:	2b99      	cmp	r3, #153	@ 0x99
 80006d4:	dc16      	bgt.n	8000704 <__aeabi_i2f+0x70>
 80006d6:	1f42      	subs	r2, r0, #5
 80006d8:	2805      	cmp	r0, #5
 80006da:	d000      	beq.n	80006de <__aeabi_i2f+0x4a>
 80006dc:	4095      	lsls	r5, r2
 80006de:	002a      	movs	r2, r5
 80006e0:	4811      	ldr	r0, [pc, #68]	@ (8000728 <__aeabi_i2f+0x94>)
 80006e2:	4002      	ands	r2, r0
 80006e4:	076e      	lsls	r6, r5, #29
 80006e6:	d009      	beq.n	80006fc <__aeabi_i2f+0x68>
 80006e8:	260f      	movs	r6, #15
 80006ea:	4035      	ands	r5, r6
 80006ec:	2d04      	cmp	r5, #4
 80006ee:	d005      	beq.n	80006fc <__aeabi_i2f+0x68>
 80006f0:	3204      	adds	r2, #4
 80006f2:	0155      	lsls	r5, r2, #5
 80006f4:	d502      	bpl.n	80006fc <__aeabi_i2f+0x68>
 80006f6:	239f      	movs	r3, #159	@ 0x9f
 80006f8:	4002      	ands	r2, r0
 80006fa:	1a5b      	subs	r3, r3, r1
 80006fc:	0192      	lsls	r2, r2, #6
 80006fe:	0a55      	lsrs	r5, r2, #9
 8000700:	b2d8      	uxtb	r0, r3
 8000702:	e7e1      	b.n	80006c8 <__aeabi_i2f+0x34>
 8000704:	2205      	movs	r2, #5
 8000706:	1a12      	subs	r2, r2, r0
 8000708:	0028      	movs	r0, r5
 800070a:	40d0      	lsrs	r0, r2
 800070c:	0002      	movs	r2, r0
 800070e:	0008      	movs	r0, r1
 8000710:	301b      	adds	r0, #27
 8000712:	4085      	lsls	r5, r0
 8000714:	0028      	movs	r0, r5
 8000716:	1e45      	subs	r5, r0, #1
 8000718:	41a8      	sbcs	r0, r5
 800071a:	4302      	orrs	r2, r0
 800071c:	0015      	movs	r5, r2
 800071e:	e7de      	b.n	80006de <__aeabi_i2f+0x4a>
 8000720:	026d      	lsls	r5, r5, #9
 8000722:	2096      	movs	r0, #150	@ 0x96
 8000724:	0a6d      	lsrs	r5, r5, #9
 8000726:	e7cf      	b.n	80006c8 <__aeabi_i2f+0x34>
 8000728:	fbffffff 	.word	0xfbffffff

0800072c <__aeabi_ui2f>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	1e04      	subs	r4, r0, #0
 8000730:	d00e      	beq.n	8000750 <__aeabi_ui2f+0x24>
 8000732:	f000 fc23 	bl	8000f7c <__clzsi2>
 8000736:	239e      	movs	r3, #158	@ 0x9e
 8000738:	0001      	movs	r1, r0
 800073a:	1a1b      	subs	r3, r3, r0
 800073c:	2b96      	cmp	r3, #150	@ 0x96
 800073e:	dc0c      	bgt.n	800075a <__aeabi_ui2f+0x2e>
 8000740:	2808      	cmp	r0, #8
 8000742:	d02f      	beq.n	80007a4 <__aeabi_ui2f+0x78>
 8000744:	3908      	subs	r1, #8
 8000746:	408c      	lsls	r4, r1
 8000748:	0264      	lsls	r4, r4, #9
 800074a:	0a64      	lsrs	r4, r4, #9
 800074c:	b2d8      	uxtb	r0, r3
 800074e:	e001      	b.n	8000754 <__aeabi_ui2f+0x28>
 8000750:	2000      	movs	r0, #0
 8000752:	2400      	movs	r4, #0
 8000754:	05c0      	lsls	r0, r0, #23
 8000756:	4320      	orrs	r0, r4
 8000758:	bd70      	pop	{r4, r5, r6, pc}
 800075a:	2b99      	cmp	r3, #153	@ 0x99
 800075c:	dc16      	bgt.n	800078c <__aeabi_ui2f+0x60>
 800075e:	1f42      	subs	r2, r0, #5
 8000760:	2805      	cmp	r0, #5
 8000762:	d000      	beq.n	8000766 <__aeabi_ui2f+0x3a>
 8000764:	4094      	lsls	r4, r2
 8000766:	0022      	movs	r2, r4
 8000768:	4810      	ldr	r0, [pc, #64]	@ (80007ac <__aeabi_ui2f+0x80>)
 800076a:	4002      	ands	r2, r0
 800076c:	0765      	lsls	r5, r4, #29
 800076e:	d009      	beq.n	8000784 <__aeabi_ui2f+0x58>
 8000770:	250f      	movs	r5, #15
 8000772:	402c      	ands	r4, r5
 8000774:	2c04      	cmp	r4, #4
 8000776:	d005      	beq.n	8000784 <__aeabi_ui2f+0x58>
 8000778:	3204      	adds	r2, #4
 800077a:	0154      	lsls	r4, r2, #5
 800077c:	d502      	bpl.n	8000784 <__aeabi_ui2f+0x58>
 800077e:	239f      	movs	r3, #159	@ 0x9f
 8000780:	4002      	ands	r2, r0
 8000782:	1a5b      	subs	r3, r3, r1
 8000784:	0192      	lsls	r2, r2, #6
 8000786:	0a54      	lsrs	r4, r2, #9
 8000788:	b2d8      	uxtb	r0, r3
 800078a:	e7e3      	b.n	8000754 <__aeabi_ui2f+0x28>
 800078c:	0002      	movs	r2, r0
 800078e:	0020      	movs	r0, r4
 8000790:	321b      	adds	r2, #27
 8000792:	4090      	lsls	r0, r2
 8000794:	0002      	movs	r2, r0
 8000796:	1e50      	subs	r0, r2, #1
 8000798:	4182      	sbcs	r2, r0
 800079a:	2005      	movs	r0, #5
 800079c:	1a40      	subs	r0, r0, r1
 800079e:	40c4      	lsrs	r4, r0
 80007a0:	4314      	orrs	r4, r2
 80007a2:	e7e0      	b.n	8000766 <__aeabi_ui2f+0x3a>
 80007a4:	0264      	lsls	r4, r4, #9
 80007a6:	2096      	movs	r0, #150	@ 0x96
 80007a8:	0a64      	lsrs	r4, r4, #9
 80007aa:	e7d3      	b.n	8000754 <__aeabi_ui2f+0x28>
 80007ac:	fbffffff 	.word	0xfbffffff

080007b0 <__aeabi_ddiv>:
 80007b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007b2:	46de      	mov	lr, fp
 80007b4:	4645      	mov	r5, r8
 80007b6:	4657      	mov	r7, sl
 80007b8:	464e      	mov	r6, r9
 80007ba:	b5e0      	push	{r5, r6, r7, lr}
 80007bc:	b087      	sub	sp, #28
 80007be:	9200      	str	r2, [sp, #0]
 80007c0:	9301      	str	r3, [sp, #4]
 80007c2:	030b      	lsls	r3, r1, #12
 80007c4:	0b1b      	lsrs	r3, r3, #12
 80007c6:	469b      	mov	fp, r3
 80007c8:	0fca      	lsrs	r2, r1, #31
 80007ca:	004b      	lsls	r3, r1, #1
 80007cc:	0004      	movs	r4, r0
 80007ce:	4680      	mov	r8, r0
 80007d0:	0d5b      	lsrs	r3, r3, #21
 80007d2:	9202      	str	r2, [sp, #8]
 80007d4:	d100      	bne.n	80007d8 <__aeabi_ddiv+0x28>
 80007d6:	e16a      	b.n	8000aae <__aeabi_ddiv+0x2fe>
 80007d8:	4ad4      	ldr	r2, [pc, #848]	@ (8000b2c <__aeabi_ddiv+0x37c>)
 80007da:	4293      	cmp	r3, r2
 80007dc:	d100      	bne.n	80007e0 <__aeabi_ddiv+0x30>
 80007de:	e18c      	b.n	8000afa <__aeabi_ddiv+0x34a>
 80007e0:	4659      	mov	r1, fp
 80007e2:	0f42      	lsrs	r2, r0, #29
 80007e4:	00c9      	lsls	r1, r1, #3
 80007e6:	430a      	orrs	r2, r1
 80007e8:	2180      	movs	r1, #128	@ 0x80
 80007ea:	0409      	lsls	r1, r1, #16
 80007ec:	4311      	orrs	r1, r2
 80007ee:	00c2      	lsls	r2, r0, #3
 80007f0:	4690      	mov	r8, r2
 80007f2:	4acf      	ldr	r2, [pc, #828]	@ (8000b30 <__aeabi_ddiv+0x380>)
 80007f4:	4689      	mov	r9, r1
 80007f6:	4692      	mov	sl, r2
 80007f8:	449a      	add	sl, r3
 80007fa:	2300      	movs	r3, #0
 80007fc:	2400      	movs	r4, #0
 80007fe:	9303      	str	r3, [sp, #12]
 8000800:	9e00      	ldr	r6, [sp, #0]
 8000802:	9f01      	ldr	r7, [sp, #4]
 8000804:	033b      	lsls	r3, r7, #12
 8000806:	0b1b      	lsrs	r3, r3, #12
 8000808:	469b      	mov	fp, r3
 800080a:	007b      	lsls	r3, r7, #1
 800080c:	0030      	movs	r0, r6
 800080e:	0d5b      	lsrs	r3, r3, #21
 8000810:	0ffd      	lsrs	r5, r7, #31
 8000812:	2b00      	cmp	r3, #0
 8000814:	d100      	bne.n	8000818 <__aeabi_ddiv+0x68>
 8000816:	e128      	b.n	8000a6a <__aeabi_ddiv+0x2ba>
 8000818:	4ac4      	ldr	r2, [pc, #784]	@ (8000b2c <__aeabi_ddiv+0x37c>)
 800081a:	4293      	cmp	r3, r2
 800081c:	d100      	bne.n	8000820 <__aeabi_ddiv+0x70>
 800081e:	e177      	b.n	8000b10 <__aeabi_ddiv+0x360>
 8000820:	4659      	mov	r1, fp
 8000822:	0f72      	lsrs	r2, r6, #29
 8000824:	00c9      	lsls	r1, r1, #3
 8000826:	430a      	orrs	r2, r1
 8000828:	2180      	movs	r1, #128	@ 0x80
 800082a:	0409      	lsls	r1, r1, #16
 800082c:	4311      	orrs	r1, r2
 800082e:	468b      	mov	fp, r1
 8000830:	49bf      	ldr	r1, [pc, #764]	@ (8000b30 <__aeabi_ddiv+0x380>)
 8000832:	00f2      	lsls	r2, r6, #3
 8000834:	468c      	mov	ip, r1
 8000836:	4651      	mov	r1, sl
 8000838:	4463      	add	r3, ip
 800083a:	1acb      	subs	r3, r1, r3
 800083c:	469a      	mov	sl, r3
 800083e:	2300      	movs	r3, #0
 8000840:	9e02      	ldr	r6, [sp, #8]
 8000842:	406e      	eors	r6, r5
 8000844:	2c0f      	cmp	r4, #15
 8000846:	d827      	bhi.n	8000898 <__aeabi_ddiv+0xe8>
 8000848:	49ba      	ldr	r1, [pc, #744]	@ (8000b34 <__aeabi_ddiv+0x384>)
 800084a:	00a4      	lsls	r4, r4, #2
 800084c:	5909      	ldr	r1, [r1, r4]
 800084e:	468f      	mov	pc, r1
 8000850:	46cb      	mov	fp, r9
 8000852:	4642      	mov	r2, r8
 8000854:	9e02      	ldr	r6, [sp, #8]
 8000856:	9b03      	ldr	r3, [sp, #12]
 8000858:	2b02      	cmp	r3, #2
 800085a:	d016      	beq.n	800088a <__aeabi_ddiv+0xda>
 800085c:	2b03      	cmp	r3, #3
 800085e:	d100      	bne.n	8000862 <__aeabi_ddiv+0xb2>
 8000860:	e2a6      	b.n	8000db0 <__aeabi_ddiv+0x600>
 8000862:	2b01      	cmp	r3, #1
 8000864:	d000      	beq.n	8000868 <__aeabi_ddiv+0xb8>
 8000866:	e0df      	b.n	8000a28 <__aeabi_ddiv+0x278>
 8000868:	2200      	movs	r2, #0
 800086a:	2300      	movs	r3, #0
 800086c:	2400      	movs	r4, #0
 800086e:	4690      	mov	r8, r2
 8000870:	051b      	lsls	r3, r3, #20
 8000872:	4323      	orrs	r3, r4
 8000874:	07f6      	lsls	r6, r6, #31
 8000876:	4333      	orrs	r3, r6
 8000878:	4640      	mov	r0, r8
 800087a:	0019      	movs	r1, r3
 800087c:	b007      	add	sp, #28
 800087e:	bcf0      	pop	{r4, r5, r6, r7}
 8000880:	46bb      	mov	fp, r7
 8000882:	46b2      	mov	sl, r6
 8000884:	46a9      	mov	r9, r5
 8000886:	46a0      	mov	r8, r4
 8000888:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800088a:	2200      	movs	r2, #0
 800088c:	2400      	movs	r4, #0
 800088e:	4690      	mov	r8, r2
 8000890:	4ba6      	ldr	r3, [pc, #664]	@ (8000b2c <__aeabi_ddiv+0x37c>)
 8000892:	e7ed      	b.n	8000870 <__aeabi_ddiv+0xc0>
 8000894:	002e      	movs	r6, r5
 8000896:	e7df      	b.n	8000858 <__aeabi_ddiv+0xa8>
 8000898:	45cb      	cmp	fp, r9
 800089a:	d200      	bcs.n	800089e <__aeabi_ddiv+0xee>
 800089c:	e1d4      	b.n	8000c48 <__aeabi_ddiv+0x498>
 800089e:	d100      	bne.n	80008a2 <__aeabi_ddiv+0xf2>
 80008a0:	e1cf      	b.n	8000c42 <__aeabi_ddiv+0x492>
 80008a2:	2301      	movs	r3, #1
 80008a4:	425b      	negs	r3, r3
 80008a6:	469c      	mov	ip, r3
 80008a8:	4644      	mov	r4, r8
 80008aa:	4648      	mov	r0, r9
 80008ac:	2700      	movs	r7, #0
 80008ae:	44e2      	add	sl, ip
 80008b0:	465b      	mov	r3, fp
 80008b2:	0e15      	lsrs	r5, r2, #24
 80008b4:	021b      	lsls	r3, r3, #8
 80008b6:	431d      	orrs	r5, r3
 80008b8:	0c19      	lsrs	r1, r3, #16
 80008ba:	042b      	lsls	r3, r5, #16
 80008bc:	0212      	lsls	r2, r2, #8
 80008be:	9500      	str	r5, [sp, #0]
 80008c0:	0c1d      	lsrs	r5, r3, #16
 80008c2:	4691      	mov	r9, r2
 80008c4:	9102      	str	r1, [sp, #8]
 80008c6:	9503      	str	r5, [sp, #12]
 80008c8:	f7ff fca4 	bl	8000214 <__aeabi_uidivmod>
 80008cc:	0002      	movs	r2, r0
 80008ce:	436a      	muls	r2, r5
 80008d0:	040b      	lsls	r3, r1, #16
 80008d2:	0c21      	lsrs	r1, r4, #16
 80008d4:	4680      	mov	r8, r0
 80008d6:	4319      	orrs	r1, r3
 80008d8:	428a      	cmp	r2, r1
 80008da:	d909      	bls.n	80008f0 <__aeabi_ddiv+0x140>
 80008dc:	9d00      	ldr	r5, [sp, #0]
 80008de:	2301      	movs	r3, #1
 80008e0:	46ac      	mov	ip, r5
 80008e2:	425b      	negs	r3, r3
 80008e4:	4461      	add	r1, ip
 80008e6:	469c      	mov	ip, r3
 80008e8:	44e0      	add	r8, ip
 80008ea:	428d      	cmp	r5, r1
 80008ec:	d800      	bhi.n	80008f0 <__aeabi_ddiv+0x140>
 80008ee:	e1fb      	b.n	8000ce8 <__aeabi_ddiv+0x538>
 80008f0:	1a88      	subs	r0, r1, r2
 80008f2:	9902      	ldr	r1, [sp, #8]
 80008f4:	f7ff fc8e 	bl	8000214 <__aeabi_uidivmod>
 80008f8:	9a03      	ldr	r2, [sp, #12]
 80008fa:	0424      	lsls	r4, r4, #16
 80008fc:	4342      	muls	r2, r0
 80008fe:	0409      	lsls	r1, r1, #16
 8000900:	0c24      	lsrs	r4, r4, #16
 8000902:	0003      	movs	r3, r0
 8000904:	430c      	orrs	r4, r1
 8000906:	42a2      	cmp	r2, r4
 8000908:	d906      	bls.n	8000918 <__aeabi_ddiv+0x168>
 800090a:	9900      	ldr	r1, [sp, #0]
 800090c:	3b01      	subs	r3, #1
 800090e:	468c      	mov	ip, r1
 8000910:	4464      	add	r4, ip
 8000912:	42a1      	cmp	r1, r4
 8000914:	d800      	bhi.n	8000918 <__aeabi_ddiv+0x168>
 8000916:	e1e1      	b.n	8000cdc <__aeabi_ddiv+0x52c>
 8000918:	1aa0      	subs	r0, r4, r2
 800091a:	4642      	mov	r2, r8
 800091c:	0412      	lsls	r2, r2, #16
 800091e:	431a      	orrs	r2, r3
 8000920:	4693      	mov	fp, r2
 8000922:	464b      	mov	r3, r9
 8000924:	4659      	mov	r1, fp
 8000926:	0c1b      	lsrs	r3, r3, #16
 8000928:	001d      	movs	r5, r3
 800092a:	9304      	str	r3, [sp, #16]
 800092c:	040b      	lsls	r3, r1, #16
 800092e:	4649      	mov	r1, r9
 8000930:	0409      	lsls	r1, r1, #16
 8000932:	0c09      	lsrs	r1, r1, #16
 8000934:	000c      	movs	r4, r1
 8000936:	0c1b      	lsrs	r3, r3, #16
 8000938:	435c      	muls	r4, r3
 800093a:	0c12      	lsrs	r2, r2, #16
 800093c:	436b      	muls	r3, r5
 800093e:	4688      	mov	r8, r1
 8000940:	4351      	muls	r1, r2
 8000942:	436a      	muls	r2, r5
 8000944:	0c25      	lsrs	r5, r4, #16
 8000946:	46ac      	mov	ip, r5
 8000948:	185b      	adds	r3, r3, r1
 800094a:	4463      	add	r3, ip
 800094c:	4299      	cmp	r1, r3
 800094e:	d903      	bls.n	8000958 <__aeabi_ddiv+0x1a8>
 8000950:	2180      	movs	r1, #128	@ 0x80
 8000952:	0249      	lsls	r1, r1, #9
 8000954:	468c      	mov	ip, r1
 8000956:	4462      	add	r2, ip
 8000958:	0c19      	lsrs	r1, r3, #16
 800095a:	0424      	lsls	r4, r4, #16
 800095c:	041b      	lsls	r3, r3, #16
 800095e:	0c24      	lsrs	r4, r4, #16
 8000960:	188a      	adds	r2, r1, r2
 8000962:	191c      	adds	r4, r3, r4
 8000964:	4290      	cmp	r0, r2
 8000966:	d302      	bcc.n	800096e <__aeabi_ddiv+0x1be>
 8000968:	d116      	bne.n	8000998 <__aeabi_ddiv+0x1e8>
 800096a:	42a7      	cmp	r7, r4
 800096c:	d214      	bcs.n	8000998 <__aeabi_ddiv+0x1e8>
 800096e:	465b      	mov	r3, fp
 8000970:	9d00      	ldr	r5, [sp, #0]
 8000972:	3b01      	subs	r3, #1
 8000974:	444f      	add	r7, r9
 8000976:	9305      	str	r3, [sp, #20]
 8000978:	454f      	cmp	r7, r9
 800097a:	419b      	sbcs	r3, r3
 800097c:	46ac      	mov	ip, r5
 800097e:	425b      	negs	r3, r3
 8000980:	4463      	add	r3, ip
 8000982:	18c0      	adds	r0, r0, r3
 8000984:	4285      	cmp	r5, r0
 8000986:	d300      	bcc.n	800098a <__aeabi_ddiv+0x1da>
 8000988:	e1a1      	b.n	8000cce <__aeabi_ddiv+0x51e>
 800098a:	4282      	cmp	r2, r0
 800098c:	d900      	bls.n	8000990 <__aeabi_ddiv+0x1e0>
 800098e:	e1f6      	b.n	8000d7e <__aeabi_ddiv+0x5ce>
 8000990:	d100      	bne.n	8000994 <__aeabi_ddiv+0x1e4>
 8000992:	e1f1      	b.n	8000d78 <__aeabi_ddiv+0x5c8>
 8000994:	9b05      	ldr	r3, [sp, #20]
 8000996:	469b      	mov	fp, r3
 8000998:	1b3c      	subs	r4, r7, r4
 800099a:	42a7      	cmp	r7, r4
 800099c:	41bf      	sbcs	r7, r7
 800099e:	9d00      	ldr	r5, [sp, #0]
 80009a0:	1a80      	subs	r0, r0, r2
 80009a2:	427f      	negs	r7, r7
 80009a4:	1bc0      	subs	r0, r0, r7
 80009a6:	4285      	cmp	r5, r0
 80009a8:	d100      	bne.n	80009ac <__aeabi_ddiv+0x1fc>
 80009aa:	e1d0      	b.n	8000d4e <__aeabi_ddiv+0x59e>
 80009ac:	9902      	ldr	r1, [sp, #8]
 80009ae:	f7ff fc31 	bl	8000214 <__aeabi_uidivmod>
 80009b2:	9a03      	ldr	r2, [sp, #12]
 80009b4:	040b      	lsls	r3, r1, #16
 80009b6:	4342      	muls	r2, r0
 80009b8:	0c21      	lsrs	r1, r4, #16
 80009ba:	0007      	movs	r7, r0
 80009bc:	4319      	orrs	r1, r3
 80009be:	428a      	cmp	r2, r1
 80009c0:	d900      	bls.n	80009c4 <__aeabi_ddiv+0x214>
 80009c2:	e178      	b.n	8000cb6 <__aeabi_ddiv+0x506>
 80009c4:	1a88      	subs	r0, r1, r2
 80009c6:	9902      	ldr	r1, [sp, #8]
 80009c8:	f7ff fc24 	bl	8000214 <__aeabi_uidivmod>
 80009cc:	9a03      	ldr	r2, [sp, #12]
 80009ce:	0424      	lsls	r4, r4, #16
 80009d0:	4342      	muls	r2, r0
 80009d2:	0409      	lsls	r1, r1, #16
 80009d4:	0c24      	lsrs	r4, r4, #16
 80009d6:	0003      	movs	r3, r0
 80009d8:	430c      	orrs	r4, r1
 80009da:	42a2      	cmp	r2, r4
 80009dc:	d900      	bls.n	80009e0 <__aeabi_ddiv+0x230>
 80009de:	e15d      	b.n	8000c9c <__aeabi_ddiv+0x4ec>
 80009e0:	4641      	mov	r1, r8
 80009e2:	1aa4      	subs	r4, r4, r2
 80009e4:	043a      	lsls	r2, r7, #16
 80009e6:	431a      	orrs	r2, r3
 80009e8:	9d04      	ldr	r5, [sp, #16]
 80009ea:	0413      	lsls	r3, r2, #16
 80009ec:	0c1b      	lsrs	r3, r3, #16
 80009ee:	4359      	muls	r1, r3
 80009f0:	4647      	mov	r7, r8
 80009f2:	436b      	muls	r3, r5
 80009f4:	469c      	mov	ip, r3
 80009f6:	0c10      	lsrs	r0, r2, #16
 80009f8:	4347      	muls	r7, r0
 80009fa:	0c0b      	lsrs	r3, r1, #16
 80009fc:	44bc      	add	ip, r7
 80009fe:	4463      	add	r3, ip
 8000a00:	4368      	muls	r0, r5
 8000a02:	429f      	cmp	r7, r3
 8000a04:	d903      	bls.n	8000a0e <__aeabi_ddiv+0x25e>
 8000a06:	2580      	movs	r5, #128	@ 0x80
 8000a08:	026d      	lsls	r5, r5, #9
 8000a0a:	46ac      	mov	ip, r5
 8000a0c:	4460      	add	r0, ip
 8000a0e:	0c1f      	lsrs	r7, r3, #16
 8000a10:	0409      	lsls	r1, r1, #16
 8000a12:	041b      	lsls	r3, r3, #16
 8000a14:	0c09      	lsrs	r1, r1, #16
 8000a16:	183f      	adds	r7, r7, r0
 8000a18:	185b      	adds	r3, r3, r1
 8000a1a:	42bc      	cmp	r4, r7
 8000a1c:	d200      	bcs.n	8000a20 <__aeabi_ddiv+0x270>
 8000a1e:	e102      	b.n	8000c26 <__aeabi_ddiv+0x476>
 8000a20:	d100      	bne.n	8000a24 <__aeabi_ddiv+0x274>
 8000a22:	e0fd      	b.n	8000c20 <__aeabi_ddiv+0x470>
 8000a24:	2301      	movs	r3, #1
 8000a26:	431a      	orrs	r2, r3
 8000a28:	4b43      	ldr	r3, [pc, #268]	@ (8000b38 <__aeabi_ddiv+0x388>)
 8000a2a:	4453      	add	r3, sl
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	dc00      	bgt.n	8000a32 <__aeabi_ddiv+0x282>
 8000a30:	e0ae      	b.n	8000b90 <__aeabi_ddiv+0x3e0>
 8000a32:	0751      	lsls	r1, r2, #29
 8000a34:	d000      	beq.n	8000a38 <__aeabi_ddiv+0x288>
 8000a36:	e198      	b.n	8000d6a <__aeabi_ddiv+0x5ba>
 8000a38:	4659      	mov	r1, fp
 8000a3a:	01c9      	lsls	r1, r1, #7
 8000a3c:	d506      	bpl.n	8000a4c <__aeabi_ddiv+0x29c>
 8000a3e:	4659      	mov	r1, fp
 8000a40:	4b3e      	ldr	r3, [pc, #248]	@ (8000b3c <__aeabi_ddiv+0x38c>)
 8000a42:	4019      	ands	r1, r3
 8000a44:	2380      	movs	r3, #128	@ 0x80
 8000a46:	468b      	mov	fp, r1
 8000a48:	00db      	lsls	r3, r3, #3
 8000a4a:	4453      	add	r3, sl
 8000a4c:	493c      	ldr	r1, [pc, #240]	@ (8000b40 <__aeabi_ddiv+0x390>)
 8000a4e:	428b      	cmp	r3, r1
 8000a50:	dd00      	ble.n	8000a54 <__aeabi_ddiv+0x2a4>
 8000a52:	e71a      	b.n	800088a <__aeabi_ddiv+0xda>
 8000a54:	4659      	mov	r1, fp
 8000a56:	08d2      	lsrs	r2, r2, #3
 8000a58:	0749      	lsls	r1, r1, #29
 8000a5a:	4311      	orrs	r1, r2
 8000a5c:	465a      	mov	r2, fp
 8000a5e:	055b      	lsls	r3, r3, #21
 8000a60:	0254      	lsls	r4, r2, #9
 8000a62:	4688      	mov	r8, r1
 8000a64:	0b24      	lsrs	r4, r4, #12
 8000a66:	0d5b      	lsrs	r3, r3, #21
 8000a68:	e702      	b.n	8000870 <__aeabi_ddiv+0xc0>
 8000a6a:	465a      	mov	r2, fp
 8000a6c:	9b00      	ldr	r3, [sp, #0]
 8000a6e:	431a      	orrs	r2, r3
 8000a70:	d100      	bne.n	8000a74 <__aeabi_ddiv+0x2c4>
 8000a72:	e07e      	b.n	8000b72 <__aeabi_ddiv+0x3c2>
 8000a74:	465b      	mov	r3, fp
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d100      	bne.n	8000a7c <__aeabi_ddiv+0x2cc>
 8000a7a:	e100      	b.n	8000c7e <__aeabi_ddiv+0x4ce>
 8000a7c:	4658      	mov	r0, fp
 8000a7e:	f000 fa7d 	bl	8000f7c <__clzsi2>
 8000a82:	0002      	movs	r2, r0
 8000a84:	0003      	movs	r3, r0
 8000a86:	3a0b      	subs	r2, #11
 8000a88:	271d      	movs	r7, #29
 8000a8a:	9e00      	ldr	r6, [sp, #0]
 8000a8c:	1aba      	subs	r2, r7, r2
 8000a8e:	0019      	movs	r1, r3
 8000a90:	4658      	mov	r0, fp
 8000a92:	40d6      	lsrs	r6, r2
 8000a94:	3908      	subs	r1, #8
 8000a96:	4088      	lsls	r0, r1
 8000a98:	0032      	movs	r2, r6
 8000a9a:	4302      	orrs	r2, r0
 8000a9c:	4693      	mov	fp, r2
 8000a9e:	9a00      	ldr	r2, [sp, #0]
 8000aa0:	408a      	lsls	r2, r1
 8000aa2:	4928      	ldr	r1, [pc, #160]	@ (8000b44 <__aeabi_ddiv+0x394>)
 8000aa4:	4453      	add	r3, sl
 8000aa6:	468a      	mov	sl, r1
 8000aa8:	449a      	add	sl, r3
 8000aaa:	2300      	movs	r3, #0
 8000aac:	e6c8      	b.n	8000840 <__aeabi_ddiv+0x90>
 8000aae:	465b      	mov	r3, fp
 8000ab0:	4303      	orrs	r3, r0
 8000ab2:	4699      	mov	r9, r3
 8000ab4:	d056      	beq.n	8000b64 <__aeabi_ddiv+0x3b4>
 8000ab6:	465b      	mov	r3, fp
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d100      	bne.n	8000abe <__aeabi_ddiv+0x30e>
 8000abc:	e0cd      	b.n	8000c5a <__aeabi_ddiv+0x4aa>
 8000abe:	4658      	mov	r0, fp
 8000ac0:	f000 fa5c 	bl	8000f7c <__clzsi2>
 8000ac4:	230b      	movs	r3, #11
 8000ac6:	425b      	negs	r3, r3
 8000ac8:	469c      	mov	ip, r3
 8000aca:	0002      	movs	r2, r0
 8000acc:	4484      	add	ip, r0
 8000ace:	4666      	mov	r6, ip
 8000ad0:	231d      	movs	r3, #29
 8000ad2:	1b9b      	subs	r3, r3, r6
 8000ad4:	0026      	movs	r6, r4
 8000ad6:	0011      	movs	r1, r2
 8000ad8:	4658      	mov	r0, fp
 8000ada:	40de      	lsrs	r6, r3
 8000adc:	3908      	subs	r1, #8
 8000ade:	4088      	lsls	r0, r1
 8000ae0:	0033      	movs	r3, r6
 8000ae2:	4303      	orrs	r3, r0
 8000ae4:	4699      	mov	r9, r3
 8000ae6:	0023      	movs	r3, r4
 8000ae8:	408b      	lsls	r3, r1
 8000aea:	4698      	mov	r8, r3
 8000aec:	4b16      	ldr	r3, [pc, #88]	@ (8000b48 <__aeabi_ddiv+0x398>)
 8000aee:	2400      	movs	r4, #0
 8000af0:	1a9b      	subs	r3, r3, r2
 8000af2:	469a      	mov	sl, r3
 8000af4:	2300      	movs	r3, #0
 8000af6:	9303      	str	r3, [sp, #12]
 8000af8:	e682      	b.n	8000800 <__aeabi_ddiv+0x50>
 8000afa:	465a      	mov	r2, fp
 8000afc:	4302      	orrs	r2, r0
 8000afe:	4691      	mov	r9, r2
 8000b00:	d12a      	bne.n	8000b58 <__aeabi_ddiv+0x3a8>
 8000b02:	2200      	movs	r2, #0
 8000b04:	469a      	mov	sl, r3
 8000b06:	2302      	movs	r3, #2
 8000b08:	4690      	mov	r8, r2
 8000b0a:	2408      	movs	r4, #8
 8000b0c:	9303      	str	r3, [sp, #12]
 8000b0e:	e677      	b.n	8000800 <__aeabi_ddiv+0x50>
 8000b10:	465a      	mov	r2, fp
 8000b12:	9b00      	ldr	r3, [sp, #0]
 8000b14:	431a      	orrs	r2, r3
 8000b16:	4b0d      	ldr	r3, [pc, #52]	@ (8000b4c <__aeabi_ddiv+0x39c>)
 8000b18:	469c      	mov	ip, r3
 8000b1a:	44e2      	add	sl, ip
 8000b1c:	2a00      	cmp	r2, #0
 8000b1e:	d117      	bne.n	8000b50 <__aeabi_ddiv+0x3a0>
 8000b20:	2302      	movs	r3, #2
 8000b22:	431c      	orrs	r4, r3
 8000b24:	2300      	movs	r3, #0
 8000b26:	469b      	mov	fp, r3
 8000b28:	3302      	adds	r3, #2
 8000b2a:	e689      	b.n	8000840 <__aeabi_ddiv+0x90>
 8000b2c:	000007ff 	.word	0x000007ff
 8000b30:	fffffc01 	.word	0xfffffc01
 8000b34:	0800412c 	.word	0x0800412c
 8000b38:	000003ff 	.word	0x000003ff
 8000b3c:	feffffff 	.word	0xfeffffff
 8000b40:	000007fe 	.word	0x000007fe
 8000b44:	000003f3 	.word	0x000003f3
 8000b48:	fffffc0d 	.word	0xfffffc0d
 8000b4c:	fffff801 	.word	0xfffff801
 8000b50:	2303      	movs	r3, #3
 8000b52:	0032      	movs	r2, r6
 8000b54:	431c      	orrs	r4, r3
 8000b56:	e673      	b.n	8000840 <__aeabi_ddiv+0x90>
 8000b58:	469a      	mov	sl, r3
 8000b5a:	2303      	movs	r3, #3
 8000b5c:	46d9      	mov	r9, fp
 8000b5e:	240c      	movs	r4, #12
 8000b60:	9303      	str	r3, [sp, #12]
 8000b62:	e64d      	b.n	8000800 <__aeabi_ddiv+0x50>
 8000b64:	2300      	movs	r3, #0
 8000b66:	4698      	mov	r8, r3
 8000b68:	469a      	mov	sl, r3
 8000b6a:	3301      	adds	r3, #1
 8000b6c:	2404      	movs	r4, #4
 8000b6e:	9303      	str	r3, [sp, #12]
 8000b70:	e646      	b.n	8000800 <__aeabi_ddiv+0x50>
 8000b72:	2301      	movs	r3, #1
 8000b74:	431c      	orrs	r4, r3
 8000b76:	2300      	movs	r3, #0
 8000b78:	469b      	mov	fp, r3
 8000b7a:	3301      	adds	r3, #1
 8000b7c:	e660      	b.n	8000840 <__aeabi_ddiv+0x90>
 8000b7e:	2300      	movs	r3, #0
 8000b80:	2480      	movs	r4, #128	@ 0x80
 8000b82:	4698      	mov	r8, r3
 8000b84:	2600      	movs	r6, #0
 8000b86:	4b92      	ldr	r3, [pc, #584]	@ (8000dd0 <__aeabi_ddiv+0x620>)
 8000b88:	0324      	lsls	r4, r4, #12
 8000b8a:	e671      	b.n	8000870 <__aeabi_ddiv+0xc0>
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	4252      	negs	r2, r2
 8000b90:	2101      	movs	r1, #1
 8000b92:	1ac9      	subs	r1, r1, r3
 8000b94:	2938      	cmp	r1, #56	@ 0x38
 8000b96:	dd00      	ble.n	8000b9a <__aeabi_ddiv+0x3ea>
 8000b98:	e666      	b.n	8000868 <__aeabi_ddiv+0xb8>
 8000b9a:	291f      	cmp	r1, #31
 8000b9c:	dc00      	bgt.n	8000ba0 <__aeabi_ddiv+0x3f0>
 8000b9e:	e0ab      	b.n	8000cf8 <__aeabi_ddiv+0x548>
 8000ba0:	201f      	movs	r0, #31
 8000ba2:	4240      	negs	r0, r0
 8000ba4:	1ac3      	subs	r3, r0, r3
 8000ba6:	4658      	mov	r0, fp
 8000ba8:	40d8      	lsrs	r0, r3
 8000baa:	0003      	movs	r3, r0
 8000bac:	2920      	cmp	r1, #32
 8000bae:	d004      	beq.n	8000bba <__aeabi_ddiv+0x40a>
 8000bb0:	4658      	mov	r0, fp
 8000bb2:	4988      	ldr	r1, [pc, #544]	@ (8000dd4 <__aeabi_ddiv+0x624>)
 8000bb4:	4451      	add	r1, sl
 8000bb6:	4088      	lsls	r0, r1
 8000bb8:	4302      	orrs	r2, r0
 8000bba:	1e51      	subs	r1, r2, #1
 8000bbc:	418a      	sbcs	r2, r1
 8000bbe:	431a      	orrs	r2, r3
 8000bc0:	2307      	movs	r3, #7
 8000bc2:	0019      	movs	r1, r3
 8000bc4:	2400      	movs	r4, #0
 8000bc6:	4011      	ands	r1, r2
 8000bc8:	4213      	tst	r3, r2
 8000bca:	d00c      	beq.n	8000be6 <__aeabi_ddiv+0x436>
 8000bcc:	230f      	movs	r3, #15
 8000bce:	4013      	ands	r3, r2
 8000bd0:	2b04      	cmp	r3, #4
 8000bd2:	d100      	bne.n	8000bd6 <__aeabi_ddiv+0x426>
 8000bd4:	e0f9      	b.n	8000dca <__aeabi_ddiv+0x61a>
 8000bd6:	1d11      	adds	r1, r2, #4
 8000bd8:	4291      	cmp	r1, r2
 8000bda:	419b      	sbcs	r3, r3
 8000bdc:	000a      	movs	r2, r1
 8000bde:	425b      	negs	r3, r3
 8000be0:	0759      	lsls	r1, r3, #29
 8000be2:	025b      	lsls	r3, r3, #9
 8000be4:	0b1c      	lsrs	r4, r3, #12
 8000be6:	08d2      	lsrs	r2, r2, #3
 8000be8:	430a      	orrs	r2, r1
 8000bea:	4690      	mov	r8, r2
 8000bec:	2300      	movs	r3, #0
 8000bee:	e63f      	b.n	8000870 <__aeabi_ddiv+0xc0>
 8000bf0:	2480      	movs	r4, #128	@ 0x80
 8000bf2:	464b      	mov	r3, r9
 8000bf4:	0324      	lsls	r4, r4, #12
 8000bf6:	4223      	tst	r3, r4
 8000bf8:	d009      	beq.n	8000c0e <__aeabi_ddiv+0x45e>
 8000bfa:	465b      	mov	r3, fp
 8000bfc:	4223      	tst	r3, r4
 8000bfe:	d106      	bne.n	8000c0e <__aeabi_ddiv+0x45e>
 8000c00:	431c      	orrs	r4, r3
 8000c02:	0324      	lsls	r4, r4, #12
 8000c04:	002e      	movs	r6, r5
 8000c06:	4690      	mov	r8, r2
 8000c08:	4b71      	ldr	r3, [pc, #452]	@ (8000dd0 <__aeabi_ddiv+0x620>)
 8000c0a:	0b24      	lsrs	r4, r4, #12
 8000c0c:	e630      	b.n	8000870 <__aeabi_ddiv+0xc0>
 8000c0e:	2480      	movs	r4, #128	@ 0x80
 8000c10:	464b      	mov	r3, r9
 8000c12:	0324      	lsls	r4, r4, #12
 8000c14:	431c      	orrs	r4, r3
 8000c16:	0324      	lsls	r4, r4, #12
 8000c18:	9e02      	ldr	r6, [sp, #8]
 8000c1a:	4b6d      	ldr	r3, [pc, #436]	@ (8000dd0 <__aeabi_ddiv+0x620>)
 8000c1c:	0b24      	lsrs	r4, r4, #12
 8000c1e:	e627      	b.n	8000870 <__aeabi_ddiv+0xc0>
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d100      	bne.n	8000c26 <__aeabi_ddiv+0x476>
 8000c24:	e700      	b.n	8000a28 <__aeabi_ddiv+0x278>
 8000c26:	9800      	ldr	r0, [sp, #0]
 8000c28:	1e51      	subs	r1, r2, #1
 8000c2a:	4684      	mov	ip, r0
 8000c2c:	4464      	add	r4, ip
 8000c2e:	4284      	cmp	r4, r0
 8000c30:	d200      	bcs.n	8000c34 <__aeabi_ddiv+0x484>
 8000c32:	e084      	b.n	8000d3e <__aeabi_ddiv+0x58e>
 8000c34:	42bc      	cmp	r4, r7
 8000c36:	d200      	bcs.n	8000c3a <__aeabi_ddiv+0x48a>
 8000c38:	e0ae      	b.n	8000d98 <__aeabi_ddiv+0x5e8>
 8000c3a:	d100      	bne.n	8000c3e <__aeabi_ddiv+0x48e>
 8000c3c:	e0c1      	b.n	8000dc2 <__aeabi_ddiv+0x612>
 8000c3e:	000a      	movs	r2, r1
 8000c40:	e6f0      	b.n	8000a24 <__aeabi_ddiv+0x274>
 8000c42:	4542      	cmp	r2, r8
 8000c44:	d900      	bls.n	8000c48 <__aeabi_ddiv+0x498>
 8000c46:	e62c      	b.n	80008a2 <__aeabi_ddiv+0xf2>
 8000c48:	464b      	mov	r3, r9
 8000c4a:	07dc      	lsls	r4, r3, #31
 8000c4c:	0858      	lsrs	r0, r3, #1
 8000c4e:	4643      	mov	r3, r8
 8000c50:	085b      	lsrs	r3, r3, #1
 8000c52:	431c      	orrs	r4, r3
 8000c54:	4643      	mov	r3, r8
 8000c56:	07df      	lsls	r7, r3, #31
 8000c58:	e62a      	b.n	80008b0 <__aeabi_ddiv+0x100>
 8000c5a:	f000 f98f 	bl	8000f7c <__clzsi2>
 8000c5e:	2315      	movs	r3, #21
 8000c60:	469c      	mov	ip, r3
 8000c62:	4484      	add	ip, r0
 8000c64:	0002      	movs	r2, r0
 8000c66:	4663      	mov	r3, ip
 8000c68:	3220      	adds	r2, #32
 8000c6a:	2b1c      	cmp	r3, #28
 8000c6c:	dc00      	bgt.n	8000c70 <__aeabi_ddiv+0x4c0>
 8000c6e:	e72e      	b.n	8000ace <__aeabi_ddiv+0x31e>
 8000c70:	0023      	movs	r3, r4
 8000c72:	3808      	subs	r0, #8
 8000c74:	4083      	lsls	r3, r0
 8000c76:	4699      	mov	r9, r3
 8000c78:	2300      	movs	r3, #0
 8000c7a:	4698      	mov	r8, r3
 8000c7c:	e736      	b.n	8000aec <__aeabi_ddiv+0x33c>
 8000c7e:	f000 f97d 	bl	8000f7c <__clzsi2>
 8000c82:	0002      	movs	r2, r0
 8000c84:	0003      	movs	r3, r0
 8000c86:	3215      	adds	r2, #21
 8000c88:	3320      	adds	r3, #32
 8000c8a:	2a1c      	cmp	r2, #28
 8000c8c:	dc00      	bgt.n	8000c90 <__aeabi_ddiv+0x4e0>
 8000c8e:	e6fb      	b.n	8000a88 <__aeabi_ddiv+0x2d8>
 8000c90:	9900      	ldr	r1, [sp, #0]
 8000c92:	3808      	subs	r0, #8
 8000c94:	4081      	lsls	r1, r0
 8000c96:	2200      	movs	r2, #0
 8000c98:	468b      	mov	fp, r1
 8000c9a:	e702      	b.n	8000aa2 <__aeabi_ddiv+0x2f2>
 8000c9c:	9900      	ldr	r1, [sp, #0]
 8000c9e:	3b01      	subs	r3, #1
 8000ca0:	468c      	mov	ip, r1
 8000ca2:	4464      	add	r4, ip
 8000ca4:	42a1      	cmp	r1, r4
 8000ca6:	d900      	bls.n	8000caa <__aeabi_ddiv+0x4fa>
 8000ca8:	e69a      	b.n	80009e0 <__aeabi_ddiv+0x230>
 8000caa:	42a2      	cmp	r2, r4
 8000cac:	d800      	bhi.n	8000cb0 <__aeabi_ddiv+0x500>
 8000cae:	e697      	b.n	80009e0 <__aeabi_ddiv+0x230>
 8000cb0:	1e83      	subs	r3, r0, #2
 8000cb2:	4464      	add	r4, ip
 8000cb4:	e694      	b.n	80009e0 <__aeabi_ddiv+0x230>
 8000cb6:	46ac      	mov	ip, r5
 8000cb8:	4461      	add	r1, ip
 8000cba:	3f01      	subs	r7, #1
 8000cbc:	428d      	cmp	r5, r1
 8000cbe:	d900      	bls.n	8000cc2 <__aeabi_ddiv+0x512>
 8000cc0:	e680      	b.n	80009c4 <__aeabi_ddiv+0x214>
 8000cc2:	428a      	cmp	r2, r1
 8000cc4:	d800      	bhi.n	8000cc8 <__aeabi_ddiv+0x518>
 8000cc6:	e67d      	b.n	80009c4 <__aeabi_ddiv+0x214>
 8000cc8:	1e87      	subs	r7, r0, #2
 8000cca:	4461      	add	r1, ip
 8000ccc:	e67a      	b.n	80009c4 <__aeabi_ddiv+0x214>
 8000cce:	4285      	cmp	r5, r0
 8000cd0:	d000      	beq.n	8000cd4 <__aeabi_ddiv+0x524>
 8000cd2:	e65f      	b.n	8000994 <__aeabi_ddiv+0x1e4>
 8000cd4:	45b9      	cmp	r9, r7
 8000cd6:	d900      	bls.n	8000cda <__aeabi_ddiv+0x52a>
 8000cd8:	e65c      	b.n	8000994 <__aeabi_ddiv+0x1e4>
 8000cda:	e656      	b.n	800098a <__aeabi_ddiv+0x1da>
 8000cdc:	42a2      	cmp	r2, r4
 8000cde:	d800      	bhi.n	8000ce2 <__aeabi_ddiv+0x532>
 8000ce0:	e61a      	b.n	8000918 <__aeabi_ddiv+0x168>
 8000ce2:	1e83      	subs	r3, r0, #2
 8000ce4:	4464      	add	r4, ip
 8000ce6:	e617      	b.n	8000918 <__aeabi_ddiv+0x168>
 8000ce8:	428a      	cmp	r2, r1
 8000cea:	d800      	bhi.n	8000cee <__aeabi_ddiv+0x53e>
 8000cec:	e600      	b.n	80008f0 <__aeabi_ddiv+0x140>
 8000cee:	46ac      	mov	ip, r5
 8000cf0:	1e83      	subs	r3, r0, #2
 8000cf2:	4698      	mov	r8, r3
 8000cf4:	4461      	add	r1, ip
 8000cf6:	e5fb      	b.n	80008f0 <__aeabi_ddiv+0x140>
 8000cf8:	4837      	ldr	r0, [pc, #220]	@ (8000dd8 <__aeabi_ddiv+0x628>)
 8000cfa:	0014      	movs	r4, r2
 8000cfc:	4450      	add	r0, sl
 8000cfe:	4082      	lsls	r2, r0
 8000d00:	465b      	mov	r3, fp
 8000d02:	0017      	movs	r7, r2
 8000d04:	4083      	lsls	r3, r0
 8000d06:	40cc      	lsrs	r4, r1
 8000d08:	1e7a      	subs	r2, r7, #1
 8000d0a:	4197      	sbcs	r7, r2
 8000d0c:	4323      	orrs	r3, r4
 8000d0e:	433b      	orrs	r3, r7
 8000d10:	001a      	movs	r2, r3
 8000d12:	465b      	mov	r3, fp
 8000d14:	40cb      	lsrs	r3, r1
 8000d16:	0751      	lsls	r1, r2, #29
 8000d18:	d009      	beq.n	8000d2e <__aeabi_ddiv+0x57e>
 8000d1a:	210f      	movs	r1, #15
 8000d1c:	4011      	ands	r1, r2
 8000d1e:	2904      	cmp	r1, #4
 8000d20:	d005      	beq.n	8000d2e <__aeabi_ddiv+0x57e>
 8000d22:	1d11      	adds	r1, r2, #4
 8000d24:	4291      	cmp	r1, r2
 8000d26:	4192      	sbcs	r2, r2
 8000d28:	4252      	negs	r2, r2
 8000d2a:	189b      	adds	r3, r3, r2
 8000d2c:	000a      	movs	r2, r1
 8000d2e:	0219      	lsls	r1, r3, #8
 8000d30:	d400      	bmi.n	8000d34 <__aeabi_ddiv+0x584>
 8000d32:	e755      	b.n	8000be0 <__aeabi_ddiv+0x430>
 8000d34:	2200      	movs	r2, #0
 8000d36:	2301      	movs	r3, #1
 8000d38:	2400      	movs	r4, #0
 8000d3a:	4690      	mov	r8, r2
 8000d3c:	e598      	b.n	8000870 <__aeabi_ddiv+0xc0>
 8000d3e:	000a      	movs	r2, r1
 8000d40:	42bc      	cmp	r4, r7
 8000d42:	d000      	beq.n	8000d46 <__aeabi_ddiv+0x596>
 8000d44:	e66e      	b.n	8000a24 <__aeabi_ddiv+0x274>
 8000d46:	454b      	cmp	r3, r9
 8000d48:	d000      	beq.n	8000d4c <__aeabi_ddiv+0x59c>
 8000d4a:	e66b      	b.n	8000a24 <__aeabi_ddiv+0x274>
 8000d4c:	e66c      	b.n	8000a28 <__aeabi_ddiv+0x278>
 8000d4e:	4b23      	ldr	r3, [pc, #140]	@ (8000ddc <__aeabi_ddiv+0x62c>)
 8000d50:	4a23      	ldr	r2, [pc, #140]	@ (8000de0 <__aeabi_ddiv+0x630>)
 8000d52:	4453      	add	r3, sl
 8000d54:	4592      	cmp	sl, r2
 8000d56:	da00      	bge.n	8000d5a <__aeabi_ddiv+0x5aa>
 8000d58:	e718      	b.n	8000b8c <__aeabi_ddiv+0x3dc>
 8000d5a:	2101      	movs	r1, #1
 8000d5c:	4249      	negs	r1, r1
 8000d5e:	1d0a      	adds	r2, r1, #4
 8000d60:	428a      	cmp	r2, r1
 8000d62:	4189      	sbcs	r1, r1
 8000d64:	4249      	negs	r1, r1
 8000d66:	448b      	add	fp, r1
 8000d68:	e666      	b.n	8000a38 <__aeabi_ddiv+0x288>
 8000d6a:	210f      	movs	r1, #15
 8000d6c:	4011      	ands	r1, r2
 8000d6e:	2904      	cmp	r1, #4
 8000d70:	d100      	bne.n	8000d74 <__aeabi_ddiv+0x5c4>
 8000d72:	e661      	b.n	8000a38 <__aeabi_ddiv+0x288>
 8000d74:	0011      	movs	r1, r2
 8000d76:	e7f2      	b.n	8000d5e <__aeabi_ddiv+0x5ae>
 8000d78:	42bc      	cmp	r4, r7
 8000d7a:	d800      	bhi.n	8000d7e <__aeabi_ddiv+0x5ce>
 8000d7c:	e60a      	b.n	8000994 <__aeabi_ddiv+0x1e4>
 8000d7e:	2302      	movs	r3, #2
 8000d80:	425b      	negs	r3, r3
 8000d82:	469c      	mov	ip, r3
 8000d84:	9900      	ldr	r1, [sp, #0]
 8000d86:	444f      	add	r7, r9
 8000d88:	454f      	cmp	r7, r9
 8000d8a:	419b      	sbcs	r3, r3
 8000d8c:	44e3      	add	fp, ip
 8000d8e:	468c      	mov	ip, r1
 8000d90:	425b      	negs	r3, r3
 8000d92:	4463      	add	r3, ip
 8000d94:	18c0      	adds	r0, r0, r3
 8000d96:	e5ff      	b.n	8000998 <__aeabi_ddiv+0x1e8>
 8000d98:	4649      	mov	r1, r9
 8000d9a:	9d00      	ldr	r5, [sp, #0]
 8000d9c:	0048      	lsls	r0, r1, #1
 8000d9e:	4548      	cmp	r0, r9
 8000da0:	4189      	sbcs	r1, r1
 8000da2:	46ac      	mov	ip, r5
 8000da4:	4249      	negs	r1, r1
 8000da6:	4461      	add	r1, ip
 8000da8:	4681      	mov	r9, r0
 8000daa:	3a02      	subs	r2, #2
 8000dac:	1864      	adds	r4, r4, r1
 8000dae:	e7c7      	b.n	8000d40 <__aeabi_ddiv+0x590>
 8000db0:	2480      	movs	r4, #128	@ 0x80
 8000db2:	465b      	mov	r3, fp
 8000db4:	0324      	lsls	r4, r4, #12
 8000db6:	431c      	orrs	r4, r3
 8000db8:	0324      	lsls	r4, r4, #12
 8000dba:	4690      	mov	r8, r2
 8000dbc:	4b04      	ldr	r3, [pc, #16]	@ (8000dd0 <__aeabi_ddiv+0x620>)
 8000dbe:	0b24      	lsrs	r4, r4, #12
 8000dc0:	e556      	b.n	8000870 <__aeabi_ddiv+0xc0>
 8000dc2:	4599      	cmp	r9, r3
 8000dc4:	d3e8      	bcc.n	8000d98 <__aeabi_ddiv+0x5e8>
 8000dc6:	000a      	movs	r2, r1
 8000dc8:	e7bd      	b.n	8000d46 <__aeabi_ddiv+0x596>
 8000dca:	2300      	movs	r3, #0
 8000dcc:	e708      	b.n	8000be0 <__aeabi_ddiv+0x430>
 8000dce:	46c0      	nop			@ (mov r8, r8)
 8000dd0:	000007ff 	.word	0x000007ff
 8000dd4:	0000043e 	.word	0x0000043e
 8000dd8:	0000041e 	.word	0x0000041e
 8000ddc:	000003ff 	.word	0x000003ff
 8000de0:	fffffc02 	.word	0xfffffc02

08000de4 <__aeabi_f2d>:
 8000de4:	b570      	push	{r4, r5, r6, lr}
 8000de6:	0242      	lsls	r2, r0, #9
 8000de8:	0043      	lsls	r3, r0, #1
 8000dea:	0fc4      	lsrs	r4, r0, #31
 8000dec:	20fe      	movs	r0, #254	@ 0xfe
 8000dee:	0e1b      	lsrs	r3, r3, #24
 8000df0:	1c59      	adds	r1, r3, #1
 8000df2:	0a55      	lsrs	r5, r2, #9
 8000df4:	4208      	tst	r0, r1
 8000df6:	d00c      	beq.n	8000e12 <__aeabi_f2d+0x2e>
 8000df8:	21e0      	movs	r1, #224	@ 0xe0
 8000dfa:	0089      	lsls	r1, r1, #2
 8000dfc:	468c      	mov	ip, r1
 8000dfe:	076d      	lsls	r5, r5, #29
 8000e00:	0b12      	lsrs	r2, r2, #12
 8000e02:	4463      	add	r3, ip
 8000e04:	051b      	lsls	r3, r3, #20
 8000e06:	4313      	orrs	r3, r2
 8000e08:	07e4      	lsls	r4, r4, #31
 8000e0a:	4323      	orrs	r3, r4
 8000e0c:	0028      	movs	r0, r5
 8000e0e:	0019      	movs	r1, r3
 8000e10:	bd70      	pop	{r4, r5, r6, pc}
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d114      	bne.n	8000e40 <__aeabi_f2d+0x5c>
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d01b      	beq.n	8000e52 <__aeabi_f2d+0x6e>
 8000e1a:	0028      	movs	r0, r5
 8000e1c:	f000 f8ae 	bl	8000f7c <__clzsi2>
 8000e20:	280a      	cmp	r0, #10
 8000e22:	dc1c      	bgt.n	8000e5e <__aeabi_f2d+0x7a>
 8000e24:	230b      	movs	r3, #11
 8000e26:	002a      	movs	r2, r5
 8000e28:	1a1b      	subs	r3, r3, r0
 8000e2a:	40da      	lsrs	r2, r3
 8000e2c:	0003      	movs	r3, r0
 8000e2e:	3315      	adds	r3, #21
 8000e30:	409d      	lsls	r5, r3
 8000e32:	4b0e      	ldr	r3, [pc, #56]	@ (8000e6c <__aeabi_f2d+0x88>)
 8000e34:	0312      	lsls	r2, r2, #12
 8000e36:	1a1b      	subs	r3, r3, r0
 8000e38:	055b      	lsls	r3, r3, #21
 8000e3a:	0b12      	lsrs	r2, r2, #12
 8000e3c:	0d5b      	lsrs	r3, r3, #21
 8000e3e:	e7e1      	b.n	8000e04 <__aeabi_f2d+0x20>
 8000e40:	2d00      	cmp	r5, #0
 8000e42:	d009      	beq.n	8000e58 <__aeabi_f2d+0x74>
 8000e44:	0b13      	lsrs	r3, r2, #12
 8000e46:	2280      	movs	r2, #128	@ 0x80
 8000e48:	0312      	lsls	r2, r2, #12
 8000e4a:	431a      	orrs	r2, r3
 8000e4c:	076d      	lsls	r5, r5, #29
 8000e4e:	4b08      	ldr	r3, [pc, #32]	@ (8000e70 <__aeabi_f2d+0x8c>)
 8000e50:	e7d8      	b.n	8000e04 <__aeabi_f2d+0x20>
 8000e52:	2300      	movs	r3, #0
 8000e54:	2200      	movs	r2, #0
 8000e56:	e7d5      	b.n	8000e04 <__aeabi_f2d+0x20>
 8000e58:	2200      	movs	r2, #0
 8000e5a:	4b05      	ldr	r3, [pc, #20]	@ (8000e70 <__aeabi_f2d+0x8c>)
 8000e5c:	e7d2      	b.n	8000e04 <__aeabi_f2d+0x20>
 8000e5e:	0003      	movs	r3, r0
 8000e60:	002a      	movs	r2, r5
 8000e62:	3b0b      	subs	r3, #11
 8000e64:	409a      	lsls	r2, r3
 8000e66:	2500      	movs	r5, #0
 8000e68:	e7e3      	b.n	8000e32 <__aeabi_f2d+0x4e>
 8000e6a:	46c0      	nop			@ (mov r8, r8)
 8000e6c:	00000389 	.word	0x00000389
 8000e70:	000007ff 	.word	0x000007ff

08000e74 <__aeabi_d2f>:
 8000e74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e76:	004b      	lsls	r3, r1, #1
 8000e78:	030f      	lsls	r7, r1, #12
 8000e7a:	0d5b      	lsrs	r3, r3, #21
 8000e7c:	4c3b      	ldr	r4, [pc, #236]	@ (8000f6c <__aeabi_d2f+0xf8>)
 8000e7e:	0f45      	lsrs	r5, r0, #29
 8000e80:	b083      	sub	sp, #12
 8000e82:	0a7f      	lsrs	r7, r7, #9
 8000e84:	1c5e      	adds	r6, r3, #1
 8000e86:	432f      	orrs	r7, r5
 8000e88:	9000      	str	r0, [sp, #0]
 8000e8a:	9101      	str	r1, [sp, #4]
 8000e8c:	0fca      	lsrs	r2, r1, #31
 8000e8e:	00c5      	lsls	r5, r0, #3
 8000e90:	4226      	tst	r6, r4
 8000e92:	d00b      	beq.n	8000eac <__aeabi_d2f+0x38>
 8000e94:	4936      	ldr	r1, [pc, #216]	@ (8000f70 <__aeabi_d2f+0xfc>)
 8000e96:	185c      	adds	r4, r3, r1
 8000e98:	2cfe      	cmp	r4, #254	@ 0xfe
 8000e9a:	dd13      	ble.n	8000ec4 <__aeabi_d2f+0x50>
 8000e9c:	20ff      	movs	r0, #255	@ 0xff
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	05c0      	lsls	r0, r0, #23
 8000ea2:	4318      	orrs	r0, r3
 8000ea4:	07d2      	lsls	r2, r2, #31
 8000ea6:	4310      	orrs	r0, r2
 8000ea8:	b003      	add	sp, #12
 8000eaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d102      	bne.n	8000eb6 <__aeabi_d2f+0x42>
 8000eb0:	2000      	movs	r0, #0
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	e7f4      	b.n	8000ea0 <__aeabi_d2f+0x2c>
 8000eb6:	433d      	orrs	r5, r7
 8000eb8:	d0f0      	beq.n	8000e9c <__aeabi_d2f+0x28>
 8000eba:	2380      	movs	r3, #128	@ 0x80
 8000ebc:	03db      	lsls	r3, r3, #15
 8000ebe:	20ff      	movs	r0, #255	@ 0xff
 8000ec0:	433b      	orrs	r3, r7
 8000ec2:	e7ed      	b.n	8000ea0 <__aeabi_d2f+0x2c>
 8000ec4:	2c00      	cmp	r4, #0
 8000ec6:	dd14      	ble.n	8000ef2 <__aeabi_d2f+0x7e>
 8000ec8:	9b00      	ldr	r3, [sp, #0]
 8000eca:	00ff      	lsls	r7, r7, #3
 8000ecc:	019b      	lsls	r3, r3, #6
 8000ece:	1e58      	subs	r0, r3, #1
 8000ed0:	4183      	sbcs	r3, r0
 8000ed2:	0f69      	lsrs	r1, r5, #29
 8000ed4:	433b      	orrs	r3, r7
 8000ed6:	430b      	orrs	r3, r1
 8000ed8:	0759      	lsls	r1, r3, #29
 8000eda:	d041      	beq.n	8000f60 <__aeabi_d2f+0xec>
 8000edc:	210f      	movs	r1, #15
 8000ede:	4019      	ands	r1, r3
 8000ee0:	2904      	cmp	r1, #4
 8000ee2:	d028      	beq.n	8000f36 <__aeabi_d2f+0xc2>
 8000ee4:	3304      	adds	r3, #4
 8000ee6:	0159      	lsls	r1, r3, #5
 8000ee8:	d525      	bpl.n	8000f36 <__aeabi_d2f+0xc2>
 8000eea:	3401      	adds	r4, #1
 8000eec:	2300      	movs	r3, #0
 8000eee:	b2e0      	uxtb	r0, r4
 8000ef0:	e7d6      	b.n	8000ea0 <__aeabi_d2f+0x2c>
 8000ef2:	0021      	movs	r1, r4
 8000ef4:	3117      	adds	r1, #23
 8000ef6:	dbdb      	blt.n	8000eb0 <__aeabi_d2f+0x3c>
 8000ef8:	2180      	movs	r1, #128	@ 0x80
 8000efa:	201e      	movs	r0, #30
 8000efc:	0409      	lsls	r1, r1, #16
 8000efe:	4339      	orrs	r1, r7
 8000f00:	1b00      	subs	r0, r0, r4
 8000f02:	281f      	cmp	r0, #31
 8000f04:	dd1b      	ble.n	8000f3e <__aeabi_d2f+0xca>
 8000f06:	2602      	movs	r6, #2
 8000f08:	4276      	negs	r6, r6
 8000f0a:	1b34      	subs	r4, r6, r4
 8000f0c:	000e      	movs	r6, r1
 8000f0e:	40e6      	lsrs	r6, r4
 8000f10:	0034      	movs	r4, r6
 8000f12:	2820      	cmp	r0, #32
 8000f14:	d004      	beq.n	8000f20 <__aeabi_d2f+0xac>
 8000f16:	4817      	ldr	r0, [pc, #92]	@ (8000f74 <__aeabi_d2f+0x100>)
 8000f18:	4684      	mov	ip, r0
 8000f1a:	4463      	add	r3, ip
 8000f1c:	4099      	lsls	r1, r3
 8000f1e:	430d      	orrs	r5, r1
 8000f20:	002b      	movs	r3, r5
 8000f22:	1e59      	subs	r1, r3, #1
 8000f24:	418b      	sbcs	r3, r1
 8000f26:	4323      	orrs	r3, r4
 8000f28:	0759      	lsls	r1, r3, #29
 8000f2a:	d015      	beq.n	8000f58 <__aeabi_d2f+0xe4>
 8000f2c:	210f      	movs	r1, #15
 8000f2e:	2400      	movs	r4, #0
 8000f30:	4019      	ands	r1, r3
 8000f32:	2904      	cmp	r1, #4
 8000f34:	d117      	bne.n	8000f66 <__aeabi_d2f+0xf2>
 8000f36:	019b      	lsls	r3, r3, #6
 8000f38:	0a5b      	lsrs	r3, r3, #9
 8000f3a:	b2e0      	uxtb	r0, r4
 8000f3c:	e7b0      	b.n	8000ea0 <__aeabi_d2f+0x2c>
 8000f3e:	4c0e      	ldr	r4, [pc, #56]	@ (8000f78 <__aeabi_d2f+0x104>)
 8000f40:	191c      	adds	r4, r3, r4
 8000f42:	002b      	movs	r3, r5
 8000f44:	40a5      	lsls	r5, r4
 8000f46:	40c3      	lsrs	r3, r0
 8000f48:	40a1      	lsls	r1, r4
 8000f4a:	1e68      	subs	r0, r5, #1
 8000f4c:	4185      	sbcs	r5, r0
 8000f4e:	4329      	orrs	r1, r5
 8000f50:	430b      	orrs	r3, r1
 8000f52:	2400      	movs	r4, #0
 8000f54:	0759      	lsls	r1, r3, #29
 8000f56:	d1c1      	bne.n	8000edc <__aeabi_d2f+0x68>
 8000f58:	019b      	lsls	r3, r3, #6
 8000f5a:	2000      	movs	r0, #0
 8000f5c:	0a5b      	lsrs	r3, r3, #9
 8000f5e:	e79f      	b.n	8000ea0 <__aeabi_d2f+0x2c>
 8000f60:	08db      	lsrs	r3, r3, #3
 8000f62:	b2e0      	uxtb	r0, r4
 8000f64:	e79c      	b.n	8000ea0 <__aeabi_d2f+0x2c>
 8000f66:	3304      	adds	r3, #4
 8000f68:	e7e5      	b.n	8000f36 <__aeabi_d2f+0xc2>
 8000f6a:	46c0      	nop			@ (mov r8, r8)
 8000f6c:	000007fe 	.word	0x000007fe
 8000f70:	fffffc80 	.word	0xfffffc80
 8000f74:	fffffca2 	.word	0xfffffca2
 8000f78:	fffffc82 	.word	0xfffffc82

08000f7c <__clzsi2>:
 8000f7c:	211c      	movs	r1, #28
 8000f7e:	2301      	movs	r3, #1
 8000f80:	041b      	lsls	r3, r3, #16
 8000f82:	4298      	cmp	r0, r3
 8000f84:	d301      	bcc.n	8000f8a <__clzsi2+0xe>
 8000f86:	0c00      	lsrs	r0, r0, #16
 8000f88:	3910      	subs	r1, #16
 8000f8a:	0a1b      	lsrs	r3, r3, #8
 8000f8c:	4298      	cmp	r0, r3
 8000f8e:	d301      	bcc.n	8000f94 <__clzsi2+0x18>
 8000f90:	0a00      	lsrs	r0, r0, #8
 8000f92:	3908      	subs	r1, #8
 8000f94:	091b      	lsrs	r3, r3, #4
 8000f96:	4298      	cmp	r0, r3
 8000f98:	d301      	bcc.n	8000f9e <__clzsi2+0x22>
 8000f9a:	0900      	lsrs	r0, r0, #4
 8000f9c:	3904      	subs	r1, #4
 8000f9e:	a202      	add	r2, pc, #8	@ (adr r2, 8000fa8 <__clzsi2+0x2c>)
 8000fa0:	5c10      	ldrb	r0, [r2, r0]
 8000fa2:	1840      	adds	r0, r0, r1
 8000fa4:	4770      	bx	lr
 8000fa6:	46c0      	nop			@ (mov r8, r8)
 8000fa8:	02020304 	.word	0x02020304
 8000fac:	01010101 	.word	0x01010101
	...

08000fb8 <__clzdi2>:
 8000fb8:	b510      	push	{r4, lr}
 8000fba:	2900      	cmp	r1, #0
 8000fbc:	d103      	bne.n	8000fc6 <__clzdi2+0xe>
 8000fbe:	f7ff ffdd 	bl	8000f7c <__clzsi2>
 8000fc2:	3020      	adds	r0, #32
 8000fc4:	e002      	b.n	8000fcc <__clzdi2+0x14>
 8000fc6:	0008      	movs	r0, r1
 8000fc8:	f7ff ffd8 	bl	8000f7c <__clzsi2>
 8000fcc:	bd10      	pop	{r4, pc}
 8000fce:	46c0      	nop			@ (mov r8, r8)

08000fd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fd4:	f000 fb14 	bl	8001600 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fd8:	f000 f80c 	bl	8000ff4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fdc:	f000 f972 	bl	80012c4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000fe0:	f000 f940 	bl	8001264 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000fe4:	f000 f872 	bl	80010cc <MX_TIM2_Init>
  MX_TIM3_Init();
 8000fe8:	f000 f8ce 	bl	8001188 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  mainloop();
 8000fec:	f002 ff2a 	bl	8003e44 <mainloop>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ff0:	46c0      	nop			@ (mov r8, r8)
 8000ff2:	e7fd      	b.n	8000ff0 <main+0x20>

08000ff4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ff4:	b590      	push	{r4, r7, lr}
 8000ff6:	b09f      	sub	sp, #124	@ 0x7c
 8000ff8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ffa:	2440      	movs	r4, #64	@ 0x40
 8000ffc:	193b      	adds	r3, r7, r4
 8000ffe:	0018      	movs	r0, r3
 8001000:	2338      	movs	r3, #56	@ 0x38
 8001002:	001a      	movs	r2, r3
 8001004:	2100      	movs	r1, #0
 8001006:	f003 f81b 	bl	8004040 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800100a:	232c      	movs	r3, #44	@ 0x2c
 800100c:	18fb      	adds	r3, r7, r3
 800100e:	0018      	movs	r0, r3
 8001010:	2314      	movs	r3, #20
 8001012:	001a      	movs	r2, r3
 8001014:	2100      	movs	r1, #0
 8001016:	f003 f813 	bl	8004040 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800101a:	1d3b      	adds	r3, r7, #4
 800101c:	0018      	movs	r0, r3
 800101e:	2328      	movs	r3, #40	@ 0x28
 8001020:	001a      	movs	r2, r3
 8001022:	2100      	movs	r1, #0
 8001024:	f003 f80c 	bl	8004040 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001028:	4b26      	ldr	r3, [pc, #152]	@ (80010c4 <SystemClock_Config+0xd0>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a26      	ldr	r2, [pc, #152]	@ (80010c8 <SystemClock_Config+0xd4>)
 800102e:	401a      	ands	r2, r3
 8001030:	4b24      	ldr	r3, [pc, #144]	@ (80010c4 <SystemClock_Config+0xd0>)
 8001032:	2180      	movs	r1, #128	@ 0x80
 8001034:	0109      	lsls	r1, r1, #4
 8001036:	430a      	orrs	r2, r1
 8001038:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800103a:	0021      	movs	r1, r4
 800103c:	187b      	adds	r3, r7, r1
 800103e:	2210      	movs	r2, #16
 8001040:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001042:	187b      	adds	r3, r7, r1
 8001044:	2201      	movs	r2, #1
 8001046:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001048:	187b      	adds	r3, r7, r1
 800104a:	2200      	movs	r2, #0
 800104c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800104e:	187b      	adds	r3, r7, r1
 8001050:	22a0      	movs	r2, #160	@ 0xa0
 8001052:	0212      	lsls	r2, r2, #8
 8001054:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001056:	187b      	adds	r3, r7, r1
 8001058:	2200      	movs	r2, #0
 800105a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800105c:	187b      	adds	r3, r7, r1
 800105e:	0018      	movs	r0, r3
 8001060:	f000 fd8e 	bl	8001b80 <HAL_RCC_OscConfig>
 8001064:	1e03      	subs	r3, r0, #0
 8001066:	d001      	beq.n	800106c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001068:	f000 f990 	bl	800138c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800106c:	212c      	movs	r1, #44	@ 0x2c
 800106e:	187b      	adds	r3, r7, r1
 8001070:	220f      	movs	r2, #15
 8001072:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001074:	187b      	adds	r3, r7, r1
 8001076:	2200      	movs	r2, #0
 8001078:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800107a:	187b      	adds	r3, r7, r1
 800107c:	2200      	movs	r2, #0
 800107e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001080:	187b      	adds	r3, r7, r1
 8001082:	2200      	movs	r2, #0
 8001084:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001086:	187b      	adds	r3, r7, r1
 8001088:	2200      	movs	r2, #0
 800108a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800108c:	187b      	adds	r3, r7, r1
 800108e:	2100      	movs	r1, #0
 8001090:	0018      	movs	r0, r3
 8001092:	f001 f949 	bl	8002328 <HAL_RCC_ClockConfig>
 8001096:	1e03      	subs	r3, r0, #0
 8001098:	d001      	beq.n	800109e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800109a:	f000 f977 	bl	800138c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800109e:	1d3b      	adds	r3, r7, #4
 80010a0:	2202      	movs	r2, #2
 80010a2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80010a4:	1d3b      	adds	r3, r7, #4
 80010a6:	2200      	movs	r2, #0
 80010a8:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010aa:	1d3b      	adds	r3, r7, #4
 80010ac:	0018      	movs	r0, r3
 80010ae:	f001 fb5f 	bl	8002770 <HAL_RCCEx_PeriphCLKConfig>
 80010b2:	1e03      	subs	r3, r0, #0
 80010b4:	d001      	beq.n	80010ba <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80010b6:	f000 f969 	bl	800138c <Error_Handler>
  }
}
 80010ba:	46c0      	nop			@ (mov r8, r8)
 80010bc:	46bd      	mov	sp, r7
 80010be:	b01f      	add	sp, #124	@ 0x7c
 80010c0:	bd90      	pop	{r4, r7, pc}
 80010c2:	46c0      	nop			@ (mov r8, r8)
 80010c4:	40007000 	.word	0x40007000
 80010c8:	ffffe7ff 	.word	0xffffe7ff

080010cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b086      	sub	sp, #24
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010d2:	2310      	movs	r3, #16
 80010d4:	18fb      	adds	r3, r7, r3
 80010d6:	0018      	movs	r0, r3
 80010d8:	2308      	movs	r3, #8
 80010da:	001a      	movs	r2, r3
 80010dc:	2100      	movs	r1, #0
 80010de:	f002 ffaf 	bl	8004040 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010e2:	003b      	movs	r3, r7
 80010e4:	0018      	movs	r0, r3
 80010e6:	2310      	movs	r3, #16
 80010e8:	001a      	movs	r2, r3
 80010ea:	2100      	movs	r1, #0
 80010ec:	f002 ffa8 	bl	8004040 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010f0:	4b24      	ldr	r3, [pc, #144]	@ (8001184 <MX_TIM2_Init+0xb8>)
 80010f2:	2280      	movs	r2, #128	@ 0x80
 80010f4:	05d2      	lsls	r2, r2, #23
 80010f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80010f8:	4b22      	ldr	r3, [pc, #136]	@ (8001184 <MX_TIM2_Init+0xb8>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010fe:	4b21      	ldr	r3, [pc, #132]	@ (8001184 <MX_TIM2_Init+0xb8>)
 8001100:	2200      	movs	r2, #0
 8001102:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8001104:	4b1f      	ldr	r3, [pc, #124]	@ (8001184 <MX_TIM2_Init+0xb8>)
 8001106:	22ff      	movs	r2, #255	@ 0xff
 8001108:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800110a:	4b1e      	ldr	r3, [pc, #120]	@ (8001184 <MX_TIM2_Init+0xb8>)
 800110c:	2200      	movs	r2, #0
 800110e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001110:	4b1c      	ldr	r3, [pc, #112]	@ (8001184 <MX_TIM2_Init+0xb8>)
 8001112:	2200      	movs	r2, #0
 8001114:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001116:	4b1b      	ldr	r3, [pc, #108]	@ (8001184 <MX_TIM2_Init+0xb8>)
 8001118:	0018      	movs	r0, r3
 800111a:	f001 fcc7 	bl	8002aac <HAL_TIM_PWM_Init>
 800111e:	1e03      	subs	r3, r0, #0
 8001120:	d001      	beq.n	8001126 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001122:	f000 f933 	bl	800138c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001126:	2110      	movs	r1, #16
 8001128:	187b      	adds	r3, r7, r1
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800112e:	187b      	adds	r3, r7, r1
 8001130:	2200      	movs	r2, #0
 8001132:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001134:	187a      	adds	r2, r7, r1
 8001136:	4b13      	ldr	r3, [pc, #76]	@ (8001184 <MX_TIM2_Init+0xb8>)
 8001138:	0011      	movs	r1, r2
 800113a:	0018      	movs	r0, r3
 800113c:	f002 f8ea 	bl	8003314 <HAL_TIMEx_MasterConfigSynchronization>
 8001140:	1e03      	subs	r3, r0, #0
 8001142:	d001      	beq.n	8001148 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8001144:	f000 f922 	bl	800138c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001148:	003b      	movs	r3, r7
 800114a:	2260      	movs	r2, #96	@ 0x60
 800114c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800114e:	003b      	movs	r3, r7
 8001150:	2200      	movs	r2, #0
 8001152:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001154:	003b      	movs	r3, r7
 8001156:	2200      	movs	r2, #0
 8001158:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800115a:	003b      	movs	r3, r7
 800115c:	2200      	movs	r2, #0
 800115e:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001160:	0039      	movs	r1, r7
 8001162:	4b08      	ldr	r3, [pc, #32]	@ (8001184 <MX_TIM2_Init+0xb8>)
 8001164:	2200      	movs	r2, #0
 8001166:	0018      	movs	r0, r3
 8001168:	f001 fe88 	bl	8002e7c <HAL_TIM_PWM_ConfigChannel>
 800116c:	1e03      	subs	r3, r0, #0
 800116e:	d001      	beq.n	8001174 <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8001170:	f000 f90c 	bl	800138c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001174:	4b03      	ldr	r3, [pc, #12]	@ (8001184 <MX_TIM2_Init+0xb8>)
 8001176:	0018      	movs	r0, r3
 8001178:	f000 f97a 	bl	8001470 <HAL_TIM_MspPostInit>

}
 800117c:	46c0      	nop			@ (mov r8, r8)
 800117e:	46bd      	mov	sp, r7
 8001180:	b006      	add	sp, #24
 8001182:	bd80      	pop	{r7, pc}
 8001184:	20000028 	.word	0x20000028

08001188 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001188:	b590      	push	{r4, r7, lr}
 800118a:	b08d      	sub	sp, #52	@ 0x34
 800118c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800118e:	240c      	movs	r4, #12
 8001190:	193b      	adds	r3, r7, r4
 8001192:	0018      	movs	r0, r3
 8001194:	2324      	movs	r3, #36	@ 0x24
 8001196:	001a      	movs	r2, r3
 8001198:	2100      	movs	r1, #0
 800119a:	f002 ff51 	bl	8004040 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800119e:	1d3b      	adds	r3, r7, #4
 80011a0:	0018      	movs	r0, r3
 80011a2:	2308      	movs	r3, #8
 80011a4:	001a      	movs	r2, r3
 80011a6:	2100      	movs	r1, #0
 80011a8:	f002 ff4a 	bl	8004040 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80011ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001258 <MX_TIM3_Init+0xd0>)
 80011ae:	4a2b      	ldr	r2, [pc, #172]	@ (800125c <MX_TIM3_Init+0xd4>)
 80011b0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80011b2:	4b29      	ldr	r3, [pc, #164]	@ (8001258 <MX_TIM3_Init+0xd0>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011b8:	4b27      	ldr	r3, [pc, #156]	@ (8001258 <MX_TIM3_Init+0xd0>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80011be:	4b26      	ldr	r3, [pc, #152]	@ (8001258 <MX_TIM3_Init+0xd0>)
 80011c0:	4a27      	ldr	r2, [pc, #156]	@ (8001260 <MX_TIM3_Init+0xd8>)
 80011c2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011c4:	4b24      	ldr	r3, [pc, #144]	@ (8001258 <MX_TIM3_Init+0xd0>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011ca:	4b23      	ldr	r3, [pc, #140]	@ (8001258 <MX_TIM3_Init+0xd0>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	615a      	str	r2, [r3, #20]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80011d0:	0021      	movs	r1, r4
 80011d2:	187b      	adds	r3, r7, r1
 80011d4:	2203      	movs	r2, #3
 80011d6:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80011d8:	187b      	adds	r3, r7, r1
 80011da:	2200      	movs	r2, #0
 80011dc:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80011de:	187b      	adds	r3, r7, r1
 80011e0:	2201      	movs	r2, #1
 80011e2:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80011e4:	187b      	adds	r3, r7, r1
 80011e6:	2200      	movs	r2, #0
 80011e8:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 80011ea:	187b      	adds	r3, r7, r1
 80011ec:	2200      	movs	r2, #0
 80011ee:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80011f0:	187b      	adds	r3, r7, r1
 80011f2:	2200      	movs	r2, #0
 80011f4:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80011f6:	187b      	adds	r3, r7, r1
 80011f8:	2201      	movs	r2, #1
 80011fa:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80011fc:	187b      	adds	r3, r7, r1
 80011fe:	2200      	movs	r2, #0
 8001200:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 8001202:	187b      	adds	r3, r7, r1
 8001204:	2200      	movs	r2, #0
 8001206:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001208:	187a      	adds	r2, r7, r1
 800120a:	4b13      	ldr	r3, [pc, #76]	@ (8001258 <MX_TIM3_Init+0xd0>)
 800120c:	0011      	movs	r1, r2
 800120e:	0018      	movs	r0, r3
 8001210:	f001 fd1e 	bl	8002c50 <HAL_TIM_Encoder_Init>
 8001214:	1e03      	subs	r3, r0, #0
 8001216:	d001      	beq.n	800121c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001218:	f000 f8b8 	bl	800138c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800121c:	1d3b      	adds	r3, r7, #4
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001222:	1d3b      	adds	r3, r7, #4
 8001224:	2200      	movs	r2, #0
 8001226:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001228:	1d3a      	adds	r2, r7, #4
 800122a:	4b0b      	ldr	r3, [pc, #44]	@ (8001258 <MX_TIM3_Init+0xd0>)
 800122c:	0011      	movs	r1, r2
 800122e:	0018      	movs	r0, r3
 8001230:	f002 f870 	bl	8003314 <HAL_TIMEx_MasterConfigSynchronization>
 8001234:	1e03      	subs	r3, r0, #0
 8001236:	d001      	beq.n	800123c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001238:	f000 f8a8 	bl	800138c <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim3, TIM3_TI1_GPIO) != HAL_OK)
 800123c:	4b06      	ldr	r3, [pc, #24]	@ (8001258 <MX_TIM3_Init+0xd0>)
 800123e:	2104      	movs	r1, #4
 8001240:	0018      	movs	r0, r3
 8001242:	f002 f8c5 	bl	80033d0 <HAL_TIMEx_RemapConfig>
 8001246:	1e03      	subs	r3, r0, #0
 8001248:	d001      	beq.n	800124e <MX_TIM3_Init+0xc6>
  {
    Error_Handler();
 800124a:	f000 f89f 	bl	800138c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800124e:	46c0      	nop			@ (mov r8, r8)
 8001250:	46bd      	mov	sp, r7
 8001252:	b00d      	add	sp, #52	@ 0x34
 8001254:	bd90      	pop	{r4, r7, pc}
 8001256:	46c0      	nop			@ (mov r8, r8)
 8001258:	20000068 	.word	0x20000068
 800125c:	40000400 	.word	0x40000400
 8001260:	0000ffff 	.word	0x0000ffff

08001264 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001268:	4b14      	ldr	r3, [pc, #80]	@ (80012bc <MX_USART2_UART_Init+0x58>)
 800126a:	4a15      	ldr	r2, [pc, #84]	@ (80012c0 <MX_USART2_UART_Init+0x5c>)
 800126c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800126e:	4b13      	ldr	r3, [pc, #76]	@ (80012bc <MX_USART2_UART_Init+0x58>)
 8001270:	22e1      	movs	r2, #225	@ 0xe1
 8001272:	0252      	lsls	r2, r2, #9
 8001274:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001276:	4b11      	ldr	r3, [pc, #68]	@ (80012bc <MX_USART2_UART_Init+0x58>)
 8001278:	2200      	movs	r2, #0
 800127a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800127c:	4b0f      	ldr	r3, [pc, #60]	@ (80012bc <MX_USART2_UART_Init+0x58>)
 800127e:	2200      	movs	r2, #0
 8001280:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001282:	4b0e      	ldr	r3, [pc, #56]	@ (80012bc <MX_USART2_UART_Init+0x58>)
 8001284:	2200      	movs	r2, #0
 8001286:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001288:	4b0c      	ldr	r3, [pc, #48]	@ (80012bc <MX_USART2_UART_Init+0x58>)
 800128a:	220c      	movs	r2, #12
 800128c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800128e:	4b0b      	ldr	r3, [pc, #44]	@ (80012bc <MX_USART2_UART_Init+0x58>)
 8001290:	2200      	movs	r2, #0
 8001292:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001294:	4b09      	ldr	r3, [pc, #36]	@ (80012bc <MX_USART2_UART_Init+0x58>)
 8001296:	2200      	movs	r2, #0
 8001298:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800129a:	4b08      	ldr	r3, [pc, #32]	@ (80012bc <MX_USART2_UART_Init+0x58>)
 800129c:	2200      	movs	r2, #0
 800129e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012a0:	4b06      	ldr	r3, [pc, #24]	@ (80012bc <MX_USART2_UART_Init+0x58>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012a6:	4b05      	ldr	r3, [pc, #20]	@ (80012bc <MX_USART2_UART_Init+0x58>)
 80012a8:	0018      	movs	r0, r3
 80012aa:	f002 f8af 	bl	800340c <HAL_UART_Init>
 80012ae:	1e03      	subs	r3, r0, #0
 80012b0:	d001      	beq.n	80012b6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80012b2:	f000 f86b 	bl	800138c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012b6:	46c0      	nop			@ (mov r8, r8)
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	200000a8 	.word	0x200000a8
 80012c0:	40004400 	.word	0x40004400

080012c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012c4:	b590      	push	{r4, r7, lr}
 80012c6:	b089      	sub	sp, #36	@ 0x24
 80012c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ca:	240c      	movs	r4, #12
 80012cc:	193b      	adds	r3, r7, r4
 80012ce:	0018      	movs	r0, r3
 80012d0:	2314      	movs	r3, #20
 80012d2:	001a      	movs	r2, r3
 80012d4:	2100      	movs	r1, #0
 80012d6:	f002 feb3 	bl	8004040 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012da:	4b2a      	ldr	r3, [pc, #168]	@ (8001384 <MX_GPIO_Init+0xc0>)
 80012dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80012de:	4b29      	ldr	r3, [pc, #164]	@ (8001384 <MX_GPIO_Init+0xc0>)
 80012e0:	2104      	movs	r1, #4
 80012e2:	430a      	orrs	r2, r1
 80012e4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80012e6:	4b27      	ldr	r3, [pc, #156]	@ (8001384 <MX_GPIO_Init+0xc0>)
 80012e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012ea:	2204      	movs	r2, #4
 80012ec:	4013      	ands	r3, r2
 80012ee:	60bb      	str	r3, [r7, #8]
 80012f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012f2:	4b24      	ldr	r3, [pc, #144]	@ (8001384 <MX_GPIO_Init+0xc0>)
 80012f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80012f6:	4b23      	ldr	r3, [pc, #140]	@ (8001384 <MX_GPIO_Init+0xc0>)
 80012f8:	2180      	movs	r1, #128	@ 0x80
 80012fa:	430a      	orrs	r2, r1
 80012fc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80012fe:	4b21      	ldr	r3, [pc, #132]	@ (8001384 <MX_GPIO_Init+0xc0>)
 8001300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001302:	2280      	movs	r2, #128	@ 0x80
 8001304:	4013      	ands	r3, r2
 8001306:	607b      	str	r3, [r7, #4]
 8001308:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800130a:	4b1e      	ldr	r3, [pc, #120]	@ (8001384 <MX_GPIO_Init+0xc0>)
 800130c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800130e:	4b1d      	ldr	r3, [pc, #116]	@ (8001384 <MX_GPIO_Init+0xc0>)
 8001310:	2101      	movs	r1, #1
 8001312:	430a      	orrs	r2, r1
 8001314:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001316:	4b1b      	ldr	r3, [pc, #108]	@ (8001384 <MX_GPIO_Init+0xc0>)
 8001318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800131a:	2201      	movs	r2, #1
 800131c:	4013      	ands	r3, r2
 800131e:	603b      	str	r3, [r7, #0]
 8001320:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001322:	23a0      	movs	r3, #160	@ 0xa0
 8001324:	05db      	lsls	r3, r3, #23
 8001326:	2200      	movs	r2, #0
 8001328:	2103      	movs	r1, #3
 800132a:	0018      	movs	r0, r3
 800132c:	f000 fc0a 	bl	8001b44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001330:	193b      	adds	r3, r7, r4
 8001332:	2280      	movs	r2, #128	@ 0x80
 8001334:	0192      	lsls	r2, r2, #6
 8001336:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001338:	193b      	adds	r3, r7, r4
 800133a:	2284      	movs	r2, #132	@ 0x84
 800133c:	0392      	lsls	r2, r2, #14
 800133e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001340:	193b      	adds	r3, r7, r4
 8001342:	2200      	movs	r2, #0
 8001344:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001346:	193b      	adds	r3, r7, r4
 8001348:	4a0f      	ldr	r2, [pc, #60]	@ (8001388 <MX_GPIO_Init+0xc4>)
 800134a:	0019      	movs	r1, r3
 800134c:	0010      	movs	r0, r2
 800134e:	f000 fa7b 	bl	8001848 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001352:	0021      	movs	r1, r4
 8001354:	187b      	adds	r3, r7, r1
 8001356:	2203      	movs	r2, #3
 8001358:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800135a:	187b      	adds	r3, r7, r1
 800135c:	2201      	movs	r2, #1
 800135e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	187b      	adds	r3, r7, r1
 8001362:	2200      	movs	r2, #0
 8001364:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001366:	187b      	adds	r3, r7, r1
 8001368:	2200      	movs	r2, #0
 800136a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800136c:	187a      	adds	r2, r7, r1
 800136e:	23a0      	movs	r3, #160	@ 0xa0
 8001370:	05db      	lsls	r3, r3, #23
 8001372:	0011      	movs	r1, r2
 8001374:	0018      	movs	r0, r3
 8001376:	f000 fa67 	bl	8001848 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800137a:	46c0      	nop			@ (mov r8, r8)
 800137c:	46bd      	mov	sp, r7
 800137e:	b009      	add	sp, #36	@ 0x24
 8001380:	bd90      	pop	{r4, r7, pc}
 8001382:	46c0      	nop			@ (mov r8, r8)
 8001384:	40021000 	.word	0x40021000
 8001388:	50000800 	.word	0x50000800

0800138c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001390:	b672      	cpsid	i
}
 8001392:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001394:	46c0      	nop			@ (mov r8, r8)
 8001396:	e7fd      	b.n	8001394 <Error_Handler+0x8>

08001398 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800139c:	4b07      	ldr	r3, [pc, #28]	@ (80013bc <HAL_MspInit+0x24>)
 800139e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80013a0:	4b06      	ldr	r3, [pc, #24]	@ (80013bc <HAL_MspInit+0x24>)
 80013a2:	2101      	movs	r1, #1
 80013a4:	430a      	orrs	r2, r1
 80013a6:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80013a8:	4b04      	ldr	r3, [pc, #16]	@ (80013bc <HAL_MspInit+0x24>)
 80013aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80013ac:	4b03      	ldr	r3, [pc, #12]	@ (80013bc <HAL_MspInit+0x24>)
 80013ae:	2180      	movs	r1, #128	@ 0x80
 80013b0:	0549      	lsls	r1, r1, #21
 80013b2:	430a      	orrs	r2, r1
 80013b4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013b6:	46c0      	nop			@ (mov r8, r8)
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	40021000 	.word	0x40021000

080013c0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	2380      	movs	r3, #128	@ 0x80
 80013ce:	05db      	lsls	r3, r3, #23
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d105      	bne.n	80013e0 <HAL_TIM_PWM_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013d4:	4b04      	ldr	r3, [pc, #16]	@ (80013e8 <HAL_TIM_PWM_MspInit+0x28>)
 80013d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80013d8:	4b03      	ldr	r3, [pc, #12]	@ (80013e8 <HAL_TIM_PWM_MspInit+0x28>)
 80013da:	2101      	movs	r1, #1
 80013dc:	430a      	orrs	r2, r1
 80013de:	639a      	str	r2, [r3, #56]	@ 0x38

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80013e0:	46c0      	nop			@ (mov r8, r8)
 80013e2:	46bd      	mov	sp, r7
 80013e4:	b002      	add	sp, #8
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	40021000 	.word	0x40021000

080013ec <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80013ec:	b590      	push	{r4, r7, lr}
 80013ee:	b089      	sub	sp, #36	@ 0x24
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f4:	240c      	movs	r4, #12
 80013f6:	193b      	adds	r3, r7, r4
 80013f8:	0018      	movs	r0, r3
 80013fa:	2314      	movs	r3, #20
 80013fc:	001a      	movs	r2, r3
 80013fe:	2100      	movs	r1, #0
 8001400:	f002 fe1e 	bl	8004040 <memset>
  if(htim_encoder->Instance==TIM3)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a17      	ldr	r2, [pc, #92]	@ (8001468 <HAL_TIM_Encoder_MspInit+0x7c>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d128      	bne.n	8001460 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800140e:	4b17      	ldr	r3, [pc, #92]	@ (800146c <HAL_TIM_Encoder_MspInit+0x80>)
 8001410:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001412:	4b16      	ldr	r3, [pc, #88]	@ (800146c <HAL_TIM_Encoder_MspInit+0x80>)
 8001414:	2102      	movs	r1, #2
 8001416:	430a      	orrs	r2, r1
 8001418:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800141a:	4b14      	ldr	r3, [pc, #80]	@ (800146c <HAL_TIM_Encoder_MspInit+0x80>)
 800141c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800141e:	4b13      	ldr	r3, [pc, #76]	@ (800146c <HAL_TIM_Encoder_MspInit+0x80>)
 8001420:	2101      	movs	r1, #1
 8001422:	430a      	orrs	r2, r1
 8001424:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001426:	4b11      	ldr	r3, [pc, #68]	@ (800146c <HAL_TIM_Encoder_MspInit+0x80>)
 8001428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800142a:	2201      	movs	r2, #1
 800142c:	4013      	ands	r3, r2
 800142e:	60bb      	str	r3, [r7, #8]
 8001430:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001432:	0021      	movs	r1, r4
 8001434:	187b      	adds	r3, r7, r1
 8001436:	22c0      	movs	r2, #192	@ 0xc0
 8001438:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143a:	187b      	adds	r3, r7, r1
 800143c:	2202      	movs	r2, #2
 800143e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001440:	187b      	adds	r3, r7, r1
 8001442:	2200      	movs	r2, #0
 8001444:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001446:	187b      	adds	r3, r7, r1
 8001448:	2200      	movs	r2, #0
 800144a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800144c:	187b      	adds	r3, r7, r1
 800144e:	2202      	movs	r2, #2
 8001450:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001452:	187a      	adds	r2, r7, r1
 8001454:	23a0      	movs	r3, #160	@ 0xa0
 8001456:	05db      	lsls	r3, r3, #23
 8001458:	0011      	movs	r1, r2
 800145a:	0018      	movs	r0, r3
 800145c:	f000 f9f4 	bl	8001848 <HAL_GPIO_Init>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001460:	46c0      	nop			@ (mov r8, r8)
 8001462:	46bd      	mov	sp, r7
 8001464:	b009      	add	sp, #36	@ 0x24
 8001466:	bd90      	pop	{r4, r7, pc}
 8001468:	40000400 	.word	0x40000400
 800146c:	40021000 	.word	0x40021000

08001470 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001470:	b590      	push	{r4, r7, lr}
 8001472:	b089      	sub	sp, #36	@ 0x24
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001478:	240c      	movs	r4, #12
 800147a:	193b      	adds	r3, r7, r4
 800147c:	0018      	movs	r0, r3
 800147e:	2314      	movs	r3, #20
 8001480:	001a      	movs	r2, r3
 8001482:	2100      	movs	r1, #0
 8001484:	f002 fddc 	bl	8004040 <memset>
  if(htim->Instance==TIM2)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	2380      	movs	r3, #128	@ 0x80
 800148e:	05db      	lsls	r3, r3, #23
 8001490:	429a      	cmp	r2, r3
 8001492:	d122      	bne.n	80014da <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001494:	4b13      	ldr	r3, [pc, #76]	@ (80014e4 <HAL_TIM_MspPostInit+0x74>)
 8001496:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001498:	4b12      	ldr	r3, [pc, #72]	@ (80014e4 <HAL_TIM_MspPostInit+0x74>)
 800149a:	2101      	movs	r1, #1
 800149c:	430a      	orrs	r2, r1
 800149e:	62da      	str	r2, [r3, #44]	@ 0x2c
 80014a0:	4b10      	ldr	r3, [pc, #64]	@ (80014e4 <HAL_TIM_MspPostInit+0x74>)
 80014a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014a4:	2201      	movs	r2, #1
 80014a6:	4013      	ands	r3, r2
 80014a8:	60bb      	str	r3, [r7, #8]
 80014aa:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80014ac:	0021      	movs	r1, r4
 80014ae:	187b      	adds	r3, r7, r1
 80014b0:	2220      	movs	r2, #32
 80014b2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b4:	187b      	adds	r3, r7, r1
 80014b6:	2202      	movs	r2, #2
 80014b8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	187b      	adds	r3, r7, r1
 80014bc:	2200      	movs	r2, #0
 80014be:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c0:	187b      	adds	r3, r7, r1
 80014c2:	2200      	movs	r2, #0
 80014c4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 80014c6:	187b      	adds	r3, r7, r1
 80014c8:	2205      	movs	r2, #5
 80014ca:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014cc:	187a      	adds	r2, r7, r1
 80014ce:	23a0      	movs	r3, #160	@ 0xa0
 80014d0:	05db      	lsls	r3, r3, #23
 80014d2:	0011      	movs	r1, r2
 80014d4:	0018      	movs	r0, r3
 80014d6:	f000 f9b7 	bl	8001848 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80014da:	46c0      	nop			@ (mov r8, r8)
 80014dc:	46bd      	mov	sp, r7
 80014de:	b009      	add	sp, #36	@ 0x24
 80014e0:	bd90      	pop	{r4, r7, pc}
 80014e2:	46c0      	nop			@ (mov r8, r8)
 80014e4:	40021000 	.word	0x40021000

080014e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014e8:	b590      	push	{r4, r7, lr}
 80014ea:	b089      	sub	sp, #36	@ 0x24
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f0:	240c      	movs	r4, #12
 80014f2:	193b      	adds	r3, r7, r4
 80014f4:	0018      	movs	r0, r3
 80014f6:	2314      	movs	r3, #20
 80014f8:	001a      	movs	r2, r3
 80014fa:	2100      	movs	r1, #0
 80014fc:	f002 fda0 	bl	8004040 <memset>
  if(huart->Instance==USART2)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a18      	ldr	r2, [pc, #96]	@ (8001568 <HAL_UART_MspInit+0x80>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d129      	bne.n	800155e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800150a:	4b18      	ldr	r3, [pc, #96]	@ (800156c <HAL_UART_MspInit+0x84>)
 800150c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800150e:	4b17      	ldr	r3, [pc, #92]	@ (800156c <HAL_UART_MspInit+0x84>)
 8001510:	2180      	movs	r1, #128	@ 0x80
 8001512:	0289      	lsls	r1, r1, #10
 8001514:	430a      	orrs	r2, r1
 8001516:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001518:	4b14      	ldr	r3, [pc, #80]	@ (800156c <HAL_UART_MspInit+0x84>)
 800151a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800151c:	4b13      	ldr	r3, [pc, #76]	@ (800156c <HAL_UART_MspInit+0x84>)
 800151e:	2101      	movs	r1, #1
 8001520:	430a      	orrs	r2, r1
 8001522:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001524:	4b11      	ldr	r3, [pc, #68]	@ (800156c <HAL_UART_MspInit+0x84>)
 8001526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001528:	2201      	movs	r2, #1
 800152a:	4013      	ands	r3, r2
 800152c:	60bb      	str	r3, [r7, #8]
 800152e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001530:	0021      	movs	r1, r4
 8001532:	187b      	adds	r3, r7, r1
 8001534:	220c      	movs	r2, #12
 8001536:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001538:	187b      	adds	r3, r7, r1
 800153a:	2202      	movs	r2, #2
 800153c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153e:	187b      	adds	r3, r7, r1
 8001540:	2200      	movs	r2, #0
 8001542:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001544:	187b      	adds	r3, r7, r1
 8001546:	2203      	movs	r2, #3
 8001548:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 800154a:	187b      	adds	r3, r7, r1
 800154c:	2204      	movs	r2, #4
 800154e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001550:	187a      	adds	r2, r7, r1
 8001552:	23a0      	movs	r3, #160	@ 0xa0
 8001554:	05db      	lsls	r3, r3, #23
 8001556:	0011      	movs	r1, r2
 8001558:	0018      	movs	r0, r3
 800155a:	f000 f975 	bl	8001848 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800155e:	46c0      	nop			@ (mov r8, r8)
 8001560:	46bd      	mov	sp, r7
 8001562:	b009      	add	sp, #36	@ 0x24
 8001564:	bd90      	pop	{r4, r7, pc}
 8001566:	46c0      	nop			@ (mov r8, r8)
 8001568:	40004400 	.word	0x40004400
 800156c:	40021000 	.word	0x40021000

08001570 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001574:	46c0      	nop			@ (mov r8, r8)
 8001576:	e7fd      	b.n	8001574 <NMI_Handler+0x4>

08001578 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800157c:	46c0      	nop			@ (mov r8, r8)
 800157e:	e7fd      	b.n	800157c <HardFault_Handler+0x4>

08001580 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001584:	46c0      	nop			@ (mov r8, r8)
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}

0800158a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800158a:	b580      	push	{r7, lr}
 800158c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800158e:	46c0      	nop			@ (mov r8, r8)
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}

08001594 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001598:	f000 f886 	bl	80016a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800159c:	46c0      	nop			@ (mov r8, r8)
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015a6:	46c0      	nop			@ (mov r8, r8)
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}

080015ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80015ac:	480d      	ldr	r0, [pc, #52]	@ (80015e4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80015ae:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80015b0:	f7ff fff7 	bl	80015a2 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015b4:	480c      	ldr	r0, [pc, #48]	@ (80015e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80015b6:	490d      	ldr	r1, [pc, #52]	@ (80015ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80015b8:	4a0d      	ldr	r2, [pc, #52]	@ (80015f0 <LoopForever+0xe>)
  movs r3, #0
 80015ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015bc:	e002      	b.n	80015c4 <LoopCopyDataInit>

080015be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015c2:	3304      	adds	r3, #4

080015c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015c8:	d3f9      	bcc.n	80015be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015ca:	4a0a      	ldr	r2, [pc, #40]	@ (80015f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80015cc:	4c0a      	ldr	r4, [pc, #40]	@ (80015f8 <LoopForever+0x16>)
  movs r3, #0
 80015ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015d0:	e001      	b.n	80015d6 <LoopFillZerobss>

080015d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015d4:	3204      	adds	r2, #4

080015d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015d8:	d3fb      	bcc.n	80015d2 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 80015da:	f002 fd39 	bl	8004050 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015de:	f7ff fcf7 	bl	8000fd0 <main>

080015e2 <LoopForever>:

LoopForever:
    b LoopForever
 80015e2:	e7fe      	b.n	80015e2 <LoopForever>
   ldr   r0, =_estack
 80015e4:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80015e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015ec:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80015f0:	080041e8 	.word	0x080041e8
  ldr r2, =_sbss
 80015f4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80015f8:	20000138 	.word	0x20000138

080015fc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015fc:	e7fe      	b.n	80015fc <ADC1_COMP_IRQHandler>
	...

08001600 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001606:	1dfb      	adds	r3, r7, #7
 8001608:	2200      	movs	r2, #0
 800160a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800160c:	4b0b      	ldr	r3, [pc, #44]	@ (800163c <HAL_Init+0x3c>)
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	4b0a      	ldr	r3, [pc, #40]	@ (800163c <HAL_Init+0x3c>)
 8001612:	2140      	movs	r1, #64	@ 0x40
 8001614:	430a      	orrs	r2, r1
 8001616:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001618:	2000      	movs	r0, #0
 800161a:	f000 f811 	bl	8001640 <HAL_InitTick>
 800161e:	1e03      	subs	r3, r0, #0
 8001620:	d003      	beq.n	800162a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001622:	1dfb      	adds	r3, r7, #7
 8001624:	2201      	movs	r2, #1
 8001626:	701a      	strb	r2, [r3, #0]
 8001628:	e001      	b.n	800162e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800162a:	f7ff feb5 	bl	8001398 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800162e:	1dfb      	adds	r3, r7, #7
 8001630:	781b      	ldrb	r3, [r3, #0]
}
 8001632:	0018      	movs	r0, r3
 8001634:	46bd      	mov	sp, r7
 8001636:	b002      	add	sp, #8
 8001638:	bd80      	pop	{r7, pc}
 800163a:	46c0      	nop			@ (mov r8, r8)
 800163c:	40022000 	.word	0x40022000

08001640 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001640:	b590      	push	{r4, r7, lr}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001648:	4b14      	ldr	r3, [pc, #80]	@ (800169c <HAL_InitTick+0x5c>)
 800164a:	681c      	ldr	r4, [r3, #0]
 800164c:	4b14      	ldr	r3, [pc, #80]	@ (80016a0 <HAL_InitTick+0x60>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	0019      	movs	r1, r3
 8001652:	23fa      	movs	r3, #250	@ 0xfa
 8001654:	0098      	lsls	r0, r3, #2
 8001656:	f7fe fd57 	bl	8000108 <__udivsi3>
 800165a:	0003      	movs	r3, r0
 800165c:	0019      	movs	r1, r3
 800165e:	0020      	movs	r0, r4
 8001660:	f7fe fd52 	bl	8000108 <__udivsi3>
 8001664:	0003      	movs	r3, r0
 8001666:	0018      	movs	r0, r3
 8001668:	f000 f8e1 	bl	800182e <HAL_SYSTICK_Config>
 800166c:	1e03      	subs	r3, r0, #0
 800166e:	d001      	beq.n	8001674 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	e00f      	b.n	8001694 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2b03      	cmp	r3, #3
 8001678:	d80b      	bhi.n	8001692 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800167a:	6879      	ldr	r1, [r7, #4]
 800167c:	2301      	movs	r3, #1
 800167e:	425b      	negs	r3, r3
 8001680:	2200      	movs	r2, #0
 8001682:	0018      	movs	r0, r3
 8001684:	f000 f8be 	bl	8001804 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001688:	4b06      	ldr	r3, [pc, #24]	@ (80016a4 <HAL_InitTick+0x64>)
 800168a:	687a      	ldr	r2, [r7, #4]
 800168c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800168e:	2300      	movs	r3, #0
 8001690:	e000      	b.n	8001694 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
}
 8001694:	0018      	movs	r0, r3
 8001696:	46bd      	mov	sp, r7
 8001698:	b003      	add	sp, #12
 800169a:	bd90      	pop	{r4, r7, pc}
 800169c:	20000000 	.word	0x20000000
 80016a0:	20000008 	.word	0x20000008
 80016a4:	20000004 	.word	0x20000004

080016a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016ac:	4b05      	ldr	r3, [pc, #20]	@ (80016c4 <HAL_IncTick+0x1c>)
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	001a      	movs	r2, r3
 80016b2:	4b05      	ldr	r3, [pc, #20]	@ (80016c8 <HAL_IncTick+0x20>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	18d2      	adds	r2, r2, r3
 80016b8:	4b03      	ldr	r3, [pc, #12]	@ (80016c8 <HAL_IncTick+0x20>)
 80016ba:	601a      	str	r2, [r3, #0]
}
 80016bc:	46c0      	nop			@ (mov r8, r8)
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	46c0      	nop			@ (mov r8, r8)
 80016c4:	20000008 	.word	0x20000008
 80016c8:	20000130 	.word	0x20000130

080016cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  return uwTick;
 80016d0:	4b02      	ldr	r3, [pc, #8]	@ (80016dc <HAL_GetTick+0x10>)
 80016d2:	681b      	ldr	r3, [r3, #0]
}
 80016d4:	0018      	movs	r0, r3
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	46c0      	nop			@ (mov r8, r8)
 80016dc:	20000130 	.word	0x20000130

080016e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016e0:	b590      	push	{r4, r7, lr}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	0002      	movs	r2, r0
 80016e8:	6039      	str	r1, [r7, #0]
 80016ea:	1dfb      	adds	r3, r7, #7
 80016ec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80016ee:	1dfb      	adds	r3, r7, #7
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	2b7f      	cmp	r3, #127	@ 0x7f
 80016f4:	d828      	bhi.n	8001748 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016f6:	4a2f      	ldr	r2, [pc, #188]	@ (80017b4 <__NVIC_SetPriority+0xd4>)
 80016f8:	1dfb      	adds	r3, r7, #7
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	b25b      	sxtb	r3, r3
 80016fe:	089b      	lsrs	r3, r3, #2
 8001700:	33c0      	adds	r3, #192	@ 0xc0
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	589b      	ldr	r3, [r3, r2]
 8001706:	1dfa      	adds	r2, r7, #7
 8001708:	7812      	ldrb	r2, [r2, #0]
 800170a:	0011      	movs	r1, r2
 800170c:	2203      	movs	r2, #3
 800170e:	400a      	ands	r2, r1
 8001710:	00d2      	lsls	r2, r2, #3
 8001712:	21ff      	movs	r1, #255	@ 0xff
 8001714:	4091      	lsls	r1, r2
 8001716:	000a      	movs	r2, r1
 8001718:	43d2      	mvns	r2, r2
 800171a:	401a      	ands	r2, r3
 800171c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	019b      	lsls	r3, r3, #6
 8001722:	22ff      	movs	r2, #255	@ 0xff
 8001724:	401a      	ands	r2, r3
 8001726:	1dfb      	adds	r3, r7, #7
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	0018      	movs	r0, r3
 800172c:	2303      	movs	r3, #3
 800172e:	4003      	ands	r3, r0
 8001730:	00db      	lsls	r3, r3, #3
 8001732:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001734:	481f      	ldr	r0, [pc, #124]	@ (80017b4 <__NVIC_SetPriority+0xd4>)
 8001736:	1dfb      	adds	r3, r7, #7
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	b25b      	sxtb	r3, r3
 800173c:	089b      	lsrs	r3, r3, #2
 800173e:	430a      	orrs	r2, r1
 8001740:	33c0      	adds	r3, #192	@ 0xc0
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001746:	e031      	b.n	80017ac <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001748:	4a1b      	ldr	r2, [pc, #108]	@ (80017b8 <__NVIC_SetPriority+0xd8>)
 800174a:	1dfb      	adds	r3, r7, #7
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	0019      	movs	r1, r3
 8001750:	230f      	movs	r3, #15
 8001752:	400b      	ands	r3, r1
 8001754:	3b08      	subs	r3, #8
 8001756:	089b      	lsrs	r3, r3, #2
 8001758:	3306      	adds	r3, #6
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	18d3      	adds	r3, r2, r3
 800175e:	3304      	adds	r3, #4
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	1dfa      	adds	r2, r7, #7
 8001764:	7812      	ldrb	r2, [r2, #0]
 8001766:	0011      	movs	r1, r2
 8001768:	2203      	movs	r2, #3
 800176a:	400a      	ands	r2, r1
 800176c:	00d2      	lsls	r2, r2, #3
 800176e:	21ff      	movs	r1, #255	@ 0xff
 8001770:	4091      	lsls	r1, r2
 8001772:	000a      	movs	r2, r1
 8001774:	43d2      	mvns	r2, r2
 8001776:	401a      	ands	r2, r3
 8001778:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	019b      	lsls	r3, r3, #6
 800177e:	22ff      	movs	r2, #255	@ 0xff
 8001780:	401a      	ands	r2, r3
 8001782:	1dfb      	adds	r3, r7, #7
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	0018      	movs	r0, r3
 8001788:	2303      	movs	r3, #3
 800178a:	4003      	ands	r3, r0
 800178c:	00db      	lsls	r3, r3, #3
 800178e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001790:	4809      	ldr	r0, [pc, #36]	@ (80017b8 <__NVIC_SetPriority+0xd8>)
 8001792:	1dfb      	adds	r3, r7, #7
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	001c      	movs	r4, r3
 8001798:	230f      	movs	r3, #15
 800179a:	4023      	ands	r3, r4
 800179c:	3b08      	subs	r3, #8
 800179e:	089b      	lsrs	r3, r3, #2
 80017a0:	430a      	orrs	r2, r1
 80017a2:	3306      	adds	r3, #6
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	18c3      	adds	r3, r0, r3
 80017a8:	3304      	adds	r3, #4
 80017aa:	601a      	str	r2, [r3, #0]
}
 80017ac:	46c0      	nop			@ (mov r8, r8)
 80017ae:	46bd      	mov	sp, r7
 80017b0:	b003      	add	sp, #12
 80017b2:	bd90      	pop	{r4, r7, pc}
 80017b4:	e000e100 	.word	0xe000e100
 80017b8:	e000ed00 	.word	0xe000ed00

080017bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	1e5a      	subs	r2, r3, #1
 80017c8:	2380      	movs	r3, #128	@ 0x80
 80017ca:	045b      	lsls	r3, r3, #17
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d301      	bcc.n	80017d4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017d0:	2301      	movs	r3, #1
 80017d2:	e010      	b.n	80017f6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001800 <SysTick_Config+0x44>)
 80017d6:	687a      	ldr	r2, [r7, #4]
 80017d8:	3a01      	subs	r2, #1
 80017da:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017dc:	2301      	movs	r3, #1
 80017de:	425b      	negs	r3, r3
 80017e0:	2103      	movs	r1, #3
 80017e2:	0018      	movs	r0, r3
 80017e4:	f7ff ff7c 	bl	80016e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017e8:	4b05      	ldr	r3, [pc, #20]	@ (8001800 <SysTick_Config+0x44>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017ee:	4b04      	ldr	r3, [pc, #16]	@ (8001800 <SysTick_Config+0x44>)
 80017f0:	2207      	movs	r2, #7
 80017f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017f4:	2300      	movs	r3, #0
}
 80017f6:	0018      	movs	r0, r3
 80017f8:	46bd      	mov	sp, r7
 80017fa:	b002      	add	sp, #8
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	46c0      	nop			@ (mov r8, r8)
 8001800:	e000e010 	.word	0xe000e010

08001804 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	60b9      	str	r1, [r7, #8]
 800180c:	607a      	str	r2, [r7, #4]
 800180e:	210f      	movs	r1, #15
 8001810:	187b      	adds	r3, r7, r1
 8001812:	1c02      	adds	r2, r0, #0
 8001814:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001816:	68ba      	ldr	r2, [r7, #8]
 8001818:	187b      	adds	r3, r7, r1
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	b25b      	sxtb	r3, r3
 800181e:	0011      	movs	r1, r2
 8001820:	0018      	movs	r0, r3
 8001822:	f7ff ff5d 	bl	80016e0 <__NVIC_SetPriority>
}
 8001826:	46c0      	nop			@ (mov r8, r8)
 8001828:	46bd      	mov	sp, r7
 800182a:	b004      	add	sp, #16
 800182c:	bd80      	pop	{r7, pc}

0800182e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	b082      	sub	sp, #8
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	0018      	movs	r0, r3
 800183a:	f7ff ffbf 	bl	80017bc <SysTick_Config>
 800183e:	0003      	movs	r3, r0
}
 8001840:	0018      	movs	r0, r3
 8001842:	46bd      	mov	sp, r7
 8001844:	b002      	add	sp, #8
 8001846:	bd80      	pop	{r7, pc}

08001848 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001852:	2300      	movs	r3, #0
 8001854:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001856:	2300      	movs	r3, #0
 8001858:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800185a:	2300      	movs	r3, #0
 800185c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800185e:	e155      	b.n	8001b0c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2101      	movs	r1, #1
 8001866:	697a      	ldr	r2, [r7, #20]
 8001868:	4091      	lsls	r1, r2
 800186a:	000a      	movs	r2, r1
 800186c:	4013      	ands	r3, r2
 800186e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d100      	bne.n	8001878 <HAL_GPIO_Init+0x30>
 8001876:	e146      	b.n	8001b06 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	2203      	movs	r2, #3
 800187e:	4013      	ands	r3, r2
 8001880:	2b01      	cmp	r3, #1
 8001882:	d005      	beq.n	8001890 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	2203      	movs	r2, #3
 800188a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800188c:	2b02      	cmp	r3, #2
 800188e:	d130      	bne.n	80018f2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	2203      	movs	r2, #3
 800189c:	409a      	lsls	r2, r3
 800189e:	0013      	movs	r3, r2
 80018a0:	43da      	mvns	r2, r3
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	4013      	ands	r3, r2
 80018a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	68da      	ldr	r2, [r3, #12]
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	409a      	lsls	r2, r3
 80018b2:	0013      	movs	r3, r2
 80018b4:	693a      	ldr	r2, [r7, #16]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018c6:	2201      	movs	r2, #1
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	409a      	lsls	r2, r3
 80018cc:	0013      	movs	r3, r2
 80018ce:	43da      	mvns	r2, r3
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	4013      	ands	r3, r2
 80018d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	091b      	lsrs	r3, r3, #4
 80018dc:	2201      	movs	r2, #1
 80018de:	401a      	ands	r2, r3
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	409a      	lsls	r2, r3
 80018e4:	0013      	movs	r3, r2
 80018e6:	693a      	ldr	r2, [r7, #16]
 80018e8:	4313      	orrs	r3, r2
 80018ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	693a      	ldr	r2, [r7, #16]
 80018f0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	2203      	movs	r2, #3
 80018f8:	4013      	ands	r3, r2
 80018fa:	2b03      	cmp	r3, #3
 80018fc:	d017      	beq.n	800192e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	68db      	ldr	r3, [r3, #12]
 8001902:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	2203      	movs	r2, #3
 800190a:	409a      	lsls	r2, r3
 800190c:	0013      	movs	r3, r2
 800190e:	43da      	mvns	r2, r3
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	4013      	ands	r3, r2
 8001914:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	689a      	ldr	r2, [r3, #8]
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	005b      	lsls	r3, r3, #1
 800191e:	409a      	lsls	r2, r3
 8001920:	0013      	movs	r3, r2
 8001922:	693a      	ldr	r2, [r7, #16]
 8001924:	4313      	orrs	r3, r2
 8001926:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	693a      	ldr	r2, [r7, #16]
 800192c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	2203      	movs	r2, #3
 8001934:	4013      	ands	r3, r2
 8001936:	2b02      	cmp	r3, #2
 8001938:	d123      	bne.n	8001982 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	08da      	lsrs	r2, r3, #3
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	3208      	adds	r2, #8
 8001942:	0092      	lsls	r2, r2, #2
 8001944:	58d3      	ldr	r3, [r2, r3]
 8001946:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	2207      	movs	r2, #7
 800194c:	4013      	ands	r3, r2
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	220f      	movs	r2, #15
 8001952:	409a      	lsls	r2, r3
 8001954:	0013      	movs	r3, r2
 8001956:	43da      	mvns	r2, r3
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	4013      	ands	r3, r2
 800195c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	691a      	ldr	r2, [r3, #16]
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	2107      	movs	r1, #7
 8001966:	400b      	ands	r3, r1
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	409a      	lsls	r2, r3
 800196c:	0013      	movs	r3, r2
 800196e:	693a      	ldr	r2, [r7, #16]
 8001970:	4313      	orrs	r3, r2
 8001972:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	08da      	lsrs	r2, r3, #3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	3208      	adds	r2, #8
 800197c:	0092      	lsls	r2, r2, #2
 800197e:	6939      	ldr	r1, [r7, #16]
 8001980:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	2203      	movs	r2, #3
 800198e:	409a      	lsls	r2, r3
 8001990:	0013      	movs	r3, r2
 8001992:	43da      	mvns	r2, r3
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	4013      	ands	r3, r2
 8001998:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	2203      	movs	r2, #3
 80019a0:	401a      	ands	r2, r3
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	005b      	lsls	r3, r3, #1
 80019a6:	409a      	lsls	r2, r3
 80019a8:	0013      	movs	r3, r2
 80019aa:	693a      	ldr	r2, [r7, #16]
 80019ac:	4313      	orrs	r3, r2
 80019ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	693a      	ldr	r2, [r7, #16]
 80019b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	685a      	ldr	r2, [r3, #4]
 80019ba:	23c0      	movs	r3, #192	@ 0xc0
 80019bc:	029b      	lsls	r3, r3, #10
 80019be:	4013      	ands	r3, r2
 80019c0:	d100      	bne.n	80019c4 <HAL_GPIO_Init+0x17c>
 80019c2:	e0a0      	b.n	8001b06 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019c4:	4b57      	ldr	r3, [pc, #348]	@ (8001b24 <HAL_GPIO_Init+0x2dc>)
 80019c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80019c8:	4b56      	ldr	r3, [pc, #344]	@ (8001b24 <HAL_GPIO_Init+0x2dc>)
 80019ca:	2101      	movs	r1, #1
 80019cc:	430a      	orrs	r2, r1
 80019ce:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80019d0:	4a55      	ldr	r2, [pc, #340]	@ (8001b28 <HAL_GPIO_Init+0x2e0>)
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	089b      	lsrs	r3, r3, #2
 80019d6:	3302      	adds	r3, #2
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	589b      	ldr	r3, [r3, r2]
 80019dc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	2203      	movs	r2, #3
 80019e2:	4013      	ands	r3, r2
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	220f      	movs	r2, #15
 80019e8:	409a      	lsls	r2, r3
 80019ea:	0013      	movs	r3, r2
 80019ec:	43da      	mvns	r2, r3
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	4013      	ands	r3, r2
 80019f2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80019f4:	687a      	ldr	r2, [r7, #4]
 80019f6:	23a0      	movs	r3, #160	@ 0xa0
 80019f8:	05db      	lsls	r3, r3, #23
 80019fa:	429a      	cmp	r2, r3
 80019fc:	d01f      	beq.n	8001a3e <HAL_GPIO_Init+0x1f6>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4a4a      	ldr	r2, [pc, #296]	@ (8001b2c <HAL_GPIO_Init+0x2e4>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d019      	beq.n	8001a3a <HAL_GPIO_Init+0x1f2>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	4a49      	ldr	r2, [pc, #292]	@ (8001b30 <HAL_GPIO_Init+0x2e8>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d013      	beq.n	8001a36 <HAL_GPIO_Init+0x1ee>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4a48      	ldr	r2, [pc, #288]	@ (8001b34 <HAL_GPIO_Init+0x2ec>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d00d      	beq.n	8001a32 <HAL_GPIO_Init+0x1ea>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4a47      	ldr	r2, [pc, #284]	@ (8001b38 <HAL_GPIO_Init+0x2f0>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d007      	beq.n	8001a2e <HAL_GPIO_Init+0x1e6>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4a46      	ldr	r2, [pc, #280]	@ (8001b3c <HAL_GPIO_Init+0x2f4>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d101      	bne.n	8001a2a <HAL_GPIO_Init+0x1e2>
 8001a26:	2305      	movs	r3, #5
 8001a28:	e00a      	b.n	8001a40 <HAL_GPIO_Init+0x1f8>
 8001a2a:	2306      	movs	r3, #6
 8001a2c:	e008      	b.n	8001a40 <HAL_GPIO_Init+0x1f8>
 8001a2e:	2304      	movs	r3, #4
 8001a30:	e006      	b.n	8001a40 <HAL_GPIO_Init+0x1f8>
 8001a32:	2303      	movs	r3, #3
 8001a34:	e004      	b.n	8001a40 <HAL_GPIO_Init+0x1f8>
 8001a36:	2302      	movs	r3, #2
 8001a38:	e002      	b.n	8001a40 <HAL_GPIO_Init+0x1f8>
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e000      	b.n	8001a40 <HAL_GPIO_Init+0x1f8>
 8001a3e:	2300      	movs	r3, #0
 8001a40:	697a      	ldr	r2, [r7, #20]
 8001a42:	2103      	movs	r1, #3
 8001a44:	400a      	ands	r2, r1
 8001a46:	0092      	lsls	r2, r2, #2
 8001a48:	4093      	lsls	r3, r2
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a50:	4935      	ldr	r1, [pc, #212]	@ (8001b28 <HAL_GPIO_Init+0x2e0>)
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	089b      	lsrs	r3, r3, #2
 8001a56:	3302      	adds	r3, #2
 8001a58:	009b      	lsls	r3, r3, #2
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a5e:	4b38      	ldr	r3, [pc, #224]	@ (8001b40 <HAL_GPIO_Init+0x2f8>)
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	43da      	mvns	r2, r3
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	685a      	ldr	r2, [r3, #4]
 8001a72:	2380      	movs	r3, #128	@ 0x80
 8001a74:	035b      	lsls	r3, r3, #13
 8001a76:	4013      	ands	r3, r2
 8001a78:	d003      	beq.n	8001a82 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001a82:	4b2f      	ldr	r3, [pc, #188]	@ (8001b40 <HAL_GPIO_Init+0x2f8>)
 8001a84:	693a      	ldr	r2, [r7, #16]
 8001a86:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001a88:	4b2d      	ldr	r3, [pc, #180]	@ (8001b40 <HAL_GPIO_Init+0x2f8>)
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	43da      	mvns	r2, r3
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	4013      	ands	r3, r2
 8001a96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685a      	ldr	r2, [r3, #4]
 8001a9c:	2380      	movs	r3, #128	@ 0x80
 8001a9e:	039b      	lsls	r3, r3, #14
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	d003      	beq.n	8001aac <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001aa4:	693a      	ldr	r2, [r7, #16]
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001aac:	4b24      	ldr	r3, [pc, #144]	@ (8001b40 <HAL_GPIO_Init+0x2f8>)
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001ab2:	4b23      	ldr	r3, [pc, #140]	@ (8001b40 <HAL_GPIO_Init+0x2f8>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	43da      	mvns	r2, r3
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	4013      	ands	r3, r2
 8001ac0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	685a      	ldr	r2, [r3, #4]
 8001ac6:	2380      	movs	r3, #128	@ 0x80
 8001ac8:	029b      	lsls	r3, r3, #10
 8001aca:	4013      	ands	r3, r2
 8001acc:	d003      	beq.n	8001ad6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001ace:	693a      	ldr	r2, [r7, #16]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001ad6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b40 <HAL_GPIO_Init+0x2f8>)
 8001ad8:	693a      	ldr	r2, [r7, #16]
 8001ada:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001adc:	4b18      	ldr	r3, [pc, #96]	@ (8001b40 <HAL_GPIO_Init+0x2f8>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	43da      	mvns	r2, r3
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	4013      	ands	r3, r2
 8001aea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	685a      	ldr	r2, [r3, #4]
 8001af0:	2380      	movs	r3, #128	@ 0x80
 8001af2:	025b      	lsls	r3, r3, #9
 8001af4:	4013      	ands	r3, r2
 8001af6:	d003      	beq.n	8001b00 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001af8:	693a      	ldr	r2, [r7, #16]
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	4313      	orrs	r3, r2
 8001afe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001b00:	4b0f      	ldr	r3, [pc, #60]	@ (8001b40 <HAL_GPIO_Init+0x2f8>)
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	3301      	adds	r3, #1
 8001b0a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	40da      	lsrs	r2, r3
 8001b14:	1e13      	subs	r3, r2, #0
 8001b16:	d000      	beq.n	8001b1a <HAL_GPIO_Init+0x2d2>
 8001b18:	e6a2      	b.n	8001860 <HAL_GPIO_Init+0x18>
  }
}
 8001b1a:	46c0      	nop			@ (mov r8, r8)
 8001b1c:	46c0      	nop			@ (mov r8, r8)
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	b006      	add	sp, #24
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	40021000 	.word	0x40021000
 8001b28:	40010000 	.word	0x40010000
 8001b2c:	50000400 	.word	0x50000400
 8001b30:	50000800 	.word	0x50000800
 8001b34:	50000c00 	.word	0x50000c00
 8001b38:	50001000 	.word	0x50001000
 8001b3c:	50001c00 	.word	0x50001c00
 8001b40:	40010400 	.word	0x40010400

08001b44 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	0008      	movs	r0, r1
 8001b4e:	0011      	movs	r1, r2
 8001b50:	1cbb      	adds	r3, r7, #2
 8001b52:	1c02      	adds	r2, r0, #0
 8001b54:	801a      	strh	r2, [r3, #0]
 8001b56:	1c7b      	adds	r3, r7, #1
 8001b58:	1c0a      	adds	r2, r1, #0
 8001b5a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b5c:	1c7b      	adds	r3, r7, #1
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d004      	beq.n	8001b6e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b64:	1cbb      	adds	r3, r7, #2
 8001b66:	881a      	ldrh	r2, [r3, #0]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001b6c:	e003      	b.n	8001b76 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001b6e:	1cbb      	adds	r3, r7, #2
 8001b70:	881a      	ldrh	r2, [r3, #0]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001b76:	46c0      	nop			@ (mov r8, r8)
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	b002      	add	sp, #8
 8001b7c:	bd80      	pop	{r7, pc}
	...

08001b80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b80:	b5b0      	push	{r4, r5, r7, lr}
 8001b82:	b08a      	sub	sp, #40	@ 0x28
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d102      	bne.n	8001b94 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	f000 fbbf 	bl	8002312 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b94:	4bc9      	ldr	r3, [pc, #804]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001b96:	68db      	ldr	r3, [r3, #12]
 8001b98:	220c      	movs	r2, #12
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b9e:	4bc7      	ldr	r3, [pc, #796]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001ba0:	68da      	ldr	r2, [r3, #12]
 8001ba2:	2380      	movs	r3, #128	@ 0x80
 8001ba4:	025b      	lsls	r3, r3, #9
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	d100      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x36>
 8001bb4:	e07e      	b.n	8001cb4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	2b08      	cmp	r3, #8
 8001bba:	d007      	beq.n	8001bcc <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	2b0c      	cmp	r3, #12
 8001bc0:	d112      	bne.n	8001be8 <HAL_RCC_OscConfig+0x68>
 8001bc2:	69ba      	ldr	r2, [r7, #24]
 8001bc4:	2380      	movs	r3, #128	@ 0x80
 8001bc6:	025b      	lsls	r3, r3, #9
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d10d      	bne.n	8001be8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bcc:	4bbb      	ldr	r3, [pc, #748]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	2380      	movs	r3, #128	@ 0x80
 8001bd2:	029b      	lsls	r3, r3, #10
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	d100      	bne.n	8001bda <HAL_RCC_OscConfig+0x5a>
 8001bd8:	e06b      	b.n	8001cb2 <HAL_RCC_OscConfig+0x132>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d167      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	f000 fb95 	bl	8002312 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	685a      	ldr	r2, [r3, #4]
 8001bec:	2380      	movs	r3, #128	@ 0x80
 8001bee:	025b      	lsls	r3, r3, #9
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d107      	bne.n	8001c04 <HAL_RCC_OscConfig+0x84>
 8001bf4:	4bb1      	ldr	r3, [pc, #708]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	4bb0      	ldr	r3, [pc, #704]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001bfa:	2180      	movs	r1, #128	@ 0x80
 8001bfc:	0249      	lsls	r1, r1, #9
 8001bfe:	430a      	orrs	r2, r1
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	e027      	b.n	8001c54 <HAL_RCC_OscConfig+0xd4>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	685a      	ldr	r2, [r3, #4]
 8001c08:	23a0      	movs	r3, #160	@ 0xa0
 8001c0a:	02db      	lsls	r3, r3, #11
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d10e      	bne.n	8001c2e <HAL_RCC_OscConfig+0xae>
 8001c10:	4baa      	ldr	r3, [pc, #680]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	4ba9      	ldr	r3, [pc, #676]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001c16:	2180      	movs	r1, #128	@ 0x80
 8001c18:	02c9      	lsls	r1, r1, #11
 8001c1a:	430a      	orrs	r2, r1
 8001c1c:	601a      	str	r2, [r3, #0]
 8001c1e:	4ba7      	ldr	r3, [pc, #668]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	4ba6      	ldr	r3, [pc, #664]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001c24:	2180      	movs	r1, #128	@ 0x80
 8001c26:	0249      	lsls	r1, r1, #9
 8001c28:	430a      	orrs	r2, r1
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	e012      	b.n	8001c54 <HAL_RCC_OscConfig+0xd4>
 8001c2e:	4ba3      	ldr	r3, [pc, #652]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	4ba2      	ldr	r3, [pc, #648]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001c34:	49a2      	ldr	r1, [pc, #648]	@ (8001ec0 <HAL_RCC_OscConfig+0x340>)
 8001c36:	400a      	ands	r2, r1
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	4ba0      	ldr	r3, [pc, #640]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	2380      	movs	r3, #128	@ 0x80
 8001c40:	025b      	lsls	r3, r3, #9
 8001c42:	4013      	ands	r3, r2
 8001c44:	60fb      	str	r3, [r7, #12]
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	4b9c      	ldr	r3, [pc, #624]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	4b9b      	ldr	r3, [pc, #620]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001c4e:	499d      	ldr	r1, [pc, #628]	@ (8001ec4 <HAL_RCC_OscConfig+0x344>)
 8001c50:	400a      	ands	r2, r1
 8001c52:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d015      	beq.n	8001c88 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5c:	f7ff fd36 	bl	80016cc <HAL_GetTick>
 8001c60:	0003      	movs	r3, r0
 8001c62:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c64:	e009      	b.n	8001c7a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c66:	f7ff fd31 	bl	80016cc <HAL_GetTick>
 8001c6a:	0002      	movs	r2, r0
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	2b64      	cmp	r3, #100	@ 0x64
 8001c72:	d902      	bls.n	8001c7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	f000 fb4c 	bl	8002312 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c7a:	4b90      	ldr	r3, [pc, #576]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	2380      	movs	r3, #128	@ 0x80
 8001c80:	029b      	lsls	r3, r3, #10
 8001c82:	4013      	ands	r3, r2
 8001c84:	d0ef      	beq.n	8001c66 <HAL_RCC_OscConfig+0xe6>
 8001c86:	e015      	b.n	8001cb4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c88:	f7ff fd20 	bl	80016cc <HAL_GetTick>
 8001c8c:	0003      	movs	r3, r0
 8001c8e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c90:	e008      	b.n	8001ca4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c92:	f7ff fd1b 	bl	80016cc <HAL_GetTick>
 8001c96:	0002      	movs	r2, r0
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	2b64      	cmp	r3, #100	@ 0x64
 8001c9e:	d901      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e336      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001ca4:	4b85      	ldr	r3, [pc, #532]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	2380      	movs	r3, #128	@ 0x80
 8001caa:	029b      	lsls	r3, r3, #10
 8001cac:	4013      	ands	r3, r2
 8001cae:	d1f0      	bne.n	8001c92 <HAL_RCC_OscConfig+0x112>
 8001cb0:	e000      	b.n	8001cb4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cb2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2202      	movs	r2, #2
 8001cba:	4013      	ands	r3, r2
 8001cbc:	d100      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x140>
 8001cbe:	e099      	b.n	8001df4 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc8:	2220      	movs	r2, #32
 8001cca:	4013      	ands	r3, r2
 8001ccc:	d009      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001cce:	4b7b      	ldr	r3, [pc, #492]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	4b7a      	ldr	r3, [pc, #488]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001cd4:	2120      	movs	r1, #32
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cdc:	2220      	movs	r2, #32
 8001cde:	4393      	bics	r3, r2
 8001ce0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	2b04      	cmp	r3, #4
 8001ce6:	d005      	beq.n	8001cf4 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001ce8:	69fb      	ldr	r3, [r7, #28]
 8001cea:	2b0c      	cmp	r3, #12
 8001cec:	d13e      	bne.n	8001d6c <HAL_RCC_OscConfig+0x1ec>
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d13b      	bne.n	8001d6c <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001cf4:	4b71      	ldr	r3, [pc, #452]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2204      	movs	r2, #4
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	d004      	beq.n	8001d08 <HAL_RCC_OscConfig+0x188>
 8001cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d101      	bne.n	8001d08 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e304      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d08:	4b6c      	ldr	r3, [pc, #432]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	4a6e      	ldr	r2, [pc, #440]	@ (8001ec8 <HAL_RCC_OscConfig+0x348>)
 8001d0e:	4013      	ands	r3, r2
 8001d10:	0019      	movs	r1, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	691b      	ldr	r3, [r3, #16]
 8001d16:	021a      	lsls	r2, r3, #8
 8001d18:	4b68      	ldr	r3, [pc, #416]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001d1a:	430a      	orrs	r2, r1
 8001d1c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001d1e:	4b67      	ldr	r3, [pc, #412]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	2209      	movs	r2, #9
 8001d24:	4393      	bics	r3, r2
 8001d26:	0019      	movs	r1, r3
 8001d28:	4b64      	ldr	r3, [pc, #400]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001d2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d30:	f000 fc42 	bl	80025b8 <HAL_RCC_GetSysClockFreq>
 8001d34:	0001      	movs	r1, r0
 8001d36:	4b61      	ldr	r3, [pc, #388]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	091b      	lsrs	r3, r3, #4
 8001d3c:	220f      	movs	r2, #15
 8001d3e:	4013      	ands	r3, r2
 8001d40:	4a62      	ldr	r2, [pc, #392]	@ (8001ecc <HAL_RCC_OscConfig+0x34c>)
 8001d42:	5cd3      	ldrb	r3, [r2, r3]
 8001d44:	000a      	movs	r2, r1
 8001d46:	40da      	lsrs	r2, r3
 8001d48:	4b61      	ldr	r3, [pc, #388]	@ (8001ed0 <HAL_RCC_OscConfig+0x350>)
 8001d4a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001d4c:	4b61      	ldr	r3, [pc, #388]	@ (8001ed4 <HAL_RCC_OscConfig+0x354>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2513      	movs	r5, #19
 8001d52:	197c      	adds	r4, r7, r5
 8001d54:	0018      	movs	r0, r3
 8001d56:	f7ff fc73 	bl	8001640 <HAL_InitTick>
 8001d5a:	0003      	movs	r3, r0
 8001d5c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001d5e:	197b      	adds	r3, r7, r5
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d046      	beq.n	8001df4 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8001d66:	197b      	adds	r3, r7, r5
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	e2d2      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d027      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001d72:	4b52      	ldr	r3, [pc, #328]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2209      	movs	r2, #9
 8001d78:	4393      	bics	r3, r2
 8001d7a:	0019      	movs	r1, r3
 8001d7c:	4b4f      	ldr	r3, [pc, #316]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001d7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d80:	430a      	orrs	r2, r1
 8001d82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d84:	f7ff fca2 	bl	80016cc <HAL_GetTick>
 8001d88:	0003      	movs	r3, r0
 8001d8a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d8c:	e008      	b.n	8001da0 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d8e:	f7ff fc9d 	bl	80016cc <HAL_GetTick>
 8001d92:	0002      	movs	r2, r0
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	2b02      	cmp	r3, #2
 8001d9a:	d901      	bls.n	8001da0 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	e2b8      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001da0:	4b46      	ldr	r3, [pc, #280]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	2204      	movs	r2, #4
 8001da6:	4013      	ands	r3, r2
 8001da8:	d0f1      	beq.n	8001d8e <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001daa:	4b44      	ldr	r3, [pc, #272]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	4a46      	ldr	r2, [pc, #280]	@ (8001ec8 <HAL_RCC_OscConfig+0x348>)
 8001db0:	4013      	ands	r3, r2
 8001db2:	0019      	movs	r1, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	691b      	ldr	r3, [r3, #16]
 8001db8:	021a      	lsls	r2, r3, #8
 8001dba:	4b40      	ldr	r3, [pc, #256]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001dbc:	430a      	orrs	r2, r1
 8001dbe:	605a      	str	r2, [r3, #4]
 8001dc0:	e018      	b.n	8001df4 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dc2:	4b3e      	ldr	r3, [pc, #248]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	4b3d      	ldr	r3, [pc, #244]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001dc8:	2101      	movs	r1, #1
 8001dca:	438a      	bics	r2, r1
 8001dcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dce:	f7ff fc7d 	bl	80016cc <HAL_GetTick>
 8001dd2:	0003      	movs	r3, r0
 8001dd4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001dd6:	e008      	b.n	8001dea <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dd8:	f7ff fc78 	bl	80016cc <HAL_GetTick>
 8001ddc:	0002      	movs	r2, r0
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d901      	bls.n	8001dea <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e293      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001dea:	4b34      	ldr	r3, [pc, #208]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2204      	movs	r2, #4
 8001df0:	4013      	ands	r3, r2
 8001df2:	d1f1      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	2210      	movs	r2, #16
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	d100      	bne.n	8001e00 <HAL_RCC_OscConfig+0x280>
 8001dfe:	e0a2      	b.n	8001f46 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d140      	bne.n	8001e88 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e06:	4b2d      	ldr	r3, [pc, #180]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	2380      	movs	r3, #128	@ 0x80
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	4013      	ands	r3, r2
 8001e10:	d005      	beq.n	8001e1e <HAL_RCC_OscConfig+0x29e>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	69db      	ldr	r3, [r3, #28]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d101      	bne.n	8001e1e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e279      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e1e:	4b27      	ldr	r3, [pc, #156]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	4a2d      	ldr	r2, [pc, #180]	@ (8001ed8 <HAL_RCC_OscConfig+0x358>)
 8001e24:	4013      	ands	r3, r2
 8001e26:	0019      	movs	r1, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e2c:	4b23      	ldr	r3, [pc, #140]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001e2e:	430a      	orrs	r2, r1
 8001e30:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e32:	4b22      	ldr	r3, [pc, #136]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	021b      	lsls	r3, r3, #8
 8001e38:	0a19      	lsrs	r1, r3, #8
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6a1b      	ldr	r3, [r3, #32]
 8001e3e:	061a      	lsls	r2, r3, #24
 8001e40:	4b1e      	ldr	r3, [pc, #120]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001e42:	430a      	orrs	r2, r1
 8001e44:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e4a:	0b5b      	lsrs	r3, r3, #13
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	2280      	movs	r2, #128	@ 0x80
 8001e50:	0212      	lsls	r2, r2, #8
 8001e52:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001e54:	4b19      	ldr	r3, [pc, #100]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	091b      	lsrs	r3, r3, #4
 8001e5a:	210f      	movs	r1, #15
 8001e5c:	400b      	ands	r3, r1
 8001e5e:	491b      	ldr	r1, [pc, #108]	@ (8001ecc <HAL_RCC_OscConfig+0x34c>)
 8001e60:	5ccb      	ldrb	r3, [r1, r3]
 8001e62:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001e64:	4b1a      	ldr	r3, [pc, #104]	@ (8001ed0 <HAL_RCC_OscConfig+0x350>)
 8001e66:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001e68:	4b1a      	ldr	r3, [pc, #104]	@ (8001ed4 <HAL_RCC_OscConfig+0x354>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2513      	movs	r5, #19
 8001e6e:	197c      	adds	r4, r7, r5
 8001e70:	0018      	movs	r0, r3
 8001e72:	f7ff fbe5 	bl	8001640 <HAL_InitTick>
 8001e76:	0003      	movs	r3, r0
 8001e78:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001e7a:	197b      	adds	r3, r7, r5
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d061      	beq.n	8001f46 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8001e82:	197b      	adds	r3, r7, r5
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	e244      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	69db      	ldr	r3, [r3, #28]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d040      	beq.n	8001f12 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001e90:	4b0a      	ldr	r3, [pc, #40]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	4b09      	ldr	r3, [pc, #36]	@ (8001ebc <HAL_RCC_OscConfig+0x33c>)
 8001e96:	2180      	movs	r1, #128	@ 0x80
 8001e98:	0049      	lsls	r1, r1, #1
 8001e9a:	430a      	orrs	r2, r1
 8001e9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e9e:	f7ff fc15 	bl	80016cc <HAL_GetTick>
 8001ea2:	0003      	movs	r3, r0
 8001ea4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001ea6:	e019      	b.n	8001edc <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ea8:	f7ff fc10 	bl	80016cc <HAL_GetTick>
 8001eac:	0002      	movs	r2, r0
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	2b02      	cmp	r3, #2
 8001eb4:	d912      	bls.n	8001edc <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e22b      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
 8001eba:	46c0      	nop			@ (mov r8, r8)
 8001ebc:	40021000 	.word	0x40021000
 8001ec0:	fffeffff 	.word	0xfffeffff
 8001ec4:	fffbffff 	.word	0xfffbffff
 8001ec8:	ffffe0ff 	.word	0xffffe0ff
 8001ecc:	0800416c 	.word	0x0800416c
 8001ed0:	20000000 	.word	0x20000000
 8001ed4:	20000004 	.word	0x20000004
 8001ed8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001edc:	4bca      	ldr	r3, [pc, #808]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	2380      	movs	r3, #128	@ 0x80
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	d0df      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ee8:	4bc7      	ldr	r3, [pc, #796]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	4ac7      	ldr	r2, [pc, #796]	@ (800220c <HAL_RCC_OscConfig+0x68c>)
 8001eee:	4013      	ands	r3, r2
 8001ef0:	0019      	movs	r1, r3
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ef6:	4bc4      	ldr	r3, [pc, #784]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8001ef8:	430a      	orrs	r2, r1
 8001efa:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001efc:	4bc2      	ldr	r3, [pc, #776]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	021b      	lsls	r3, r3, #8
 8001f02:	0a19      	lsrs	r1, r3, #8
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6a1b      	ldr	r3, [r3, #32]
 8001f08:	061a      	lsls	r2, r3, #24
 8001f0a:	4bbf      	ldr	r3, [pc, #764]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8001f0c:	430a      	orrs	r2, r1
 8001f0e:	605a      	str	r2, [r3, #4]
 8001f10:	e019      	b.n	8001f46 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001f12:	4bbd      	ldr	r3, [pc, #756]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	4bbc      	ldr	r3, [pc, #752]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8001f18:	49bd      	ldr	r1, [pc, #756]	@ (8002210 <HAL_RCC_OscConfig+0x690>)
 8001f1a:	400a      	ands	r2, r1
 8001f1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f1e:	f7ff fbd5 	bl	80016cc <HAL_GetTick>
 8001f22:	0003      	movs	r3, r0
 8001f24:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001f26:	e008      	b.n	8001f3a <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f28:	f7ff fbd0 	bl	80016cc <HAL_GetTick>
 8001f2c:	0002      	movs	r2, r0
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	2b02      	cmp	r3, #2
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e1eb      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001f3a:	4bb3      	ldr	r3, [pc, #716]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	2380      	movs	r3, #128	@ 0x80
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	4013      	ands	r3, r2
 8001f44:	d1f0      	bne.n	8001f28 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	2208      	movs	r2, #8
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	d036      	beq.n	8001fbe <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	695b      	ldr	r3, [r3, #20]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d019      	beq.n	8001f8c <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f58:	4bab      	ldr	r3, [pc, #684]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8001f5a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001f5c:	4baa      	ldr	r3, [pc, #680]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8001f5e:	2101      	movs	r1, #1
 8001f60:	430a      	orrs	r2, r1
 8001f62:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f64:	f7ff fbb2 	bl	80016cc <HAL_GetTick>
 8001f68:	0003      	movs	r3, r0
 8001f6a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f6c:	e008      	b.n	8001f80 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f6e:	f7ff fbad 	bl	80016cc <HAL_GetTick>
 8001f72:	0002      	movs	r2, r0
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d901      	bls.n	8001f80 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e1c8      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f80:	4ba1      	ldr	r3, [pc, #644]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8001f82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f84:	2202      	movs	r2, #2
 8001f86:	4013      	ands	r3, r2
 8001f88:	d0f1      	beq.n	8001f6e <HAL_RCC_OscConfig+0x3ee>
 8001f8a:	e018      	b.n	8001fbe <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f8c:	4b9e      	ldr	r3, [pc, #632]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8001f8e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001f90:	4b9d      	ldr	r3, [pc, #628]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8001f92:	2101      	movs	r1, #1
 8001f94:	438a      	bics	r2, r1
 8001f96:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f98:	f7ff fb98 	bl	80016cc <HAL_GetTick>
 8001f9c:	0003      	movs	r3, r0
 8001f9e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001fa0:	e008      	b.n	8001fb4 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fa2:	f7ff fb93 	bl	80016cc <HAL_GetTick>
 8001fa6:	0002      	movs	r2, r0
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	2b02      	cmp	r3, #2
 8001fae:	d901      	bls.n	8001fb4 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8001fb0:	2303      	movs	r3, #3
 8001fb2:	e1ae      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001fb4:	4b94      	ldr	r3, [pc, #592]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8001fb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fb8:	2202      	movs	r2, #2
 8001fba:	4013      	ands	r3, r2
 8001fbc:	d1f1      	bne.n	8001fa2 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2204      	movs	r2, #4
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	d100      	bne.n	8001fca <HAL_RCC_OscConfig+0x44a>
 8001fc8:	e0ae      	b.n	8002128 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fca:	2023      	movs	r0, #35	@ 0x23
 8001fcc:	183b      	adds	r3, r7, r0
 8001fce:	2200      	movs	r2, #0
 8001fd0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fd2:	4b8d      	ldr	r3, [pc, #564]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8001fd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001fd6:	2380      	movs	r3, #128	@ 0x80
 8001fd8:	055b      	lsls	r3, r3, #21
 8001fda:	4013      	ands	r3, r2
 8001fdc:	d109      	bne.n	8001ff2 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fde:	4b8a      	ldr	r3, [pc, #552]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8001fe0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001fe2:	4b89      	ldr	r3, [pc, #548]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8001fe4:	2180      	movs	r1, #128	@ 0x80
 8001fe6:	0549      	lsls	r1, r1, #21
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001fec:	183b      	adds	r3, r7, r0
 8001fee:	2201      	movs	r2, #1
 8001ff0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ff2:	4b88      	ldr	r3, [pc, #544]	@ (8002214 <HAL_RCC_OscConfig+0x694>)
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	2380      	movs	r3, #128	@ 0x80
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	d11a      	bne.n	8002034 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ffe:	4b85      	ldr	r3, [pc, #532]	@ (8002214 <HAL_RCC_OscConfig+0x694>)
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	4b84      	ldr	r3, [pc, #528]	@ (8002214 <HAL_RCC_OscConfig+0x694>)
 8002004:	2180      	movs	r1, #128	@ 0x80
 8002006:	0049      	lsls	r1, r1, #1
 8002008:	430a      	orrs	r2, r1
 800200a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800200c:	f7ff fb5e 	bl	80016cc <HAL_GetTick>
 8002010:	0003      	movs	r3, r0
 8002012:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002014:	e008      	b.n	8002028 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002016:	f7ff fb59 	bl	80016cc <HAL_GetTick>
 800201a:	0002      	movs	r2, r0
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	1ad3      	subs	r3, r2, r3
 8002020:	2b64      	cmp	r3, #100	@ 0x64
 8002022:	d901      	bls.n	8002028 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8002024:	2303      	movs	r3, #3
 8002026:	e174      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002028:	4b7a      	ldr	r3, [pc, #488]	@ (8002214 <HAL_RCC_OscConfig+0x694>)
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	2380      	movs	r3, #128	@ 0x80
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	4013      	ands	r3, r2
 8002032:	d0f0      	beq.n	8002016 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	689a      	ldr	r2, [r3, #8]
 8002038:	2380      	movs	r3, #128	@ 0x80
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	429a      	cmp	r2, r3
 800203e:	d107      	bne.n	8002050 <HAL_RCC_OscConfig+0x4d0>
 8002040:	4b71      	ldr	r3, [pc, #452]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8002042:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002044:	4b70      	ldr	r3, [pc, #448]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8002046:	2180      	movs	r1, #128	@ 0x80
 8002048:	0049      	lsls	r1, r1, #1
 800204a:	430a      	orrs	r2, r1
 800204c:	651a      	str	r2, [r3, #80]	@ 0x50
 800204e:	e031      	b.n	80020b4 <HAL_RCC_OscConfig+0x534>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d10c      	bne.n	8002072 <HAL_RCC_OscConfig+0x4f2>
 8002058:	4b6b      	ldr	r3, [pc, #428]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 800205a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800205c:	4b6a      	ldr	r3, [pc, #424]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 800205e:	496c      	ldr	r1, [pc, #432]	@ (8002210 <HAL_RCC_OscConfig+0x690>)
 8002060:	400a      	ands	r2, r1
 8002062:	651a      	str	r2, [r3, #80]	@ 0x50
 8002064:	4b68      	ldr	r3, [pc, #416]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8002066:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002068:	4b67      	ldr	r3, [pc, #412]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 800206a:	496b      	ldr	r1, [pc, #428]	@ (8002218 <HAL_RCC_OscConfig+0x698>)
 800206c:	400a      	ands	r2, r1
 800206e:	651a      	str	r2, [r3, #80]	@ 0x50
 8002070:	e020      	b.n	80020b4 <HAL_RCC_OscConfig+0x534>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	689a      	ldr	r2, [r3, #8]
 8002076:	23a0      	movs	r3, #160	@ 0xa0
 8002078:	00db      	lsls	r3, r3, #3
 800207a:	429a      	cmp	r2, r3
 800207c:	d10e      	bne.n	800209c <HAL_RCC_OscConfig+0x51c>
 800207e:	4b62      	ldr	r3, [pc, #392]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8002080:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002082:	4b61      	ldr	r3, [pc, #388]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8002084:	2180      	movs	r1, #128	@ 0x80
 8002086:	00c9      	lsls	r1, r1, #3
 8002088:	430a      	orrs	r2, r1
 800208a:	651a      	str	r2, [r3, #80]	@ 0x50
 800208c:	4b5e      	ldr	r3, [pc, #376]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 800208e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002090:	4b5d      	ldr	r3, [pc, #372]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8002092:	2180      	movs	r1, #128	@ 0x80
 8002094:	0049      	lsls	r1, r1, #1
 8002096:	430a      	orrs	r2, r1
 8002098:	651a      	str	r2, [r3, #80]	@ 0x50
 800209a:	e00b      	b.n	80020b4 <HAL_RCC_OscConfig+0x534>
 800209c:	4b5a      	ldr	r3, [pc, #360]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 800209e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80020a0:	4b59      	ldr	r3, [pc, #356]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 80020a2:	495b      	ldr	r1, [pc, #364]	@ (8002210 <HAL_RCC_OscConfig+0x690>)
 80020a4:	400a      	ands	r2, r1
 80020a6:	651a      	str	r2, [r3, #80]	@ 0x50
 80020a8:	4b57      	ldr	r3, [pc, #348]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 80020aa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80020ac:	4b56      	ldr	r3, [pc, #344]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 80020ae:	495a      	ldr	r1, [pc, #360]	@ (8002218 <HAL_RCC_OscConfig+0x698>)
 80020b0:	400a      	ands	r2, r1
 80020b2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d015      	beq.n	80020e8 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020bc:	f7ff fb06 	bl	80016cc <HAL_GetTick>
 80020c0:	0003      	movs	r3, r0
 80020c2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80020c4:	e009      	b.n	80020da <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020c6:	f7ff fb01 	bl	80016cc <HAL_GetTick>
 80020ca:	0002      	movs	r2, r0
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	4a52      	ldr	r2, [pc, #328]	@ (800221c <HAL_RCC_OscConfig+0x69c>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d901      	bls.n	80020da <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e11b      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80020da:	4b4b      	ldr	r3, [pc, #300]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 80020dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80020de:	2380      	movs	r3, #128	@ 0x80
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	4013      	ands	r3, r2
 80020e4:	d0ef      	beq.n	80020c6 <HAL_RCC_OscConfig+0x546>
 80020e6:	e014      	b.n	8002112 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020e8:	f7ff faf0 	bl	80016cc <HAL_GetTick>
 80020ec:	0003      	movs	r3, r0
 80020ee:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80020f0:	e009      	b.n	8002106 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020f2:	f7ff faeb 	bl	80016cc <HAL_GetTick>
 80020f6:	0002      	movs	r2, r0
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	4a47      	ldr	r2, [pc, #284]	@ (800221c <HAL_RCC_OscConfig+0x69c>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d901      	bls.n	8002106 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8002102:	2303      	movs	r3, #3
 8002104:	e105      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002106:	4b40      	ldr	r3, [pc, #256]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8002108:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800210a:	2380      	movs	r3, #128	@ 0x80
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4013      	ands	r3, r2
 8002110:	d1ef      	bne.n	80020f2 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002112:	2323      	movs	r3, #35	@ 0x23
 8002114:	18fb      	adds	r3, r7, r3
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	2b01      	cmp	r3, #1
 800211a:	d105      	bne.n	8002128 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800211c:	4b3a      	ldr	r3, [pc, #232]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 800211e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002120:	4b39      	ldr	r3, [pc, #228]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8002122:	493f      	ldr	r1, [pc, #252]	@ (8002220 <HAL_RCC_OscConfig+0x6a0>)
 8002124:	400a      	ands	r2, r1
 8002126:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	2220      	movs	r2, #32
 800212e:	4013      	ands	r3, r2
 8002130:	d049      	beq.n	80021c6 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	699b      	ldr	r3, [r3, #24]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d026      	beq.n	8002188 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800213a:	4b33      	ldr	r3, [pc, #204]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 800213c:	689a      	ldr	r2, [r3, #8]
 800213e:	4b32      	ldr	r3, [pc, #200]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8002140:	2101      	movs	r1, #1
 8002142:	430a      	orrs	r2, r1
 8002144:	609a      	str	r2, [r3, #8]
 8002146:	4b30      	ldr	r3, [pc, #192]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 8002148:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800214a:	4b2f      	ldr	r3, [pc, #188]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 800214c:	2101      	movs	r1, #1
 800214e:	430a      	orrs	r2, r1
 8002150:	635a      	str	r2, [r3, #52]	@ 0x34
 8002152:	4b34      	ldr	r3, [pc, #208]	@ (8002224 <HAL_RCC_OscConfig+0x6a4>)
 8002154:	6a1a      	ldr	r2, [r3, #32]
 8002156:	4b33      	ldr	r3, [pc, #204]	@ (8002224 <HAL_RCC_OscConfig+0x6a4>)
 8002158:	2180      	movs	r1, #128	@ 0x80
 800215a:	0189      	lsls	r1, r1, #6
 800215c:	430a      	orrs	r2, r1
 800215e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002160:	f7ff fab4 	bl	80016cc <HAL_GetTick>
 8002164:	0003      	movs	r3, r0
 8002166:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002168:	e008      	b.n	800217c <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800216a:	f7ff faaf 	bl	80016cc <HAL_GetTick>
 800216e:	0002      	movs	r2, r0
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	2b02      	cmp	r3, #2
 8002176:	d901      	bls.n	800217c <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8002178:	2303      	movs	r3, #3
 800217a:	e0ca      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800217c:	4b22      	ldr	r3, [pc, #136]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	2202      	movs	r2, #2
 8002182:	4013      	ands	r3, r2
 8002184:	d0f1      	beq.n	800216a <HAL_RCC_OscConfig+0x5ea>
 8002186:	e01e      	b.n	80021c6 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002188:	4b1f      	ldr	r3, [pc, #124]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 800218a:	689a      	ldr	r2, [r3, #8]
 800218c:	4b1e      	ldr	r3, [pc, #120]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 800218e:	2101      	movs	r1, #1
 8002190:	438a      	bics	r2, r1
 8002192:	609a      	str	r2, [r3, #8]
 8002194:	4b23      	ldr	r3, [pc, #140]	@ (8002224 <HAL_RCC_OscConfig+0x6a4>)
 8002196:	6a1a      	ldr	r2, [r3, #32]
 8002198:	4b22      	ldr	r3, [pc, #136]	@ (8002224 <HAL_RCC_OscConfig+0x6a4>)
 800219a:	4923      	ldr	r1, [pc, #140]	@ (8002228 <HAL_RCC_OscConfig+0x6a8>)
 800219c:	400a      	ands	r2, r1
 800219e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a0:	f7ff fa94 	bl	80016cc <HAL_GetTick>
 80021a4:	0003      	movs	r3, r0
 80021a6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80021a8:	e008      	b.n	80021bc <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80021aa:	f7ff fa8f 	bl	80016cc <HAL_GetTick>
 80021ae:	0002      	movs	r2, r0
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	1ad3      	subs	r3, r2, r3
 80021b4:	2b02      	cmp	r3, #2
 80021b6:	d901      	bls.n	80021bc <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80021b8:	2303      	movs	r3, #3
 80021ba:	e0aa      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80021bc:	4b12      	ldr	r3, [pc, #72]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	2202      	movs	r2, #2
 80021c2:	4013      	ands	r3, r2
 80021c4:	d1f1      	bne.n	80021aa <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d100      	bne.n	80021d0 <HAL_RCC_OscConfig+0x650>
 80021ce:	e09f      	b.n	8002310 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	2b0c      	cmp	r3, #12
 80021d4:	d100      	bne.n	80021d8 <HAL_RCC_OscConfig+0x658>
 80021d6:	e078      	b.n	80022ca <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d159      	bne.n	8002294 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021e0:	4b09      	ldr	r3, [pc, #36]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	4b08      	ldr	r3, [pc, #32]	@ (8002208 <HAL_RCC_OscConfig+0x688>)
 80021e6:	4911      	ldr	r1, [pc, #68]	@ (800222c <HAL_RCC_OscConfig+0x6ac>)
 80021e8:	400a      	ands	r2, r1
 80021ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ec:	f7ff fa6e 	bl	80016cc <HAL_GetTick>
 80021f0:	0003      	movs	r3, r0
 80021f2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80021f4:	e01c      	b.n	8002230 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021f6:	f7ff fa69 	bl	80016cc <HAL_GetTick>
 80021fa:	0002      	movs	r2, r0
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	2b02      	cmp	r3, #2
 8002202:	d915      	bls.n	8002230 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8002204:	2303      	movs	r3, #3
 8002206:	e084      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
 8002208:	40021000 	.word	0x40021000
 800220c:	ffff1fff 	.word	0xffff1fff
 8002210:	fffffeff 	.word	0xfffffeff
 8002214:	40007000 	.word	0x40007000
 8002218:	fffffbff 	.word	0xfffffbff
 800221c:	00001388 	.word	0x00001388
 8002220:	efffffff 	.word	0xefffffff
 8002224:	40010000 	.word	0x40010000
 8002228:	ffffdfff 	.word	0xffffdfff
 800222c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002230:	4b3a      	ldr	r3, [pc, #232]	@ (800231c <HAL_RCC_OscConfig+0x79c>)
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	2380      	movs	r3, #128	@ 0x80
 8002236:	049b      	lsls	r3, r3, #18
 8002238:	4013      	ands	r3, r2
 800223a:	d1dc      	bne.n	80021f6 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800223c:	4b37      	ldr	r3, [pc, #220]	@ (800231c <HAL_RCC_OscConfig+0x79c>)
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	4a37      	ldr	r2, [pc, #220]	@ (8002320 <HAL_RCC_OscConfig+0x7a0>)
 8002242:	4013      	ands	r3, r2
 8002244:	0019      	movs	r1, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224e:	431a      	orrs	r2, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002254:	431a      	orrs	r2, r3
 8002256:	4b31      	ldr	r3, [pc, #196]	@ (800231c <HAL_RCC_OscConfig+0x79c>)
 8002258:	430a      	orrs	r2, r1
 800225a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800225c:	4b2f      	ldr	r3, [pc, #188]	@ (800231c <HAL_RCC_OscConfig+0x79c>)
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	4b2e      	ldr	r3, [pc, #184]	@ (800231c <HAL_RCC_OscConfig+0x79c>)
 8002262:	2180      	movs	r1, #128	@ 0x80
 8002264:	0449      	lsls	r1, r1, #17
 8002266:	430a      	orrs	r2, r1
 8002268:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800226a:	f7ff fa2f 	bl	80016cc <HAL_GetTick>
 800226e:	0003      	movs	r3, r0
 8002270:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002272:	e008      	b.n	8002286 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002274:	f7ff fa2a 	bl	80016cc <HAL_GetTick>
 8002278:	0002      	movs	r2, r0
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	2b02      	cmp	r3, #2
 8002280:	d901      	bls.n	8002286 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e045      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002286:	4b25      	ldr	r3, [pc, #148]	@ (800231c <HAL_RCC_OscConfig+0x79c>)
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	2380      	movs	r3, #128	@ 0x80
 800228c:	049b      	lsls	r3, r3, #18
 800228e:	4013      	ands	r3, r2
 8002290:	d0f0      	beq.n	8002274 <HAL_RCC_OscConfig+0x6f4>
 8002292:	e03d      	b.n	8002310 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002294:	4b21      	ldr	r3, [pc, #132]	@ (800231c <HAL_RCC_OscConfig+0x79c>)
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	4b20      	ldr	r3, [pc, #128]	@ (800231c <HAL_RCC_OscConfig+0x79c>)
 800229a:	4922      	ldr	r1, [pc, #136]	@ (8002324 <HAL_RCC_OscConfig+0x7a4>)
 800229c:	400a      	ands	r2, r1
 800229e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a0:	f7ff fa14 	bl	80016cc <HAL_GetTick>
 80022a4:	0003      	movs	r3, r0
 80022a6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80022a8:	e008      	b.n	80022bc <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022aa:	f7ff fa0f 	bl	80016cc <HAL_GetTick>
 80022ae:	0002      	movs	r2, r0
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d901      	bls.n	80022bc <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e02a      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80022bc:	4b17      	ldr	r3, [pc, #92]	@ (800231c <HAL_RCC_OscConfig+0x79c>)
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	2380      	movs	r3, #128	@ 0x80
 80022c2:	049b      	lsls	r3, r3, #18
 80022c4:	4013      	ands	r3, r2
 80022c6:	d1f0      	bne.n	80022aa <HAL_RCC_OscConfig+0x72a>
 80022c8:	e022      	b.n	8002310 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d101      	bne.n	80022d6 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e01d      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80022d6:	4b11      	ldr	r3, [pc, #68]	@ (800231c <HAL_RCC_OscConfig+0x79c>)
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	2380      	movs	r3, #128	@ 0x80
 80022e0:	025b      	lsls	r3, r3, #9
 80022e2:	401a      	ands	r2, r3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d10f      	bne.n	800230c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80022ec:	69ba      	ldr	r2, [r7, #24]
 80022ee:	23f0      	movs	r3, #240	@ 0xf0
 80022f0:	039b      	lsls	r3, r3, #14
 80022f2:	401a      	ands	r2, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d107      	bne.n	800230c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	23c0      	movs	r3, #192	@ 0xc0
 8002300:	041b      	lsls	r3, r3, #16
 8002302:	401a      	ands	r2, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002308:	429a      	cmp	r2, r3
 800230a:	d001      	beq.n	8002310 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e000      	b.n	8002312 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8002310:	2300      	movs	r3, #0
}
 8002312:	0018      	movs	r0, r3
 8002314:	46bd      	mov	sp, r7
 8002316:	b00a      	add	sp, #40	@ 0x28
 8002318:	bdb0      	pop	{r4, r5, r7, pc}
 800231a:	46c0      	nop			@ (mov r8, r8)
 800231c:	40021000 	.word	0x40021000
 8002320:	ff02ffff 	.word	0xff02ffff
 8002324:	feffffff 	.word	0xfeffffff

08002328 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002328:	b5b0      	push	{r4, r5, r7, lr}
 800232a:	b084      	sub	sp, #16
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d101      	bne.n	800233c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e128      	b.n	800258e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800233c:	4b96      	ldr	r3, [pc, #600]	@ (8002598 <HAL_RCC_ClockConfig+0x270>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2201      	movs	r2, #1
 8002342:	4013      	ands	r3, r2
 8002344:	683a      	ldr	r2, [r7, #0]
 8002346:	429a      	cmp	r2, r3
 8002348:	d91e      	bls.n	8002388 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800234a:	4b93      	ldr	r3, [pc, #588]	@ (8002598 <HAL_RCC_ClockConfig+0x270>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2201      	movs	r2, #1
 8002350:	4393      	bics	r3, r2
 8002352:	0019      	movs	r1, r3
 8002354:	4b90      	ldr	r3, [pc, #576]	@ (8002598 <HAL_RCC_ClockConfig+0x270>)
 8002356:	683a      	ldr	r2, [r7, #0]
 8002358:	430a      	orrs	r2, r1
 800235a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800235c:	f7ff f9b6 	bl	80016cc <HAL_GetTick>
 8002360:	0003      	movs	r3, r0
 8002362:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002364:	e009      	b.n	800237a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002366:	f7ff f9b1 	bl	80016cc <HAL_GetTick>
 800236a:	0002      	movs	r2, r0
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	4a8a      	ldr	r2, [pc, #552]	@ (800259c <HAL_RCC_ClockConfig+0x274>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d901      	bls.n	800237a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	e109      	b.n	800258e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800237a:	4b87      	ldr	r3, [pc, #540]	@ (8002598 <HAL_RCC_ClockConfig+0x270>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	2201      	movs	r2, #1
 8002380:	4013      	ands	r3, r2
 8002382:	683a      	ldr	r2, [r7, #0]
 8002384:	429a      	cmp	r2, r3
 8002386:	d1ee      	bne.n	8002366 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2202      	movs	r2, #2
 800238e:	4013      	ands	r3, r2
 8002390:	d009      	beq.n	80023a6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002392:	4b83      	ldr	r3, [pc, #524]	@ (80025a0 <HAL_RCC_ClockConfig+0x278>)
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	22f0      	movs	r2, #240	@ 0xf0
 8002398:	4393      	bics	r3, r2
 800239a:	0019      	movs	r1, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	689a      	ldr	r2, [r3, #8]
 80023a0:	4b7f      	ldr	r3, [pc, #508]	@ (80025a0 <HAL_RCC_ClockConfig+0x278>)
 80023a2:	430a      	orrs	r2, r1
 80023a4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	2201      	movs	r2, #1
 80023ac:	4013      	ands	r3, r2
 80023ae:	d100      	bne.n	80023b2 <HAL_RCC_ClockConfig+0x8a>
 80023b0:	e089      	b.n	80024c6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d107      	bne.n	80023ca <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80023ba:	4b79      	ldr	r3, [pc, #484]	@ (80025a0 <HAL_RCC_ClockConfig+0x278>)
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	2380      	movs	r3, #128	@ 0x80
 80023c0:	029b      	lsls	r3, r3, #10
 80023c2:	4013      	ands	r3, r2
 80023c4:	d120      	bne.n	8002408 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e0e1      	b.n	800258e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	2b03      	cmp	r3, #3
 80023d0:	d107      	bne.n	80023e2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80023d2:	4b73      	ldr	r3, [pc, #460]	@ (80025a0 <HAL_RCC_ClockConfig+0x278>)
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	2380      	movs	r3, #128	@ 0x80
 80023d8:	049b      	lsls	r3, r3, #18
 80023da:	4013      	ands	r3, r2
 80023dc:	d114      	bne.n	8002408 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e0d5      	b.n	800258e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d106      	bne.n	80023f8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80023ea:	4b6d      	ldr	r3, [pc, #436]	@ (80025a0 <HAL_RCC_ClockConfig+0x278>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	2204      	movs	r2, #4
 80023f0:	4013      	ands	r3, r2
 80023f2:	d109      	bne.n	8002408 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e0ca      	b.n	800258e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80023f8:	4b69      	ldr	r3, [pc, #420]	@ (80025a0 <HAL_RCC_ClockConfig+0x278>)
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	2380      	movs	r3, #128	@ 0x80
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	4013      	ands	r3, r2
 8002402:	d101      	bne.n	8002408 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e0c2      	b.n	800258e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002408:	4b65      	ldr	r3, [pc, #404]	@ (80025a0 <HAL_RCC_ClockConfig+0x278>)
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	2203      	movs	r2, #3
 800240e:	4393      	bics	r3, r2
 8002410:	0019      	movs	r1, r3
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685a      	ldr	r2, [r3, #4]
 8002416:	4b62      	ldr	r3, [pc, #392]	@ (80025a0 <HAL_RCC_ClockConfig+0x278>)
 8002418:	430a      	orrs	r2, r1
 800241a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800241c:	f7ff f956 	bl	80016cc <HAL_GetTick>
 8002420:	0003      	movs	r3, r0
 8002422:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	2b02      	cmp	r3, #2
 800242a:	d111      	bne.n	8002450 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800242c:	e009      	b.n	8002442 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800242e:	f7ff f94d 	bl	80016cc <HAL_GetTick>
 8002432:	0002      	movs	r2, r0
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	4a58      	ldr	r2, [pc, #352]	@ (800259c <HAL_RCC_ClockConfig+0x274>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d901      	bls.n	8002442 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e0a5      	b.n	800258e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002442:	4b57      	ldr	r3, [pc, #348]	@ (80025a0 <HAL_RCC_ClockConfig+0x278>)
 8002444:	68db      	ldr	r3, [r3, #12]
 8002446:	220c      	movs	r2, #12
 8002448:	4013      	ands	r3, r2
 800244a:	2b08      	cmp	r3, #8
 800244c:	d1ef      	bne.n	800242e <HAL_RCC_ClockConfig+0x106>
 800244e:	e03a      	b.n	80024c6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	2b03      	cmp	r3, #3
 8002456:	d111      	bne.n	800247c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002458:	e009      	b.n	800246e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800245a:	f7ff f937 	bl	80016cc <HAL_GetTick>
 800245e:	0002      	movs	r2, r0
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	4a4d      	ldr	r2, [pc, #308]	@ (800259c <HAL_RCC_ClockConfig+0x274>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d901      	bls.n	800246e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e08f      	b.n	800258e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800246e:	4b4c      	ldr	r3, [pc, #304]	@ (80025a0 <HAL_RCC_ClockConfig+0x278>)
 8002470:	68db      	ldr	r3, [r3, #12]
 8002472:	220c      	movs	r2, #12
 8002474:	4013      	ands	r3, r2
 8002476:	2b0c      	cmp	r3, #12
 8002478:	d1ef      	bne.n	800245a <HAL_RCC_ClockConfig+0x132>
 800247a:	e024      	b.n	80024c6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	2b01      	cmp	r3, #1
 8002482:	d11b      	bne.n	80024bc <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002484:	e009      	b.n	800249a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002486:	f7ff f921 	bl	80016cc <HAL_GetTick>
 800248a:	0002      	movs	r2, r0
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	1ad3      	subs	r3, r2, r3
 8002490:	4a42      	ldr	r2, [pc, #264]	@ (800259c <HAL_RCC_ClockConfig+0x274>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d901      	bls.n	800249a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e079      	b.n	800258e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800249a:	4b41      	ldr	r3, [pc, #260]	@ (80025a0 <HAL_RCC_ClockConfig+0x278>)
 800249c:	68db      	ldr	r3, [r3, #12]
 800249e:	220c      	movs	r2, #12
 80024a0:	4013      	ands	r3, r2
 80024a2:	2b04      	cmp	r3, #4
 80024a4:	d1ef      	bne.n	8002486 <HAL_RCC_ClockConfig+0x15e>
 80024a6:	e00e      	b.n	80024c6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024a8:	f7ff f910 	bl	80016cc <HAL_GetTick>
 80024ac:	0002      	movs	r2, r0
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	4a3a      	ldr	r2, [pc, #232]	@ (800259c <HAL_RCC_ClockConfig+0x274>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d901      	bls.n	80024bc <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80024b8:	2303      	movs	r3, #3
 80024ba:	e068      	b.n	800258e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80024bc:	4b38      	ldr	r3, [pc, #224]	@ (80025a0 <HAL_RCC_ClockConfig+0x278>)
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	220c      	movs	r2, #12
 80024c2:	4013      	ands	r3, r2
 80024c4:	d1f0      	bne.n	80024a8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024c6:	4b34      	ldr	r3, [pc, #208]	@ (8002598 <HAL_RCC_ClockConfig+0x270>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2201      	movs	r2, #1
 80024cc:	4013      	ands	r3, r2
 80024ce:	683a      	ldr	r2, [r7, #0]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d21e      	bcs.n	8002512 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024d4:	4b30      	ldr	r3, [pc, #192]	@ (8002598 <HAL_RCC_ClockConfig+0x270>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2201      	movs	r2, #1
 80024da:	4393      	bics	r3, r2
 80024dc:	0019      	movs	r1, r3
 80024de:	4b2e      	ldr	r3, [pc, #184]	@ (8002598 <HAL_RCC_ClockConfig+0x270>)
 80024e0:	683a      	ldr	r2, [r7, #0]
 80024e2:	430a      	orrs	r2, r1
 80024e4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80024e6:	f7ff f8f1 	bl	80016cc <HAL_GetTick>
 80024ea:	0003      	movs	r3, r0
 80024ec:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ee:	e009      	b.n	8002504 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024f0:	f7ff f8ec 	bl	80016cc <HAL_GetTick>
 80024f4:	0002      	movs	r2, r0
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	4a28      	ldr	r2, [pc, #160]	@ (800259c <HAL_RCC_ClockConfig+0x274>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d901      	bls.n	8002504 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002500:	2303      	movs	r3, #3
 8002502:	e044      	b.n	800258e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002504:	4b24      	ldr	r3, [pc, #144]	@ (8002598 <HAL_RCC_ClockConfig+0x270>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2201      	movs	r2, #1
 800250a:	4013      	ands	r3, r2
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	429a      	cmp	r2, r3
 8002510:	d1ee      	bne.n	80024f0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2204      	movs	r2, #4
 8002518:	4013      	ands	r3, r2
 800251a:	d009      	beq.n	8002530 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800251c:	4b20      	ldr	r3, [pc, #128]	@ (80025a0 <HAL_RCC_ClockConfig+0x278>)
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	4a20      	ldr	r2, [pc, #128]	@ (80025a4 <HAL_RCC_ClockConfig+0x27c>)
 8002522:	4013      	ands	r3, r2
 8002524:	0019      	movs	r1, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	68da      	ldr	r2, [r3, #12]
 800252a:	4b1d      	ldr	r3, [pc, #116]	@ (80025a0 <HAL_RCC_ClockConfig+0x278>)
 800252c:	430a      	orrs	r2, r1
 800252e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2208      	movs	r2, #8
 8002536:	4013      	ands	r3, r2
 8002538:	d00a      	beq.n	8002550 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800253a:	4b19      	ldr	r3, [pc, #100]	@ (80025a0 <HAL_RCC_ClockConfig+0x278>)
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	4a1a      	ldr	r2, [pc, #104]	@ (80025a8 <HAL_RCC_ClockConfig+0x280>)
 8002540:	4013      	ands	r3, r2
 8002542:	0019      	movs	r1, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	691b      	ldr	r3, [r3, #16]
 8002548:	00da      	lsls	r2, r3, #3
 800254a:	4b15      	ldr	r3, [pc, #84]	@ (80025a0 <HAL_RCC_ClockConfig+0x278>)
 800254c:	430a      	orrs	r2, r1
 800254e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002550:	f000 f832 	bl	80025b8 <HAL_RCC_GetSysClockFreq>
 8002554:	0001      	movs	r1, r0
 8002556:	4b12      	ldr	r3, [pc, #72]	@ (80025a0 <HAL_RCC_ClockConfig+0x278>)
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	091b      	lsrs	r3, r3, #4
 800255c:	220f      	movs	r2, #15
 800255e:	4013      	ands	r3, r2
 8002560:	4a12      	ldr	r2, [pc, #72]	@ (80025ac <HAL_RCC_ClockConfig+0x284>)
 8002562:	5cd3      	ldrb	r3, [r2, r3]
 8002564:	000a      	movs	r2, r1
 8002566:	40da      	lsrs	r2, r3
 8002568:	4b11      	ldr	r3, [pc, #68]	@ (80025b0 <HAL_RCC_ClockConfig+0x288>)
 800256a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800256c:	4b11      	ldr	r3, [pc, #68]	@ (80025b4 <HAL_RCC_ClockConfig+0x28c>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	250b      	movs	r5, #11
 8002572:	197c      	adds	r4, r7, r5
 8002574:	0018      	movs	r0, r3
 8002576:	f7ff f863 	bl	8001640 <HAL_InitTick>
 800257a:	0003      	movs	r3, r0
 800257c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800257e:	197b      	adds	r3, r7, r5
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d002      	beq.n	800258c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002586:	197b      	adds	r3, r7, r5
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	e000      	b.n	800258e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800258c:	2300      	movs	r3, #0
}
 800258e:	0018      	movs	r0, r3
 8002590:	46bd      	mov	sp, r7
 8002592:	b004      	add	sp, #16
 8002594:	bdb0      	pop	{r4, r5, r7, pc}
 8002596:	46c0      	nop			@ (mov r8, r8)
 8002598:	40022000 	.word	0x40022000
 800259c:	00001388 	.word	0x00001388
 80025a0:	40021000 	.word	0x40021000
 80025a4:	fffff8ff 	.word	0xfffff8ff
 80025a8:	ffffc7ff 	.word	0xffffc7ff
 80025ac:	0800416c 	.word	0x0800416c
 80025b0:	20000000 	.word	0x20000000
 80025b4:	20000004 	.word	0x20000004

080025b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025b8:	b5b0      	push	{r4, r5, r7, lr}
 80025ba:	b08e      	sub	sp, #56	@ 0x38
 80025bc:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80025be:	4b4c      	ldr	r3, [pc, #304]	@ (80026f0 <HAL_RCC_GetSysClockFreq+0x138>)
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025c6:	230c      	movs	r3, #12
 80025c8:	4013      	ands	r3, r2
 80025ca:	2b0c      	cmp	r3, #12
 80025cc:	d014      	beq.n	80025f8 <HAL_RCC_GetSysClockFreq+0x40>
 80025ce:	d900      	bls.n	80025d2 <HAL_RCC_GetSysClockFreq+0x1a>
 80025d0:	e07b      	b.n	80026ca <HAL_RCC_GetSysClockFreq+0x112>
 80025d2:	2b04      	cmp	r3, #4
 80025d4:	d002      	beq.n	80025dc <HAL_RCC_GetSysClockFreq+0x24>
 80025d6:	2b08      	cmp	r3, #8
 80025d8:	d00b      	beq.n	80025f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80025da:	e076      	b.n	80026ca <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80025dc:	4b44      	ldr	r3, [pc, #272]	@ (80026f0 <HAL_RCC_GetSysClockFreq+0x138>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2210      	movs	r2, #16
 80025e2:	4013      	ands	r3, r2
 80025e4:	d002      	beq.n	80025ec <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80025e6:	4b43      	ldr	r3, [pc, #268]	@ (80026f4 <HAL_RCC_GetSysClockFreq+0x13c>)
 80025e8:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80025ea:	e07c      	b.n	80026e6 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80025ec:	4b42      	ldr	r3, [pc, #264]	@ (80026f8 <HAL_RCC_GetSysClockFreq+0x140>)
 80025ee:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80025f0:	e079      	b.n	80026e6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80025f2:	4b42      	ldr	r3, [pc, #264]	@ (80026fc <HAL_RCC_GetSysClockFreq+0x144>)
 80025f4:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80025f6:	e076      	b.n	80026e6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80025f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025fa:	0c9a      	lsrs	r2, r3, #18
 80025fc:	230f      	movs	r3, #15
 80025fe:	401a      	ands	r2, r3
 8002600:	4b3f      	ldr	r3, [pc, #252]	@ (8002700 <HAL_RCC_GetSysClockFreq+0x148>)
 8002602:	5c9b      	ldrb	r3, [r3, r2]
 8002604:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002608:	0d9a      	lsrs	r2, r3, #22
 800260a:	2303      	movs	r3, #3
 800260c:	4013      	ands	r3, r2
 800260e:	3301      	adds	r3, #1
 8002610:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002612:	4b37      	ldr	r3, [pc, #220]	@ (80026f0 <HAL_RCC_GetSysClockFreq+0x138>)
 8002614:	68da      	ldr	r2, [r3, #12]
 8002616:	2380      	movs	r3, #128	@ 0x80
 8002618:	025b      	lsls	r3, r3, #9
 800261a:	4013      	ands	r3, r2
 800261c:	d01a      	beq.n	8002654 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800261e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002620:	61bb      	str	r3, [r7, #24]
 8002622:	2300      	movs	r3, #0
 8002624:	61fb      	str	r3, [r7, #28]
 8002626:	4a35      	ldr	r2, [pc, #212]	@ (80026fc <HAL_RCC_GetSysClockFreq+0x144>)
 8002628:	2300      	movs	r3, #0
 800262a:	69b8      	ldr	r0, [r7, #24]
 800262c:	69f9      	ldr	r1, [r7, #28]
 800262e:	f7fd fe17 	bl	8000260 <__aeabi_lmul>
 8002632:	0002      	movs	r2, r0
 8002634:	000b      	movs	r3, r1
 8002636:	0010      	movs	r0, r2
 8002638:	0019      	movs	r1, r3
 800263a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800263c:	613b      	str	r3, [r7, #16]
 800263e:	2300      	movs	r3, #0
 8002640:	617b      	str	r3, [r7, #20]
 8002642:	693a      	ldr	r2, [r7, #16]
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	f7fd fdeb 	bl	8000220 <__aeabi_uldivmod>
 800264a:	0002      	movs	r2, r0
 800264c:	000b      	movs	r3, r1
 800264e:	0013      	movs	r3, r2
 8002650:	637b      	str	r3, [r7, #52]	@ 0x34
 8002652:	e037      	b.n	80026c4 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002654:	4b26      	ldr	r3, [pc, #152]	@ (80026f0 <HAL_RCC_GetSysClockFreq+0x138>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2210      	movs	r2, #16
 800265a:	4013      	ands	r3, r2
 800265c:	d01a      	beq.n	8002694 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800265e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002660:	60bb      	str	r3, [r7, #8]
 8002662:	2300      	movs	r3, #0
 8002664:	60fb      	str	r3, [r7, #12]
 8002666:	4a23      	ldr	r2, [pc, #140]	@ (80026f4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002668:	2300      	movs	r3, #0
 800266a:	68b8      	ldr	r0, [r7, #8]
 800266c:	68f9      	ldr	r1, [r7, #12]
 800266e:	f7fd fdf7 	bl	8000260 <__aeabi_lmul>
 8002672:	0002      	movs	r2, r0
 8002674:	000b      	movs	r3, r1
 8002676:	0010      	movs	r0, r2
 8002678:	0019      	movs	r1, r3
 800267a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267c:	603b      	str	r3, [r7, #0]
 800267e:	2300      	movs	r3, #0
 8002680:	607b      	str	r3, [r7, #4]
 8002682:	683a      	ldr	r2, [r7, #0]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f7fd fdcb 	bl	8000220 <__aeabi_uldivmod>
 800268a:	0002      	movs	r2, r0
 800268c:	000b      	movs	r3, r1
 800268e:	0013      	movs	r3, r2
 8002690:	637b      	str	r3, [r7, #52]	@ 0x34
 8002692:	e017      	b.n	80026c4 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002696:	0018      	movs	r0, r3
 8002698:	2300      	movs	r3, #0
 800269a:	0019      	movs	r1, r3
 800269c:	4a16      	ldr	r2, [pc, #88]	@ (80026f8 <HAL_RCC_GetSysClockFreq+0x140>)
 800269e:	2300      	movs	r3, #0
 80026a0:	f7fd fdde 	bl	8000260 <__aeabi_lmul>
 80026a4:	0002      	movs	r2, r0
 80026a6:	000b      	movs	r3, r1
 80026a8:	0010      	movs	r0, r2
 80026aa:	0019      	movs	r1, r3
 80026ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ae:	001c      	movs	r4, r3
 80026b0:	2300      	movs	r3, #0
 80026b2:	001d      	movs	r5, r3
 80026b4:	0022      	movs	r2, r4
 80026b6:	002b      	movs	r3, r5
 80026b8:	f7fd fdb2 	bl	8000220 <__aeabi_uldivmod>
 80026bc:	0002      	movs	r2, r0
 80026be:	000b      	movs	r3, r1
 80026c0:	0013      	movs	r3, r2
 80026c2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
      }
      sysclockfreq = pllvco;
 80026c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026c6:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80026c8:	e00d      	b.n	80026e6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80026ca:	4b09      	ldr	r3, [pc, #36]	@ (80026f0 <HAL_RCC_GetSysClockFreq+0x138>)
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	0b5b      	lsrs	r3, r3, #13
 80026d0:	2207      	movs	r2, #7
 80026d2:	4013      	ands	r3, r2
 80026d4:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80026d6:	6a3b      	ldr	r3, [r7, #32]
 80026d8:	3301      	adds	r3, #1
 80026da:	2280      	movs	r2, #128	@ 0x80
 80026dc:	0212      	lsls	r2, r2, #8
 80026de:	409a      	lsls	r2, r3
 80026e0:	0013      	movs	r3, r2
 80026e2:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80026e4:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80026e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 80026e8:	0018      	movs	r0, r3
 80026ea:	46bd      	mov	sp, r7
 80026ec:	b00e      	add	sp, #56	@ 0x38
 80026ee:	bdb0      	pop	{r4, r5, r7, pc}
 80026f0:	40021000 	.word	0x40021000
 80026f4:	003d0900 	.word	0x003d0900
 80026f8:	00f42400 	.word	0x00f42400
 80026fc:	007a1200 	.word	0x007a1200
 8002700:	08004184 	.word	0x08004184

08002704 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002708:	4b02      	ldr	r3, [pc, #8]	@ (8002714 <HAL_RCC_GetHCLKFreq+0x10>)
 800270a:	681b      	ldr	r3, [r3, #0]
}
 800270c:	0018      	movs	r0, r3
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	46c0      	nop			@ (mov r8, r8)
 8002714:	20000000 	.word	0x20000000

08002718 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800271c:	f7ff fff2 	bl	8002704 <HAL_RCC_GetHCLKFreq>
 8002720:	0001      	movs	r1, r0
 8002722:	4b06      	ldr	r3, [pc, #24]	@ (800273c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	0a1b      	lsrs	r3, r3, #8
 8002728:	2207      	movs	r2, #7
 800272a:	4013      	ands	r3, r2
 800272c:	4a04      	ldr	r2, [pc, #16]	@ (8002740 <HAL_RCC_GetPCLK1Freq+0x28>)
 800272e:	5cd3      	ldrb	r3, [r2, r3]
 8002730:	40d9      	lsrs	r1, r3
 8002732:	000b      	movs	r3, r1
}
 8002734:	0018      	movs	r0, r3
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	46c0      	nop			@ (mov r8, r8)
 800273c:	40021000 	.word	0x40021000
 8002740:	0800417c 	.word	0x0800417c

08002744 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002748:	f7ff ffdc 	bl	8002704 <HAL_RCC_GetHCLKFreq>
 800274c:	0001      	movs	r1, r0
 800274e:	4b06      	ldr	r3, [pc, #24]	@ (8002768 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	0adb      	lsrs	r3, r3, #11
 8002754:	2207      	movs	r2, #7
 8002756:	4013      	ands	r3, r2
 8002758:	4a04      	ldr	r2, [pc, #16]	@ (800276c <HAL_RCC_GetPCLK2Freq+0x28>)
 800275a:	5cd3      	ldrb	r3, [r2, r3]
 800275c:	40d9      	lsrs	r1, r3
 800275e:	000b      	movs	r3, r1
}
 8002760:	0018      	movs	r0, r3
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	46c0      	nop			@ (mov r8, r8)
 8002768:	40021000 	.word	0x40021000
 800276c:	0800417c 	.word	0x0800417c

08002770 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b086      	sub	sp, #24
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002778:	2317      	movs	r3, #23
 800277a:	18fb      	adds	r3, r7, r3
 800277c:	2200      	movs	r2, #0
 800277e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	2220      	movs	r2, #32
 8002786:	4013      	ands	r3, r2
 8002788:	d106      	bne.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	2380      	movs	r3, #128	@ 0x80
 8002790:	011b      	lsls	r3, r3, #4
 8002792:	4013      	ands	r3, r2
 8002794:	d100      	bne.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8002796:	e104      	b.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002798:	4bb9      	ldr	r3, [pc, #740]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800279a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800279c:	2380      	movs	r3, #128	@ 0x80
 800279e:	055b      	lsls	r3, r3, #21
 80027a0:	4013      	ands	r3, r2
 80027a2:	d10a      	bne.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027a4:	4bb6      	ldr	r3, [pc, #728]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80027a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80027a8:	4bb5      	ldr	r3, [pc, #724]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80027aa:	2180      	movs	r1, #128	@ 0x80
 80027ac:	0549      	lsls	r1, r1, #21
 80027ae:	430a      	orrs	r2, r1
 80027b0:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80027b2:	2317      	movs	r3, #23
 80027b4:	18fb      	adds	r3, r7, r3
 80027b6:	2201      	movs	r2, #1
 80027b8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ba:	4bb2      	ldr	r3, [pc, #712]	@ (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	2380      	movs	r3, #128	@ 0x80
 80027c0:	005b      	lsls	r3, r3, #1
 80027c2:	4013      	ands	r3, r2
 80027c4:	d11a      	bne.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027c6:	4baf      	ldr	r3, [pc, #700]	@ (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	4bae      	ldr	r3, [pc, #696]	@ (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80027cc:	2180      	movs	r1, #128	@ 0x80
 80027ce:	0049      	lsls	r1, r1, #1
 80027d0:	430a      	orrs	r2, r1
 80027d2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027d4:	f7fe ff7a 	bl	80016cc <HAL_GetTick>
 80027d8:	0003      	movs	r3, r0
 80027da:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027dc:	e008      	b.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027de:	f7fe ff75 	bl	80016cc <HAL_GetTick>
 80027e2:	0002      	movs	r2, r0
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	2b64      	cmp	r3, #100	@ 0x64
 80027ea:	d901      	bls.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80027ec:	2303      	movs	r3, #3
 80027ee:	e143      	b.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027f0:	4ba4      	ldr	r3, [pc, #656]	@ (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	2380      	movs	r3, #128	@ 0x80
 80027f6:	005b      	lsls	r3, r3, #1
 80027f8:	4013      	ands	r3, r2
 80027fa:	d0f0      	beq.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80027fc:	4ba0      	ldr	r3, [pc, #640]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	23c0      	movs	r3, #192	@ 0xc0
 8002802:	039b      	lsls	r3, r3, #14
 8002804:	4013      	ands	r3, r2
 8002806:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	23c0      	movs	r3, #192	@ 0xc0
 800280e:	039b      	lsls	r3, r3, #14
 8002810:	4013      	ands	r3, r2
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	429a      	cmp	r2, r3
 8002816:	d107      	bne.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	689a      	ldr	r2, [r3, #8]
 800281c:	23c0      	movs	r3, #192	@ 0xc0
 800281e:	039b      	lsls	r3, r3, #14
 8002820:	4013      	ands	r3, r2
 8002822:	68fa      	ldr	r2, [r7, #12]
 8002824:	429a      	cmp	r2, r3
 8002826:	d013      	beq.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685a      	ldr	r2, [r3, #4]
 800282c:	23c0      	movs	r3, #192	@ 0xc0
 800282e:	029b      	lsls	r3, r3, #10
 8002830:	401a      	ands	r2, r3
 8002832:	23c0      	movs	r3, #192	@ 0xc0
 8002834:	029b      	lsls	r3, r3, #10
 8002836:	429a      	cmp	r2, r3
 8002838:	d10a      	bne.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800283a:	4b91      	ldr	r3, [pc, #580]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	2380      	movs	r3, #128	@ 0x80
 8002840:	029b      	lsls	r3, r3, #10
 8002842:	401a      	ands	r2, r3
 8002844:	2380      	movs	r3, #128	@ 0x80
 8002846:	029b      	lsls	r3, r3, #10
 8002848:	429a      	cmp	r2, r3
 800284a:	d101      	bne.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e113      	b.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002850:	4b8b      	ldr	r3, [pc, #556]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002852:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002854:	23c0      	movs	r3, #192	@ 0xc0
 8002856:	029b      	lsls	r3, r3, #10
 8002858:	4013      	ands	r3, r2
 800285a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d049      	beq.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	685a      	ldr	r2, [r3, #4]
 8002866:	23c0      	movs	r3, #192	@ 0xc0
 8002868:	029b      	lsls	r3, r3, #10
 800286a:	4013      	ands	r3, r2
 800286c:	68fa      	ldr	r2, [r7, #12]
 800286e:	429a      	cmp	r2, r3
 8002870:	d004      	beq.n	800287c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2220      	movs	r2, #32
 8002878:	4013      	ands	r3, r2
 800287a:	d10d      	bne.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689a      	ldr	r2, [r3, #8]
 8002880:	23c0      	movs	r3, #192	@ 0xc0
 8002882:	029b      	lsls	r3, r3, #10
 8002884:	4013      	ands	r3, r2
 8002886:	68fa      	ldr	r2, [r7, #12]
 8002888:	429a      	cmp	r2, r3
 800288a:	d034      	beq.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	2380      	movs	r3, #128	@ 0x80
 8002892:	011b      	lsls	r3, r3, #4
 8002894:	4013      	ands	r3, r2
 8002896:	d02e      	beq.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002898:	4b79      	ldr	r3, [pc, #484]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800289a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800289c:	4a7a      	ldr	r2, [pc, #488]	@ (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 800289e:	4013      	ands	r3, r2
 80028a0:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80028a2:	4b77      	ldr	r3, [pc, #476]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80028a6:	4b76      	ldr	r3, [pc, #472]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028a8:	2180      	movs	r1, #128	@ 0x80
 80028aa:	0309      	lsls	r1, r1, #12
 80028ac:	430a      	orrs	r2, r1
 80028ae:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80028b0:	4b73      	ldr	r3, [pc, #460]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80028b4:	4b72      	ldr	r3, [pc, #456]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028b6:	4975      	ldr	r1, [pc, #468]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80028b8:	400a      	ands	r2, r1
 80028ba:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80028bc:	4b70      	ldr	r3, [pc, #448]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028be:	68fa      	ldr	r2, [r7, #12]
 80028c0:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80028c2:	68fa      	ldr	r2, [r7, #12]
 80028c4:	2380      	movs	r3, #128	@ 0x80
 80028c6:	005b      	lsls	r3, r3, #1
 80028c8:	4013      	ands	r3, r2
 80028ca:	d014      	beq.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028cc:	f7fe fefe 	bl	80016cc <HAL_GetTick>
 80028d0:	0003      	movs	r3, r0
 80028d2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80028d4:	e009      	b.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028d6:	f7fe fef9 	bl	80016cc <HAL_GetTick>
 80028da:	0002      	movs	r2, r0
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	1ad3      	subs	r3, r2, r3
 80028e0:	4a6b      	ldr	r2, [pc, #428]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d901      	bls.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e0c6      	b.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80028ea:	4b65      	ldr	r3, [pc, #404]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028ec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80028ee:	2380      	movs	r3, #128	@ 0x80
 80028f0:	009b      	lsls	r3, r3, #2
 80028f2:	4013      	ands	r3, r2
 80028f4:	d0ef      	beq.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	2380      	movs	r3, #128	@ 0x80
 80028fc:	011b      	lsls	r3, r3, #4
 80028fe:	4013      	ands	r3, r2
 8002900:	d01f      	beq.n	8002942 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	689a      	ldr	r2, [r3, #8]
 8002906:	23c0      	movs	r3, #192	@ 0xc0
 8002908:	029b      	lsls	r3, r3, #10
 800290a:	401a      	ands	r2, r3
 800290c:	23c0      	movs	r3, #192	@ 0xc0
 800290e:	029b      	lsls	r3, r3, #10
 8002910:	429a      	cmp	r2, r3
 8002912:	d10c      	bne.n	800292e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002914:	4b5a      	ldr	r3, [pc, #360]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a5e      	ldr	r2, [pc, #376]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800291a:	4013      	ands	r3, r2
 800291c:	0019      	movs	r1, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	689a      	ldr	r2, [r3, #8]
 8002922:	23c0      	movs	r3, #192	@ 0xc0
 8002924:	039b      	lsls	r3, r3, #14
 8002926:	401a      	ands	r2, r3
 8002928:	4b55      	ldr	r3, [pc, #340]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800292a:	430a      	orrs	r2, r1
 800292c:	601a      	str	r2, [r3, #0]
 800292e:	4b54      	ldr	r3, [pc, #336]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002930:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	689a      	ldr	r2, [r3, #8]
 8002936:	23c0      	movs	r3, #192	@ 0xc0
 8002938:	029b      	lsls	r3, r3, #10
 800293a:	401a      	ands	r2, r3
 800293c:	4b50      	ldr	r3, [pc, #320]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800293e:	430a      	orrs	r2, r1
 8002940:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	2220      	movs	r2, #32
 8002948:	4013      	ands	r3, r2
 800294a:	d01f      	beq.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	685a      	ldr	r2, [r3, #4]
 8002950:	23c0      	movs	r3, #192	@ 0xc0
 8002952:	029b      	lsls	r3, r3, #10
 8002954:	401a      	ands	r2, r3
 8002956:	23c0      	movs	r3, #192	@ 0xc0
 8002958:	029b      	lsls	r3, r3, #10
 800295a:	429a      	cmp	r2, r3
 800295c:	d10c      	bne.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x208>
 800295e:	4b48      	ldr	r3, [pc, #288]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a4c      	ldr	r2, [pc, #304]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8002964:	4013      	ands	r3, r2
 8002966:	0019      	movs	r1, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	685a      	ldr	r2, [r3, #4]
 800296c:	23c0      	movs	r3, #192	@ 0xc0
 800296e:	039b      	lsls	r3, r3, #14
 8002970:	401a      	ands	r2, r3
 8002972:	4b43      	ldr	r3, [pc, #268]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002974:	430a      	orrs	r2, r1
 8002976:	601a      	str	r2, [r3, #0]
 8002978:	4b41      	ldr	r3, [pc, #260]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800297a:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685a      	ldr	r2, [r3, #4]
 8002980:	23c0      	movs	r3, #192	@ 0xc0
 8002982:	029b      	lsls	r3, r3, #10
 8002984:	401a      	ands	r2, r3
 8002986:	4b3e      	ldr	r3, [pc, #248]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002988:	430a      	orrs	r2, r1
 800298a:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800298c:	2317      	movs	r3, #23
 800298e:	18fb      	adds	r3, r7, r3
 8002990:	781b      	ldrb	r3, [r3, #0]
 8002992:	2b01      	cmp	r3, #1
 8002994:	d105      	bne.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002996:	4b3a      	ldr	r3, [pc, #232]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002998:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800299a:	4b39      	ldr	r3, [pc, #228]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800299c:	493e      	ldr	r1, [pc, #248]	@ (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 800299e:	400a      	ands	r2, r1
 80029a0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	2201      	movs	r2, #1
 80029a8:	4013      	ands	r3, r2
 80029aa:	d009      	beq.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80029ac:	4b34      	ldr	r3, [pc, #208]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029b0:	2203      	movs	r2, #3
 80029b2:	4393      	bics	r3, r2
 80029b4:	0019      	movs	r1, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	68da      	ldr	r2, [r3, #12]
 80029ba:	4b31      	ldr	r3, [pc, #196]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029bc:	430a      	orrs	r2, r1
 80029be:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	2202      	movs	r2, #2
 80029c6:	4013      	ands	r3, r2
 80029c8:	d009      	beq.n	80029de <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80029ca:	4b2d      	ldr	r3, [pc, #180]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ce:	220c      	movs	r2, #12
 80029d0:	4393      	bics	r3, r2
 80029d2:	0019      	movs	r1, r3
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	691a      	ldr	r2, [r3, #16]
 80029d8:	4b29      	ldr	r3, [pc, #164]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029da:	430a      	orrs	r2, r1
 80029dc:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	2204      	movs	r2, #4
 80029e4:	4013      	ands	r3, r2
 80029e6:	d009      	beq.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80029e8:	4b25      	ldr	r3, [pc, #148]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ec:	4a2b      	ldr	r2, [pc, #172]	@ (8002a9c <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 80029ee:	4013      	ands	r3, r2
 80029f0:	0019      	movs	r1, r3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	695a      	ldr	r2, [r3, #20]
 80029f6:	4b22      	ldr	r3, [pc, #136]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029f8:	430a      	orrs	r2, r1
 80029fa:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2208      	movs	r2, #8
 8002a02:	4013      	ands	r3, r2
 8002a04:	d009      	beq.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a06:	4b1e      	ldr	r3, [pc, #120]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a0a:	4a25      	ldr	r2, [pc, #148]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	0019      	movs	r1, r3
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	699a      	ldr	r2, [r3, #24]
 8002a14:	4b1a      	ldr	r3, [pc, #104]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a16:	430a      	orrs	r2, r1
 8002a18:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	2380      	movs	r3, #128	@ 0x80
 8002a20:	005b      	lsls	r3, r3, #1
 8002a22:	4013      	ands	r3, r2
 8002a24:	d009      	beq.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002a26:	4b16      	ldr	r3, [pc, #88]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a2a:	4a17      	ldr	r2, [pc, #92]	@ (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	0019      	movs	r1, r3
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	69da      	ldr	r2, [r3, #28]
 8002a34:	4b12      	ldr	r3, [pc, #72]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a36:	430a      	orrs	r2, r1
 8002a38:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2240      	movs	r2, #64	@ 0x40
 8002a40:	4013      	ands	r3, r2
 8002a42:	d009      	beq.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a44:	4b0e      	ldr	r3, [pc, #56]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a48:	4a16      	ldr	r2, [pc, #88]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	0019      	movs	r1, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a52:	4b0b      	ldr	r3, [pc, #44]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a54:	430a      	orrs	r2, r1
 8002a56:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	2280      	movs	r2, #128	@ 0x80
 8002a5e:	4013      	ands	r3, r2
 8002a60:	d009      	beq.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002a62:	4b07      	ldr	r3, [pc, #28]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a66:	4a10      	ldr	r2, [pc, #64]	@ (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a68:	4013      	ands	r3, r2
 8002a6a:	0019      	movs	r1, r3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6a1a      	ldr	r2, [r3, #32]
 8002a70:	4b03      	ldr	r3, [pc, #12]	@ (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a72:	430a      	orrs	r2, r1
 8002a74:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8002a76:	2300      	movs	r3, #0
}
 8002a78:	0018      	movs	r0, r3
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	b006      	add	sp, #24
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	40021000 	.word	0x40021000
 8002a84:	40007000 	.word	0x40007000
 8002a88:	fffcffff 	.word	0xfffcffff
 8002a8c:	fff7ffff 	.word	0xfff7ffff
 8002a90:	00001388 	.word	0x00001388
 8002a94:	ffcfffff 	.word	0xffcfffff
 8002a98:	efffffff 	.word	0xefffffff
 8002a9c:	fffff3ff 	.word	0xfffff3ff
 8002aa0:	ffffcfff 	.word	0xffffcfff
 8002aa4:	fbffffff 	.word	0xfbffffff
 8002aa8:	fff3ffff 	.word	0xfff3ffff

08002aac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d101      	bne.n	8002abe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e032      	b.n	8002b24 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2239      	movs	r2, #57	@ 0x39
 8002ac2:	5c9b      	ldrb	r3, [r3, r2]
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d107      	bne.n	8002ada <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2238      	movs	r2, #56	@ 0x38
 8002ace:	2100      	movs	r1, #0
 8002ad0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	0018      	movs	r0, r3
 8002ad6:	f7fe fc73 	bl	80013c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2239      	movs	r2, #57	@ 0x39
 8002ade:	2102      	movs	r1, #2
 8002ae0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	3304      	adds	r3, #4
 8002aea:	0019      	movs	r1, r3
 8002aec:	0010      	movs	r0, r2
 8002aee:	f000 fa8b 	bl	8003008 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	223e      	movs	r2, #62	@ 0x3e
 8002af6:	2101      	movs	r1, #1
 8002af8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	223a      	movs	r2, #58	@ 0x3a
 8002afe:	2101      	movs	r1, #1
 8002b00:	5499      	strb	r1, [r3, r2]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	223b      	movs	r2, #59	@ 0x3b
 8002b06:	2101      	movs	r1, #1
 8002b08:	5499      	strb	r1, [r3, r2]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	223c      	movs	r2, #60	@ 0x3c
 8002b0e:	2101      	movs	r1, #1
 8002b10:	5499      	strb	r1, [r3, r2]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	223d      	movs	r2, #61	@ 0x3d
 8002b16:	2101      	movs	r1, #1
 8002b18:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2239      	movs	r2, #57	@ 0x39
 8002b1e:	2101      	movs	r1, #1
 8002b20:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	0018      	movs	r0, r3
 8002b26:	46bd      	mov	sp, r7
 8002b28:	b002      	add	sp, #8
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d108      	bne.n	8002b4e <HAL_TIM_PWM_Start+0x22>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	223a      	movs	r2, #58	@ 0x3a
 8002b40:	5c9b      	ldrb	r3, [r3, r2]
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	3b01      	subs	r3, #1
 8002b46:	1e5a      	subs	r2, r3, #1
 8002b48:	4193      	sbcs	r3, r2
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	e01f      	b.n	8002b8e <HAL_TIM_PWM_Start+0x62>
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	2b04      	cmp	r3, #4
 8002b52:	d108      	bne.n	8002b66 <HAL_TIM_PWM_Start+0x3a>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	223b      	movs	r2, #59	@ 0x3b
 8002b58:	5c9b      	ldrb	r3, [r3, r2]
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	3b01      	subs	r3, #1
 8002b5e:	1e5a      	subs	r2, r3, #1
 8002b60:	4193      	sbcs	r3, r2
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	e013      	b.n	8002b8e <HAL_TIM_PWM_Start+0x62>
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	2b08      	cmp	r3, #8
 8002b6a:	d108      	bne.n	8002b7e <HAL_TIM_PWM_Start+0x52>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	223c      	movs	r2, #60	@ 0x3c
 8002b70:	5c9b      	ldrb	r3, [r3, r2]
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	3b01      	subs	r3, #1
 8002b76:	1e5a      	subs	r2, r3, #1
 8002b78:	4193      	sbcs	r3, r2
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	e007      	b.n	8002b8e <HAL_TIM_PWM_Start+0x62>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	223d      	movs	r2, #61	@ 0x3d
 8002b82:	5c9b      	ldrb	r3, [r3, r2]
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	3b01      	subs	r3, #1
 8002b88:	1e5a      	subs	r2, r3, #1
 8002b8a:	4193      	sbcs	r3, r2
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d001      	beq.n	8002b96 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e052      	b.n	8002c3c <HAL_TIM_PWM_Start+0x110>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d104      	bne.n	8002ba6 <HAL_TIM_PWM_Start+0x7a>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	223a      	movs	r2, #58	@ 0x3a
 8002ba0:	2102      	movs	r1, #2
 8002ba2:	5499      	strb	r1, [r3, r2]
 8002ba4:	e013      	b.n	8002bce <HAL_TIM_PWM_Start+0xa2>
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	2b04      	cmp	r3, #4
 8002baa:	d104      	bne.n	8002bb6 <HAL_TIM_PWM_Start+0x8a>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	223b      	movs	r2, #59	@ 0x3b
 8002bb0:	2102      	movs	r1, #2
 8002bb2:	5499      	strb	r1, [r3, r2]
 8002bb4:	e00b      	b.n	8002bce <HAL_TIM_PWM_Start+0xa2>
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	2b08      	cmp	r3, #8
 8002bba:	d104      	bne.n	8002bc6 <HAL_TIM_PWM_Start+0x9a>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	223c      	movs	r2, #60	@ 0x3c
 8002bc0:	2102      	movs	r1, #2
 8002bc2:	5499      	strb	r1, [r3, r2]
 8002bc4:	e003      	b.n	8002bce <HAL_TIM_PWM_Start+0xa2>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	223d      	movs	r2, #61	@ 0x3d
 8002bca:	2102      	movs	r1, #2
 8002bcc:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	6839      	ldr	r1, [r7, #0]
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	0018      	movs	r0, r3
 8002bd8:	f000 fb78 	bl	80032cc <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	2380      	movs	r3, #128	@ 0x80
 8002be2:	05db      	lsls	r3, r3, #23
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d00e      	beq.n	8002c06 <HAL_TIM_PWM_Start+0xda>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a15      	ldr	r2, [pc, #84]	@ (8002c44 <HAL_TIM_PWM_Start+0x118>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d009      	beq.n	8002c06 <HAL_TIM_PWM_Start+0xda>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a14      	ldr	r2, [pc, #80]	@ (8002c48 <HAL_TIM_PWM_Start+0x11c>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d004      	beq.n	8002c06 <HAL_TIM_PWM_Start+0xda>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a12      	ldr	r2, [pc, #72]	@ (8002c4c <HAL_TIM_PWM_Start+0x120>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d111      	bne.n	8002c2a <HAL_TIM_PWM_Start+0xfe>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	2207      	movs	r2, #7
 8002c0e:	4013      	ands	r3, r2
 8002c10:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2b06      	cmp	r3, #6
 8002c16:	d010      	beq.n	8002c3a <HAL_TIM_PWM_Start+0x10e>
    {
      __HAL_TIM_ENABLE(htim);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2101      	movs	r1, #1
 8002c24:	430a      	orrs	r2, r1
 8002c26:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c28:	e007      	b.n	8002c3a <HAL_TIM_PWM_Start+0x10e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2101      	movs	r1, #1
 8002c36:	430a      	orrs	r2, r1
 8002c38:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c3a:	2300      	movs	r3, #0
}
 8002c3c:	0018      	movs	r0, r3
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	b004      	add	sp, #16
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	40000400 	.word	0x40000400
 8002c48:	40010800 	.word	0x40010800
 8002c4c:	40011400 	.word	0x40011400

08002c50 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b086      	sub	sp, #24
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d101      	bne.n	8002c64 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	e088      	b.n	8002d76 <HAL_TIM_Encoder_Init+0x126>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2239      	movs	r2, #57	@ 0x39
 8002c68:	5c9b      	ldrb	r3, [r3, r2]
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d107      	bne.n	8002c80 <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2238      	movs	r2, #56	@ 0x38
 8002c74:	2100      	movs	r1, #0
 8002c76:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	0018      	movs	r0, r3
 8002c7c:	f7fe fbb6 	bl	80013ec <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2239      	movs	r2, #57	@ 0x39
 8002c84:	2102      	movs	r1, #2
 8002c86:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	689a      	ldr	r2, [r3, #8]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	493b      	ldr	r1, [pc, #236]	@ (8002d80 <HAL_TIM_Encoder_Init+0x130>)
 8002c94:	400a      	ands	r2, r1
 8002c96:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	3304      	adds	r3, #4
 8002ca0:	0019      	movs	r1, r3
 8002ca2:	0010      	movs	r0, r2
 8002ca4:	f000 f9b0 	bl	8003008 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	6a1b      	ldr	r3, [r3, #32]
 8002cbe:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	697a      	ldr	r2, [r7, #20]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	4a2d      	ldr	r2, [pc, #180]	@ (8002d84 <HAL_TIM_Encoder_Init+0x134>)
 8002cce:	4013      	ands	r3, r2
 8002cd0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	689a      	ldr	r2, [r3, #8]
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	699b      	ldr	r3, [r3, #24]
 8002cda:	021b      	lsls	r3, r3, #8
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	693a      	ldr	r2, [r7, #16]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	4a28      	ldr	r2, [pc, #160]	@ (8002d88 <HAL_TIM_Encoder_Init+0x138>)
 8002ce8:	4013      	ands	r3, r2
 8002cea:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	4a27      	ldr	r2, [pc, #156]	@ (8002d8c <HAL_TIM_Encoder_Init+0x13c>)
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	68da      	ldr	r2, [r3, #12]
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	69db      	ldr	r3, [r3, #28]
 8002cfc:	021b      	lsls	r3, r3, #8
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	693a      	ldr	r2, [r7, #16]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	691b      	ldr	r3, [r3, #16]
 8002d0a:	011a      	lsls	r2, r3, #4
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	6a1b      	ldr	r3, [r3, #32]
 8002d10:	031b      	lsls	r3, r3, #12
 8002d12:	4313      	orrs	r3, r2
 8002d14:	693a      	ldr	r2, [r7, #16]
 8002d16:	4313      	orrs	r3, r2
 8002d18:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2222      	movs	r2, #34	@ 0x22
 8002d1e:	4393      	bics	r3, r2
 8002d20:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2288      	movs	r2, #136	@ 0x88
 8002d26:	4393      	bics	r3, r2
 8002d28:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	685a      	ldr	r2, [r3, #4]
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	695b      	ldr	r3, [r3, #20]
 8002d32:	011b      	lsls	r3, r3, #4
 8002d34:	4313      	orrs	r3, r2
 8002d36:	68fa      	ldr	r2, [r7, #12]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	697a      	ldr	r2, [r7, #20]
 8002d42:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	693a      	ldr	r2, [r7, #16]
 8002d4a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	68fa      	ldr	r2, [r7, #12]
 8002d52:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	223e      	movs	r2, #62	@ 0x3e
 8002d58:	2101      	movs	r1, #1
 8002d5a:	5499      	strb	r1, [r3, r2]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	223a      	movs	r2, #58	@ 0x3a
 8002d60:	2101      	movs	r1, #1
 8002d62:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	223b      	movs	r2, #59	@ 0x3b
 8002d68:	2101      	movs	r1, #1
 8002d6a:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2239      	movs	r2, #57	@ 0x39
 8002d70:	2101      	movs	r1, #1
 8002d72:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d74:	2300      	movs	r3, #0
}
 8002d76:	0018      	movs	r0, r3
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	b006      	add	sp, #24
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	46c0      	nop			@ (mov r8, r8)
 8002d80:	ffffbff8 	.word	0xffffbff8
 8002d84:	fffffcfc 	.word	0xfffffcfc
 8002d88:	fffff3f3 	.word	0xfffff3f3
 8002d8c:	ffff0f0f 	.word	0xffff0f0f

08002d90 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8002d9a:	200f      	movs	r0, #15
 8002d9c:	183b      	adds	r3, r7, r0
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	213a      	movs	r1, #58	@ 0x3a
 8002da2:	5c52      	ldrb	r2, [r2, r1]
 8002da4:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8002da6:	230e      	movs	r3, #14
 8002da8:	18fb      	adds	r3, r7, r3
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	213b      	movs	r1, #59	@ 0x3b
 8002dae:	5c52      	ldrb	r2, [r2, r1]
 8002db0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d10a      	bne.n	8002dce <HAL_TIM_Encoder_Start+0x3e>
  {
    if (channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002db8:	183b      	adds	r3, r7, r0
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d001      	beq.n	8002dc4 <HAL_TIM_Encoder_Start+0x34>
    {
      return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e056      	b.n	8002e72 <HAL_TIM_Encoder_Start+0xe2>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	223a      	movs	r2, #58	@ 0x3a
 8002dc8:	2102      	movs	r1, #2
 8002dca:	5499      	strb	r1, [r3, r2]
 8002dcc:	e022      	b.n	8002e14 <HAL_TIM_Encoder_Start+0x84>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	2b04      	cmp	r3, #4
 8002dd2:	d10b      	bne.n	8002dec <HAL_TIM_Encoder_Start+0x5c>
  {
    if (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002dd4:	230e      	movs	r3, #14
 8002dd6:	18fb      	adds	r3, r7, r3
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d001      	beq.n	8002de2 <HAL_TIM_Encoder_Start+0x52>
    {
      return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e047      	b.n	8002e72 <HAL_TIM_Encoder_Start+0xe2>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	223b      	movs	r2, #59	@ 0x3b
 8002de6:	2102      	movs	r1, #2
 8002de8:	5499      	strb	r1, [r3, r2]
 8002dea:	e013      	b.n	8002e14 <HAL_TIM_Encoder_Start+0x84>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002dec:	230f      	movs	r3, #15
 8002dee:	18fb      	adds	r3, r7, r3
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d104      	bne.n	8002e00 <HAL_TIM_Encoder_Start+0x70>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002df6:	230e      	movs	r3, #14
 8002df8:	18fb      	adds	r3, r7, r3
 8002dfa:	781b      	ldrb	r3, [r3, #0]
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d001      	beq.n	8002e04 <HAL_TIM_Encoder_Start+0x74>
    {
      return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e036      	b.n	8002e72 <HAL_TIM_Encoder_Start+0xe2>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	223a      	movs	r2, #58	@ 0x3a
 8002e08:	2102      	movs	r1, #2
 8002e0a:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	223b      	movs	r2, #59	@ 0x3b
 8002e10:	2102      	movs	r1, #2
 8002e12:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d003      	beq.n	8002e22 <HAL_TIM_Encoder_Start+0x92>
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	2b04      	cmp	r3, #4
 8002e1e:	d008      	beq.n	8002e32 <HAL_TIM_Encoder_Start+0xa2>
 8002e20:	e00f      	b.n	8002e42 <HAL_TIM_Encoder_Start+0xb2>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	2201      	movs	r2, #1
 8002e28:	2100      	movs	r1, #0
 8002e2a:	0018      	movs	r0, r3
 8002e2c:	f000 fa4e 	bl	80032cc <TIM_CCxChannelCmd>
      break;
 8002e30:	e016      	b.n	8002e60 <HAL_TIM_Encoder_Start+0xd0>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2201      	movs	r2, #1
 8002e38:	2104      	movs	r1, #4
 8002e3a:	0018      	movs	r0, r3
 8002e3c:	f000 fa46 	bl	80032cc <TIM_CCxChannelCmd>
      break;
 8002e40:	e00e      	b.n	8002e60 <HAL_TIM_Encoder_Start+0xd0>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	2201      	movs	r2, #1
 8002e48:	2100      	movs	r1, #0
 8002e4a:	0018      	movs	r0, r3
 8002e4c:	f000 fa3e 	bl	80032cc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2201      	movs	r2, #1
 8002e56:	2104      	movs	r1, #4
 8002e58:	0018      	movs	r0, r3
 8002e5a:	f000 fa37 	bl	80032cc <TIM_CCxChannelCmd>
      break;
 8002e5e:	46c0      	nop			@ (mov r8, r8)
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	2101      	movs	r1, #1
 8002e6c:	430a      	orrs	r2, r1
 8002e6e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	0018      	movs	r0, r3
 8002e74:	46bd      	mov	sp, r7
 8002e76:	b004      	add	sp, #16
 8002e78:	bd80      	pop	{r7, pc}
	...

08002e7c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	60f8      	str	r0, [r7, #12]
 8002e84:	60b9      	str	r1, [r7, #8]
 8002e86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e88:	2317      	movs	r3, #23
 8002e8a:	18fb      	adds	r3, r7, r3
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2238      	movs	r2, #56	@ 0x38
 8002e94:	5c9b      	ldrb	r3, [r3, r2]
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d101      	bne.n	8002e9e <HAL_TIM_PWM_ConfigChannel+0x22>
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	e0ad      	b.n	8002ffa <HAL_TIM_PWM_ConfigChannel+0x17e>
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2238      	movs	r2, #56	@ 0x38
 8002ea2:	2101      	movs	r1, #1
 8002ea4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2b0c      	cmp	r3, #12
 8002eaa:	d100      	bne.n	8002eae <HAL_TIM_PWM_ConfigChannel+0x32>
 8002eac:	e076      	b.n	8002f9c <HAL_TIM_PWM_ConfigChannel+0x120>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2b0c      	cmp	r3, #12
 8002eb2:	d900      	bls.n	8002eb6 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002eb4:	e095      	b.n	8002fe2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2b08      	cmp	r3, #8
 8002eba:	d04e      	beq.n	8002f5a <HAL_TIM_PWM_ConfigChannel+0xde>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2b08      	cmp	r3, #8
 8002ec0:	d900      	bls.n	8002ec4 <HAL_TIM_PWM_ConfigChannel+0x48>
 8002ec2:	e08e      	b.n	8002fe2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d003      	beq.n	8002ed2 <HAL_TIM_PWM_ConfigChannel+0x56>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2b04      	cmp	r3, #4
 8002ece:	d021      	beq.n	8002f14 <HAL_TIM_PWM_ConfigChannel+0x98>
 8002ed0:	e087      	b.n	8002fe2 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	68ba      	ldr	r2, [r7, #8]
 8002ed8:	0011      	movs	r1, r2
 8002eda:	0018      	movs	r0, r3
 8002edc:	f000 f8f2 	bl	80030c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	699a      	ldr	r2, [r3, #24]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2108      	movs	r1, #8
 8002eec:	430a      	orrs	r2, r1
 8002eee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	699a      	ldr	r2, [r3, #24]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2104      	movs	r1, #4
 8002efc:	438a      	bics	r2, r1
 8002efe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6999      	ldr	r1, [r3, #24]
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	68da      	ldr	r2, [r3, #12]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	619a      	str	r2, [r3, #24]
      break;
 8002f12:	e06b      	b.n	8002fec <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	68ba      	ldr	r2, [r7, #8]
 8002f1a:	0011      	movs	r1, r2
 8002f1c:	0018      	movs	r0, r3
 8002f1e:	f000 f90d 	bl	800313c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	699a      	ldr	r2, [r3, #24]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2180      	movs	r1, #128	@ 0x80
 8002f2e:	0109      	lsls	r1, r1, #4
 8002f30:	430a      	orrs	r2, r1
 8002f32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	699a      	ldr	r2, [r3, #24]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4931      	ldr	r1, [pc, #196]	@ (8003004 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002f40:	400a      	ands	r2, r1
 8002f42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	6999      	ldr	r1, [r3, #24]
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	021a      	lsls	r2, r3, #8
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	430a      	orrs	r2, r1
 8002f56:	619a      	str	r2, [r3, #24]
      break;
 8002f58:	e048      	b.n	8002fec <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	68ba      	ldr	r2, [r7, #8]
 8002f60:	0011      	movs	r1, r2
 8002f62:	0018      	movs	r0, r3
 8002f64:	f000 f92c 	bl	80031c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	69da      	ldr	r2, [r3, #28]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2108      	movs	r1, #8
 8002f74:	430a      	orrs	r2, r1
 8002f76:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	69da      	ldr	r2, [r3, #28]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	2104      	movs	r1, #4
 8002f84:	438a      	bics	r2, r1
 8002f86:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	69d9      	ldr	r1, [r3, #28]
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	68da      	ldr	r2, [r3, #12]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	430a      	orrs	r2, r1
 8002f98:	61da      	str	r2, [r3, #28]
      break;
 8002f9a:	e027      	b.n	8002fec <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	68ba      	ldr	r2, [r7, #8]
 8002fa2:	0011      	movs	r1, r2
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	f000 f94b 	bl	8003240 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	69da      	ldr	r2, [r3, #28]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2180      	movs	r1, #128	@ 0x80
 8002fb6:	0109      	lsls	r1, r1, #4
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	69da      	ldr	r2, [r3, #28]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	490f      	ldr	r1, [pc, #60]	@ (8003004 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002fc8:	400a      	ands	r2, r1
 8002fca:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	69d9      	ldr	r1, [r3, #28]
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	68db      	ldr	r3, [r3, #12]
 8002fd6:	021a      	lsls	r2, r3, #8
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	430a      	orrs	r2, r1
 8002fde:	61da      	str	r2, [r3, #28]
      break;
 8002fe0:	e004      	b.n	8002fec <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8002fe2:	2317      	movs	r3, #23
 8002fe4:	18fb      	adds	r3, r7, r3
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	701a      	strb	r2, [r3, #0]
      break;
 8002fea:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2238      	movs	r2, #56	@ 0x38
 8002ff0:	2100      	movs	r1, #0
 8002ff2:	5499      	strb	r1, [r3, r2]

  return status;
 8002ff4:	2317      	movs	r3, #23
 8002ff6:	18fb      	adds	r3, r7, r3
 8002ff8:	781b      	ldrb	r3, [r3, #0]
}
 8002ffa:	0018      	movs	r0, r3
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	b006      	add	sp, #24
 8003000:	bd80      	pop	{r7, pc}
 8003002:	46c0      	nop			@ (mov r8, r8)
 8003004:	fffffbff 	.word	0xfffffbff

08003008 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003018:	687a      	ldr	r2, [r7, #4]
 800301a:	2380      	movs	r3, #128	@ 0x80
 800301c:	05db      	lsls	r3, r3, #23
 800301e:	429a      	cmp	r2, r3
 8003020:	d00b      	beq.n	800303a <TIM_Base_SetConfig+0x32>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	4a23      	ldr	r2, [pc, #140]	@ (80030b4 <TIM_Base_SetConfig+0xac>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d007      	beq.n	800303a <TIM_Base_SetConfig+0x32>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4a22      	ldr	r2, [pc, #136]	@ (80030b8 <TIM_Base_SetConfig+0xb0>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d003      	beq.n	800303a <TIM_Base_SetConfig+0x32>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a21      	ldr	r2, [pc, #132]	@ (80030bc <TIM_Base_SetConfig+0xb4>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d108      	bne.n	800304c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2270      	movs	r2, #112	@ 0x70
 800303e:	4393      	bics	r3, r2
 8003040:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	4313      	orrs	r3, r2
 800304a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	2380      	movs	r3, #128	@ 0x80
 8003050:	05db      	lsls	r3, r3, #23
 8003052:	429a      	cmp	r2, r3
 8003054:	d00b      	beq.n	800306e <TIM_Base_SetConfig+0x66>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4a16      	ldr	r2, [pc, #88]	@ (80030b4 <TIM_Base_SetConfig+0xac>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d007      	beq.n	800306e <TIM_Base_SetConfig+0x66>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4a15      	ldr	r2, [pc, #84]	@ (80030b8 <TIM_Base_SetConfig+0xb0>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d003      	beq.n	800306e <TIM_Base_SetConfig+0x66>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a14      	ldr	r2, [pc, #80]	@ (80030bc <TIM_Base_SetConfig+0xb4>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d108      	bne.n	8003080 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	4a13      	ldr	r2, [pc, #76]	@ (80030c0 <TIM_Base_SetConfig+0xb8>)
 8003072:	4013      	ands	r3, r2
 8003074:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	68fa      	ldr	r2, [r7, #12]
 800307c:	4313      	orrs	r3, r2
 800307e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2280      	movs	r2, #128	@ 0x80
 8003084:	4393      	bics	r3, r2
 8003086:	001a      	movs	r2, r3
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	691b      	ldr	r3, [r3, #16]
 800308c:	4313      	orrs	r3, r2
 800308e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	689a      	ldr	r2, [r3, #8]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2201      	movs	r2, #1
 80030aa:	615a      	str	r2, [r3, #20]
}
 80030ac:	46c0      	nop			@ (mov r8, r8)
 80030ae:	46bd      	mov	sp, r7
 80030b0:	b004      	add	sp, #16
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	40000400 	.word	0x40000400
 80030b8:	40010800 	.word	0x40010800
 80030bc:	40011400 	.word	0x40011400
 80030c0:	fffffcff 	.word	0xfffffcff

080030c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b086      	sub	sp, #24
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a1b      	ldr	r3, [r3, #32]
 80030d2:	2201      	movs	r2, #1
 80030d4:	4393      	bics	r3, r2
 80030d6:	001a      	movs	r2, r3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a1b      	ldr	r3, [r3, #32]
 80030e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	699b      	ldr	r3, [r3, #24]
 80030ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2270      	movs	r2, #112	@ 0x70
 80030f2:	4393      	bics	r3, r2
 80030f4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2203      	movs	r2, #3
 80030fa:	4393      	bics	r3, r2
 80030fc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	68fa      	ldr	r2, [r7, #12]
 8003104:	4313      	orrs	r3, r2
 8003106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	2202      	movs	r2, #2
 800310c:	4393      	bics	r3, r2
 800310e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	697a      	ldr	r2, [r7, #20]
 8003116:	4313      	orrs	r3, r2
 8003118:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	693a      	ldr	r2, [r7, #16]
 800311e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	68fa      	ldr	r2, [r7, #12]
 8003124:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	685a      	ldr	r2, [r3, #4]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	697a      	ldr	r2, [r7, #20]
 8003132:	621a      	str	r2, [r3, #32]
}
 8003134:	46c0      	nop			@ (mov r8, r8)
 8003136:	46bd      	mov	sp, r7
 8003138:	b006      	add	sp, #24
 800313a:	bd80      	pop	{r7, pc}

0800313c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b086      	sub	sp, #24
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6a1b      	ldr	r3, [r3, #32]
 800314a:	2210      	movs	r2, #16
 800314c:	4393      	bics	r3, r2
 800314e:	001a      	movs	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6a1b      	ldr	r3, [r3, #32]
 8003158:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	699b      	ldr	r3, [r3, #24]
 8003164:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	4a13      	ldr	r2, [pc, #76]	@ (80031b8 <TIM_OC2_SetConfig+0x7c>)
 800316a:	4013      	ands	r3, r2
 800316c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	4a12      	ldr	r2, [pc, #72]	@ (80031bc <TIM_OC2_SetConfig+0x80>)
 8003172:	4013      	ands	r3, r2
 8003174:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	021b      	lsls	r3, r3, #8
 800317c:	68fa      	ldr	r2, [r7, #12]
 800317e:	4313      	orrs	r3, r2
 8003180:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	2220      	movs	r2, #32
 8003186:	4393      	bics	r3, r2
 8003188:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	011b      	lsls	r3, r3, #4
 8003190:	697a      	ldr	r2, [r7, #20]
 8003192:	4313      	orrs	r3, r2
 8003194:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	693a      	ldr	r2, [r7, #16]
 800319a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	68fa      	ldr	r2, [r7, #12]
 80031a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	685a      	ldr	r2, [r3, #4]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	697a      	ldr	r2, [r7, #20]
 80031ae:	621a      	str	r2, [r3, #32]
}
 80031b0:	46c0      	nop			@ (mov r8, r8)
 80031b2:	46bd      	mov	sp, r7
 80031b4:	b006      	add	sp, #24
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	ffff8fff 	.word	0xffff8fff
 80031bc:	fffffcff 	.word	0xfffffcff

080031c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b086      	sub	sp, #24
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
 80031c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6a1b      	ldr	r3, [r3, #32]
 80031ce:	4a1a      	ldr	r2, [pc, #104]	@ (8003238 <TIM_OC3_SetConfig+0x78>)
 80031d0:	401a      	ands	r2, r3
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a1b      	ldr	r3, [r3, #32]
 80031da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	69db      	ldr	r3, [r3, #28]
 80031e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2270      	movs	r2, #112	@ 0x70
 80031ec:	4393      	bics	r3, r2
 80031ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2203      	movs	r2, #3
 80031f4:	4393      	bics	r3, r2
 80031f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	68fa      	ldr	r2, [r7, #12]
 80031fe:	4313      	orrs	r3, r2
 8003200:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	4a0d      	ldr	r2, [pc, #52]	@ (800323c <TIM_OC3_SetConfig+0x7c>)
 8003206:	4013      	ands	r3, r2
 8003208:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	021b      	lsls	r3, r3, #8
 8003210:	697a      	ldr	r2, [r7, #20]
 8003212:	4313      	orrs	r3, r2
 8003214:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	693a      	ldr	r2, [r7, #16]
 800321a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	68fa      	ldr	r2, [r7, #12]
 8003220:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	685a      	ldr	r2, [r3, #4]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	697a      	ldr	r2, [r7, #20]
 800322e:	621a      	str	r2, [r3, #32]
}
 8003230:	46c0      	nop			@ (mov r8, r8)
 8003232:	46bd      	mov	sp, r7
 8003234:	b006      	add	sp, #24
 8003236:	bd80      	pop	{r7, pc}
 8003238:	fffffeff 	.word	0xfffffeff
 800323c:	fffffdff 	.word	0xfffffdff

08003240 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b086      	sub	sp, #24
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a1b      	ldr	r3, [r3, #32]
 800324e:	4a1b      	ldr	r2, [pc, #108]	@ (80032bc <TIM_OC4_SetConfig+0x7c>)
 8003250:	401a      	ands	r2, r3
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6a1b      	ldr	r3, [r3, #32]
 800325a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	69db      	ldr	r3, [r3, #28]
 8003266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	4a15      	ldr	r2, [pc, #84]	@ (80032c0 <TIM_OC4_SetConfig+0x80>)
 800326c:	4013      	ands	r3, r2
 800326e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	4a14      	ldr	r2, [pc, #80]	@ (80032c4 <TIM_OC4_SetConfig+0x84>)
 8003274:	4013      	ands	r3, r2
 8003276:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	021b      	lsls	r3, r3, #8
 800327e:	68fa      	ldr	r2, [r7, #12]
 8003280:	4313      	orrs	r3, r2
 8003282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	4a10      	ldr	r2, [pc, #64]	@ (80032c8 <TIM_OC4_SetConfig+0x88>)
 8003288:	4013      	ands	r3, r2
 800328a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	031b      	lsls	r3, r3, #12
 8003292:	697a      	ldr	r2, [r7, #20]
 8003294:	4313      	orrs	r3, r2
 8003296:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	693a      	ldr	r2, [r7, #16]
 800329c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	68fa      	ldr	r2, [r7, #12]
 80032a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	685a      	ldr	r2, [r3, #4]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	697a      	ldr	r2, [r7, #20]
 80032b0:	621a      	str	r2, [r3, #32]
}
 80032b2:	46c0      	nop			@ (mov r8, r8)
 80032b4:	46bd      	mov	sp, r7
 80032b6:	b006      	add	sp, #24
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	46c0      	nop			@ (mov r8, r8)
 80032bc:	ffffefff 	.word	0xffffefff
 80032c0:	ffff8fff 	.word	0xffff8fff
 80032c4:	fffffcff 	.word	0xfffffcff
 80032c8:	ffffdfff 	.word	0xffffdfff

080032cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b086      	sub	sp, #24
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	221f      	movs	r2, #31
 80032dc:	4013      	ands	r3, r2
 80032de:	2201      	movs	r2, #1
 80032e0:	409a      	lsls	r2, r3
 80032e2:	0013      	movs	r3, r2
 80032e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6a1b      	ldr	r3, [r3, #32]
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	43d2      	mvns	r2, r2
 80032ee:	401a      	ands	r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6a1a      	ldr	r2, [r3, #32]
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	211f      	movs	r1, #31
 80032fc:	400b      	ands	r3, r1
 80032fe:	6879      	ldr	r1, [r7, #4]
 8003300:	4099      	lsls	r1, r3
 8003302:	000b      	movs	r3, r1
 8003304:	431a      	orrs	r2, r3
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	621a      	str	r2, [r3, #32]
}
 800330a:	46c0      	nop			@ (mov r8, r8)
 800330c:	46bd      	mov	sp, r7
 800330e:	b006      	add	sp, #24
 8003310:	bd80      	pop	{r7, pc}
	...

08003314 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2238      	movs	r2, #56	@ 0x38
 8003322:	5c9b      	ldrb	r3, [r3, r2]
 8003324:	2b01      	cmp	r3, #1
 8003326:	d101      	bne.n	800332c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003328:	2302      	movs	r3, #2
 800332a:	e047      	b.n	80033bc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2238      	movs	r2, #56	@ 0x38
 8003330:	2101      	movs	r1, #1
 8003332:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2239      	movs	r2, #57	@ 0x39
 8003338:	2102      	movs	r1, #2
 800333a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2270      	movs	r2, #112	@ 0x70
 8003350:	4393      	bics	r3, r2
 8003352:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	68fa      	ldr	r2, [r7, #12]
 800335a:	4313      	orrs	r3, r2
 800335c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	68fa      	ldr	r2, [r7, #12]
 8003364:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	2380      	movs	r3, #128	@ 0x80
 800336c:	05db      	lsls	r3, r3, #23
 800336e:	429a      	cmp	r2, r3
 8003370:	d00e      	beq.n	8003390 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a13      	ldr	r2, [pc, #76]	@ (80033c4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d009      	beq.n	8003390 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a11      	ldr	r2, [pc, #68]	@ (80033c8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d004      	beq.n	8003390 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a10      	ldr	r2, [pc, #64]	@ (80033cc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d10c      	bne.n	80033aa <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	2280      	movs	r2, #128	@ 0x80
 8003394:	4393      	bics	r3, r2
 8003396:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	68ba      	ldr	r2, [r7, #8]
 800339e:	4313      	orrs	r3, r2
 80033a0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	68ba      	ldr	r2, [r7, #8]
 80033a8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2239      	movs	r2, #57	@ 0x39
 80033ae:	2101      	movs	r1, #1
 80033b0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2238      	movs	r2, #56	@ 0x38
 80033b6:	2100      	movs	r1, #0
 80033b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033ba:	2300      	movs	r3, #0
}
 80033bc:	0018      	movs	r0, r3
 80033be:	46bd      	mov	sp, r7
 80033c0:	b004      	add	sp, #16
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	40000400 	.word	0x40000400
 80033c8:	40010800 	.word	0x40010800
 80033cc:	40011400 	.word	0x40011400

080033d0 <HAL_TIMEx_RemapConfig>:
  @endif
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	6039      	str	r1, [r7, #0]

  /* Check parameters */
  assert_param(IS_TIM_REMAP(htim->Instance, Remap));

  __HAL_LOCK(htim);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2238      	movs	r2, #56	@ 0x38
 80033de:	5c9b      	ldrb	r3, [r3, r2]
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d101      	bne.n	80033e8 <HAL_TIMEx_RemapConfig+0x18>
 80033e4:	2302      	movs	r3, #2
 80033e6:	e00c      	b.n	8003402 <HAL_TIMEx_RemapConfig+0x32>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2238      	movs	r2, #56	@ 0x38
 80033ec:	2101      	movs	r1, #1
 80033ee:	5499      	strb	r1, [r3, r2]

  /* Set the Timer remapping configuration */
  WRITE_REG(htim->Instance->OR, Remap);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	683a      	ldr	r2, [r7, #0]
 80033f6:	651a      	str	r2, [r3, #80]	@ 0x50

  __HAL_UNLOCK(htim);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2238      	movs	r2, #56	@ 0x38
 80033fc:	2100      	movs	r1, #0
 80033fe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003400:	2300      	movs	r3, #0
}
 8003402:	0018      	movs	r0, r3
 8003404:	46bd      	mov	sp, r7
 8003406:	b002      	add	sp, #8
 8003408:	bd80      	pop	{r7, pc}
	...

0800340c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e044      	b.n	80034a8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003422:	2b00      	cmp	r3, #0
 8003424:	d107      	bne.n	8003436 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2278      	movs	r2, #120	@ 0x78
 800342a:	2100      	movs	r1, #0
 800342c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	0018      	movs	r0, r3
 8003432:	f7fe f859 	bl	80014e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2224      	movs	r2, #36	@ 0x24
 800343a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	2101      	movs	r1, #1
 8003448:	438a      	bics	r2, r1
 800344a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	0018      	movs	r0, r3
 8003450:	f000 f830 	bl	80034b4 <UART_SetConfig>
 8003454:	0003      	movs	r3, r0
 8003456:	2b01      	cmp	r3, #1
 8003458:	d101      	bne.n	800345e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e024      	b.n	80034a8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003462:	2b00      	cmp	r3, #0
 8003464:	d003      	beq.n	800346e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	0018      	movs	r0, r3
 800346a:	f000 fac1 	bl	80039f0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	685a      	ldr	r2, [r3, #4]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	490d      	ldr	r1, [pc, #52]	@ (80034b0 <HAL_UART_Init+0xa4>)
 800347a:	400a      	ands	r2, r1
 800347c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	689a      	ldr	r2, [r3, #8]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	212a      	movs	r1, #42	@ 0x2a
 800348a:	438a      	bics	r2, r1
 800348c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2101      	movs	r1, #1
 800349a:	430a      	orrs	r2, r1
 800349c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	0018      	movs	r0, r3
 80034a2:	f000 fb59 	bl	8003b58 <UART_CheckIdleState>
 80034a6:	0003      	movs	r3, r0
}
 80034a8:	0018      	movs	r0, r3
 80034aa:	46bd      	mov	sp, r7
 80034ac:	b002      	add	sp, #8
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	ffffb7ff 	.word	0xffffb7ff

080034b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034b4:	b5b0      	push	{r4, r5, r7, lr}
 80034b6:	b08e      	sub	sp, #56	@ 0x38
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80034bc:	231a      	movs	r3, #26
 80034be:	2218      	movs	r2, #24
 80034c0:	189b      	adds	r3, r3, r2
 80034c2:	19db      	adds	r3, r3, r7
 80034c4:	2200      	movs	r2, #0
 80034c6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	689a      	ldr	r2, [r3, #8]
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	691b      	ldr	r3, [r3, #16]
 80034d0:	431a      	orrs	r2, r3
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	695b      	ldr	r3, [r3, #20]
 80034d6:	431a      	orrs	r2, r3
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	69db      	ldr	r3, [r3, #28]
 80034dc:	4313      	orrs	r3, r2
 80034de:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4ac3      	ldr	r2, [pc, #780]	@ (80037f4 <UART_SetConfig+0x340>)
 80034e8:	4013      	ands	r3, r2
 80034ea:	0019      	movs	r1, r3
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80034f2:	430a      	orrs	r2, r1
 80034f4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	4abe      	ldr	r2, [pc, #760]	@ (80037f8 <UART_SetConfig+0x344>)
 80034fe:	4013      	ands	r3, r2
 8003500:	0019      	movs	r1, r3
 8003502:	69fb      	ldr	r3, [r7, #28]
 8003504:	68da      	ldr	r2, [r3, #12]
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	430a      	orrs	r2, r1
 800350c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	699b      	ldr	r3, [r3, #24]
 8003512:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4ab8      	ldr	r2, [pc, #736]	@ (80037fc <UART_SetConfig+0x348>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d004      	beq.n	8003528 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	6a1b      	ldr	r3, [r3, #32]
 8003522:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003524:	4313      	orrs	r3, r2
 8003526:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	4ab4      	ldr	r2, [pc, #720]	@ (8003800 <UART_SetConfig+0x34c>)
 8003530:	4013      	ands	r3, r2
 8003532:	0019      	movs	r1, r3
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800353a:	430a      	orrs	r2, r1
 800353c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4ab0      	ldr	r2, [pc, #704]	@ (8003804 <UART_SetConfig+0x350>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d131      	bne.n	80035ac <UART_SetConfig+0xf8>
 8003548:	4baf      	ldr	r3, [pc, #700]	@ (8003808 <UART_SetConfig+0x354>)
 800354a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800354c:	2203      	movs	r2, #3
 800354e:	4013      	ands	r3, r2
 8003550:	2b03      	cmp	r3, #3
 8003552:	d01d      	beq.n	8003590 <UART_SetConfig+0xdc>
 8003554:	d823      	bhi.n	800359e <UART_SetConfig+0xea>
 8003556:	2b02      	cmp	r3, #2
 8003558:	d00c      	beq.n	8003574 <UART_SetConfig+0xc0>
 800355a:	d820      	bhi.n	800359e <UART_SetConfig+0xea>
 800355c:	2b00      	cmp	r3, #0
 800355e:	d002      	beq.n	8003566 <UART_SetConfig+0xb2>
 8003560:	2b01      	cmp	r3, #1
 8003562:	d00e      	beq.n	8003582 <UART_SetConfig+0xce>
 8003564:	e01b      	b.n	800359e <UART_SetConfig+0xea>
 8003566:	231b      	movs	r3, #27
 8003568:	2218      	movs	r2, #24
 800356a:	189b      	adds	r3, r3, r2
 800356c:	19db      	adds	r3, r3, r7
 800356e:	2201      	movs	r2, #1
 8003570:	701a      	strb	r2, [r3, #0]
 8003572:	e0b4      	b.n	80036de <UART_SetConfig+0x22a>
 8003574:	231b      	movs	r3, #27
 8003576:	2218      	movs	r2, #24
 8003578:	189b      	adds	r3, r3, r2
 800357a:	19db      	adds	r3, r3, r7
 800357c:	2202      	movs	r2, #2
 800357e:	701a      	strb	r2, [r3, #0]
 8003580:	e0ad      	b.n	80036de <UART_SetConfig+0x22a>
 8003582:	231b      	movs	r3, #27
 8003584:	2218      	movs	r2, #24
 8003586:	189b      	adds	r3, r3, r2
 8003588:	19db      	adds	r3, r3, r7
 800358a:	2204      	movs	r2, #4
 800358c:	701a      	strb	r2, [r3, #0]
 800358e:	e0a6      	b.n	80036de <UART_SetConfig+0x22a>
 8003590:	231b      	movs	r3, #27
 8003592:	2218      	movs	r2, #24
 8003594:	189b      	adds	r3, r3, r2
 8003596:	19db      	adds	r3, r3, r7
 8003598:	2208      	movs	r2, #8
 800359a:	701a      	strb	r2, [r3, #0]
 800359c:	e09f      	b.n	80036de <UART_SetConfig+0x22a>
 800359e:	231b      	movs	r3, #27
 80035a0:	2218      	movs	r2, #24
 80035a2:	189b      	adds	r3, r3, r2
 80035a4:	19db      	adds	r3, r3, r7
 80035a6:	2210      	movs	r2, #16
 80035a8:	701a      	strb	r2, [r3, #0]
 80035aa:	e098      	b.n	80036de <UART_SetConfig+0x22a>
 80035ac:	69fb      	ldr	r3, [r7, #28]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a96      	ldr	r2, [pc, #600]	@ (800380c <UART_SetConfig+0x358>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d131      	bne.n	800361a <UART_SetConfig+0x166>
 80035b6:	4b94      	ldr	r3, [pc, #592]	@ (8003808 <UART_SetConfig+0x354>)
 80035b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035ba:	220c      	movs	r2, #12
 80035bc:	4013      	ands	r3, r2
 80035be:	2b0c      	cmp	r3, #12
 80035c0:	d01d      	beq.n	80035fe <UART_SetConfig+0x14a>
 80035c2:	d823      	bhi.n	800360c <UART_SetConfig+0x158>
 80035c4:	2b08      	cmp	r3, #8
 80035c6:	d00c      	beq.n	80035e2 <UART_SetConfig+0x12e>
 80035c8:	d820      	bhi.n	800360c <UART_SetConfig+0x158>
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d002      	beq.n	80035d4 <UART_SetConfig+0x120>
 80035ce:	2b04      	cmp	r3, #4
 80035d0:	d00e      	beq.n	80035f0 <UART_SetConfig+0x13c>
 80035d2:	e01b      	b.n	800360c <UART_SetConfig+0x158>
 80035d4:	231b      	movs	r3, #27
 80035d6:	2218      	movs	r2, #24
 80035d8:	189b      	adds	r3, r3, r2
 80035da:	19db      	adds	r3, r3, r7
 80035dc:	2200      	movs	r2, #0
 80035de:	701a      	strb	r2, [r3, #0]
 80035e0:	e07d      	b.n	80036de <UART_SetConfig+0x22a>
 80035e2:	231b      	movs	r3, #27
 80035e4:	2218      	movs	r2, #24
 80035e6:	189b      	adds	r3, r3, r2
 80035e8:	19db      	adds	r3, r3, r7
 80035ea:	2202      	movs	r2, #2
 80035ec:	701a      	strb	r2, [r3, #0]
 80035ee:	e076      	b.n	80036de <UART_SetConfig+0x22a>
 80035f0:	231b      	movs	r3, #27
 80035f2:	2218      	movs	r2, #24
 80035f4:	189b      	adds	r3, r3, r2
 80035f6:	19db      	adds	r3, r3, r7
 80035f8:	2204      	movs	r2, #4
 80035fa:	701a      	strb	r2, [r3, #0]
 80035fc:	e06f      	b.n	80036de <UART_SetConfig+0x22a>
 80035fe:	231b      	movs	r3, #27
 8003600:	2218      	movs	r2, #24
 8003602:	189b      	adds	r3, r3, r2
 8003604:	19db      	adds	r3, r3, r7
 8003606:	2208      	movs	r2, #8
 8003608:	701a      	strb	r2, [r3, #0]
 800360a:	e068      	b.n	80036de <UART_SetConfig+0x22a>
 800360c:	231b      	movs	r3, #27
 800360e:	2218      	movs	r2, #24
 8003610:	189b      	adds	r3, r3, r2
 8003612:	19db      	adds	r3, r3, r7
 8003614:	2210      	movs	r2, #16
 8003616:	701a      	strb	r2, [r3, #0]
 8003618:	e061      	b.n	80036de <UART_SetConfig+0x22a>
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a7c      	ldr	r2, [pc, #496]	@ (8003810 <UART_SetConfig+0x35c>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d106      	bne.n	8003632 <UART_SetConfig+0x17e>
 8003624:	231b      	movs	r3, #27
 8003626:	2218      	movs	r2, #24
 8003628:	189b      	adds	r3, r3, r2
 800362a:	19db      	adds	r3, r3, r7
 800362c:	2200      	movs	r2, #0
 800362e:	701a      	strb	r2, [r3, #0]
 8003630:	e055      	b.n	80036de <UART_SetConfig+0x22a>
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a77      	ldr	r2, [pc, #476]	@ (8003814 <UART_SetConfig+0x360>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d106      	bne.n	800364a <UART_SetConfig+0x196>
 800363c:	231b      	movs	r3, #27
 800363e:	2218      	movs	r2, #24
 8003640:	189b      	adds	r3, r3, r2
 8003642:	19db      	adds	r3, r3, r7
 8003644:	2200      	movs	r2, #0
 8003646:	701a      	strb	r2, [r3, #0]
 8003648:	e049      	b.n	80036de <UART_SetConfig+0x22a>
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a6b      	ldr	r2, [pc, #428]	@ (80037fc <UART_SetConfig+0x348>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d13e      	bne.n	80036d2 <UART_SetConfig+0x21e>
 8003654:	4b6c      	ldr	r3, [pc, #432]	@ (8003808 <UART_SetConfig+0x354>)
 8003656:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003658:	23c0      	movs	r3, #192	@ 0xc0
 800365a:	011b      	lsls	r3, r3, #4
 800365c:	4013      	ands	r3, r2
 800365e:	22c0      	movs	r2, #192	@ 0xc0
 8003660:	0112      	lsls	r2, r2, #4
 8003662:	4293      	cmp	r3, r2
 8003664:	d027      	beq.n	80036b6 <UART_SetConfig+0x202>
 8003666:	22c0      	movs	r2, #192	@ 0xc0
 8003668:	0112      	lsls	r2, r2, #4
 800366a:	4293      	cmp	r3, r2
 800366c:	d82a      	bhi.n	80036c4 <UART_SetConfig+0x210>
 800366e:	2280      	movs	r2, #128	@ 0x80
 8003670:	0112      	lsls	r2, r2, #4
 8003672:	4293      	cmp	r3, r2
 8003674:	d011      	beq.n	800369a <UART_SetConfig+0x1e6>
 8003676:	2280      	movs	r2, #128	@ 0x80
 8003678:	0112      	lsls	r2, r2, #4
 800367a:	4293      	cmp	r3, r2
 800367c:	d822      	bhi.n	80036c4 <UART_SetConfig+0x210>
 800367e:	2b00      	cmp	r3, #0
 8003680:	d004      	beq.n	800368c <UART_SetConfig+0x1d8>
 8003682:	2280      	movs	r2, #128	@ 0x80
 8003684:	00d2      	lsls	r2, r2, #3
 8003686:	4293      	cmp	r3, r2
 8003688:	d00e      	beq.n	80036a8 <UART_SetConfig+0x1f4>
 800368a:	e01b      	b.n	80036c4 <UART_SetConfig+0x210>
 800368c:	231b      	movs	r3, #27
 800368e:	2218      	movs	r2, #24
 8003690:	189b      	adds	r3, r3, r2
 8003692:	19db      	adds	r3, r3, r7
 8003694:	2200      	movs	r2, #0
 8003696:	701a      	strb	r2, [r3, #0]
 8003698:	e021      	b.n	80036de <UART_SetConfig+0x22a>
 800369a:	231b      	movs	r3, #27
 800369c:	2218      	movs	r2, #24
 800369e:	189b      	adds	r3, r3, r2
 80036a0:	19db      	adds	r3, r3, r7
 80036a2:	2202      	movs	r2, #2
 80036a4:	701a      	strb	r2, [r3, #0]
 80036a6:	e01a      	b.n	80036de <UART_SetConfig+0x22a>
 80036a8:	231b      	movs	r3, #27
 80036aa:	2218      	movs	r2, #24
 80036ac:	189b      	adds	r3, r3, r2
 80036ae:	19db      	adds	r3, r3, r7
 80036b0:	2204      	movs	r2, #4
 80036b2:	701a      	strb	r2, [r3, #0]
 80036b4:	e013      	b.n	80036de <UART_SetConfig+0x22a>
 80036b6:	231b      	movs	r3, #27
 80036b8:	2218      	movs	r2, #24
 80036ba:	189b      	adds	r3, r3, r2
 80036bc:	19db      	adds	r3, r3, r7
 80036be:	2208      	movs	r2, #8
 80036c0:	701a      	strb	r2, [r3, #0]
 80036c2:	e00c      	b.n	80036de <UART_SetConfig+0x22a>
 80036c4:	231b      	movs	r3, #27
 80036c6:	2218      	movs	r2, #24
 80036c8:	189b      	adds	r3, r3, r2
 80036ca:	19db      	adds	r3, r3, r7
 80036cc:	2210      	movs	r2, #16
 80036ce:	701a      	strb	r2, [r3, #0]
 80036d0:	e005      	b.n	80036de <UART_SetConfig+0x22a>
 80036d2:	231b      	movs	r3, #27
 80036d4:	2218      	movs	r2, #24
 80036d6:	189b      	adds	r3, r3, r2
 80036d8:	19db      	adds	r3, r3, r7
 80036da:	2210      	movs	r2, #16
 80036dc:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a46      	ldr	r2, [pc, #280]	@ (80037fc <UART_SetConfig+0x348>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d000      	beq.n	80036ea <UART_SetConfig+0x236>
 80036e8:	e09a      	b.n	8003820 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80036ea:	231b      	movs	r3, #27
 80036ec:	2218      	movs	r2, #24
 80036ee:	189b      	adds	r3, r3, r2
 80036f0:	19db      	adds	r3, r3, r7
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	2b08      	cmp	r3, #8
 80036f6:	d01d      	beq.n	8003734 <UART_SetConfig+0x280>
 80036f8:	dc20      	bgt.n	800373c <UART_SetConfig+0x288>
 80036fa:	2b04      	cmp	r3, #4
 80036fc:	d015      	beq.n	800372a <UART_SetConfig+0x276>
 80036fe:	dc1d      	bgt.n	800373c <UART_SetConfig+0x288>
 8003700:	2b00      	cmp	r3, #0
 8003702:	d002      	beq.n	800370a <UART_SetConfig+0x256>
 8003704:	2b02      	cmp	r3, #2
 8003706:	d005      	beq.n	8003714 <UART_SetConfig+0x260>
 8003708:	e018      	b.n	800373c <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800370a:	f7ff f805 	bl	8002718 <HAL_RCC_GetPCLK1Freq>
 800370e:	0003      	movs	r3, r0
 8003710:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003712:	e01c      	b.n	800374e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003714:	4b3c      	ldr	r3, [pc, #240]	@ (8003808 <UART_SetConfig+0x354>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2210      	movs	r2, #16
 800371a:	4013      	ands	r3, r2
 800371c:	d002      	beq.n	8003724 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800371e:	4b3e      	ldr	r3, [pc, #248]	@ (8003818 <UART_SetConfig+0x364>)
 8003720:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003722:	e014      	b.n	800374e <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8003724:	4b3d      	ldr	r3, [pc, #244]	@ (800381c <UART_SetConfig+0x368>)
 8003726:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003728:	e011      	b.n	800374e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800372a:	f7fe ff45 	bl	80025b8 <HAL_RCC_GetSysClockFreq>
 800372e:	0003      	movs	r3, r0
 8003730:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003732:	e00c      	b.n	800374e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003734:	2380      	movs	r3, #128	@ 0x80
 8003736:	021b      	lsls	r3, r3, #8
 8003738:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800373a:	e008      	b.n	800374e <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 800373c:	2300      	movs	r3, #0
 800373e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8003740:	231a      	movs	r3, #26
 8003742:	2218      	movs	r2, #24
 8003744:	189b      	adds	r3, r3, r2
 8003746:	19db      	adds	r3, r3, r7
 8003748:	2201      	movs	r2, #1
 800374a:	701a      	strb	r2, [r3, #0]
        break;
 800374c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800374e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003750:	2b00      	cmp	r3, #0
 8003752:	d100      	bne.n	8003756 <UART_SetConfig+0x2a2>
 8003754:	e133      	b.n	80039be <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	685a      	ldr	r2, [r3, #4]
 800375a:	0013      	movs	r3, r2
 800375c:	005b      	lsls	r3, r3, #1
 800375e:	189b      	adds	r3, r3, r2
 8003760:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003762:	429a      	cmp	r2, r3
 8003764:	d305      	bcc.n	8003772 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800376c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800376e:	429a      	cmp	r2, r3
 8003770:	d906      	bls.n	8003780 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8003772:	231a      	movs	r3, #26
 8003774:	2218      	movs	r2, #24
 8003776:	189b      	adds	r3, r3, r2
 8003778:	19db      	adds	r3, r3, r7
 800377a:	2201      	movs	r2, #1
 800377c:	701a      	strb	r2, [r3, #0]
 800377e:	e11e      	b.n	80039be <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003782:	613b      	str	r3, [r7, #16]
 8003784:	2300      	movs	r3, #0
 8003786:	617b      	str	r3, [r7, #20]
 8003788:	6939      	ldr	r1, [r7, #16]
 800378a:	697a      	ldr	r2, [r7, #20]
 800378c:	000b      	movs	r3, r1
 800378e:	0e1b      	lsrs	r3, r3, #24
 8003790:	0010      	movs	r0, r2
 8003792:	0205      	lsls	r5, r0, #8
 8003794:	431d      	orrs	r5, r3
 8003796:	000b      	movs	r3, r1
 8003798:	021c      	lsls	r4, r3, #8
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	085b      	lsrs	r3, r3, #1
 80037a0:	60bb      	str	r3, [r7, #8]
 80037a2:	2300      	movs	r3, #0
 80037a4:	60fb      	str	r3, [r7, #12]
 80037a6:	68b8      	ldr	r0, [r7, #8]
 80037a8:	68f9      	ldr	r1, [r7, #12]
 80037aa:	1900      	adds	r0, r0, r4
 80037ac:	4169      	adcs	r1, r5
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	603b      	str	r3, [r7, #0]
 80037b4:	2300      	movs	r3, #0
 80037b6:	607b      	str	r3, [r7, #4]
 80037b8:	683a      	ldr	r2, [r7, #0]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	f7fc fd30 	bl	8000220 <__aeabi_uldivmod>
 80037c0:	0002      	movs	r2, r0
 80037c2:	000b      	movs	r3, r1
 80037c4:	0013      	movs	r3, r2
 80037c6:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80037c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80037ca:	23c0      	movs	r3, #192	@ 0xc0
 80037cc:	009b      	lsls	r3, r3, #2
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d309      	bcc.n	80037e6 <UART_SetConfig+0x332>
 80037d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80037d4:	2380      	movs	r3, #128	@ 0x80
 80037d6:	035b      	lsls	r3, r3, #13
 80037d8:	429a      	cmp	r2, r3
 80037da:	d204      	bcs.n	80037e6 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 80037dc:	69fb      	ldr	r3, [r7, #28]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80037e2:	60da      	str	r2, [r3, #12]
 80037e4:	e0eb      	b.n	80039be <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 80037e6:	231a      	movs	r3, #26
 80037e8:	2218      	movs	r2, #24
 80037ea:	189b      	adds	r3, r3, r2
 80037ec:	19db      	adds	r3, r3, r7
 80037ee:	2201      	movs	r2, #1
 80037f0:	701a      	strb	r2, [r3, #0]
 80037f2:	e0e4      	b.n	80039be <UART_SetConfig+0x50a>
 80037f4:	efff69f3 	.word	0xefff69f3
 80037f8:	ffffcfff 	.word	0xffffcfff
 80037fc:	40004800 	.word	0x40004800
 8003800:	fffff4ff 	.word	0xfffff4ff
 8003804:	40013800 	.word	0x40013800
 8003808:	40021000 	.word	0x40021000
 800380c:	40004400 	.word	0x40004400
 8003810:	40004c00 	.word	0x40004c00
 8003814:	40005000 	.word	0x40005000
 8003818:	003d0900 	.word	0x003d0900
 800381c:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	69da      	ldr	r2, [r3, #28]
 8003824:	2380      	movs	r3, #128	@ 0x80
 8003826:	021b      	lsls	r3, r3, #8
 8003828:	429a      	cmp	r2, r3
 800382a:	d000      	beq.n	800382e <UART_SetConfig+0x37a>
 800382c:	e070      	b.n	8003910 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 800382e:	231b      	movs	r3, #27
 8003830:	2218      	movs	r2, #24
 8003832:	189b      	adds	r3, r3, r2
 8003834:	19db      	adds	r3, r3, r7
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	2b08      	cmp	r3, #8
 800383a:	d822      	bhi.n	8003882 <UART_SetConfig+0x3ce>
 800383c:	009a      	lsls	r2, r3, #2
 800383e:	4b67      	ldr	r3, [pc, #412]	@ (80039dc <UART_SetConfig+0x528>)
 8003840:	18d3      	adds	r3, r2, r3
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003846:	f7fe ff67 	bl	8002718 <HAL_RCC_GetPCLK1Freq>
 800384a:	0003      	movs	r3, r0
 800384c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800384e:	e021      	b.n	8003894 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003850:	f7fe ff78 	bl	8002744 <HAL_RCC_GetPCLK2Freq>
 8003854:	0003      	movs	r3, r0
 8003856:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003858:	e01c      	b.n	8003894 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800385a:	4b61      	ldr	r3, [pc, #388]	@ (80039e0 <UART_SetConfig+0x52c>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	2210      	movs	r2, #16
 8003860:	4013      	ands	r3, r2
 8003862:	d002      	beq.n	800386a <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003864:	4b5f      	ldr	r3, [pc, #380]	@ (80039e4 <UART_SetConfig+0x530>)
 8003866:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003868:	e014      	b.n	8003894 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 800386a:	4b5f      	ldr	r3, [pc, #380]	@ (80039e8 <UART_SetConfig+0x534>)
 800386c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800386e:	e011      	b.n	8003894 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003870:	f7fe fea2 	bl	80025b8 <HAL_RCC_GetSysClockFreq>
 8003874:	0003      	movs	r3, r0
 8003876:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003878:	e00c      	b.n	8003894 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800387a:	2380      	movs	r3, #128	@ 0x80
 800387c:	021b      	lsls	r3, r3, #8
 800387e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003880:	e008      	b.n	8003894 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8003882:	2300      	movs	r3, #0
 8003884:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8003886:	231a      	movs	r3, #26
 8003888:	2218      	movs	r2, #24
 800388a:	189b      	adds	r3, r3, r2
 800388c:	19db      	adds	r3, r3, r7
 800388e:	2201      	movs	r2, #1
 8003890:	701a      	strb	r2, [r3, #0]
        break;
 8003892:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003896:	2b00      	cmp	r3, #0
 8003898:	d100      	bne.n	800389c <UART_SetConfig+0x3e8>
 800389a:	e090      	b.n	80039be <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800389c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800389e:	005a      	lsls	r2, r3, #1
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	085b      	lsrs	r3, r3, #1
 80038a6:	18d2      	adds	r2, r2, r3
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	0019      	movs	r1, r3
 80038ae:	0010      	movs	r0, r2
 80038b0:	f7fc fc2a 	bl	8000108 <__udivsi3>
 80038b4:	0003      	movs	r3, r0
 80038b6:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ba:	2b0f      	cmp	r3, #15
 80038bc:	d921      	bls.n	8003902 <UART_SetConfig+0x44e>
 80038be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80038c0:	2380      	movs	r3, #128	@ 0x80
 80038c2:	025b      	lsls	r3, r3, #9
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d21c      	bcs.n	8003902 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80038c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ca:	b29a      	uxth	r2, r3
 80038cc:	200e      	movs	r0, #14
 80038ce:	2418      	movs	r4, #24
 80038d0:	1903      	adds	r3, r0, r4
 80038d2:	19db      	adds	r3, r3, r7
 80038d4:	210f      	movs	r1, #15
 80038d6:	438a      	bics	r2, r1
 80038d8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80038da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038dc:	085b      	lsrs	r3, r3, #1
 80038de:	b29b      	uxth	r3, r3
 80038e0:	2207      	movs	r2, #7
 80038e2:	4013      	ands	r3, r2
 80038e4:	b299      	uxth	r1, r3
 80038e6:	1903      	adds	r3, r0, r4
 80038e8:	19db      	adds	r3, r3, r7
 80038ea:	1902      	adds	r2, r0, r4
 80038ec:	19d2      	adds	r2, r2, r7
 80038ee:	8812      	ldrh	r2, [r2, #0]
 80038f0:	430a      	orrs	r2, r1
 80038f2:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	1902      	adds	r2, r0, r4
 80038fa:	19d2      	adds	r2, r2, r7
 80038fc:	8812      	ldrh	r2, [r2, #0]
 80038fe:	60da      	str	r2, [r3, #12]
 8003900:	e05d      	b.n	80039be <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8003902:	231a      	movs	r3, #26
 8003904:	2218      	movs	r2, #24
 8003906:	189b      	adds	r3, r3, r2
 8003908:	19db      	adds	r3, r3, r7
 800390a:	2201      	movs	r2, #1
 800390c:	701a      	strb	r2, [r3, #0]
 800390e:	e056      	b.n	80039be <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003910:	231b      	movs	r3, #27
 8003912:	2218      	movs	r2, #24
 8003914:	189b      	adds	r3, r3, r2
 8003916:	19db      	adds	r3, r3, r7
 8003918:	781b      	ldrb	r3, [r3, #0]
 800391a:	2b08      	cmp	r3, #8
 800391c:	d822      	bhi.n	8003964 <UART_SetConfig+0x4b0>
 800391e:	009a      	lsls	r2, r3, #2
 8003920:	4b32      	ldr	r3, [pc, #200]	@ (80039ec <UART_SetConfig+0x538>)
 8003922:	18d3      	adds	r3, r2, r3
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003928:	f7fe fef6 	bl	8002718 <HAL_RCC_GetPCLK1Freq>
 800392c:	0003      	movs	r3, r0
 800392e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003930:	e021      	b.n	8003976 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003932:	f7fe ff07 	bl	8002744 <HAL_RCC_GetPCLK2Freq>
 8003936:	0003      	movs	r3, r0
 8003938:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800393a:	e01c      	b.n	8003976 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800393c:	4b28      	ldr	r3, [pc, #160]	@ (80039e0 <UART_SetConfig+0x52c>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2210      	movs	r2, #16
 8003942:	4013      	ands	r3, r2
 8003944:	d002      	beq.n	800394c <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003946:	4b27      	ldr	r3, [pc, #156]	@ (80039e4 <UART_SetConfig+0x530>)
 8003948:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800394a:	e014      	b.n	8003976 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 800394c:	4b26      	ldr	r3, [pc, #152]	@ (80039e8 <UART_SetConfig+0x534>)
 800394e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003950:	e011      	b.n	8003976 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003952:	f7fe fe31 	bl	80025b8 <HAL_RCC_GetSysClockFreq>
 8003956:	0003      	movs	r3, r0
 8003958:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800395a:	e00c      	b.n	8003976 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800395c:	2380      	movs	r3, #128	@ 0x80
 800395e:	021b      	lsls	r3, r3, #8
 8003960:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003962:	e008      	b.n	8003976 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8003964:	2300      	movs	r3, #0
 8003966:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8003968:	231a      	movs	r3, #26
 800396a:	2218      	movs	r2, #24
 800396c:	189b      	adds	r3, r3, r2
 800396e:	19db      	adds	r3, r3, r7
 8003970:	2201      	movs	r2, #1
 8003972:	701a      	strb	r2, [r3, #0]
        break;
 8003974:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003978:	2b00      	cmp	r3, #0
 800397a:	d020      	beq.n	80039be <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800397c:	69fb      	ldr	r3, [r7, #28]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	085a      	lsrs	r2, r3, #1
 8003982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003984:	18d2      	adds	r2, r2, r3
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	0019      	movs	r1, r3
 800398c:	0010      	movs	r0, r2
 800398e:	f7fc fbbb 	bl	8000108 <__udivsi3>
 8003992:	0003      	movs	r3, r0
 8003994:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003998:	2b0f      	cmp	r3, #15
 800399a:	d90a      	bls.n	80039b2 <UART_SetConfig+0x4fe>
 800399c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800399e:	2380      	movs	r3, #128	@ 0x80
 80039a0:	025b      	lsls	r3, r3, #9
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d205      	bcs.n	80039b2 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80039a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039a8:	b29a      	uxth	r2, r3
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	60da      	str	r2, [r3, #12]
 80039b0:	e005      	b.n	80039be <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80039b2:	231a      	movs	r3, #26
 80039b4:	2218      	movs	r2, #24
 80039b6:	189b      	adds	r3, r3, r2
 80039b8:	19db      	adds	r3, r3, r7
 80039ba:	2201      	movs	r2, #1
 80039bc:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	2200      	movs	r2, #0
 80039c2:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	2200      	movs	r2, #0
 80039c8:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80039ca:	231a      	movs	r3, #26
 80039cc:	2218      	movs	r2, #24
 80039ce:	189b      	adds	r3, r3, r2
 80039d0:	19db      	adds	r3, r3, r7
 80039d2:	781b      	ldrb	r3, [r3, #0]
}
 80039d4:	0018      	movs	r0, r3
 80039d6:	46bd      	mov	sp, r7
 80039d8:	b00e      	add	sp, #56	@ 0x38
 80039da:	bdb0      	pop	{r4, r5, r7, pc}
 80039dc:	08004190 	.word	0x08004190
 80039e0:	40021000 	.word	0x40021000
 80039e4:	003d0900 	.word	0x003d0900
 80039e8:	00f42400 	.word	0x00f42400
 80039ec:	080041b4 	.word	0x080041b4

080039f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b082      	sub	sp, #8
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039fc:	2201      	movs	r2, #1
 80039fe:	4013      	ands	r3, r2
 8003a00:	d00b      	beq.n	8003a1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	4a4a      	ldr	r2, [pc, #296]	@ (8003b34 <UART_AdvFeatureConfig+0x144>)
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	0019      	movs	r1, r3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	430a      	orrs	r2, r1
 8003a18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1e:	2202      	movs	r2, #2
 8003a20:	4013      	ands	r3, r2
 8003a22:	d00b      	beq.n	8003a3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	4a43      	ldr	r2, [pc, #268]	@ (8003b38 <UART_AdvFeatureConfig+0x148>)
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	0019      	movs	r1, r3
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	430a      	orrs	r2, r1
 8003a3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a40:	2204      	movs	r2, #4
 8003a42:	4013      	ands	r3, r2
 8003a44:	d00b      	beq.n	8003a5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	4a3b      	ldr	r2, [pc, #236]	@ (8003b3c <UART_AdvFeatureConfig+0x14c>)
 8003a4e:	4013      	ands	r3, r2
 8003a50:	0019      	movs	r1, r3
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	430a      	orrs	r2, r1
 8003a5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a62:	2208      	movs	r2, #8
 8003a64:	4013      	ands	r3, r2
 8003a66:	d00b      	beq.n	8003a80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	4a34      	ldr	r2, [pc, #208]	@ (8003b40 <UART_AdvFeatureConfig+0x150>)
 8003a70:	4013      	ands	r3, r2
 8003a72:	0019      	movs	r1, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	430a      	orrs	r2, r1
 8003a7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a84:	2210      	movs	r2, #16
 8003a86:	4013      	ands	r3, r2
 8003a88:	d00b      	beq.n	8003aa2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	4a2c      	ldr	r2, [pc, #176]	@ (8003b44 <UART_AdvFeatureConfig+0x154>)
 8003a92:	4013      	ands	r3, r2
 8003a94:	0019      	movs	r1, r3
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	430a      	orrs	r2, r1
 8003aa0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa6:	2220      	movs	r2, #32
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	d00b      	beq.n	8003ac4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	4a25      	ldr	r2, [pc, #148]	@ (8003b48 <UART_AdvFeatureConfig+0x158>)
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	0019      	movs	r1, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	430a      	orrs	r2, r1
 8003ac2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac8:	2240      	movs	r2, #64	@ 0x40
 8003aca:	4013      	ands	r3, r2
 8003acc:	d01d      	beq.n	8003b0a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	4a1d      	ldr	r2, [pc, #116]	@ (8003b4c <UART_AdvFeatureConfig+0x15c>)
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	0019      	movs	r1, r3
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	430a      	orrs	r2, r1
 8003ae4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003aea:	2380      	movs	r3, #128	@ 0x80
 8003aec:	035b      	lsls	r3, r3, #13
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d10b      	bne.n	8003b0a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	4a15      	ldr	r2, [pc, #84]	@ (8003b50 <UART_AdvFeatureConfig+0x160>)
 8003afa:	4013      	ands	r3, r2
 8003afc:	0019      	movs	r1, r3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	430a      	orrs	r2, r1
 8003b08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0e:	2280      	movs	r2, #128	@ 0x80
 8003b10:	4013      	ands	r3, r2
 8003b12:	d00b      	beq.n	8003b2c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	4a0e      	ldr	r2, [pc, #56]	@ (8003b54 <UART_AdvFeatureConfig+0x164>)
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	0019      	movs	r1, r3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	430a      	orrs	r2, r1
 8003b2a:	605a      	str	r2, [r3, #4]
  }
}
 8003b2c:	46c0      	nop			@ (mov r8, r8)
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	b002      	add	sp, #8
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	fffdffff 	.word	0xfffdffff
 8003b38:	fffeffff 	.word	0xfffeffff
 8003b3c:	fffbffff 	.word	0xfffbffff
 8003b40:	ffff7fff 	.word	0xffff7fff
 8003b44:	ffffefff 	.word	0xffffefff
 8003b48:	ffffdfff 	.word	0xffffdfff
 8003b4c:	ffefffff 	.word	0xffefffff
 8003b50:	ff9fffff 	.word	0xff9fffff
 8003b54:	fff7ffff 	.word	0xfff7ffff

08003b58 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b092      	sub	sp, #72	@ 0x48
 8003b5c:	af02      	add	r7, sp, #8
 8003b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2284      	movs	r2, #132	@ 0x84
 8003b64:	2100      	movs	r1, #0
 8003b66:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003b68:	f7fd fdb0 	bl	80016cc <HAL_GetTick>
 8003b6c:	0003      	movs	r3, r0
 8003b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	2208      	movs	r2, #8
 8003b78:	4013      	ands	r3, r2
 8003b7a:	2b08      	cmp	r3, #8
 8003b7c:	d12c      	bne.n	8003bd8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b80:	2280      	movs	r2, #128	@ 0x80
 8003b82:	0391      	lsls	r1, r2, #14
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	4a46      	ldr	r2, [pc, #280]	@ (8003ca0 <UART_CheckIdleState+0x148>)
 8003b88:	9200      	str	r2, [sp, #0]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f000 f88c 	bl	8003ca8 <UART_WaitOnFlagUntilTimeout>
 8003b90:	1e03      	subs	r3, r0, #0
 8003b92:	d021      	beq.n	8003bd8 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b94:	f3ef 8310 	mrs	r3, PRIMASK
 8003b98:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003b9c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ba4:	f383 8810 	msr	PRIMASK, r3
}
 8003ba8:	46c0      	nop			@ (mov r8, r8)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2180      	movs	r1, #128	@ 0x80
 8003bb6:	438a      	bics	r2, r1
 8003bb8:	601a      	str	r2, [r3, #0]
 8003bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bc0:	f383 8810 	msr	PRIMASK, r3
}
 8003bc4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2220      	movs	r2, #32
 8003bca:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2278      	movs	r2, #120	@ 0x78
 8003bd0:	2100      	movs	r1, #0
 8003bd2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	e05f      	b.n	8003c98 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2204      	movs	r2, #4
 8003be0:	4013      	ands	r3, r2
 8003be2:	2b04      	cmp	r3, #4
 8003be4:	d146      	bne.n	8003c74 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003be6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003be8:	2280      	movs	r2, #128	@ 0x80
 8003bea:	03d1      	lsls	r1, r2, #15
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	4a2c      	ldr	r2, [pc, #176]	@ (8003ca0 <UART_CheckIdleState+0x148>)
 8003bf0:	9200      	str	r2, [sp, #0]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f000 f858 	bl	8003ca8 <UART_WaitOnFlagUntilTimeout>
 8003bf8:	1e03      	subs	r3, r0, #0
 8003bfa:	d03b      	beq.n	8003c74 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bfc:	f3ef 8310 	mrs	r3, PRIMASK
 8003c00:	60fb      	str	r3, [r7, #12]
  return(result);
 8003c02:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c04:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c06:	2301      	movs	r3, #1
 8003c08:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	f383 8810 	msr	PRIMASK, r3
}
 8003c10:	46c0      	nop			@ (mov r8, r8)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4921      	ldr	r1, [pc, #132]	@ (8003ca4 <UART_CheckIdleState+0x14c>)
 8003c1e:	400a      	ands	r2, r1
 8003c20:	601a      	str	r2, [r3, #0]
 8003c22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c24:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	f383 8810 	msr	PRIMASK, r3
}
 8003c2c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c2e:	f3ef 8310 	mrs	r3, PRIMASK
 8003c32:	61bb      	str	r3, [r7, #24]
  return(result);
 8003c34:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c36:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c38:	2301      	movs	r3, #1
 8003c3a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c3c:	69fb      	ldr	r3, [r7, #28]
 8003c3e:	f383 8810 	msr	PRIMASK, r3
}
 8003c42:	46c0      	nop			@ (mov r8, r8)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	689a      	ldr	r2, [r3, #8]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	2101      	movs	r1, #1
 8003c50:	438a      	bics	r2, r1
 8003c52:	609a      	str	r2, [r3, #8]
 8003c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c56:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c58:	6a3b      	ldr	r3, [r7, #32]
 8003c5a:	f383 8810 	msr	PRIMASK, r3
}
 8003c5e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2280      	movs	r2, #128	@ 0x80
 8003c64:	2120      	movs	r1, #32
 8003c66:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2278      	movs	r2, #120	@ 0x78
 8003c6c:	2100      	movs	r1, #0
 8003c6e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c70:	2303      	movs	r3, #3
 8003c72:	e011      	b.n	8003c98 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2220      	movs	r2, #32
 8003c78:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2280      	movs	r2, #128	@ 0x80
 8003c7e:	2120      	movs	r1, #32
 8003c80:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2278      	movs	r2, #120	@ 0x78
 8003c92:	2100      	movs	r1, #0
 8003c94:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c96:	2300      	movs	r3, #0
}
 8003c98:	0018      	movs	r0, r3
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	b010      	add	sp, #64	@ 0x40
 8003c9e:	bd80      	pop	{r7, pc}
 8003ca0:	01ffffff 	.word	0x01ffffff
 8003ca4:	fffffedf 	.word	0xfffffedf

08003ca8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	603b      	str	r3, [r7, #0]
 8003cb4:	1dfb      	adds	r3, r7, #7
 8003cb6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cb8:	e04b      	b.n	8003d52 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cba:	69bb      	ldr	r3, [r7, #24]
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	d048      	beq.n	8003d52 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cc0:	f7fd fd04 	bl	80016cc <HAL_GetTick>
 8003cc4:	0002      	movs	r2, r0
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	69ba      	ldr	r2, [r7, #24]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d302      	bcc.n	8003cd6 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d101      	bne.n	8003cda <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e04b      	b.n	8003d72 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2204      	movs	r2, #4
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	d035      	beq.n	8003d52 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	69db      	ldr	r3, [r3, #28]
 8003cec:	2208      	movs	r2, #8
 8003cee:	4013      	ands	r3, r2
 8003cf0:	2b08      	cmp	r3, #8
 8003cf2:	d111      	bne.n	8003d18 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	2208      	movs	r2, #8
 8003cfa:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	0018      	movs	r0, r3
 8003d00:	f000 f83c 	bl	8003d7c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2284      	movs	r2, #132	@ 0x84
 8003d08:	2108      	movs	r1, #8
 8003d0a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2278      	movs	r2, #120	@ 0x78
 8003d10:	2100      	movs	r1, #0
 8003d12:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e02c      	b.n	8003d72 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	69da      	ldr	r2, [r3, #28]
 8003d1e:	2380      	movs	r3, #128	@ 0x80
 8003d20:	011b      	lsls	r3, r3, #4
 8003d22:	401a      	ands	r2, r3
 8003d24:	2380      	movs	r3, #128	@ 0x80
 8003d26:	011b      	lsls	r3, r3, #4
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d112      	bne.n	8003d52 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2280      	movs	r2, #128	@ 0x80
 8003d32:	0112      	lsls	r2, r2, #4
 8003d34:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	0018      	movs	r0, r3
 8003d3a:	f000 f81f 	bl	8003d7c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2284      	movs	r2, #132	@ 0x84
 8003d42:	2120      	movs	r1, #32
 8003d44:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2278      	movs	r2, #120	@ 0x78
 8003d4a:	2100      	movs	r1, #0
 8003d4c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e00f      	b.n	8003d72 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	69db      	ldr	r3, [r3, #28]
 8003d58:	68ba      	ldr	r2, [r7, #8]
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	68ba      	ldr	r2, [r7, #8]
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	425a      	negs	r2, r3
 8003d62:	4153      	adcs	r3, r2
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	001a      	movs	r2, r3
 8003d68:	1dfb      	adds	r3, r7, #7
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	429a      	cmp	r2, r3
 8003d6e:	d0a4      	beq.n	8003cba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d70:	2300      	movs	r3, #0
}
 8003d72:	0018      	movs	r0, r3
 8003d74:	46bd      	mov	sp, r7
 8003d76:	b004      	add	sp, #16
 8003d78:	bd80      	pop	{r7, pc}
	...

08003d7c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b08e      	sub	sp, #56	@ 0x38
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d84:	f3ef 8310 	mrs	r3, PRIMASK
 8003d88:	617b      	str	r3, [r7, #20]
  return(result);
 8003d8a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d8e:	2301      	movs	r3, #1
 8003d90:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d92:	69bb      	ldr	r3, [r7, #24]
 8003d94:	f383 8810 	msr	PRIMASK, r3
}
 8003d98:	46c0      	nop			@ (mov r8, r8)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4926      	ldr	r1, [pc, #152]	@ (8003e40 <UART_EndRxTransfer+0xc4>)
 8003da6:	400a      	ands	r2, r1
 8003da8:	601a      	str	r2, [r3, #0]
 8003daa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	f383 8810 	msr	PRIMASK, r3
}
 8003db4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003db6:	f3ef 8310 	mrs	r3, PRIMASK
 8003dba:	623b      	str	r3, [r7, #32]
  return(result);
 8003dbc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dbe:	633b      	str	r3, [r7, #48]	@ 0x30
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dc6:	f383 8810 	msr	PRIMASK, r3
}
 8003dca:	46c0      	nop			@ (mov r8, r8)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	689a      	ldr	r2, [r3, #8]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	2101      	movs	r1, #1
 8003dd8:	438a      	bics	r2, r1
 8003dda:	609a      	str	r2, [r3, #8]
 8003ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dde:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003de0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003de2:	f383 8810 	msr	PRIMASK, r3
}
 8003de6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d118      	bne.n	8003e22 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003df0:	f3ef 8310 	mrs	r3, PRIMASK
 8003df4:	60bb      	str	r3, [r7, #8]
  return(result);
 8003df6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	f383 8810 	msr	PRIMASK, r3
}
 8003e04:	46c0      	nop			@ (mov r8, r8)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	2110      	movs	r1, #16
 8003e12:	438a      	bics	r2, r1
 8003e14:	601a      	str	r2, [r3, #0]
 8003e16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e18:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	f383 8810 	msr	PRIMASK, r3
}
 8003e20:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2280      	movs	r2, #128	@ 0x80
 8003e26:	2120      	movs	r1, #32
 8003e28:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2200      	movs	r2, #0
 8003e34:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003e36:	46c0      	nop			@ (mov r8, r8)
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	b00e      	add	sp, #56	@ 0x38
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	46c0      	nop			@ (mov r8, r8)
 8003e40:	fffffedf 	.word	0xfffffedf

08003e44 <mainloop>:

#include "mainloop.h"

float speed = 0.0;

void mainloop(){
 8003e44:	b580      	push	{r7, lr}
 8003e46:	af00      	add	r7, sp, #0
	init();
 8003e48:	f000 f80e 	bl	8003e68 <init>
	speed_set(-255);
 8003e4c:	23ff      	movs	r3, #255	@ 0xff
 8003e4e:	425b      	negs	r3, r3
 8003e50:	0018      	movs	r0, r3
 8003e52:	f000 f82d 	bl	8003eb0 <speed_set>

	while (1)
	{
		speed = encoder_speed();
 8003e56:	f000 f875 	bl	8003f44 <encoder_speed>
 8003e5a:	1c02      	adds	r2, r0, #0
 8003e5c:	4b01      	ldr	r3, [pc, #4]	@ (8003e64 <mainloop+0x20>)
 8003e5e:	601a      	str	r2, [r3, #0]
 8003e60:	e7f9      	b.n	8003e56 <mainloop+0x12>
 8003e62:	46c0      	nop			@ (mov r8, r8)
 8003e64:	20000134 	.word	0x20000134

08003e68 <init>:
#include <stdlib.h>

char buffer[50];  // Buffer to store the string to be transmitted
const int enc_res = 65535;

void init(){
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b082      	sub	sp, #8
 8003e6c:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8003e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8003ea4 <init+0x3c>)
 8003e70:	2100      	movs	r1, #0
 8003e72:	0018      	movs	r0, r3
 8003e74:	f7fe fe5a 	bl	8002b2c <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8003e78:	4b0b      	ldr	r3, [pc, #44]	@ (8003ea8 <init+0x40>)
 8003e7a:	213c      	movs	r1, #60	@ 0x3c
 8003e7c:	0018      	movs	r0, r3
 8003e7e:	f7fe ff87 	bl	8002d90 <HAL_TIM_Encoder_Start>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003e82:	4b0a      	ldr	r3, [pc, #40]	@ (8003eac <init+0x44>)
 8003e84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e86:	4b09      	ldr	r3, [pc, #36]	@ (8003eac <init+0x44>)
 8003e88:	2101      	movs	r1, #1
 8003e8a:	430a      	orrs	r2, r1
 8003e8c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003e8e:	4b07      	ldr	r3, [pc, #28]	@ (8003eac <init+0x44>)
 8003e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e92:	2201      	movs	r2, #1
 8003e94:	4013      	ands	r3, r2
 8003e96:	607b      	str	r3, [r7, #4]
 8003e98:	687b      	ldr	r3, [r7, #4]
}
 8003e9a:	46c0      	nop			@ (mov r8, r8)
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	b002      	add	sp, #8
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	46c0      	nop			@ (mov r8, r8)
 8003ea4:	20000028 	.word	0x20000028
 8003ea8:	20000068 	.word	0x20000068
 8003eac:	40021000 	.word	0x40021000

08003eb0 <speed_set>:

void speed_set(int speed){
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]

	if (abs(speed)>255){
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	17da      	asrs	r2, r3, #31
 8003ebc:	189b      	adds	r3, r3, r2
 8003ebe:	4053      	eors	r3, r2
 8003ec0:	2bff      	cmp	r3, #255	@ 0xff
 8003ec2:	dd07      	ble.n	8003ed4 <speed_set+0x24>
		speed = 255*(speed/abs(speed)); // Set the speed to the maximum value with the relevant sign
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	da02      	bge.n	8003ed0 <speed_set+0x20>
 8003eca:	23ff      	movs	r3, #255	@ 0xff
 8003ecc:	425b      	negs	r3, r3
 8003ece:	e000      	b.n	8003ed2 <speed_set+0x22>
 8003ed0:	23ff      	movs	r3, #255	@ 0xff
 8003ed2:	607b      	str	r3, [r7, #4]
	}

	if (speed>0){
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	dd0e      	ble.n	8003ef8 <speed_set+0x48>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET); // IN1 = 1
 8003eda:	23a0      	movs	r3, #160	@ 0xa0
 8003edc:	05db      	lsls	r3, r3, #23
 8003ede:	2201      	movs	r2, #1
 8003ee0:	2101      	movs	r1, #1
 8003ee2:	0018      	movs	r0, r3
 8003ee4:	f7fd fe2e 	bl	8001b44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET); // IN2 = 0
 8003ee8:	23a0      	movs	r3, #160	@ 0xa0
 8003eea:	05db      	lsls	r3, r3, #23
 8003eec:	2200      	movs	r2, #0
 8003eee:	2102      	movs	r1, #2
 8003ef0:	0018      	movs	r0, r3
 8003ef2:	f7fd fe27 	bl	8001b44 <HAL_GPIO_WritePin>
 8003ef6:	e00d      	b.n	8003f14 <speed_set+0x64>
	}
	else{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET); // IN1 = 0
 8003ef8:	23a0      	movs	r3, #160	@ 0xa0
 8003efa:	05db      	lsls	r3, r3, #23
 8003efc:	2200      	movs	r2, #0
 8003efe:	2101      	movs	r1, #1
 8003f00:	0018      	movs	r0, r3
 8003f02:	f7fd fe1f 	bl	8001b44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET); // IN2 = 1
 8003f06:	23a0      	movs	r3, #160	@ 0xa0
 8003f08:	05db      	lsls	r3, r3, #23
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	2102      	movs	r1, #2
 8003f0e:	0018      	movs	r0, r3
 8003f10:	f7fd fe18 	bl	8001b44 <HAL_GPIO_WritePin>
	}

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, speed);
 8003f14:	4b03      	ldr	r3, [pc, #12]	@ (8003f24 <speed_set+0x74>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	687a      	ldr	r2, [r7, #4]
 8003f1a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003f1c:	46c0      	nop			@ (mov r8, r8)
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	b002      	add	sp, #8
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	20000028 	.word	0x20000028

08003f28 <get_encoder_reading>:

int get_encoder_reading(){
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b082      	sub	sp, #8
 8003f2c:	af00      	add	r7, sp, #0
	int encoder_value = __HAL_TIM_GET_COUNTER(&htim3);
 8003f2e:	4b04      	ldr	r3, [pc, #16]	@ (8003f40 <get_encoder_reading+0x18>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f34:	607b      	str	r3, [r7, #4]
	return encoder_value;
 8003f36:	687b      	ldr	r3, [r7, #4]
}
 8003f38:	0018      	movs	r0, r3
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	b002      	add	sp, #8
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	20000068 	.word	0x20000068

08003f44 <encoder_speed>:

float encoder_speed() {
 8003f44:	b5b0      	push	{r4, r5, r7, lr}
 8003f46:	b086      	sub	sp, #24
 8003f48:	af00      	add	r7, sp, #0
    uint16_t start_count = get_encoder_reading();
 8003f4a:	f7ff ffed 	bl	8003f28 <get_encoder_reading>
 8003f4e:	0002      	movs	r2, r0
 8003f50:	2316      	movs	r3, #22
 8003f52:	18fb      	adds	r3, r7, r3
 8003f54:	801a      	strh	r2, [r3, #0]
    uint32_t start_time = HAL_GetTick();
 8003f56:	f7fd fbb9 	bl	80016cc <HAL_GetTick>
 8003f5a:	0003      	movs	r3, r0
 8003f5c:	613b      	str	r3, [r7, #16]

    uint32_t time_taken = 0;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	60fb      	str	r3, [r7, #12]
    uint32_t current_time = 0;
 8003f62:	2300      	movs	r3, #0
 8003f64:	60bb      	str	r3, [r7, #8]
    uint16_t current_count = 0;
 8003f66:	1dbb      	adds	r3, r7, #6
 8003f68:	2200      	movs	r2, #0
 8003f6a:	801a      	strh	r2, [r3, #0]

    while (1) {
        current_count = get_encoder_reading();  // Update the current count
 8003f6c:	f7ff ffdc 	bl	8003f28 <get_encoder_reading>
 8003f70:	0002      	movs	r2, r0
 8003f72:	1dbb      	adds	r3, r7, #6
 8003f74:	801a      	strh	r2, [r3, #0]

        // Handle potential encoder count wrap-around
        if (abs(current_count - start_count) > enc_res/2) {
 8003f76:	1dbb      	adds	r3, r7, #6
 8003f78:	881a      	ldrh	r2, [r3, #0]
 8003f7a:	2316      	movs	r3, #22
 8003f7c:	18fb      	adds	r3, r7, r3
 8003f7e:	881b      	ldrh	r3, [r3, #0]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	17d9      	asrs	r1, r3, #31
 8003f84:	185a      	adds	r2, r3, r1
 8003f86:	404a      	eors	r2, r1
 8003f88:	4b2a      	ldr	r3, [pc, #168]	@ (8004034 <encoder_speed+0xf0>)
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	da00      	bge.n	8003f90 <encoder_speed+0x4c>
 8003f8e:	3301      	adds	r3, #1
 8003f90:	105b      	asrs	r3, r3, #1
 8003f92:	429a      	cmp	r2, r3
 8003f94:	dc17      	bgt.n	8003fc6 <encoder_speed+0x82>
            continue;  // Skip if the count difference is invalid
        }

        if (abs(current_count - start_count) >= 100) {  // Check if count difference threshold is met
 8003f96:	1dbb      	adds	r3, r7, #6
 8003f98:	881a      	ldrh	r2, [r3, #0]
 8003f9a:	2316      	movs	r3, #22
 8003f9c:	18fb      	adds	r3, r7, r3
 8003f9e:	881b      	ldrh	r3, [r3, #0]
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	17da      	asrs	r2, r3, #31
 8003fa4:	189b      	adds	r3, r3, r2
 8003fa6:	4053      	eors	r3, r2
 8003fa8:	2b63      	cmp	r3, #99	@ 0x63
 8003faa:	dddf      	ble.n	8003f6c <encoder_speed+0x28>
            current_time = HAL_GetTick();  // Record the time when count threshold is reached
 8003fac:	f7fd fb8e 	bl	80016cc <HAL_GetTick>
 8003fb0:	0003      	movs	r3, r0
 8003fb2:	60bb      	str	r3, [r7, #8]
            time_taken = current_time - start_time;  // Calculate the time taken in milliseconds
 8003fb4:	68ba      	ldr	r2, [r7, #8]
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	60fb      	str	r3, [r7, #12]
            break;  // Exit the loop
 8003fbc:	46c0      	nop			@ (mov r8, r8)
        }
    }

    // Ensure time_taken is not zero to avoid division by zero
    if (time_taken == 0) {
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d104      	bne.n	8003fce <encoder_speed+0x8a>
 8003fc4:	e001      	b.n	8003fca <encoder_speed+0x86>
            continue;  // Skip if the count difference is invalid
 8003fc6:	46c0      	nop			@ (mov r8, r8)
        current_count = get_encoder_reading();  // Update the current count
 8003fc8:	e7d0      	b.n	8003f6c <encoder_speed+0x28>
        return 0.0f;  // Return zero speed if no time has elapsed
 8003fca:	2300      	movs	r3, #0
 8003fcc:	e02e      	b.n	800402c <encoder_speed+0xe8>
    }

    // Calculate speed in counts per second
    float speed = ((float)(current_count - start_count)) / ((float)time_taken/ 1000.0);
 8003fce:	1dbb      	adds	r3, r7, #6
 8003fd0:	881a      	ldrh	r2, [r3, #0]
 8003fd2:	2316      	movs	r3, #22
 8003fd4:	18fb      	adds	r3, r7, r3
 8003fd6:	881b      	ldrh	r3, [r3, #0]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	0018      	movs	r0, r3
 8003fdc:	f7fc fb5a 	bl	8000694 <__aeabi_i2f>
 8003fe0:	1c03      	adds	r3, r0, #0
 8003fe2:	1c18      	adds	r0, r3, #0
 8003fe4:	f7fc fefe 	bl	8000de4 <__aeabi_f2d>
 8003fe8:	0004      	movs	r4, r0
 8003fea:	000d      	movs	r5, r1
 8003fec:	68f8      	ldr	r0, [r7, #12]
 8003fee:	f7fc fb9d 	bl	800072c <__aeabi_ui2f>
 8003ff2:	1c03      	adds	r3, r0, #0
 8003ff4:	1c18      	adds	r0, r3, #0
 8003ff6:	f7fc fef5 	bl	8000de4 <__aeabi_f2d>
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	4b0e      	ldr	r3, [pc, #56]	@ (8004038 <encoder_speed+0xf4>)
 8003ffe:	f7fc fbd7 	bl	80007b0 <__aeabi_ddiv>
 8004002:	0002      	movs	r2, r0
 8004004:	000b      	movs	r3, r1
 8004006:	0020      	movs	r0, r4
 8004008:	0029      	movs	r1, r5
 800400a:	f7fc fbd1 	bl	80007b0 <__aeabi_ddiv>
 800400e:	0002      	movs	r2, r0
 8004010:	000b      	movs	r3, r1
 8004012:	0010      	movs	r0, r2
 8004014:	0019      	movs	r1, r3
 8004016:	f7fc ff2d 	bl	8000e74 <__aeabi_d2f>
 800401a:	1c03      	adds	r3, r0, #0
 800401c:	603b      	str	r3, [r7, #0]

    speed = speed/810.0; // Revolutions per second
 800401e:	4907      	ldr	r1, [pc, #28]	@ (800403c <encoder_speed+0xf8>)
 8004020:	6838      	ldr	r0, [r7, #0]
 8004022:	f7fc fa17 	bl	8000454 <__aeabi_fdiv>
 8004026:	1c03      	adds	r3, r0, #0
 8004028:	603b      	str	r3, [r7, #0]

    return speed;
 800402a:	683b      	ldr	r3, [r7, #0]
}
 800402c:	1c18      	adds	r0, r3, #0
 800402e:	46bd      	mov	sp, r7
 8004030:	b006      	add	sp, #24
 8004032:	bdb0      	pop	{r4, r5, r7, pc}
 8004034:	0000ffff 	.word	0x0000ffff
 8004038:	408f4000 	.word	0x408f4000
 800403c:	444a8000 	.word	0x444a8000

08004040 <memset>:
 8004040:	0003      	movs	r3, r0
 8004042:	1882      	adds	r2, r0, r2
 8004044:	4293      	cmp	r3, r2
 8004046:	d100      	bne.n	800404a <memset+0xa>
 8004048:	4770      	bx	lr
 800404a:	7019      	strb	r1, [r3, #0]
 800404c:	3301      	adds	r3, #1
 800404e:	e7f9      	b.n	8004044 <memset+0x4>

08004050 <__libc_init_array>:
 8004050:	b570      	push	{r4, r5, r6, lr}
 8004052:	2600      	movs	r6, #0
 8004054:	4c0c      	ldr	r4, [pc, #48]	@ (8004088 <__libc_init_array+0x38>)
 8004056:	4d0d      	ldr	r5, [pc, #52]	@ (800408c <__libc_init_array+0x3c>)
 8004058:	1b64      	subs	r4, r4, r5
 800405a:	10a4      	asrs	r4, r4, #2
 800405c:	42a6      	cmp	r6, r4
 800405e:	d109      	bne.n	8004074 <__libc_init_array+0x24>
 8004060:	2600      	movs	r6, #0
 8004062:	f000 f819 	bl	8004098 <_init>
 8004066:	4c0a      	ldr	r4, [pc, #40]	@ (8004090 <__libc_init_array+0x40>)
 8004068:	4d0a      	ldr	r5, [pc, #40]	@ (8004094 <__libc_init_array+0x44>)
 800406a:	1b64      	subs	r4, r4, r5
 800406c:	10a4      	asrs	r4, r4, #2
 800406e:	42a6      	cmp	r6, r4
 8004070:	d105      	bne.n	800407e <__libc_init_array+0x2e>
 8004072:	bd70      	pop	{r4, r5, r6, pc}
 8004074:	00b3      	lsls	r3, r6, #2
 8004076:	58eb      	ldr	r3, [r5, r3]
 8004078:	4798      	blx	r3
 800407a:	3601      	adds	r6, #1
 800407c:	e7ee      	b.n	800405c <__libc_init_array+0xc>
 800407e:	00b3      	lsls	r3, r6, #2
 8004080:	58eb      	ldr	r3, [r5, r3]
 8004082:	4798      	blx	r3
 8004084:	3601      	adds	r6, #1
 8004086:	e7f2      	b.n	800406e <__libc_init_array+0x1e>
 8004088:	080041e0 	.word	0x080041e0
 800408c:	080041e0 	.word	0x080041e0
 8004090:	080041e4 	.word	0x080041e4
 8004094:	080041e0 	.word	0x080041e0

08004098 <_init>:
 8004098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800409a:	46c0      	nop			@ (mov r8, r8)
 800409c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800409e:	bc08      	pop	{r3}
 80040a0:	469e      	mov	lr, r3
 80040a2:	4770      	bx	lr

080040a4 <_fini>:
 80040a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040a6:	46c0      	nop			@ (mov r8, r8)
 80040a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040aa:	bc08      	pop	{r3}
 80040ac:	469e      	mov	lr, r3
 80040ae:	4770      	bx	lr
