Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar 24 18:00:08 2022
| Host         : ALEX-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              44 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              15 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+----------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal         |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+-------------------------------+----------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                               |                            |                1 |              1 |
|  clk_IBUF_BUFG |                               | reset_cond/M_reset_cond_in |                1 |              4 |
|  clk_IBUF_BUFG | pc/Q[2]                       |                            |                3 |              8 |
|  clk_IBUF_BUFG | slow_clock_edge_detector/E[0] | reset_cond/Q[0]            |                4 |             15 |
|  clk_IBUF_BUFG | pc/M_pc_q_reg[2]_14           |                            |                9 |             16 |
|  clk_IBUF_BUFG | pc/M_pc_q_reg[2]_0            |                            |               12 |             20 |
|  clk_IBUF_BUFG |                               | reset_cond/Q[0]            |                7 |             27 |
+----------------+-------------------------------+----------------------------+------------------+----------------+


