<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\wks\ework\FPGA\TangNano\20k\TangNanoZ80MEM\TangNanoZ80MEM_project\src\gowin_rpll\gowin_rpll.v<br>
D:\wks\ework\FPGA\TangNano\20k\TangNanoZ80MEM\TangNanoZ80MEM_project\src\top.v<br>
D:\wks\ework\FPGA\TangNano\20k\TangNanoZ80MEM\TangNanoZ80MEM_project\src\uart.v<br>
D:\wks\ework\FPGA\TangNano\20k\TangNanoZ80MEM\TangNanoZ80MEM_project\src\ws2812.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jun 28 13:11:12 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.484s, Elapsed time = 0h 0m 0.507s, Peak memory usage = 296.254MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 296.254MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 296.254MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.038s, Peak memory usage = 296.254MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 296.254MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 296.254MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 296.254MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 296.254MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 296.254MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 296.254MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 296.254MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.812s, Elapsed time = 0h 0m 0.861s, Peak memory usage = 296.254MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.035s, Peak memory usage = 296.254MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.038s, Peak memory usage = 296.254MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s, Peak memory usage = 296.254MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>39</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>147</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>90</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>28</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>217</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>39</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>53</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>125</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>22</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>244(222 LUTs, 22 ALUs) / 20736</td>
<td>2%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>147 / 15750</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>147 / 15750</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>32 / 46</td>
<td>70%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>49.383</td>
<td>20.3</td>
<td>0.000</td>
<td>24.691</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>PLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>49.383</td>
<td>20.3</td>
<td>0.000</td>
<td>24.691</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>PLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>98.765</td>
<td>10.1</td>
<td>0.000</td>
<td>49.383</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>PLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.8</td>
<td>0.000</td>
<td>74.074</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>PLL/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>27.0(MHz)</td>
<td>275.2(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>20.3(MHz)</td>
<td>503.5(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.904</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/bit_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>99.795</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>99.975</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>100.207</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>tx_send_s0/Q</td>
</tr>
<tr>
<td>100.444</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uart_tx_inst/cycle_cnt_15_s2/I1</td>
</tr>
<tr>
<td>100.999</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>uart_tx_inst/cycle_cnt_15_s2/F</td>
</tr>
<tr>
<td>101.236</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uart_tx_inst/bit_cnt_3_s5/I2</td>
</tr>
<tr>
<td>101.698</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>uart_tx_inst/bit_cnt_3_s5/F</td>
</tr>
<tr>
<td>101.878</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uart_tx_inst/bit_cnt_1_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>111.974</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uart_tx_inst/bit_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>111.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>uart_tx_inst/bit_cnt_1_s0</td>
</tr>
<tr>
<td>111.904</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>uart_tx_inst/bit_cnt_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.347</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.017, 53.442%; route: 0.654, 34.367%; tC2Q: 0.232, 12.191%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.904</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>99.795</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>99.975</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>100.207</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>tx_send_s0/Q</td>
</tr>
<tr>
<td>100.444</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uart_tx_inst/cycle_cnt_15_s2/I1</td>
</tr>
<tr>
<td>100.999</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>uart_tx_inst/cycle_cnt_15_s2/F</td>
</tr>
<tr>
<td>101.236</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uart_tx_inst/bit_cnt_3_s5/I2</td>
</tr>
<tr>
<td>101.698</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>uart_tx_inst/bit_cnt_3_s5/F</td>
</tr>
<tr>
<td>101.878</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uart_tx_inst/bit_cnt_2_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>111.974</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uart_tx_inst/bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>111.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>uart_tx_inst/bit_cnt_2_s0</td>
</tr>
<tr>
<td>111.904</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>uart_tx_inst/bit_cnt_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.347</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.017, 53.442%; route: 0.654, 34.367%; tC2Q: 0.232, 12.191%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.904</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/bit_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>99.795</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>99.975</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>100.207</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>tx_send_s0/Q</td>
</tr>
<tr>
<td>100.444</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uart_tx_inst/cycle_cnt_15_s2/I1</td>
</tr>
<tr>
<td>100.999</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>uart_tx_inst/cycle_cnt_15_s2/F</td>
</tr>
<tr>
<td>101.236</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uart_tx_inst/bit_cnt_3_s5/I2</td>
</tr>
<tr>
<td>101.698</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>uart_tx_inst/bit_cnt_3_s5/F</td>
</tr>
<tr>
<td>101.878</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uart_tx_inst/bit_cnt_3_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>111.974</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uart_tx_inst/bit_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>111.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>uart_tx_inst/bit_cnt_3_s0</td>
</tr>
<tr>
<td>111.904</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>uart_tx_inst/bit_cnt_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.347</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.017, 53.442%; route: 0.654, 34.367%; tC2Q: 0.232, 12.191%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.904</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>99.795</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>99.975</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>100.207</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>tx_send_s0/Q</td>
</tr>
<tr>
<td>100.444</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uart_tx_inst/cycle_cnt_15_s2/I1</td>
</tr>
<tr>
<td>100.999</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>uart_tx_inst/cycle_cnt_15_s2/F</td>
</tr>
<tr>
<td>101.236</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uart_tx_inst/n120_s3/I3</td>
</tr>
<tr>
<td>101.607</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uart_tx_inst/n120_s3/F</td>
</tr>
<tr>
<td>101.844</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uart_tx_inst/bit_cnt_0_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>111.974</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uart_tx_inst/bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>111.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>uart_tx_inst/bit_cnt_0_s2</td>
</tr>
<tr>
<td>111.904</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>uart_tx_inst/bit_cnt_0_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.347</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.926, 49.545%; route: 0.711, 38.042%; tC2Q: 0.232, 12.413%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.904</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>99.795</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>99.975</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>100.207</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>tx_send_s0/Q</td>
</tr>
<tr>
<td>100.444</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uart_tx_inst/n115_s4/I1</td>
</tr>
<tr>
<td>100.999</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uart_tx_inst/n115_s4/F</td>
</tr>
<tr>
<td>101.236</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uart_tx_inst/state_s4/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>111.794</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>117</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>111.974</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uart_tx_inst/state_s4/CLK</td>
</tr>
<tr>
<td>111.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>uart_tx_inst/state_s4</td>
</tr>
<tr>
<td>111.904</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>uart_tx_inst/state_s4</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.347</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.555, 44.013%; route: 0.474, 37.589%; tC2Q: 0.232, 18.398%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
