{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "clear",
					"strict" : false
				},
				{
					"name" : "ld_A",
					"strict" : false
				},
				{
					"name" : "ld_B",
					"strict" : false
				},
				{
					"name" : "rd",
					"strict" : false
				},
				{
					"name" : "wr",
					"strict" : false
				},
				{
					"name" : "wren",
					"strict" : false
				},
				{
					"name" : "c_mux",
					"strict" : false
				},
				{
					"name" : "r_mux",
					"strict" : false
				},
				{
					"name" : "s_mux",
					"strict" : false
				},
				{
					"name" : "vd_mux",
					"strict" : false
				},
				{
					"name" : "count",
					"strict" : false
				},
				{
					"name" : "led_r",
					"strict" : false
				},
				{
					"name" : "slt_ula[0]",
					"strict" : false
				},
				{
					"name" : "slt_ula[1]",
					"strict" : false
				},
				{
					"name" : "slt_ula[2]",
					"strict" : false
				},
				{
					"name" : "slt_reg[0]",
					"strict" : false
				},
				{
					"name" : "slt_reg[1]",
					"strict" : false
				},
				{
					"name" : "slt_reg[2]",
					"strict" : false
				},
				{
					"name" : "const[0]",
					"strict" : false
				},
				{
					"name" : "const[1]",
					"strict" : false
				},
				{
					"name" : "const[2]",
					"strict" : false
				},
				{
					"name" : "const[3]",
					"strict" : false
				},
				{
					"name" : "const[4]",
					"strict" : false
				},
				{
					"name" : "const[5]",
					"strict" : false
				},
				{
					"name" : "ss[0]",
					"strict" : false
				},
				{
					"name" : "ss[1]",
					"strict" : false
				},
				{
					"name" : "ss[2]",
					"strict" : false
				},
				{
					"name" : "ss[3]",
					"strict" : false
				},
				{
					"name" : "ss[4]",
					"strict" : false
				},
				{
					"name" : "allbits[0]",
					"strict" : false
				},
				{
					"name" : "allbits[1]",
					"strict" : false
				},
				{
					"name" : "allbits[2]",
					"strict" : false
				},
				{
					"name" : "allbits[3]",
					"strict" : false
				},
				{
					"name" : "allbits[4]",
					"strict" : false
				},
				{
					"name" : "allbits[5]",
					"strict" : false
				},
				{
					"name" : "slt_op[0]",
					"strict" : false
				},
				{
					"name" : "slt_op[1]",
					"strict" : false
				},
				{
					"name" : "slt_op[2]",
					"strict" : false
				},
				{
					"name" : "RB[0]",
					"strict" : false
				},
				{
					"name" : "RC[0]",
					"strict" : false
				},
				{
					"name" : "RA[0]",
					"strict" : false
				},
				{
					"name" : "RB[1]",
					"strict" : false
				},
				{
					"name" : "RC[1]",
					"strict" : false
				},
				{
					"name" : "RA[1]",
					"strict" : false
				},
				{
					"name" : "RB[2]",
					"strict" : false
				},
				{
					"name" : "RC[2]",
					"strict" : false
				},
				{
					"name" : "RA[2]",
					"strict" : false
				},
				{
					"name" : "valid",
					"strict" : false
				},
				{
					"name" : "rc_ops",
					"strict" : false
				},
				{
					"name" : "sln_ops",
					"strict" : false
				},
				{
					"name" : "sw_op",
					"strict" : false
				},
				{
					"name" : "const_ops",
					"strict" : false
				},
				{
					"name" : "lw_op",
					"strict" : false
				},
				{
					"name" : "reset",
					"strict" : false
				},
				{
					"name" : "operate",
					"strict" : false
				},
				{
					"name" : "nand_op",
					"strict" : false
				},
				{
					"name" : "fimC",
					"strict" : false
				},
				{
					"name" : "clk",
					"strict" : false
				}
			]
		}
	]
}