// Seed: 584716049
module module_0;
  wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri id_7,
    output wand id_8,
    output wand id_9,
    input wor id_10
    , id_16,
    input supply0 id_11,
    input wand id_12,
    input wor id_13,
    input tri id_14
);
  wire id_17;
  xor (id_4, id_5, id_6, id_7);
  module_0();
endmodule
module module_2 (
    input tri0 id_0,
    input wire id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply1 id_4,
    output wand id_5,
    output wor id_6,
    input wire id_7
    , id_15,
    input wire id_8,
    input supply1 id_9,
    input tri id_10,
    output tri1 id_11,
    input wire id_12,
    input wor id_13
);
  wire id_16;
  module_0();
endmodule
