// Seed: 1875516032
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_2 = 0;
  assign id_10 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd91
) (
    output tri1 _id_0,
    output wire id_1,
    input wor id_2,
    input wire id_3
    , id_7,
    input supply1 id_4,
    input uwire id_5
);
  logic [id_0 : 1] id_8;
  ;
  logic id_9;
  ;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_7,
      id_8,
      id_8,
      id_7,
      id_8,
      id_8,
      id_7,
      id_8,
      id_9,
      id_7
  );
endmodule
