Time resolution is 1 ps
$finish called at time : 100 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/counter_grey/counter_grey.srcs/sim_1/new/counter_grey_tb.v" Line 36
