INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp6/exp6.srcs/sources_1/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_gate
INFO: [VRFC 10-311] analyzing module tri_state_buffer
INFO: [VRFC 10-311] analyzing module part1
INFO: [VRFC 10-311] analyzing module part1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'part1' [C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp6/exp6.srcs/sources_1/new/modules.v:56]
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-311] analyzing module part3
INFO: [VRFC 10-311] analyzing module part4
INFO: [VRFC 10-311] analyzing module part5
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp6/exp6.srcs/sources_1/new/modules.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp6/exp6.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_gate_test
INFO: [VRFC 10-311] analyzing module tri_state_buffer_test
INFO: [VRFC 10-311] analyzing module part1_test
INFO: [VRFC 10-311] analyzing module part2_test
INFO: [VRFC 10-311] analyzing module part3_test
INFO: [VRFC 10-311] analyzing module part4_test
INFO: [VRFC 10-311] analyzing module part5_test
