// Seed: 2891313027
module module_0 (
    input tri0 id_0,
    output tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    input uwire id_7,
    output wor id_8,
    input tri0 id_9,
    output wor id_10,
    input tri1 id_11,
    output supply0 id_12,
    input tri0 id_13,
    input wand id_14,
    output wire id_15
);
  assign id_15 = id_11;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    output tri   id_2,
    output logic id_3,
    input  wor   id_4,
    input  wor   id_5,
    input  uwire id_6,
    output uwire id_7,
    output wand  id_8,
    output logic id_9,
    input  wire  id_10,
    output wor   id_11
);
  module_0(
      id_10,
      id_11,
      id_8,
      id_5,
      id_6,
      id_5,
      id_5,
      id_10,
      id_11,
      id_0,
      id_2,
      id_10,
      id_1,
      id_0,
      id_10,
      id_8
  );
  wire id_13;
  always begin
    id_3 <= 1;
    id_3 <= 1;
    id_9 <= 1;
  end
endmodule
