{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718296142237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718296142246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 21:59:01 2024 " "Processing started: Thu Jun 13 21:59:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718296142246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718296142246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OpJSoC -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off OpJSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718296142262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1718296144776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/msoc.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/msoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC " "Found entity 1: MSoC" {  } { { "MSoC/synthesis/MSoC.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "MSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "MSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_irq_mapper_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_irq_mapper_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_irq_mapper_003 " "Found entity 1: MSoC_irq_mapper_003" {  } { { "MSoC/synthesis/submodules/MSoC_irq_mapper_003.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_irq_mapper_003.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_irq_mapper_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_irq_mapper_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_irq_mapper_002 " "Found entity 1: MSoC_irq_mapper_002" {  } { { "MSoC/synthesis/submodules/MSoC_irq_mapper_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_irq_mapper_002.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_irq_mapper_001 " "Found entity 1: MSoC_irq_mapper_001" {  } { { "MSoC/synthesis/submodules/MSoC_irq_mapper_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_irq_mapper " "Found entity 1: MSoC_irq_mapper" {  } { { "MSoC/synthesis/submodules/MSoC_irq_mapper.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0 " "Found entity 1: MSoC_mm_interconnect_0" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145950 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_rsp_xbar_mux_004 " "Found entity 1: MSoC_mm_interconnect_0_rsp_xbar_mux_004" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_004.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_rsp_xbar_mux_003 " "Found entity 1: MSoC_mm_interconnect_0_rsp_xbar_mux_003" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_003.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_rsp_xbar_mux_002 " "Found entity 1: MSoC_mm_interconnect_0_rsp_xbar_mux_002" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: MSoC_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: MSoC_mm_interconnect_0_rsp_xbar_mux" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_demux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_demux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_rsp_xbar_demux_016 " "Found entity 1: MSoC_mm_interconnect_0_rsp_xbar_demux_016" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_demux_016.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_demux_016.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: MSoC_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_mux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_mux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_cmd_xbar_mux_016 " "Found entity 1: MSoC_mm_interconnect_0_cmd_xbar_mux_016" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_mux_016.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_mux_016.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: MSoC_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: MSoC_mm_interconnect_0_cmd_xbar_mux" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_cmd_xbar_demux_004 " "Found entity 1: MSoC_mm_interconnect_0_cmd_xbar_demux_004" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_demux_004.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_cmd_xbar_demux_003 " "Found entity 1: MSoC_mm_interconnect_0_cmd_xbar_demux_003" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_demux_003.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_cmd_xbar_demux_002 " "Found entity 1: MSoC_mm_interconnect_0_cmd_xbar_demux_002" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_demux_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: MSoC_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: MSoC_mm_interconnect_0_cmd_xbar_demux" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_052.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_052.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_052.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_052.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296145993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_052.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_052.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_052.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_052.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296145994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_052.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_052.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_052_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_052_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_052.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_052.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145995 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_052 " "Found entity 2: MSoC_mm_interconnect_0_id_router_052" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_052.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_052.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_050.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_050.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_050.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_050.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296145997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_050.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_050.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_050.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_050.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296145997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_050.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_050.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_050_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_050_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_050.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_050.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145998 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_050 " "Found entity 2: MSoC_mm_interconnect_0_id_router_050" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_050.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_050.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296145998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296145998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_048.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_048.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_048.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_048.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296145999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_048.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_048.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_048.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_048.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296145999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_048.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_048.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_048_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_048_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_048.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_048.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146000 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_048 " "Found entity 2: MSoC_mm_interconnect_0_id_router_048" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_048.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_048.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_044.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_044.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_044.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_044.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_044.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_044.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_044.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_044.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_044.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_044.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_044_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_044_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_044.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_044.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146003 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_044 " "Found entity 2: MSoC_mm_interconnect_0_id_router_044" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_044.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_044.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_042.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_042.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_042.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_042.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_042.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_042.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_042.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_042.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_042.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_042.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_042_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_042_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_042.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_042.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146005 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_042 " "Found entity 2: MSoC_mm_interconnect_0_id_router_042" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_042.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_042.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_040.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_040.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_040.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_040.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_040.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_040.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_040.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_040.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_040.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_040.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_040_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_040_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_040.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_040.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146007 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_040 " "Found entity 2: MSoC_mm_interconnect_0_id_router_040" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_040.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_040.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_036.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_036.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_036.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_036.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_036.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_036.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_036.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_036.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_036.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_036.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_036_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_036_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_036.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_036.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146010 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_036 " "Found entity 2: MSoC_mm_interconnect_0_id_router_036" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_036.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_036.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_034.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_034.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_034.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_034.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_034.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_034.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_034.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_034.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_034.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_034.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_034_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_034_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_034.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_034.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146012 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_034 " "Found entity 2: MSoC_mm_interconnect_0_id_router_034" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_034.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_034.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_033.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_033.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_033.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_033.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_033.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_033.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_033.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_033.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_033.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_033.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_033_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_033_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_033.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_033.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146015 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_033 " "Found entity 2: MSoC_mm_interconnect_0_id_router_033" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_033.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_033.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_029.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_029.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_029.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_029.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_029.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_029.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_029.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_029.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_029.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_029.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_029_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_029_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_029.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_029.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146017 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_029 " "Found entity 2: MSoC_mm_interconnect_0_id_router_029" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_029.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_029.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_027.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_027.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_027.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_027.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_027.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_027.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_027.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_027.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_027.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_027.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_027_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_027_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_027.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_027.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146020 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_027 " "Found entity 2: MSoC_mm_interconnect_0_id_router_027" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_027.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_027.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_026.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_026.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_026.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_026.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146022 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_026.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_026.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_026.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_026.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_026.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_026.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_026_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_026_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_026.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_026.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146023 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_026 " "Found entity 2: MSoC_mm_interconnect_0_id_router_026" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_026.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_026.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_020.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_020.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_020.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_020.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_020.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_020.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_020.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_020.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_020.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_020.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_020_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_020_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_020.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_020.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146025 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_020 " "Found entity 2: MSoC_mm_interconnect_0_id_router_020" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_020.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_020.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_018.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_018.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_018.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_018.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_018.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_018.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_018.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_018.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_018.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_018_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_018_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_018.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_018.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146028 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_018 " "Found entity 2: MSoC_mm_interconnect_0_id_router_018" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_018.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_018.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_016.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_016.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_016.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_016.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_016.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_016.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_016.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_016.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_016.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_016_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_016_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_016.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_016.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146030 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_016 " "Found entity 2: MSoC_mm_interconnect_0_id_router_016" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_016.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_016.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_015.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_015.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_015.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_015.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_015_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_015_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_015.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146032 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_015 " "Found entity 2: MSoC_mm_interconnect_0_id_router_015" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_015.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_015.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_013.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_013.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_013.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_013.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_013_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_013_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_013.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146035 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_013 " "Found entity 2: MSoC_mm_interconnect_0_id_router_013" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_013.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_013.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_011.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_011.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_011.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_011.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_011_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_011_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_011.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146038 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_011 " "Found entity 2: MSoC_mm_interconnect_0_id_router_011" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_011.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_011.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_005.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_005.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_005_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_005_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146040 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_005 " "Found entity 2: MSoC_mm_interconnect_0_id_router_005" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_002_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146042 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router_002 " "Found entity 2: MSoC_mm_interconnect_0_id_router_002" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_id_router_default_decode " "Found entity 1: MSoC_mm_interconnect_0_id_router_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146044 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_id_router " "Found entity 2: MSoC_mm_interconnect_0_id_router" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_011.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_011.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_011.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_011.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_011_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_011_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_011.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146047 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_011 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_011" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_011.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_011.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_010.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_010.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_010.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_010.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_010_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_010_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_010.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146050 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_010 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_010" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_010.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_010.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_009.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_009.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_009.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_009.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_009_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_009_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_009.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146053 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_009 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_009" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_009.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_009.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146053 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_008.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_008.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146055 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_008.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_008.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_008_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_008_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_008.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146056 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_008 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_008" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_008.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_008.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_007.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_007.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_007.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_007.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_007_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_007_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_007.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146058 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_007 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_007" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_007.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_006.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_006.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_006.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_006.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_006_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_006_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_006.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146060 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_006 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_006" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_006.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_005.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_005.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_005_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_005_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146063 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_005 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_005" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_004.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_004.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_004.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_004.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_004_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_004_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_004.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146066 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_004 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_004" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_004.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_003.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_003.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_003.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_003.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_003_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_003_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_003.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146068 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_003 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_003" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_003.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_002.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_002.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_002_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_002_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146071 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_002 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_002" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_001_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146074 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router_001 " "Found entity 2: MSoC_mm_interconnect_0_addr_router_001" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MSoC_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MSoC_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at MSoC_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1718296146077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mm_interconnect_0_addr_router_default_decode " "Found entity 1: MSoC_mm_interconnect_0_addr_router_default_decode" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146077 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_mm_interconnect_0_addr_router " "Found entity 2: MSoC_mm_interconnect_0_addr_router" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "MSoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "MSoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "MSoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "MSoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "MSoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "MSoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "MSoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu3_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu3_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu3_custom_instruction_master_multi_xconnect " "Found entity 1: MSoC_cpu3_custom_instruction_master_multi_xconnect" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3_custom_instruction_master_multi_xconnect.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "MSoC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/dct_component.v 7 7 " "Found 7 design units, including 7 entities, in source file msoc/synthesis/submodules/dct_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DCT_Component " "Found entity 1: DCT_Component" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146140 ""} { "Info" "ISGN_ENTITY_NAME" "2 DCT_Stage1 " "Found entity 2: DCT_Stage1" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146140 ""} { "Info" "ISGN_ENTITY_NAME" "3 DCT_Stage2 " "Found entity 3: DCT_Stage2" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146140 ""} { "Info" "ISGN_ENTITY_NAME" "4 DCT_Stage3 " "Found entity 4: DCT_Stage3" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146140 ""} { "Info" "ISGN_ENTITY_NAME" "5 DCT_Stage3Col " "Found entity 5: DCT_Stage3Col" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146140 ""} { "Info" "ISGN_ENTITY_NAME" "6 DCT_Stage4 " "Found entity 6: DCT_Stage4" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146140 ""} { "Info" "ISGN_ENTITY_NAME" "7 DCT_Stage4Col " "Found entity 7: DCT_Stage4Col" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/dct_custom_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/dct_custom_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 DCT_Custom_Instruction " "Found entity 1: DCT_Custom_Instruction" {  } { { "MSoC/synthesis/submodules/DCT_Custom_Instruction.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_Custom_Instruction.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file msoc/synthesis/submodules/msoc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_pll_dffpipe_l2c " "Found entity 1: MSoC_pll_dffpipe_l2c" {  } { { "MSoC/synthesis/submodules/MSoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146147 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_pll_stdsync_sv6 " "Found entity 2: MSoC_pll_stdsync_sv6" {  } { { "MSoC/synthesis/submodules/MSoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146147 ""} { "Info" "ISGN_ENTITY_NAME" "3 MSoC_pll_altpll_t942 " "Found entity 3: MSoC_pll_altpll_t942" {  } { { "MSoC/synthesis/submodules/MSoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146147 ""} { "Info" "ISGN_ENTITY_NAME" "4 MSoC_pll " "Found entity 4: MSoC_pll" {  } { { "MSoC/synthesis/submodules/MSoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_pll.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file msoc/synthesis/submodules/msoc_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_sdram_controller_input_efifo_module " "Found entity 1: MSoC_sdram_controller_input_efifo_module" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146151 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_sdram_controller " "Found entity 2: MSoC_sdram_controller" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_sysid " "Found entity 1: MSoC_sysid" {  } { { "MSoC/synthesis/submodules/MSoC_sysid.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mem6.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mem6.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mem6 " "Found entity 1: MSoC_mem6" {  } { { "MSoC/synthesis/submodules/MSoC_mem6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mem6.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu6.v 21 21 " "Found 21 design units, including 21 entities, in source file msoc/synthesis/submodules/msoc_cpu6.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu6_register_bank_a_module " "Found entity 1: MSoC_cpu6_register_bank_a_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_cpu6_register_bank_b_module " "Found entity 2: MSoC_cpu6_register_bank_b_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""} { "Info" "ISGN_ENTITY_NAME" "3 MSoC_cpu6_nios2_oci_debug " "Found entity 3: MSoC_cpu6_nios2_oci_debug" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""} { "Info" "ISGN_ENTITY_NAME" "4 MSoC_cpu6_ociram_sp_ram_module " "Found entity 4: MSoC_cpu6_ociram_sp_ram_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""} { "Info" "ISGN_ENTITY_NAME" "5 MSoC_cpu6_nios2_ocimem " "Found entity 5: MSoC_cpu6_nios2_ocimem" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""} { "Info" "ISGN_ENTITY_NAME" "6 MSoC_cpu6_nios2_avalon_reg " "Found entity 6: MSoC_cpu6_nios2_avalon_reg" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""} { "Info" "ISGN_ENTITY_NAME" "7 MSoC_cpu6_nios2_oci_break " "Found entity 7: MSoC_cpu6_nios2_oci_break" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""} { "Info" "ISGN_ENTITY_NAME" "8 MSoC_cpu6_nios2_oci_xbrk " "Found entity 8: MSoC_cpu6_nios2_oci_xbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""} { "Info" "ISGN_ENTITY_NAME" "9 MSoC_cpu6_nios2_oci_dbrk " "Found entity 9: MSoC_cpu6_nios2_oci_dbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""} { "Info" "ISGN_ENTITY_NAME" "10 MSoC_cpu6_nios2_oci_itrace " "Found entity 10: MSoC_cpu6_nios2_oci_itrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""} { "Info" "ISGN_ENTITY_NAME" "11 MSoC_cpu6_nios2_oci_td_mode " "Found entity 11: MSoC_cpu6_nios2_oci_td_mode" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""} { "Info" "ISGN_ENTITY_NAME" "12 MSoC_cpu6_nios2_oci_dtrace " "Found entity 12: MSoC_cpu6_nios2_oci_dtrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""} { "Info" "ISGN_ENTITY_NAME" "13 MSoC_cpu6_nios2_oci_compute_input_tm_cnt " "Found entity 13: MSoC_cpu6_nios2_oci_compute_input_tm_cnt" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""} { "Info" "ISGN_ENTITY_NAME" "14 MSoC_cpu6_nios2_oci_fifo_wrptr_inc " "Found entity 14: MSoC_cpu6_nios2_oci_fifo_wrptr_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""} { "Info" "ISGN_ENTITY_NAME" "15 MSoC_cpu6_nios2_oci_fifo_cnt_inc " "Found entity 15: MSoC_cpu6_nios2_oci_fifo_cnt_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""} { "Info" "ISGN_ENTITY_NAME" "16 MSoC_cpu6_nios2_oci_fifo " "Found entity 16: MSoC_cpu6_nios2_oci_fifo" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""} { "Info" "ISGN_ENTITY_NAME" "17 MSoC_cpu6_nios2_oci_pib " "Found entity 17: MSoC_cpu6_nios2_oci_pib" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""} { "Info" "ISGN_ENTITY_NAME" "18 MSoC_cpu6_nios2_oci_im " "Found entity 18: MSoC_cpu6_nios2_oci_im" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""} { "Info" "ISGN_ENTITY_NAME" "19 MSoC_cpu6_nios2_performance_monitors " "Found entity 19: MSoC_cpu6_nios2_performance_monitors" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""} { "Info" "ISGN_ENTITY_NAME" "20 MSoC_cpu6_nios2_oci " "Found entity 20: MSoC_cpu6_nios2_oci" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""} { "Info" "ISGN_ENTITY_NAME" "21 MSoC_cpu6 " "Found entity 21: MSoC_cpu6" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu6_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu6_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu6_jtag_debug_module_sysclk " "Found entity 1: MSoC_cpu6_jtag_debug_module_sysclk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6_jtag_debug_module_sysclk.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu6_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu6_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu6_jtag_debug_module_tck " "Found entity 1: MSoC_cpu6_jtag_debug_module_tck" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6_jtag_debug_module_tck.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu6_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu6_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu6_jtag_debug_module_wrapper " "Found entity 1: MSoC_cpu6_jtag_debug_module_wrapper" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu6_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu6_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu6_oci_test_bench " "Found entity 1: MSoC_cpu6_oci_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6_oci_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu6_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu6_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu6_test_bench " "Found entity 1: MSoC_cpu6_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mem5.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mem5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mem5 " "Found entity 1: MSoC_mem5" {  } { { "MSoC/synthesis/submodules/MSoC_mem5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mem5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu5.v 21 21 " "Found 21 design units, including 21 entities, in source file msoc/synthesis/submodules/msoc_cpu5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu5_register_bank_a_module " "Found entity 1: MSoC_cpu5_register_bank_a_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_cpu5_register_bank_b_module " "Found entity 2: MSoC_cpu5_register_bank_b_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""} { "Info" "ISGN_ENTITY_NAME" "3 MSoC_cpu5_nios2_oci_debug " "Found entity 3: MSoC_cpu5_nios2_oci_debug" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""} { "Info" "ISGN_ENTITY_NAME" "4 MSoC_cpu5_ociram_sp_ram_module " "Found entity 4: MSoC_cpu5_ociram_sp_ram_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""} { "Info" "ISGN_ENTITY_NAME" "5 MSoC_cpu5_nios2_ocimem " "Found entity 5: MSoC_cpu5_nios2_ocimem" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""} { "Info" "ISGN_ENTITY_NAME" "6 MSoC_cpu5_nios2_avalon_reg " "Found entity 6: MSoC_cpu5_nios2_avalon_reg" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""} { "Info" "ISGN_ENTITY_NAME" "7 MSoC_cpu5_nios2_oci_break " "Found entity 7: MSoC_cpu5_nios2_oci_break" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""} { "Info" "ISGN_ENTITY_NAME" "8 MSoC_cpu5_nios2_oci_xbrk " "Found entity 8: MSoC_cpu5_nios2_oci_xbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""} { "Info" "ISGN_ENTITY_NAME" "9 MSoC_cpu5_nios2_oci_dbrk " "Found entity 9: MSoC_cpu5_nios2_oci_dbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""} { "Info" "ISGN_ENTITY_NAME" "10 MSoC_cpu5_nios2_oci_itrace " "Found entity 10: MSoC_cpu5_nios2_oci_itrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""} { "Info" "ISGN_ENTITY_NAME" "11 MSoC_cpu5_nios2_oci_td_mode " "Found entity 11: MSoC_cpu5_nios2_oci_td_mode" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""} { "Info" "ISGN_ENTITY_NAME" "12 MSoC_cpu5_nios2_oci_dtrace " "Found entity 12: MSoC_cpu5_nios2_oci_dtrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""} { "Info" "ISGN_ENTITY_NAME" "13 MSoC_cpu5_nios2_oci_compute_input_tm_cnt " "Found entity 13: MSoC_cpu5_nios2_oci_compute_input_tm_cnt" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""} { "Info" "ISGN_ENTITY_NAME" "14 MSoC_cpu5_nios2_oci_fifo_wrptr_inc " "Found entity 14: MSoC_cpu5_nios2_oci_fifo_wrptr_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""} { "Info" "ISGN_ENTITY_NAME" "15 MSoC_cpu5_nios2_oci_fifo_cnt_inc " "Found entity 15: MSoC_cpu5_nios2_oci_fifo_cnt_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""} { "Info" "ISGN_ENTITY_NAME" "16 MSoC_cpu5_nios2_oci_fifo " "Found entity 16: MSoC_cpu5_nios2_oci_fifo" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""} { "Info" "ISGN_ENTITY_NAME" "17 MSoC_cpu5_nios2_oci_pib " "Found entity 17: MSoC_cpu5_nios2_oci_pib" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""} { "Info" "ISGN_ENTITY_NAME" "18 MSoC_cpu5_nios2_oci_im " "Found entity 18: MSoC_cpu5_nios2_oci_im" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""} { "Info" "ISGN_ENTITY_NAME" "19 MSoC_cpu5_nios2_performance_monitors " "Found entity 19: MSoC_cpu5_nios2_performance_monitors" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""} { "Info" "ISGN_ENTITY_NAME" "20 MSoC_cpu5_nios2_oci " "Found entity 20: MSoC_cpu5_nios2_oci" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""} { "Info" "ISGN_ENTITY_NAME" "21 MSoC_cpu5 " "Found entity 21: MSoC_cpu5" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu5_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu5_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu5_jtag_debug_module_sysclk " "Found entity 1: MSoC_cpu5_jtag_debug_module_sysclk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5_jtag_debug_module_sysclk.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu5_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu5_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu5_jtag_debug_module_tck " "Found entity 1: MSoC_cpu5_jtag_debug_module_tck" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5_jtag_debug_module_tck.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu5_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu5_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu5_jtag_debug_module_wrapper " "Found entity 1: MSoC_cpu5_jtag_debug_module_wrapper" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu5_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu5_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu5_oci_test_bench " "Found entity 1: MSoC_cpu5_oci_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5_oci_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu5_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu5_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu5_test_bench " "Found entity 1: MSoC_cpu5_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mem4.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mem4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mem4 " "Found entity 1: MSoC_mem4" {  } { { "MSoC/synthesis/submodules/MSoC_mem4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mem4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu4.v 21 21 " "Found 21 design units, including 21 entities, in source file msoc/synthesis/submodules/msoc_cpu4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu4_register_bank_a_module " "Found entity 1: MSoC_cpu4_register_bank_a_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_cpu4_register_bank_b_module " "Found entity 2: MSoC_cpu4_register_bank_b_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""} { "Info" "ISGN_ENTITY_NAME" "3 MSoC_cpu4_nios2_oci_debug " "Found entity 3: MSoC_cpu4_nios2_oci_debug" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""} { "Info" "ISGN_ENTITY_NAME" "4 MSoC_cpu4_ociram_sp_ram_module " "Found entity 4: MSoC_cpu4_ociram_sp_ram_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""} { "Info" "ISGN_ENTITY_NAME" "5 MSoC_cpu4_nios2_ocimem " "Found entity 5: MSoC_cpu4_nios2_ocimem" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""} { "Info" "ISGN_ENTITY_NAME" "6 MSoC_cpu4_nios2_avalon_reg " "Found entity 6: MSoC_cpu4_nios2_avalon_reg" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""} { "Info" "ISGN_ENTITY_NAME" "7 MSoC_cpu4_nios2_oci_break " "Found entity 7: MSoC_cpu4_nios2_oci_break" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""} { "Info" "ISGN_ENTITY_NAME" "8 MSoC_cpu4_nios2_oci_xbrk " "Found entity 8: MSoC_cpu4_nios2_oci_xbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""} { "Info" "ISGN_ENTITY_NAME" "9 MSoC_cpu4_nios2_oci_dbrk " "Found entity 9: MSoC_cpu4_nios2_oci_dbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""} { "Info" "ISGN_ENTITY_NAME" "10 MSoC_cpu4_nios2_oci_itrace " "Found entity 10: MSoC_cpu4_nios2_oci_itrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""} { "Info" "ISGN_ENTITY_NAME" "11 MSoC_cpu4_nios2_oci_td_mode " "Found entity 11: MSoC_cpu4_nios2_oci_td_mode" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""} { "Info" "ISGN_ENTITY_NAME" "12 MSoC_cpu4_nios2_oci_dtrace " "Found entity 12: MSoC_cpu4_nios2_oci_dtrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""} { "Info" "ISGN_ENTITY_NAME" "13 MSoC_cpu4_nios2_oci_compute_input_tm_cnt " "Found entity 13: MSoC_cpu4_nios2_oci_compute_input_tm_cnt" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""} { "Info" "ISGN_ENTITY_NAME" "14 MSoC_cpu4_nios2_oci_fifo_wrptr_inc " "Found entity 14: MSoC_cpu4_nios2_oci_fifo_wrptr_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""} { "Info" "ISGN_ENTITY_NAME" "15 MSoC_cpu4_nios2_oci_fifo_cnt_inc " "Found entity 15: MSoC_cpu4_nios2_oci_fifo_cnt_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""} { "Info" "ISGN_ENTITY_NAME" "16 MSoC_cpu4_nios2_oci_fifo " "Found entity 16: MSoC_cpu4_nios2_oci_fifo" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""} { "Info" "ISGN_ENTITY_NAME" "17 MSoC_cpu4_nios2_oci_pib " "Found entity 17: MSoC_cpu4_nios2_oci_pib" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""} { "Info" "ISGN_ENTITY_NAME" "18 MSoC_cpu4_nios2_oci_im " "Found entity 18: MSoC_cpu4_nios2_oci_im" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""} { "Info" "ISGN_ENTITY_NAME" "19 MSoC_cpu4_nios2_performance_monitors " "Found entity 19: MSoC_cpu4_nios2_performance_monitors" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""} { "Info" "ISGN_ENTITY_NAME" "20 MSoC_cpu4_nios2_oci " "Found entity 20: MSoC_cpu4_nios2_oci" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""} { "Info" "ISGN_ENTITY_NAME" "21 MSoC_cpu4 " "Found entity 21: MSoC_cpu4" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu4_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu4_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu4_jtag_debug_module_sysclk " "Found entity 1: MSoC_cpu4_jtag_debug_module_sysclk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4_jtag_debug_module_sysclk.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu4_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu4_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu4_jtag_debug_module_tck " "Found entity 1: MSoC_cpu4_jtag_debug_module_tck" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4_jtag_debug_module_tck.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu4_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu4_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu4_jtag_debug_module_wrapper " "Found entity 1: MSoC_cpu4_jtag_debug_module_wrapper" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu4_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu4_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu4_oci_test_bench " "Found entity 1: MSoC_cpu4_oci_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4_oci_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu4_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu4_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu4_test_bench " "Found entity 1: MSoC_cpu4_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mem3.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mem3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mem3 " "Found entity 1: MSoC_mem3" {  } { { "MSoC/synthesis/submodules/MSoC_mem3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mem3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu3.v 21 21 " "Found 21 design units, including 21 entities, in source file msoc/synthesis/submodules/msoc_cpu3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu3_register_bank_a_module " "Found entity 1: MSoC_cpu3_register_bank_a_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_cpu3_register_bank_b_module " "Found entity 2: MSoC_cpu3_register_bank_b_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""} { "Info" "ISGN_ENTITY_NAME" "3 MSoC_cpu3_nios2_oci_debug " "Found entity 3: MSoC_cpu3_nios2_oci_debug" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""} { "Info" "ISGN_ENTITY_NAME" "4 MSoC_cpu3_ociram_sp_ram_module " "Found entity 4: MSoC_cpu3_ociram_sp_ram_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""} { "Info" "ISGN_ENTITY_NAME" "5 MSoC_cpu3_nios2_ocimem " "Found entity 5: MSoC_cpu3_nios2_ocimem" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""} { "Info" "ISGN_ENTITY_NAME" "6 MSoC_cpu3_nios2_avalon_reg " "Found entity 6: MSoC_cpu3_nios2_avalon_reg" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""} { "Info" "ISGN_ENTITY_NAME" "7 MSoC_cpu3_nios2_oci_break " "Found entity 7: MSoC_cpu3_nios2_oci_break" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""} { "Info" "ISGN_ENTITY_NAME" "8 MSoC_cpu3_nios2_oci_xbrk " "Found entity 8: MSoC_cpu3_nios2_oci_xbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""} { "Info" "ISGN_ENTITY_NAME" "9 MSoC_cpu3_nios2_oci_dbrk " "Found entity 9: MSoC_cpu3_nios2_oci_dbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""} { "Info" "ISGN_ENTITY_NAME" "10 MSoC_cpu3_nios2_oci_itrace " "Found entity 10: MSoC_cpu3_nios2_oci_itrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""} { "Info" "ISGN_ENTITY_NAME" "11 MSoC_cpu3_nios2_oci_td_mode " "Found entity 11: MSoC_cpu3_nios2_oci_td_mode" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""} { "Info" "ISGN_ENTITY_NAME" "12 MSoC_cpu3_nios2_oci_dtrace " "Found entity 12: MSoC_cpu3_nios2_oci_dtrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""} { "Info" "ISGN_ENTITY_NAME" "13 MSoC_cpu3_nios2_oci_compute_input_tm_cnt " "Found entity 13: MSoC_cpu3_nios2_oci_compute_input_tm_cnt" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""} { "Info" "ISGN_ENTITY_NAME" "14 MSoC_cpu3_nios2_oci_fifo_wrptr_inc " "Found entity 14: MSoC_cpu3_nios2_oci_fifo_wrptr_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""} { "Info" "ISGN_ENTITY_NAME" "15 MSoC_cpu3_nios2_oci_fifo_cnt_inc " "Found entity 15: MSoC_cpu3_nios2_oci_fifo_cnt_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""} { "Info" "ISGN_ENTITY_NAME" "16 MSoC_cpu3_nios2_oci_fifo " "Found entity 16: MSoC_cpu3_nios2_oci_fifo" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""} { "Info" "ISGN_ENTITY_NAME" "17 MSoC_cpu3_nios2_oci_pib " "Found entity 17: MSoC_cpu3_nios2_oci_pib" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""} { "Info" "ISGN_ENTITY_NAME" "18 MSoC_cpu3_nios2_oci_im " "Found entity 18: MSoC_cpu3_nios2_oci_im" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""} { "Info" "ISGN_ENTITY_NAME" "19 MSoC_cpu3_nios2_performance_monitors " "Found entity 19: MSoC_cpu3_nios2_performance_monitors" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""} { "Info" "ISGN_ENTITY_NAME" "20 MSoC_cpu3_nios2_oci " "Found entity 20: MSoC_cpu3_nios2_oci" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""} { "Info" "ISGN_ENTITY_NAME" "21 MSoC_cpu3 " "Found entity 21: MSoC_cpu3" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu3_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu3_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu3_jtag_debug_module_sysclk " "Found entity 1: MSoC_cpu3_jtag_debug_module_sysclk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3_jtag_debug_module_sysclk.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu3_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu3_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu3_jtag_debug_module_tck " "Found entity 1: MSoC_cpu3_jtag_debug_module_tck" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3_jtag_debug_module_tck.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu3_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu3_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu3_jtag_debug_module_wrapper " "Found entity 1: MSoC_cpu3_jtag_debug_module_wrapper" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu3_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu3_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu3_oci_test_bench " "Found entity 1: MSoC_cpu3_oci_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3_oci_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu3_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu3_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu3_test_bench " "Found entity 1: MSoC_cpu3_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_mem2.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_mem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_mem2 " "Found entity 1: MSoC_mem2" {  } { { "MSoC/synthesis/submodules/MSoC_mem2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mem2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu2.v 21 21 " "Found 21 design units, including 21 entities, in source file msoc/synthesis/submodules/msoc_cpu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu2_register_bank_a_module " "Found entity 1: MSoC_cpu2_register_bank_a_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_cpu2_register_bank_b_module " "Found entity 2: MSoC_cpu2_register_bank_b_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""} { "Info" "ISGN_ENTITY_NAME" "3 MSoC_cpu2_nios2_oci_debug " "Found entity 3: MSoC_cpu2_nios2_oci_debug" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""} { "Info" "ISGN_ENTITY_NAME" "4 MSoC_cpu2_ociram_sp_ram_module " "Found entity 4: MSoC_cpu2_ociram_sp_ram_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""} { "Info" "ISGN_ENTITY_NAME" "5 MSoC_cpu2_nios2_ocimem " "Found entity 5: MSoC_cpu2_nios2_ocimem" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""} { "Info" "ISGN_ENTITY_NAME" "6 MSoC_cpu2_nios2_avalon_reg " "Found entity 6: MSoC_cpu2_nios2_avalon_reg" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""} { "Info" "ISGN_ENTITY_NAME" "7 MSoC_cpu2_nios2_oci_break " "Found entity 7: MSoC_cpu2_nios2_oci_break" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""} { "Info" "ISGN_ENTITY_NAME" "8 MSoC_cpu2_nios2_oci_xbrk " "Found entity 8: MSoC_cpu2_nios2_oci_xbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""} { "Info" "ISGN_ENTITY_NAME" "9 MSoC_cpu2_nios2_oci_dbrk " "Found entity 9: MSoC_cpu2_nios2_oci_dbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""} { "Info" "ISGN_ENTITY_NAME" "10 MSoC_cpu2_nios2_oci_itrace " "Found entity 10: MSoC_cpu2_nios2_oci_itrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""} { "Info" "ISGN_ENTITY_NAME" "11 MSoC_cpu2_nios2_oci_td_mode " "Found entity 11: MSoC_cpu2_nios2_oci_td_mode" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""} { "Info" "ISGN_ENTITY_NAME" "12 MSoC_cpu2_nios2_oci_dtrace " "Found entity 12: MSoC_cpu2_nios2_oci_dtrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""} { "Info" "ISGN_ENTITY_NAME" "13 MSoC_cpu2_nios2_oci_compute_input_tm_cnt " "Found entity 13: MSoC_cpu2_nios2_oci_compute_input_tm_cnt" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""} { "Info" "ISGN_ENTITY_NAME" "14 MSoC_cpu2_nios2_oci_fifo_wrptr_inc " "Found entity 14: MSoC_cpu2_nios2_oci_fifo_wrptr_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""} { "Info" "ISGN_ENTITY_NAME" "15 MSoC_cpu2_nios2_oci_fifo_cnt_inc " "Found entity 15: MSoC_cpu2_nios2_oci_fifo_cnt_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""} { "Info" "ISGN_ENTITY_NAME" "16 MSoC_cpu2_nios2_oci_fifo " "Found entity 16: MSoC_cpu2_nios2_oci_fifo" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""} { "Info" "ISGN_ENTITY_NAME" "17 MSoC_cpu2_nios2_oci_pib " "Found entity 17: MSoC_cpu2_nios2_oci_pib" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""} { "Info" "ISGN_ENTITY_NAME" "18 MSoC_cpu2_nios2_oci_im " "Found entity 18: MSoC_cpu2_nios2_oci_im" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""} { "Info" "ISGN_ENTITY_NAME" "19 MSoC_cpu2_nios2_performance_monitors " "Found entity 19: MSoC_cpu2_nios2_performance_monitors" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""} { "Info" "ISGN_ENTITY_NAME" "20 MSoC_cpu2_nios2_oci " "Found entity 20: MSoC_cpu2_nios2_oci" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""} { "Info" "ISGN_ENTITY_NAME" "21 MSoC_cpu2 " "Found entity 21: MSoC_cpu2" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu2_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu2_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu2_jtag_debug_module_sysclk " "Found entity 1: MSoC_cpu2_jtag_debug_module_sysclk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2_jtag_debug_module_sysclk.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu2_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu2_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu2_jtag_debug_module_tck " "Found entity 1: MSoC_cpu2_jtag_debug_module_tck" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2_jtag_debug_module_tck.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu2_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu2_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu2_jtag_debug_module_wrapper " "Found entity 1: MSoC_cpu2_jtag_debug_module_wrapper" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu2_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu2_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu2_oci_test_bench " "Found entity 1: MSoC_cpu2_oci_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2_oci_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu2_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu2_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu2_test_bench " "Found entity 1: MSoC_cpu2_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_fifo1to2a.v 3 3 " "Found 3 design units, including 3 entities, in source file msoc/synthesis/submodules/msoc_fifo1to2a.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_fifo1to2A_single_clock_fifo " "Found entity 1: MSoC_fifo1to2A_single_clock_fifo" {  } { { "MSoC/synthesis/submodules/MSoC_fifo1to2A.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_fifo1to2A.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146392 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_fifo1to2A_scfifo_with_controls " "Found entity 2: MSoC_fifo1to2A_scfifo_with_controls" {  } { { "MSoC/synthesis/submodules/MSoC_fifo1to2A.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_fifo1to2A.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146392 ""} { "Info" "ISGN_ENTITY_NAME" "3 MSoC_fifo1to2A " "Found entity 3: MSoC_fifo1to2A" {  } { { "MSoC/synthesis/submodules/MSoC_fifo1to2A.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_fifo1to2A.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_jtag_uart1.v 5 5 " "Found 5 design units, including 5 entities, in source file msoc/synthesis/submodules/msoc_jtag_uart1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_jtag_uart1_sim_scfifo_w " "Found entity 1: MSoC_jtag_uart1_sim_scfifo_w" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146397 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_jtag_uart1_scfifo_w " "Found entity 2: MSoC_jtag_uart1_scfifo_w" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146397 ""} { "Info" "ISGN_ENTITY_NAME" "3 MSoC_jtag_uart1_sim_scfifo_r " "Found entity 3: MSoC_jtag_uart1_sim_scfifo_r" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146397 ""} { "Info" "ISGN_ENTITY_NAME" "4 MSoC_jtag_uart1_scfifo_r " "Found entity 4: MSoC_jtag_uart1_scfifo_r" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146397 ""} { "Info" "ISGN_ENTITY_NAME" "5 MSoC_jtag_uart1 " "Found entity 5: MSoC_jtag_uart1" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_timer1.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_timer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_timer1 " "Found entity 1: MSoC_timer1" {  } { { "MSoC/synthesis/submodules/MSoC_timer1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_timer1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu1.v 21 21 " "Found 21 design units, including 21 entities, in source file msoc/synthesis/submodules/msoc_cpu1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu1_register_bank_a_module " "Found entity 1: MSoC_cpu1_register_bank_a_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""} { "Info" "ISGN_ENTITY_NAME" "2 MSoC_cpu1_register_bank_b_module " "Found entity 2: MSoC_cpu1_register_bank_b_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""} { "Info" "ISGN_ENTITY_NAME" "3 MSoC_cpu1_nios2_oci_debug " "Found entity 3: MSoC_cpu1_nios2_oci_debug" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""} { "Info" "ISGN_ENTITY_NAME" "4 MSoC_cpu1_ociram_sp_ram_module " "Found entity 4: MSoC_cpu1_ociram_sp_ram_module" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""} { "Info" "ISGN_ENTITY_NAME" "5 MSoC_cpu1_nios2_ocimem " "Found entity 5: MSoC_cpu1_nios2_ocimem" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""} { "Info" "ISGN_ENTITY_NAME" "6 MSoC_cpu1_nios2_avalon_reg " "Found entity 6: MSoC_cpu1_nios2_avalon_reg" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""} { "Info" "ISGN_ENTITY_NAME" "7 MSoC_cpu1_nios2_oci_break " "Found entity 7: MSoC_cpu1_nios2_oci_break" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""} { "Info" "ISGN_ENTITY_NAME" "8 MSoC_cpu1_nios2_oci_xbrk " "Found entity 8: MSoC_cpu1_nios2_oci_xbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""} { "Info" "ISGN_ENTITY_NAME" "9 MSoC_cpu1_nios2_oci_dbrk " "Found entity 9: MSoC_cpu1_nios2_oci_dbrk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""} { "Info" "ISGN_ENTITY_NAME" "10 MSoC_cpu1_nios2_oci_itrace " "Found entity 10: MSoC_cpu1_nios2_oci_itrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""} { "Info" "ISGN_ENTITY_NAME" "11 MSoC_cpu1_nios2_oci_td_mode " "Found entity 11: MSoC_cpu1_nios2_oci_td_mode" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""} { "Info" "ISGN_ENTITY_NAME" "12 MSoC_cpu1_nios2_oci_dtrace " "Found entity 12: MSoC_cpu1_nios2_oci_dtrace" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""} { "Info" "ISGN_ENTITY_NAME" "13 MSoC_cpu1_nios2_oci_compute_input_tm_cnt " "Found entity 13: MSoC_cpu1_nios2_oci_compute_input_tm_cnt" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""} { "Info" "ISGN_ENTITY_NAME" "14 MSoC_cpu1_nios2_oci_fifo_wrptr_inc " "Found entity 14: MSoC_cpu1_nios2_oci_fifo_wrptr_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""} { "Info" "ISGN_ENTITY_NAME" "15 MSoC_cpu1_nios2_oci_fifo_cnt_inc " "Found entity 15: MSoC_cpu1_nios2_oci_fifo_cnt_inc" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""} { "Info" "ISGN_ENTITY_NAME" "16 MSoC_cpu1_nios2_oci_fifo " "Found entity 16: MSoC_cpu1_nios2_oci_fifo" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""} { "Info" "ISGN_ENTITY_NAME" "17 MSoC_cpu1_nios2_oci_pib " "Found entity 17: MSoC_cpu1_nios2_oci_pib" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""} { "Info" "ISGN_ENTITY_NAME" "18 MSoC_cpu1_nios2_oci_im " "Found entity 18: MSoC_cpu1_nios2_oci_im" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""} { "Info" "ISGN_ENTITY_NAME" "19 MSoC_cpu1_nios2_performance_monitors " "Found entity 19: MSoC_cpu1_nios2_performance_monitors" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""} { "Info" "ISGN_ENTITY_NAME" "20 MSoC_cpu1_nios2_oci " "Found entity 20: MSoC_cpu1_nios2_oci" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""} { "Info" "ISGN_ENTITY_NAME" "21 MSoC_cpu1 " "Found entity 21: MSoC_cpu1" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu1_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu1_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu1_jtag_debug_module_sysclk " "Found entity 1: MSoC_cpu1_jtag_debug_module_sysclk" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_sysclk.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu1_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu1_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu1_jtag_debug_module_tck " "Found entity 1: MSoC_cpu1_jtag_debug_module_tck" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_tck.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu1_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu1_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu1_jtag_debug_module_wrapper " "Found entity 1: MSoC_cpu1_jtag_debug_module_wrapper" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu1_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu1_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu1_oci_test_bench " "Found entity 1: MSoC_cpu1_oci_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1_oci_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msoc/synthesis/submodules/msoc_cpu1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file msoc/synthesis/submodules/msoc_cpu1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSoC_cpu1_test_bench " "Found entity 1: MSoC_cpu1_test_bench" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296146445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296146445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296147204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296147204 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu1.v(1605) " "Verilog HDL or VHDL warning at MSoC_cpu1.v(1605): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147236 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu1.v(1607) " "Verilog HDL or VHDL warning at MSoC_cpu1.v(1607): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147236 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu1.v(1763) " "Verilog HDL or VHDL warning at MSoC_cpu1.v(1763): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147242 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu1.v(2587) " "Verilog HDL or VHDL warning at MSoC_cpu1.v(2587): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147249 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu2.v(1605) " "Verilog HDL or VHDL warning at MSoC_cpu2.v(1605): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147268 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu2.v(1607) " "Verilog HDL or VHDL warning at MSoC_cpu2.v(1607): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147268 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu2.v(1763) " "Verilog HDL or VHDL warning at MSoC_cpu2.v(1763): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147269 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu2.v(2587) " "Verilog HDL or VHDL warning at MSoC_cpu2.v(2587): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147274 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu3.v(1605) " "Verilog HDL or VHDL warning at MSoC_cpu3.v(1605): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147288 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu3.v(1607) " "Verilog HDL or VHDL warning at MSoC_cpu3.v(1607): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147289 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu3.v(1763) " "Verilog HDL or VHDL warning at MSoC_cpu3.v(1763): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147289 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu3.v(2587) " "Verilog HDL or VHDL warning at MSoC_cpu3.v(2587): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147293 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu4.v(1605) " "Verilog HDL or VHDL warning at MSoC_cpu4.v(1605): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147304 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu4.v(1607) " "Verilog HDL or VHDL warning at MSoC_cpu4.v(1607): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147304 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu4.v(1763) " "Verilog HDL or VHDL warning at MSoC_cpu4.v(1763): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147306 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu4.v(2587) " "Verilog HDL or VHDL warning at MSoC_cpu4.v(2587): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147309 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu5.v(1605) " "Verilog HDL or VHDL warning at MSoC_cpu5.v(1605): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147321 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu5.v(1607) " "Verilog HDL or VHDL warning at MSoC_cpu5.v(1607): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147321 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu5.v(1763) " "Verilog HDL or VHDL warning at MSoC_cpu5.v(1763): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147321 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu5.v(2587) " "Verilog HDL or VHDL warning at MSoC_cpu5.v(2587): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147325 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu6.v(1605) " "Verilog HDL or VHDL warning at MSoC_cpu6.v(1605): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147336 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu6.v(1607) " "Verilog HDL or VHDL warning at MSoC_cpu6.v(1607): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147336 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu6.v(1763) " "Verilog HDL or VHDL warning at MSoC_cpu6.v(1763): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147337 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_cpu6.v(2587) " "Verilog HDL or VHDL warning at MSoC_cpu6.v(2587): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147338 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_sdram_controller.v(316) " "Verilog HDL or VHDL warning at MSoC_sdram_controller.v(316): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147343 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_sdram_controller.v(326) " "Verilog HDL or VHDL warning at MSoC_sdram_controller.v(326): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147343 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_sdram_controller.v(336) " "Verilog HDL or VHDL warning at MSoC_sdram_controller.v(336): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147343 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MSoC_sdram_controller.v(680) " "Verilog HDL or VHDL warning at MSoC_sdram_controller.v(680): conditional expression evaluates to a constant" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1718296147345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718296150515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC MSoC:inst " "Elaborating entity \"MSoC\" for hierarchy \"MSoC:inst\"" {  } { { "TopLevel.bdf" "inst" { Schematic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/TopLevel.bdf" { { 200 968 1384 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296150601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1 MSoC:inst\|MSoC_cpu1:cpu1 " "Elaborating entity \"MSoC_cpu1\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\"" {  } { { "MSoC/synthesis/MSoC.v" "cpu1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296151108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_test_bench MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_test_bench:the_MSoC_cpu1_test_bench " "Elaborating entity \"MSoC_cpu1_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_test_bench:the_MSoC_cpu1_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 3834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296151184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_register_bank_a_module MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_a_module:MSoC_cpu1_register_bank_a " "Elaborating entity \"MSoC_cpu1_register_bank_a_module\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_a_module:MSoC_cpu1_register_bank_a\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "MSoC_cpu1_register_bank_a" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 4320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296151208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_a_module:MSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_a_module:MSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296151823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_a_module:MSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_a_module:MSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296151825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_a_module:MSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_a_module:MSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296151858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu1_rf_ram_a.mif " "Parameter \"init_file\" = \"MSoC_cpu1_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296151858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296151858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296151858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296151858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296151858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296151858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296151858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296151858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296151858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296151858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296151858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296151858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296151858 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296151858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4tf1 " "Found entity 1: altsyncram_4tf1" {  } { { "db/altsyncram_4tf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_4tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296152121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296152121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4tf1 MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_a_module:MSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_4tf1:auto_generated " "Elaborating entity \"altsyncram_4tf1\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_a_module:MSoC_cpu1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_4tf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_register_bank_b_module MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_b_module:MSoC_cpu1_register_bank_b " "Elaborating entity \"MSoC_cpu1_register_bank_b_module\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_b_module:MSoC_cpu1_register_bank_b\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "MSoC_cpu1_register_bank_b" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_b_module:MSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_b_module:MSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_b_module:MSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_b_module:MSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296152260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_b_module:MSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_b_module:MSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu1_rf_ram_b.mif " "Parameter \"init_file\" = \"MSoC_cpu1_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152260 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296152260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tf1 " "Found entity 1: altsyncram_5tf1" {  } { { "db/altsyncram_5tf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_5tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296152336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296152336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tf1 MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_b_module:MSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tf1:auto_generated " "Elaborating entity \"altsyncram_5tf1\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_register_bank_b_module:MSoC_cpu1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_5tf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci " "Elaborating entity \"MSoC_cpu1_nios2_oci\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 4810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_debug MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_debug:the_MSoC_cpu1_nios2_oci_debug " "Elaborating entity \"MSoC_cpu1_nios2_oci_debug\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_debug:the_MSoC_cpu1_nios2_oci_debug\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_debug" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_debug:the_MSoC_cpu1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_debug:the_MSoC_cpu1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_altera_std_synchronizer" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_debug:the_MSoC_cpu1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_debug:the_MSoC_cpu1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296152457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_debug:the_MSoC_cpu1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_debug:the_MSoC_cpu1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152457 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296152457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_ocimem MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem " "Elaborating entity \"MSoC_cpu1_nios2_ocimem\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_ocimem" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_ociram_sp_ram_module MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\|MSoC_cpu1_ociram_sp_ram_module:MSoC_cpu1_ociram_sp_ram " "Elaborating entity \"MSoC_cpu1_ociram_sp_ram_module\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\|MSoC_cpu1_ociram_sp_ram_module:MSoC_cpu1_ociram_sp_ram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "MSoC_cpu1_ociram_sp_ram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\|MSoC_cpu1_ociram_sp_ram_module:MSoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\|MSoC_cpu1_ociram_sp_ram_module:MSoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\|MSoC_cpu1_ociram_sp_ram_module:MSoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\|MSoC_cpu1_ociram_sp_ram_module:MSoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296152544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\|MSoC_cpu1_ociram_sp_ram_module:MSoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\|MSoC_cpu1_ociram_sp_ram_module:MSoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu1_ociram_default_contents.mif " "Parameter \"init_file\" = \"MSoC_cpu1_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152544 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296152544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n381 " "Found entity 1: altsyncram_n381" {  } { { "db/altsyncram_n381.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_n381.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296152608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296152608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n381 MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\|MSoC_cpu1_ociram_sp_ram_module:MSoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_n381:auto_generated " "Elaborating entity \"altsyncram_n381\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_ocimem:the_MSoC_cpu1_nios2_ocimem\|MSoC_cpu1_ociram_sp_ram_module:MSoC_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_n381:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_avalon_reg MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_avalon_reg:the_MSoC_cpu1_nios2_avalon_reg " "Elaborating entity \"MSoC_cpu1_nios2_avalon_reg\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_avalon_reg:the_MSoC_cpu1_nios2_avalon_reg\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_avalon_reg" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_break MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_break:the_MSoC_cpu1_nios2_oci_break " "Elaborating entity \"MSoC_cpu1_nios2_oci_break\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_break:the_MSoC_cpu1_nios2_oci_break\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_break" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_xbrk MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_xbrk:the_MSoC_cpu1_nios2_oci_xbrk " "Elaborating entity \"MSoC_cpu1_nios2_oci_xbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_xbrk:the_MSoC_cpu1_nios2_oci_xbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_xbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_dbrk MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_dbrk:the_MSoC_cpu1_nios2_oci_dbrk " "Elaborating entity \"MSoC_cpu1_nios2_oci_dbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_dbrk:the_MSoC_cpu1_nios2_oci_dbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_dbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_itrace MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_itrace:the_MSoC_cpu1_nios2_oci_itrace " "Elaborating entity \"MSoC_cpu1_nios2_oci_itrace\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_itrace:the_MSoC_cpu1_nios2_oci_itrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_itrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_dtrace MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_dtrace:the_MSoC_cpu1_nios2_oci_dtrace " "Elaborating entity \"MSoC_cpu1_nios2_oci_dtrace\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_dtrace:the_MSoC_cpu1_nios2_oci_dtrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_dtrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_td_mode MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_dtrace:the_MSoC_cpu1_nios2_oci_dtrace\|MSoC_cpu1_nios2_oci_td_mode:MSoC_cpu1_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MSoC_cpu1_nios2_oci_td_mode\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_dtrace:the_MSoC_cpu1_nios2_oci_dtrace\|MSoC_cpu1_nios2_oci_td_mode:MSoC_cpu1_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "MSoC_cpu1_nios2_oci_trc_ctrl_td_mode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_fifo MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_fifo:the_MSoC_cpu1_nios2_oci_fifo " "Elaborating entity \"MSoC_cpu1_nios2_oci_fifo\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_fifo:the_MSoC_cpu1_nios2_oci_fifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_compute_input_tm_cnt MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_fifo:the_MSoC_cpu1_nios2_oci_fifo\|MSoC_cpu1_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu1_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MSoC_cpu1_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_fifo:the_MSoC_cpu1_nios2_oci_fifo\|MSoC_cpu1_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu1_nios2_oci_compute_input_tm_cnt\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_compute_input_tm_cnt" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_fifo_wrptr_inc MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_fifo:the_MSoC_cpu1_nios2_oci_fifo\|MSoC_cpu1_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu1_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MSoC_cpu1_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_fifo:the_MSoC_cpu1_nios2_oci_fifo\|MSoC_cpu1_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu1_nios2_oci_fifo_wrptr_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_fifo_wrptr_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_fifo_cnt_inc MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_fifo:the_MSoC_cpu1_nios2_oci_fifo\|MSoC_cpu1_nios2_oci_fifo_cnt_inc:the_MSoC_cpu1_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MSoC_cpu1_nios2_oci_fifo_cnt_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_fifo:the_MSoC_cpu1_nios2_oci_fifo\|MSoC_cpu1_nios2_oci_fifo_cnt_inc:the_MSoC_cpu1_nios2_oci_fifo_cnt_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_fifo_cnt_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_oci_test_bench MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_fifo:the_MSoC_cpu1_nios2_oci_fifo\|MSoC_cpu1_oci_test_bench:the_MSoC_cpu1_oci_test_bench " "Elaborating entity \"MSoC_cpu1_oci_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_fifo:the_MSoC_cpu1_nios2_oci_fifo\|MSoC_cpu1_oci_test_bench:the_MSoC_cpu1_oci_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_oci_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_pib MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_pib:the_MSoC_cpu1_nios2_oci_pib " "Elaborating entity \"MSoC_cpu1_nios2_oci_pib\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_pib:the_MSoC_cpu1_nios2_oci_pib\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_pib" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_nios2_oci_im MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_im:the_MSoC_cpu1_nios2_oci_im " "Elaborating entity \"MSoC_cpu1_nios2_oci_im\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_im:the_MSoC_cpu1_nios2_oci_im\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_nios2_oci_im" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_jtag_debug_module_wrapper MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper " "Elaborating entity \"MSoC_cpu1_jtag_debug_module_wrapper\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "the_MSoC_cpu1_jtag_debug_module_wrapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_jtag_debug_module_tck MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|MSoC_cpu1_jtag_debug_module_tck:the_MSoC_cpu1_jtag_debug_module_tck " "Elaborating entity \"MSoC_cpu1_jtag_debug_module_tck\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|MSoC_cpu1_jtag_debug_module_tck:the_MSoC_cpu1_jtag_debug_module_tck\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" "the_MSoC_cpu1_jtag_debug_module_tck" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu1_jtag_debug_module_sysclk MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|MSoC_cpu1_jtag_debug_module_sysclk:the_MSoC_cpu1_jtag_debug_module_sysclk " "Elaborating entity \"MSoC_cpu1_jtag_debug_module_sysclk\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|MSoC_cpu1_jtag_debug_module_sysclk:the_MSoC_cpu1_jtag_debug_module_sysclk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" "the_MSoC_cpu1_jtag_debug_module_sysclk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" "MSoC_cpu1_jtag_debug_module_phy" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296152990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296153005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153005 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296153005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153008 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_jtag_debug_module_wrapper:the_MSoC_cpu1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MSoC_cpu1_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_timer1 MSoC:inst\|MSoC_timer1:timer1 " "Elaborating entity \"MSoC_timer1\" for hierarchy \"MSoC:inst\|MSoC_timer1:timer1\"" {  } { { "MSoC/synthesis/MSoC.v" "timer1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_jtag_uart1 MSoC:inst\|MSoC_jtag_uart1:jtag_uart1 " "Elaborating entity \"MSoC_jtag_uart1\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\"" {  } { { "MSoC/synthesis/MSoC.v" "jtag_uart1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_jtag_uart1_scfifo_w MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w " "Elaborating entity \"MSoC_jtag_uart1_scfifo_w\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\"" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "the_MSoC_jtag_uart1_scfifo_w" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "wfifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296153185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153185 ""}  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296153185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296153272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296153272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296153311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296153311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296153334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296153334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296153447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296153447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296153583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296153583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296153663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296153663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296153762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296153762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_w:the_MSoC_jtag_uart1_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_jtag_uart1_scfifo_r MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_r:the_MSoC_jtag_uart1_scfifo_r " "Elaborating entity \"MSoC_jtag_uart1_scfifo_r\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|MSoC_jtag_uart1_scfifo_r:the_MSoC_jtag_uart1_scfifo_r\"" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "the_MSoC_jtag_uart1_scfifo_r" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|alt_jtag_atlantic:MSoC_jtag_uart1_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|alt_jtag_atlantic:MSoC_jtag_uart1_alt_jtag_atlantic\"" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "MSoC_jtag_uart1_alt_jtag_atlantic" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|alt_jtag_atlantic:MSoC_jtag_uart1_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|alt_jtag_atlantic:MSoC_jtag_uart1_alt_jtag_atlantic\"" {  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296153990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|alt_jtag_atlantic:MSoC_jtag_uart1_alt_jtag_atlantic " "Instantiated megafunction \"MSoC:inst\|MSoC_jtag_uart1:jtag_uart1\|alt_jtag_atlantic:MSoC_jtag_uart1_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296153991 ""}  } { { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296153991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_fifo1to2A MSoC:inst\|MSoC_fifo1to2A:fifo1to2a " "Elaborating entity \"MSoC_fifo1to2A\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\"" {  } { { "MSoC/synthesis/MSoC.v" "fifo1to2a" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_fifo1to2A_scfifo_with_controls MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"MSoC_fifo1to2A_scfifo_with_controls\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "MSoC/synthesis/submodules/MSoC_fifo1to2A.v" "the_scfifo_with_controls" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_fifo1to2A.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_fifo1to2A_single_clock_fifo MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo " "Elaborating entity \"MSoC_fifo1to2A_single_clock_fifo\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_fifo1to2A.v" "the_scfifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_fifo1to2A.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_fifo1to2A.v" "single_clock_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_fifo1to2A.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_fifo1to2A.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_fifo1to2A.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296154109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154109 ""}  } { { "MSoC/synthesis/submodules/MSoC_fifo1to2A.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_fifo1to2A.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296154109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_i041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_i041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_i041 " "Found entity 1: scfifo_i041" {  } { { "db/scfifo_i041.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/scfifo_i041.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296154181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296154181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_i041 MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated " "Elaborating entity \"scfifo_i041\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_p641.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_p641.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_p641 " "Found entity 1: a_dpfifo_p641" {  } { { "db/a_dpfifo_p641.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/a_dpfifo_p641.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296154237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296154237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_p641 MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo " "Elaborating entity \"a_dpfifo_p641\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\"" {  } { { "db/scfifo_i041.tdf" "dpfifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/scfifo_i041.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_m4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_m4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_m4f " "Found entity 1: a_fefifo_m4f" {  } { { "db/a_fefifo_m4f.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/a_fefifo_m4f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296154260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296154260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_m4f MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\|a_fefifo_m4f:fifo_state " "Elaborating entity \"a_fefifo_m4f\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\|a_fefifo_m4f:fifo_state\"" {  } { { "db/a_dpfifo_p641.tdf" "fifo_state" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/a_dpfifo_p641.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296154342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296154342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_ao7:count_usedw " "Elaborating entity \"cntr_ao7\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_ao7:count_usedw\"" {  } { { "db/a_fefifo_m4f.tdf" "count_usedw" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/a_fefifo_m4f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_c611.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_c611.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_c611 " "Found entity 1: dpram_c611" {  } { { "db/dpram_c611.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/dpram_c611.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296154421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296154421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_c611 MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\|dpram_c611:FIFOram " "Elaborating entity \"dpram_c611\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\|dpram_c611:FIFOram\"" {  } { { "db/a_dpfifo_p641.tdf" "FIFOram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/a_dpfifo_p641.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g3k1 " "Found entity 1: altsyncram_g3k1" {  } { { "db/altsyncram_g3k1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_g3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296154518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296154518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g3k1 MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\|dpram_c611:FIFOram\|altsyncram_g3k1:altsyncram1 " "Elaborating entity \"altsyncram_g3k1\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\|dpram_c611:FIFOram\|altsyncram_g3k1:altsyncram1\"" {  } { { "db/dpram_c611.tdf" "altsyncram1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/dpram_c611.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296154594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296154594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\|cntr_unb:rd_ptr_count " "Elaborating entity \"cntr_unb\" for hierarchy \"MSoC:inst\|MSoC_fifo1to2A:fifo1to2a\|MSoC_fifo1to2A_scfifo_with_controls:the_scfifo_with_controls\|MSoC_fifo1to2A_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_i041:auto_generated\|a_dpfifo_p641:dpfifo\|cntr_unb:rd_ptr_count\"" {  } { { "db/a_dpfifo_p641.tdf" "rd_ptr_count" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/a_dpfifo_p641.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2 MSoC:inst\|MSoC_cpu2:cpu2 " "Elaborating entity \"MSoC_cpu2\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\"" {  } { { "MSoC/synthesis/MSoC.v" "cpu2" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_test_bench MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_test_bench:the_MSoC_cpu2_test_bench " "Elaborating entity \"MSoC_cpu2_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_test_bench:the_MSoC_cpu2_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_register_bank_a_module MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_a_module:MSoC_cpu2_register_bank_a " "Elaborating entity \"MSoC_cpu2_register_bank_a_module\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_a_module:MSoC_cpu2_register_bank_a\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "MSoC_cpu2_register_bank_a" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_a_module:MSoC_cpu2_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_a_module:MSoC_cpu2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_a_module:MSoC_cpu2_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_a_module:MSoC_cpu2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296154878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_a_module:MSoC_cpu2_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_a_module:MSoC_cpu2_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu2_rf_ram_a.mif " "Parameter \"init_file\" = \"MSoC_cpu2_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154878 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296154878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6tf1 " "Found entity 1: altsyncram_6tf1" {  } { { "db/altsyncram_6tf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_6tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296154946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296154946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6tf1 MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_a_module:MSoC_cpu2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6tf1:auto_generated " "Elaborating entity \"altsyncram_6tf1\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_a_module:MSoC_cpu2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6tf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296154948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_register_bank_b_module MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_b_module:MSoC_cpu2_register_bank_b " "Elaborating entity \"MSoC_cpu2_register_bank_b_module\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_b_module:MSoC_cpu2_register_bank_b\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "MSoC_cpu2_register_bank_b" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_b_module:MSoC_cpu2_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_b_module:MSoC_cpu2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_b_module:MSoC_cpu2_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_b_module:MSoC_cpu2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296155042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_b_module:MSoC_cpu2_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_b_module:MSoC_cpu2_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu2_rf_ram_b.mif " "Parameter \"init_file\" = \"MSoC_cpu2_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155042 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296155042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tf1 " "Found entity 1: altsyncram_7tf1" {  } { { "db/altsyncram_7tf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_7tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296155111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296155111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tf1 MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_b_module:MSoC_cpu2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7tf1:auto_generated " "Elaborating entity \"altsyncram_7tf1\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_register_bank_b_module:MSoC_cpu2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7tf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci " "Elaborating entity \"MSoC_cpu2_nios2_oci\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_debug MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_debug:the_MSoC_cpu2_nios2_oci_debug " "Elaborating entity \"MSoC_cpu2_nios2_oci_debug\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_debug:the_MSoC_cpu2_nios2_oci_debug\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_debug" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_ocimem MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem " "Elaborating entity \"MSoC_cpu2_nios2_ocimem\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_ocimem" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_ociram_sp_ram_module MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\|MSoC_cpu2_ociram_sp_ram_module:MSoC_cpu2_ociram_sp_ram " "Elaborating entity \"MSoC_cpu2_ociram_sp_ram_module\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\|MSoC_cpu2_ociram_sp_ram_module:MSoC_cpu2_ociram_sp_ram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "MSoC_cpu2_ociram_sp_ram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\|MSoC_cpu2_ociram_sp_ram_module:MSoC_cpu2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\|MSoC_cpu2_ociram_sp_ram_module:MSoC_cpu2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\|MSoC_cpu2_ociram_sp_ram_module:MSoC_cpu2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\|MSoC_cpu2_ociram_sp_ram_module:MSoC_cpu2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296155267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\|MSoC_cpu2_ociram_sp_ram_module:MSoC_cpu2_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\|MSoC_cpu2_ociram_sp_ram_module:MSoC_cpu2_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu2_ociram_default_contents.mif " "Parameter \"init_file\" = \"MSoC_cpu2_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155267 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296155267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o381 " "Found entity 1: altsyncram_o381" {  } { { "db/altsyncram_o381.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_o381.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296155336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296155336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o381 MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\|MSoC_cpu2_ociram_sp_ram_module:MSoC_cpu2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_o381:auto_generated " "Elaborating entity \"altsyncram_o381\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_ocimem:the_MSoC_cpu2_nios2_ocimem\|MSoC_cpu2_ociram_sp_ram_module:MSoC_cpu2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_o381:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_avalon_reg MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_avalon_reg:the_MSoC_cpu2_nios2_avalon_reg " "Elaborating entity \"MSoC_cpu2_nios2_avalon_reg\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_avalon_reg:the_MSoC_cpu2_nios2_avalon_reg\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_avalon_reg" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_break MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_break:the_MSoC_cpu2_nios2_oci_break " "Elaborating entity \"MSoC_cpu2_nios2_oci_break\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_break:the_MSoC_cpu2_nios2_oci_break\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_break" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_xbrk MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_xbrk:the_MSoC_cpu2_nios2_oci_xbrk " "Elaborating entity \"MSoC_cpu2_nios2_oci_xbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_xbrk:the_MSoC_cpu2_nios2_oci_xbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_xbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_dbrk MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_dbrk:the_MSoC_cpu2_nios2_oci_dbrk " "Elaborating entity \"MSoC_cpu2_nios2_oci_dbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_dbrk:the_MSoC_cpu2_nios2_oci_dbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_dbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_itrace MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_itrace:the_MSoC_cpu2_nios2_oci_itrace " "Elaborating entity \"MSoC_cpu2_nios2_oci_itrace\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_itrace:the_MSoC_cpu2_nios2_oci_itrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_itrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_dtrace MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_dtrace:the_MSoC_cpu2_nios2_oci_dtrace " "Elaborating entity \"MSoC_cpu2_nios2_oci_dtrace\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_dtrace:the_MSoC_cpu2_nios2_oci_dtrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_dtrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_td_mode MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_dtrace:the_MSoC_cpu2_nios2_oci_dtrace\|MSoC_cpu2_nios2_oci_td_mode:MSoC_cpu2_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MSoC_cpu2_nios2_oci_td_mode\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_dtrace:the_MSoC_cpu2_nios2_oci_dtrace\|MSoC_cpu2_nios2_oci_td_mode:MSoC_cpu2_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "MSoC_cpu2_nios2_oci_trc_ctrl_td_mode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_fifo MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_fifo:the_MSoC_cpu2_nios2_oci_fifo " "Elaborating entity \"MSoC_cpu2_nios2_oci_fifo\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_fifo:the_MSoC_cpu2_nios2_oci_fifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_compute_input_tm_cnt MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_fifo:the_MSoC_cpu2_nios2_oci_fifo\|MSoC_cpu2_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu2_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MSoC_cpu2_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_fifo:the_MSoC_cpu2_nios2_oci_fifo\|MSoC_cpu2_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu2_nios2_oci_compute_input_tm_cnt\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_compute_input_tm_cnt" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_fifo_wrptr_inc MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_fifo:the_MSoC_cpu2_nios2_oci_fifo\|MSoC_cpu2_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu2_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MSoC_cpu2_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_fifo:the_MSoC_cpu2_nios2_oci_fifo\|MSoC_cpu2_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu2_nios2_oci_fifo_wrptr_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_fifo_wrptr_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_fifo_cnt_inc MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_fifo:the_MSoC_cpu2_nios2_oci_fifo\|MSoC_cpu2_nios2_oci_fifo_cnt_inc:the_MSoC_cpu2_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MSoC_cpu2_nios2_oci_fifo_cnt_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_fifo:the_MSoC_cpu2_nios2_oci_fifo\|MSoC_cpu2_nios2_oci_fifo_cnt_inc:the_MSoC_cpu2_nios2_oci_fifo_cnt_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_fifo_cnt_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_oci_test_bench MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_fifo:the_MSoC_cpu2_nios2_oci_fifo\|MSoC_cpu2_oci_test_bench:the_MSoC_cpu2_oci_test_bench " "Elaborating entity \"MSoC_cpu2_oci_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_fifo:the_MSoC_cpu2_nios2_oci_fifo\|MSoC_cpu2_oci_test_bench:the_MSoC_cpu2_oci_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_oci_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_pib MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_pib:the_MSoC_cpu2_nios2_oci_pib " "Elaborating entity \"MSoC_cpu2_nios2_oci_pib\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_pib:the_MSoC_cpu2_nios2_oci_pib\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_pib" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_nios2_oci_im MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_im:the_MSoC_cpu2_nios2_oci_im " "Elaborating entity \"MSoC_cpu2_nios2_oci_im\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_im:the_MSoC_cpu2_nios2_oci_im\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_nios2_oci_im" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_jtag_debug_module_wrapper MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_jtag_debug_module_wrapper:the_MSoC_cpu2_jtag_debug_module_wrapper " "Elaborating entity \"MSoC_cpu2_jtag_debug_module_wrapper\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_jtag_debug_module_wrapper:the_MSoC_cpu2_jtag_debug_module_wrapper\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "the_MSoC_cpu2_jtag_debug_module_wrapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_jtag_debug_module_tck MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_jtag_debug_module_wrapper:the_MSoC_cpu2_jtag_debug_module_wrapper\|MSoC_cpu2_jtag_debug_module_tck:the_MSoC_cpu2_jtag_debug_module_tck " "Elaborating entity \"MSoC_cpu2_jtag_debug_module_tck\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_jtag_debug_module_wrapper:the_MSoC_cpu2_jtag_debug_module_wrapper\|MSoC_cpu2_jtag_debug_module_tck:the_MSoC_cpu2_jtag_debug_module_tck\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2_jtag_debug_module_wrapper.v" "the_MSoC_cpu2_jtag_debug_module_tck" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu2_jtag_debug_module_sysclk MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_jtag_debug_module_wrapper:the_MSoC_cpu2_jtag_debug_module_wrapper\|MSoC_cpu2_jtag_debug_module_sysclk:the_MSoC_cpu2_jtag_debug_module_sysclk " "Elaborating entity \"MSoC_cpu2_jtag_debug_module_sysclk\" for hierarchy \"MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_jtag_debug_module_wrapper:the_MSoC_cpu2_jtag_debug_module_wrapper\|MSoC_cpu2_jtag_debug_module_sysclk:the_MSoC_cpu2_jtag_debug_module_sysclk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2_jtag_debug_module_wrapper.v" "the_MSoC_cpu2_jtag_debug_module_sysclk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mem2 MSoC:inst\|MSoC_mem2:mem2 " "Elaborating entity \"MSoC_mem2\" for hierarchy \"MSoC:inst\|MSoC_mem2:mem2\"" {  } { { "MSoC/synthesis/MSoC.v" "mem2" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_mem2.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mem2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_mem2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mem2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296155731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_mem2.hex " "Parameter \"init_file\" = \"MSoC_mem2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155732 ""}  } { { "MSoC/synthesis/submodules/MSoC_mem2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mem2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296155732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bmb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bmb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bmb1 " "Found entity 1: altsyncram_bmb1" {  } { { "db/altsyncram_bmb1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_bmb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296155806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296155806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bmb1 MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram\|altsyncram_bmb1:auto_generated " "Elaborating entity \"altsyncram_bmb1\" for hierarchy \"MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram\|altsyncram_bmb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296155893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296155893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram\|altsyncram_bmb1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram\|altsyncram_bmb1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_bmb1.tdf" "decode3" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_bmb1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296155998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296155998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram\|altsyncram_bmb1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"MSoC:inst\|MSoC_mem2:mem2\|altsyncram:the_altsyncram\|altsyncram_bmb1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_bmb1.tdf" "mux2" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_bmb1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296155999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3 MSoC:inst\|MSoC_cpu3:cpu3 " "Elaborating entity \"MSoC_cpu3\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\"" {  } { { "MSoC/synthesis/MSoC.v" "cpu3" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_test_bench MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_test_bench:the_MSoC_cpu3_test_bench " "Elaborating entity \"MSoC_cpu3_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_test_bench:the_MSoC_cpu3_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 3886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_register_bank_a_module MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_a_module:MSoC_cpu3_register_bank_a " "Elaborating entity \"MSoC_cpu3_register_bank_a_module\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_a_module:MSoC_cpu3_register_bank_a\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "MSoC_cpu3_register_bank_a" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 4385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_a_module:MSoC_cpu3_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_a_module:MSoC_cpu3_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_a_module:MSoC_cpu3_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_a_module:MSoC_cpu3_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296156660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_a_module:MSoC_cpu3_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_a_module:MSoC_cpu3_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu3_rf_ram_a.mif " "Parameter \"init_file\" = \"MSoC_cpu3_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156660 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296156660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8tf1 " "Found entity 1: altsyncram_8tf1" {  } { { "db/altsyncram_8tf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_8tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296156754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296156754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8tf1 MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_a_module:MSoC_cpu3_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8tf1:auto_generated " "Elaborating entity \"altsyncram_8tf1\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_a_module:MSoC_cpu3_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8tf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_register_bank_b_module MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_b_module:MSoC_cpu3_register_bank_b " "Elaborating entity \"MSoC_cpu3_register_bank_b_module\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_b_module:MSoC_cpu3_register_bank_b\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "MSoC_cpu3_register_bank_b" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 4406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_b_module:MSoC_cpu3_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_b_module:MSoC_cpu3_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_b_module:MSoC_cpu3_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_b_module:MSoC_cpu3_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296156866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_b_module:MSoC_cpu3_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_b_module:MSoC_cpu3_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu3_rf_ram_b.mif " "Parameter \"init_file\" = \"MSoC_cpu3_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156867 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296156867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tf1 " "Found entity 1: altsyncram_9tf1" {  } { { "db/altsyncram_9tf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_9tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296156944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296156944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tf1 MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_b_module:MSoC_cpu3_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9tf1:auto_generated " "Elaborating entity \"altsyncram_9tf1\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_register_bank_b_module:MSoC_cpu3_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9tf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci " "Elaborating entity \"MSoC_cpu3_nios2_oci\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 4898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296156975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_debug MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_debug:the_MSoC_cpu3_nios2_oci_debug " "Elaborating entity \"MSoC_cpu3_nios2_oci_debug\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_debug:the_MSoC_cpu3_nios2_oci_debug\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_debug" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_ocimem MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem " "Elaborating entity \"MSoC_cpu3_nios2_ocimem\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_ocimem" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_ociram_sp_ram_module MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\|MSoC_cpu3_ociram_sp_ram_module:MSoC_cpu3_ociram_sp_ram " "Elaborating entity \"MSoC_cpu3_ociram_sp_ram_module\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\|MSoC_cpu3_ociram_sp_ram_module:MSoC_cpu3_ociram_sp_ram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "MSoC_cpu3_ociram_sp_ram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\|MSoC_cpu3_ociram_sp_ram_module:MSoC_cpu3_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\|MSoC_cpu3_ociram_sp_ram_module:MSoC_cpu3_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\|MSoC_cpu3_ociram_sp_ram_module:MSoC_cpu3_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\|MSoC_cpu3_ociram_sp_ram_module:MSoC_cpu3_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296157060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\|MSoC_cpu3_ociram_sp_ram_module:MSoC_cpu3_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\|MSoC_cpu3_ociram_sp_ram_module:MSoC_cpu3_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu3_ociram_default_contents.mif " "Parameter \"init_file\" = \"MSoC_cpu3_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157061 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296157061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p381 " "Found entity 1: altsyncram_p381" {  } { { "db/altsyncram_p381.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_p381.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296157131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296157131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p381 MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\|MSoC_cpu3_ociram_sp_ram_module:MSoC_cpu3_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_p381:auto_generated " "Elaborating entity \"altsyncram_p381\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_ocimem:the_MSoC_cpu3_nios2_ocimem\|MSoC_cpu3_ociram_sp_ram_module:MSoC_cpu3_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_p381:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_avalon_reg MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_avalon_reg:the_MSoC_cpu3_nios2_avalon_reg " "Elaborating entity \"MSoC_cpu3_nios2_avalon_reg\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_avalon_reg:the_MSoC_cpu3_nios2_avalon_reg\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_avalon_reg" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_break MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_break:the_MSoC_cpu3_nios2_oci_break " "Elaborating entity \"MSoC_cpu3_nios2_oci_break\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_break:the_MSoC_cpu3_nios2_oci_break\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_break" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_xbrk MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_xbrk:the_MSoC_cpu3_nios2_oci_xbrk " "Elaborating entity \"MSoC_cpu3_nios2_oci_xbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_xbrk:the_MSoC_cpu3_nios2_oci_xbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_xbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_dbrk MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_dbrk:the_MSoC_cpu3_nios2_oci_dbrk " "Elaborating entity \"MSoC_cpu3_nios2_oci_dbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_dbrk:the_MSoC_cpu3_nios2_oci_dbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_dbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_itrace MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_itrace:the_MSoC_cpu3_nios2_oci_itrace " "Elaborating entity \"MSoC_cpu3_nios2_oci_itrace\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_itrace:the_MSoC_cpu3_nios2_oci_itrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_itrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_dtrace MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_dtrace:the_MSoC_cpu3_nios2_oci_dtrace " "Elaborating entity \"MSoC_cpu3_nios2_oci_dtrace\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_dtrace:the_MSoC_cpu3_nios2_oci_dtrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_dtrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_td_mode MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_dtrace:the_MSoC_cpu3_nios2_oci_dtrace\|MSoC_cpu3_nios2_oci_td_mode:MSoC_cpu3_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MSoC_cpu3_nios2_oci_td_mode\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_dtrace:the_MSoC_cpu3_nios2_oci_dtrace\|MSoC_cpu3_nios2_oci_td_mode:MSoC_cpu3_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "MSoC_cpu3_nios2_oci_trc_ctrl_td_mode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_fifo MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_fifo:the_MSoC_cpu3_nios2_oci_fifo " "Elaborating entity \"MSoC_cpu3_nios2_oci_fifo\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_fifo:the_MSoC_cpu3_nios2_oci_fifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_compute_input_tm_cnt MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_fifo:the_MSoC_cpu3_nios2_oci_fifo\|MSoC_cpu3_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu3_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MSoC_cpu3_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_fifo:the_MSoC_cpu3_nios2_oci_fifo\|MSoC_cpu3_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu3_nios2_oci_compute_input_tm_cnt\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_compute_input_tm_cnt" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_fifo_wrptr_inc MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_fifo:the_MSoC_cpu3_nios2_oci_fifo\|MSoC_cpu3_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu3_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MSoC_cpu3_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_fifo:the_MSoC_cpu3_nios2_oci_fifo\|MSoC_cpu3_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu3_nios2_oci_fifo_wrptr_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_fifo_wrptr_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_fifo_cnt_inc MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_fifo:the_MSoC_cpu3_nios2_oci_fifo\|MSoC_cpu3_nios2_oci_fifo_cnt_inc:the_MSoC_cpu3_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MSoC_cpu3_nios2_oci_fifo_cnt_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_fifo:the_MSoC_cpu3_nios2_oci_fifo\|MSoC_cpu3_nios2_oci_fifo_cnt_inc:the_MSoC_cpu3_nios2_oci_fifo_cnt_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_fifo_cnt_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_oci_test_bench MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_fifo:the_MSoC_cpu3_nios2_oci_fifo\|MSoC_cpu3_oci_test_bench:the_MSoC_cpu3_oci_test_bench " "Elaborating entity \"MSoC_cpu3_oci_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_fifo:the_MSoC_cpu3_nios2_oci_fifo\|MSoC_cpu3_oci_test_bench:the_MSoC_cpu3_oci_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_oci_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_pib MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_pib:the_MSoC_cpu3_nios2_oci_pib " "Elaborating entity \"MSoC_cpu3_nios2_oci_pib\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_pib:the_MSoC_cpu3_nios2_oci_pib\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_pib" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_nios2_oci_im MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_im:the_MSoC_cpu3_nios2_oci_im " "Elaborating entity \"MSoC_cpu3_nios2_oci_im\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_im:the_MSoC_cpu3_nios2_oci_im\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_nios2_oci_im" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_jtag_debug_module_wrapper MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_jtag_debug_module_wrapper:the_MSoC_cpu3_jtag_debug_module_wrapper " "Elaborating entity \"MSoC_cpu3_jtag_debug_module_wrapper\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_jtag_debug_module_wrapper:the_MSoC_cpu3_jtag_debug_module_wrapper\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "the_MSoC_cpu3_jtag_debug_module_wrapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_jtag_debug_module_tck MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_jtag_debug_module_wrapper:the_MSoC_cpu3_jtag_debug_module_wrapper\|MSoC_cpu3_jtag_debug_module_tck:the_MSoC_cpu3_jtag_debug_module_tck " "Elaborating entity \"MSoC_cpu3_jtag_debug_module_tck\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_jtag_debug_module_wrapper:the_MSoC_cpu3_jtag_debug_module_wrapper\|MSoC_cpu3_jtag_debug_module_tck:the_MSoC_cpu3_jtag_debug_module_tck\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3_jtag_debug_module_wrapper.v" "the_MSoC_cpu3_jtag_debug_module_tck" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_jtag_debug_module_sysclk MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_jtag_debug_module_wrapper:the_MSoC_cpu3_jtag_debug_module_wrapper\|MSoC_cpu3_jtag_debug_module_sysclk:the_MSoC_cpu3_jtag_debug_module_sysclk " "Elaborating entity \"MSoC_cpu3_jtag_debug_module_sysclk\" for hierarchy \"MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_jtag_debug_module_wrapper:the_MSoC_cpu3_jtag_debug_module_wrapper\|MSoC_cpu3_jtag_debug_module_sysclk:the_MSoC_cpu3_jtag_debug_module_sysclk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3_jtag_debug_module_wrapper.v" "the_MSoC_cpu3_jtag_debug_module_sysclk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mem3 MSoC:inst\|MSoC_mem3:mem3 " "Elaborating entity \"MSoC_mem3\" for hierarchy \"MSoC:inst\|MSoC_mem3:mem3\"" {  } { { "MSoC/synthesis/MSoC.v" "mem3" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_mem3.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mem3.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_mem3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mem3.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296157594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_mem3.hex " "Parameter \"init_file\" = \"MSoC_mem3.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 23552 " "Parameter \"maximum_depth\" = \"23552\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 23552 " "Parameter \"numwords_a\" = \"23552\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157594 ""}  } { { "MSoC/synthesis/submodules/MSoC_mem3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mem3.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296157594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3mb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3mb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3mb1 " "Found entity 1: altsyncram_3mb1" {  } { { "db/altsyncram_3mb1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_3mb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296157680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296157680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3mb1 MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram\|altsyncram_3mb1:auto_generated " "Elaborating entity \"altsyncram_3mb1\" for hierarchy \"MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram\|altsyncram_3mb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/decode_lsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296157761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296157761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram\|altsyncram_3mb1:auto_generated\|decode_lsa:decode3 " "Elaborating entity \"decode_lsa\" for hierarchy \"MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram\|altsyncram_3mb1:auto_generated\|decode_lsa:decode3\"" {  } { { "db/altsyncram_3mb1.tdf" "decode3" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_3mb1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/mux_iob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296157851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296157851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram\|altsyncram_3mb1:auto_generated\|mux_iob:mux2 " "Elaborating entity \"mux_iob\" for hierarchy \"MSoC:inst\|MSoC_mem3:mem3\|altsyncram:the_altsyncram\|altsyncram_3mb1:auto_generated\|mux_iob:mux2\"" {  } { { "db/altsyncram_3mb1.tdf" "mux2" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_3mb1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296157852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4 MSoC:inst\|MSoC_cpu4:cpu4 " "Elaborating entity \"MSoC_cpu4\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\"" {  } { { "MSoC/synthesis/MSoC.v" "cpu4" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296158192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_test_bench MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_test_bench:the_MSoC_cpu4_test_bench " "Elaborating entity \"MSoC_cpu4_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_test_bench:the_MSoC_cpu4_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_register_bank_a_module MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_a_module:MSoC_cpu4_register_bank_a " "Elaborating entity \"MSoC_cpu4_register_bank_a_module\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_a_module:MSoC_cpu4_register_bank_a\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "MSoC_cpu4_register_bank_a" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_a_module:MSoC_cpu4_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_a_module:MSoC_cpu4_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_a_module:MSoC_cpu4_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_a_module:MSoC_cpu4_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296159799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_a_module:MSoC_cpu4_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_a_module:MSoC_cpu4_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu4_rf_ram_a.mif " "Parameter \"init_file\" = \"MSoC_cpu4_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159799 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296159799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_atf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_atf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_atf1 " "Found entity 1: altsyncram_atf1" {  } { { "db/altsyncram_atf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_atf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296159868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296159868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_atf1 MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_a_module:MSoC_cpu4_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_atf1:auto_generated " "Elaborating entity \"altsyncram_atf1\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_a_module:MSoC_cpu4_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_atf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_register_bank_b_module MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_b_module:MSoC_cpu4_register_bank_b " "Elaborating entity \"MSoC_cpu4_register_bank_b_module\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_b_module:MSoC_cpu4_register_bank_b\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "MSoC_cpu4_register_bank_b" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_b_module:MSoC_cpu4_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_b_module:MSoC_cpu4_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_b_module:MSoC_cpu4_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_b_module:MSoC_cpu4_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296159938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_b_module:MSoC_cpu4_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_b_module:MSoC_cpu4_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu4_rf_ram_b.mif " "Parameter \"init_file\" = \"MSoC_cpu4_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296159938 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296159938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_btf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_btf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_btf1 " "Found entity 1: altsyncram_btf1" {  } { { "db/altsyncram_btf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_btf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296160009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296160009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_btf1 MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_b_module:MSoC_cpu4_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated " "Elaborating entity \"altsyncram_btf1\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_register_bank_b_module:MSoC_cpu4_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_btf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci " "Elaborating entity \"MSoC_cpu4_nios2_oci\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_debug MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_debug:the_MSoC_cpu4_nios2_oci_debug " "Elaborating entity \"MSoC_cpu4_nios2_oci_debug\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_debug:the_MSoC_cpu4_nios2_oci_debug\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_debug" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_ocimem MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem " "Elaborating entity \"MSoC_cpu4_nios2_ocimem\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_ocimem" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_ociram_sp_ram_module MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\|MSoC_cpu4_ociram_sp_ram_module:MSoC_cpu4_ociram_sp_ram " "Elaborating entity \"MSoC_cpu4_ociram_sp_ram_module\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\|MSoC_cpu4_ociram_sp_ram_module:MSoC_cpu4_ociram_sp_ram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "MSoC_cpu4_ociram_sp_ram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\|MSoC_cpu4_ociram_sp_ram_module:MSoC_cpu4_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\|MSoC_cpu4_ociram_sp_ram_module:MSoC_cpu4_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\|MSoC_cpu4_ociram_sp_ram_module:MSoC_cpu4_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\|MSoC_cpu4_ociram_sp_ram_module:MSoC_cpu4_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296160127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\|MSoC_cpu4_ociram_sp_ram_module:MSoC_cpu4_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\|MSoC_cpu4_ociram_sp_ram_module:MSoC_cpu4_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu4_ociram_default_contents.mif " "Parameter \"init_file\" = \"MSoC_cpu4_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160127 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296160127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q381 " "Found entity 1: altsyncram_q381" {  } { { "db/altsyncram_q381.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_q381.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296160213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296160213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q381 MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\|MSoC_cpu4_ociram_sp_ram_module:MSoC_cpu4_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_q381:auto_generated " "Elaborating entity \"altsyncram_q381\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_ocimem:the_MSoC_cpu4_nios2_ocimem\|MSoC_cpu4_ociram_sp_ram_module:MSoC_cpu4_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_q381:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_avalon_reg MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_avalon_reg:the_MSoC_cpu4_nios2_avalon_reg " "Elaborating entity \"MSoC_cpu4_nios2_avalon_reg\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_avalon_reg:the_MSoC_cpu4_nios2_avalon_reg\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_avalon_reg" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_break MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_break:the_MSoC_cpu4_nios2_oci_break " "Elaborating entity \"MSoC_cpu4_nios2_oci_break\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_break:the_MSoC_cpu4_nios2_oci_break\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_break" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_xbrk MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_xbrk:the_MSoC_cpu4_nios2_oci_xbrk " "Elaborating entity \"MSoC_cpu4_nios2_oci_xbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_xbrk:the_MSoC_cpu4_nios2_oci_xbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_xbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_dbrk MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_dbrk:the_MSoC_cpu4_nios2_oci_dbrk " "Elaborating entity \"MSoC_cpu4_nios2_oci_dbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_dbrk:the_MSoC_cpu4_nios2_oci_dbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_dbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_itrace MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_itrace:the_MSoC_cpu4_nios2_oci_itrace " "Elaborating entity \"MSoC_cpu4_nios2_oci_itrace\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_itrace:the_MSoC_cpu4_nios2_oci_itrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_itrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_dtrace MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_dtrace:the_MSoC_cpu4_nios2_oci_dtrace " "Elaborating entity \"MSoC_cpu4_nios2_oci_dtrace\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_dtrace:the_MSoC_cpu4_nios2_oci_dtrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_dtrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_td_mode MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_dtrace:the_MSoC_cpu4_nios2_oci_dtrace\|MSoC_cpu4_nios2_oci_td_mode:MSoC_cpu4_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MSoC_cpu4_nios2_oci_td_mode\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_dtrace:the_MSoC_cpu4_nios2_oci_dtrace\|MSoC_cpu4_nios2_oci_td_mode:MSoC_cpu4_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "MSoC_cpu4_nios2_oci_trc_ctrl_td_mode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_fifo MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_fifo:the_MSoC_cpu4_nios2_oci_fifo " "Elaborating entity \"MSoC_cpu4_nios2_oci_fifo\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_fifo:the_MSoC_cpu4_nios2_oci_fifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_compute_input_tm_cnt MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_fifo:the_MSoC_cpu4_nios2_oci_fifo\|MSoC_cpu4_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu4_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MSoC_cpu4_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_fifo:the_MSoC_cpu4_nios2_oci_fifo\|MSoC_cpu4_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu4_nios2_oci_compute_input_tm_cnt\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_compute_input_tm_cnt" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_fifo_wrptr_inc MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_fifo:the_MSoC_cpu4_nios2_oci_fifo\|MSoC_cpu4_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu4_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MSoC_cpu4_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_fifo:the_MSoC_cpu4_nios2_oci_fifo\|MSoC_cpu4_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu4_nios2_oci_fifo_wrptr_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_fifo_wrptr_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_fifo_cnt_inc MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_fifo:the_MSoC_cpu4_nios2_oci_fifo\|MSoC_cpu4_nios2_oci_fifo_cnt_inc:the_MSoC_cpu4_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MSoC_cpu4_nios2_oci_fifo_cnt_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_fifo:the_MSoC_cpu4_nios2_oci_fifo\|MSoC_cpu4_nios2_oci_fifo_cnt_inc:the_MSoC_cpu4_nios2_oci_fifo_cnt_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_fifo_cnt_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_oci_test_bench MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_fifo:the_MSoC_cpu4_nios2_oci_fifo\|MSoC_cpu4_oci_test_bench:the_MSoC_cpu4_oci_test_bench " "Elaborating entity \"MSoC_cpu4_oci_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_fifo:the_MSoC_cpu4_nios2_oci_fifo\|MSoC_cpu4_oci_test_bench:the_MSoC_cpu4_oci_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_oci_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_pib MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_pib:the_MSoC_cpu4_nios2_oci_pib " "Elaborating entity \"MSoC_cpu4_nios2_oci_pib\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_pib:the_MSoC_cpu4_nios2_oci_pib\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_pib" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_nios2_oci_im MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_im:the_MSoC_cpu4_nios2_oci_im " "Elaborating entity \"MSoC_cpu4_nios2_oci_im\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_im:the_MSoC_cpu4_nios2_oci_im\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_nios2_oci_im" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_jtag_debug_module_wrapper MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_jtag_debug_module_wrapper:the_MSoC_cpu4_jtag_debug_module_wrapper " "Elaborating entity \"MSoC_cpu4_jtag_debug_module_wrapper\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_jtag_debug_module_wrapper:the_MSoC_cpu4_jtag_debug_module_wrapper\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "the_MSoC_cpu4_jtag_debug_module_wrapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_jtag_debug_module_tck MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_jtag_debug_module_wrapper:the_MSoC_cpu4_jtag_debug_module_wrapper\|MSoC_cpu4_jtag_debug_module_tck:the_MSoC_cpu4_jtag_debug_module_tck " "Elaborating entity \"MSoC_cpu4_jtag_debug_module_tck\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_jtag_debug_module_wrapper:the_MSoC_cpu4_jtag_debug_module_wrapper\|MSoC_cpu4_jtag_debug_module_tck:the_MSoC_cpu4_jtag_debug_module_tck\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4_jtag_debug_module_wrapper.v" "the_MSoC_cpu4_jtag_debug_module_tck" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu4_jtag_debug_module_sysclk MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_jtag_debug_module_wrapper:the_MSoC_cpu4_jtag_debug_module_wrapper\|MSoC_cpu4_jtag_debug_module_sysclk:the_MSoC_cpu4_jtag_debug_module_sysclk " "Elaborating entity \"MSoC_cpu4_jtag_debug_module_sysclk\" for hierarchy \"MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_jtag_debug_module_wrapper:the_MSoC_cpu4_jtag_debug_module_wrapper\|MSoC_cpu4_jtag_debug_module_sysclk:the_MSoC_cpu4_jtag_debug_module_sysclk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4_jtag_debug_module_wrapper.v" "the_MSoC_cpu4_jtag_debug_module_sysclk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mem4 MSoC:inst\|MSoC_mem4:mem4 " "Elaborating entity \"MSoC_mem4\" for hierarchy \"MSoC:inst\|MSoC_mem4:mem4\"" {  } { { "MSoC/synthesis/MSoC.v" "mem4" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_mem4:mem4\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_mem4:mem4\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_mem4.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mem4.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_mem4:mem4\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_mem4:mem4\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_mem4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mem4.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296160644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_mem4:mem4\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_mem4:mem4\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_mem4.hex " "Parameter \"init_file\" = \"MSoC_mem4.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160644 ""}  } { { "MSoC/synthesis/submodules/MSoC_mem4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mem4.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296160644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dmb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dmb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dmb1 " "Found entity 1: altsyncram_dmb1" {  } { { "db/altsyncram_dmb1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_dmb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296160721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296160721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dmb1 MSoC:inst\|MSoC_mem4:mem4\|altsyncram:the_altsyncram\|altsyncram_dmb1:auto_generated " "Elaborating entity \"altsyncram_dmb1\" for hierarchy \"MSoC:inst\|MSoC_mem4:mem4\|altsyncram:the_altsyncram\|altsyncram_dmb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5 MSoC:inst\|MSoC_cpu5:cpu5 " "Elaborating entity \"MSoC_cpu5\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\"" {  } { { "MSoC/synthesis/MSoC.v" "cpu5" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296160995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_test_bench MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_test_bench:the_MSoC_cpu5_test_bench " "Elaborating entity \"MSoC_cpu5_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_test_bench:the_MSoC_cpu5_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_register_bank_a_module MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_a_module:MSoC_cpu5_register_bank_a " "Elaborating entity \"MSoC_cpu5_register_bank_a_module\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_a_module:MSoC_cpu5_register_bank_a\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "MSoC_cpu5_register_bank_a" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_a_module:MSoC_cpu5_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_a_module:MSoC_cpu5_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_a_module:MSoC_cpu5_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_a_module:MSoC_cpu5_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296162614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_a_module:MSoC_cpu5_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_a_module:MSoC_cpu5_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu5_rf_ram_a.mif " "Parameter \"init_file\" = \"MSoC_cpu5_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162615 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296162615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ctf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ctf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ctf1 " "Found entity 1: altsyncram_ctf1" {  } { { "db/altsyncram_ctf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_ctf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296162685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296162685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ctf1 MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_a_module:MSoC_cpu5_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ctf1:auto_generated " "Elaborating entity \"altsyncram_ctf1\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_a_module:MSoC_cpu5_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ctf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_register_bank_b_module MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_b_module:MSoC_cpu5_register_bank_b " "Elaborating entity \"MSoC_cpu5_register_bank_b_module\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_b_module:MSoC_cpu5_register_bank_b\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "MSoC_cpu5_register_bank_b" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_b_module:MSoC_cpu5_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_b_module:MSoC_cpu5_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_b_module:MSoC_cpu5_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_b_module:MSoC_cpu5_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296162778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_b_module:MSoC_cpu5_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_b_module:MSoC_cpu5_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu5_rf_ram_b.mif " "Parameter \"init_file\" = \"MSoC_cpu5_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162778 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296162778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtf1 " "Found entity 1: altsyncram_dtf1" {  } { { "db/altsyncram_dtf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_dtf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296162841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296162841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtf1 MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_b_module:MSoC_cpu5_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dtf1:auto_generated " "Elaborating entity \"altsyncram_dtf1\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_register_bank_b_module:MSoC_cpu5_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dtf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci " "Elaborating entity \"MSoC_cpu5_nios2_oci\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_debug MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_debug:the_MSoC_cpu5_nios2_oci_debug " "Elaborating entity \"MSoC_cpu5_nios2_oci_debug\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_debug:the_MSoC_cpu5_nios2_oci_debug\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_debug" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_ocimem MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem " "Elaborating entity \"MSoC_cpu5_nios2_ocimem\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_ocimem" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_ociram_sp_ram_module MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\|MSoC_cpu5_ociram_sp_ram_module:MSoC_cpu5_ociram_sp_ram " "Elaborating entity \"MSoC_cpu5_ociram_sp_ram_module\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\|MSoC_cpu5_ociram_sp_ram_module:MSoC_cpu5_ociram_sp_ram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "MSoC_cpu5_ociram_sp_ram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\|MSoC_cpu5_ociram_sp_ram_module:MSoC_cpu5_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\|MSoC_cpu5_ociram_sp_ram_module:MSoC_cpu5_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296162975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\|MSoC_cpu5_ociram_sp_ram_module:MSoC_cpu5_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\|MSoC_cpu5_ociram_sp_ram_module:MSoC_cpu5_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296163536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\|MSoC_cpu5_ociram_sp_ram_module:MSoC_cpu5_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\|MSoC_cpu5_ociram_sp_ram_module:MSoC_cpu5_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu5_ociram_default_contents.mif " "Parameter \"init_file\" = \"MSoC_cpu5_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296163536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296163536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296163536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296163536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296163536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296163536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296163536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296163536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296163536 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296163536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r381 " "Found entity 1: altsyncram_r381" {  } { { "db/altsyncram_r381.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_r381.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296163622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296163622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r381 MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\|MSoC_cpu5_ociram_sp_ram_module:MSoC_cpu5_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_r381:auto_generated " "Elaborating entity \"altsyncram_r381\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_ocimem:the_MSoC_cpu5_nios2_ocimem\|MSoC_cpu5_ociram_sp_ram_module:MSoC_cpu5_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_r381:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296163623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_avalon_reg MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_avalon_reg:the_MSoC_cpu5_nios2_avalon_reg " "Elaborating entity \"MSoC_cpu5_nios2_avalon_reg\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_avalon_reg:the_MSoC_cpu5_nios2_avalon_reg\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_avalon_reg" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296163893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_break MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_break:the_MSoC_cpu5_nios2_oci_break " "Elaborating entity \"MSoC_cpu5_nios2_oci_break\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_break:the_MSoC_cpu5_nios2_oci_break\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_break" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_xbrk MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_xbrk:the_MSoC_cpu5_nios2_oci_xbrk " "Elaborating entity \"MSoC_cpu5_nios2_oci_xbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_xbrk:the_MSoC_cpu5_nios2_oci_xbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_xbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_dbrk MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_dbrk:the_MSoC_cpu5_nios2_oci_dbrk " "Elaborating entity \"MSoC_cpu5_nios2_oci_dbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_dbrk:the_MSoC_cpu5_nios2_oci_dbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_dbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_itrace MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_itrace:the_MSoC_cpu5_nios2_oci_itrace " "Elaborating entity \"MSoC_cpu5_nios2_oci_itrace\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_itrace:the_MSoC_cpu5_nios2_oci_itrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_itrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_dtrace MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_dtrace:the_MSoC_cpu5_nios2_oci_dtrace " "Elaborating entity \"MSoC_cpu5_nios2_oci_dtrace\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_dtrace:the_MSoC_cpu5_nios2_oci_dtrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_dtrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_td_mode MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_dtrace:the_MSoC_cpu5_nios2_oci_dtrace\|MSoC_cpu5_nios2_oci_td_mode:MSoC_cpu5_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MSoC_cpu5_nios2_oci_td_mode\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_dtrace:the_MSoC_cpu5_nios2_oci_dtrace\|MSoC_cpu5_nios2_oci_td_mode:MSoC_cpu5_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "MSoC_cpu5_nios2_oci_trc_ctrl_td_mode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_fifo MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_fifo:the_MSoC_cpu5_nios2_oci_fifo " "Elaborating entity \"MSoC_cpu5_nios2_oci_fifo\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_fifo:the_MSoC_cpu5_nios2_oci_fifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_compute_input_tm_cnt MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_fifo:the_MSoC_cpu5_nios2_oci_fifo\|MSoC_cpu5_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu5_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MSoC_cpu5_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_fifo:the_MSoC_cpu5_nios2_oci_fifo\|MSoC_cpu5_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu5_nios2_oci_compute_input_tm_cnt\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_compute_input_tm_cnt" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_fifo_wrptr_inc MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_fifo:the_MSoC_cpu5_nios2_oci_fifo\|MSoC_cpu5_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu5_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MSoC_cpu5_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_fifo:the_MSoC_cpu5_nios2_oci_fifo\|MSoC_cpu5_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu5_nios2_oci_fifo_wrptr_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_fifo_wrptr_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_fifo_cnt_inc MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_fifo:the_MSoC_cpu5_nios2_oci_fifo\|MSoC_cpu5_nios2_oci_fifo_cnt_inc:the_MSoC_cpu5_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MSoC_cpu5_nios2_oci_fifo_cnt_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_fifo:the_MSoC_cpu5_nios2_oci_fifo\|MSoC_cpu5_nios2_oci_fifo_cnt_inc:the_MSoC_cpu5_nios2_oci_fifo_cnt_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_fifo_cnt_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_oci_test_bench MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_fifo:the_MSoC_cpu5_nios2_oci_fifo\|MSoC_cpu5_oci_test_bench:the_MSoC_cpu5_oci_test_bench " "Elaborating entity \"MSoC_cpu5_oci_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_fifo:the_MSoC_cpu5_nios2_oci_fifo\|MSoC_cpu5_oci_test_bench:the_MSoC_cpu5_oci_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_oci_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_pib MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_pib:the_MSoC_cpu5_nios2_oci_pib " "Elaborating entity \"MSoC_cpu5_nios2_oci_pib\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_pib:the_MSoC_cpu5_nios2_oci_pib\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_pib" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_nios2_oci_im MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_im:the_MSoC_cpu5_nios2_oci_im " "Elaborating entity \"MSoC_cpu5_nios2_oci_im\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_im:the_MSoC_cpu5_nios2_oci_im\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_nios2_oci_im" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_jtag_debug_module_wrapper MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_jtag_debug_module_wrapper:the_MSoC_cpu5_jtag_debug_module_wrapper " "Elaborating entity \"MSoC_cpu5_jtag_debug_module_wrapper\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_jtag_debug_module_wrapper:the_MSoC_cpu5_jtag_debug_module_wrapper\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "the_MSoC_cpu5_jtag_debug_module_wrapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_jtag_debug_module_tck MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_jtag_debug_module_wrapper:the_MSoC_cpu5_jtag_debug_module_wrapper\|MSoC_cpu5_jtag_debug_module_tck:the_MSoC_cpu5_jtag_debug_module_tck " "Elaborating entity \"MSoC_cpu5_jtag_debug_module_tck\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_jtag_debug_module_wrapper:the_MSoC_cpu5_jtag_debug_module_wrapper\|MSoC_cpu5_jtag_debug_module_tck:the_MSoC_cpu5_jtag_debug_module_tck\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5_jtag_debug_module_wrapper.v" "the_MSoC_cpu5_jtag_debug_module_tck" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu5_jtag_debug_module_sysclk MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_jtag_debug_module_wrapper:the_MSoC_cpu5_jtag_debug_module_wrapper\|MSoC_cpu5_jtag_debug_module_sysclk:the_MSoC_cpu5_jtag_debug_module_sysclk " "Elaborating entity \"MSoC_cpu5_jtag_debug_module_sysclk\" for hierarchy \"MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_jtag_debug_module_wrapper:the_MSoC_cpu5_jtag_debug_module_wrapper\|MSoC_cpu5_jtag_debug_module_sysclk:the_MSoC_cpu5_jtag_debug_module_sysclk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5_jtag_debug_module_wrapper.v" "the_MSoC_cpu5_jtag_debug_module_sysclk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mem5 MSoC:inst\|MSoC_mem5:mem5 " "Elaborating entity \"MSoC_mem5\" for hierarchy \"MSoC:inst\|MSoC_mem5:mem5\"" {  } { { "MSoC/synthesis/MSoC.v" "mem5" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_mem5:mem5\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_mem5:mem5\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_mem5.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mem5.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_mem5:mem5\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_mem5:mem5\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_mem5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mem5.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296164456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_mem5:mem5\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_mem5:mem5\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_mem5.hex " "Parameter \"init_file\" = \"MSoC_mem5.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 23552 " "Parameter \"maximum_depth\" = \"23552\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 23552 " "Parameter \"numwords_a\" = \"23552\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164456 ""}  } { { "MSoC/synthesis/submodules/MSoC_mem5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mem5.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296164456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5mb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5mb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5mb1 " "Found entity 1: altsyncram_5mb1" {  } { { "db/altsyncram_5mb1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_5mb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296164534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296164534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5mb1 MSoC:inst\|MSoC_mem5:mem5\|altsyncram:the_altsyncram\|altsyncram_5mb1:auto_generated " "Elaborating entity \"altsyncram_5mb1\" for hierarchy \"MSoC:inst\|MSoC_mem5:mem5\|altsyncram:the_altsyncram\|altsyncram_5mb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6 MSoC:inst\|MSoC_cpu6:cpu6 " "Elaborating entity \"MSoC_cpu6\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\"" {  } { { "MSoC/synthesis/MSoC.v" "cpu6" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_test_bench MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_test_bench:the_MSoC_cpu6_test_bench " "Elaborating entity \"MSoC_cpu6_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_test_bench:the_MSoC_cpu6_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_register_bank_a_module MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_a_module:MSoC_cpu6_register_bank_a " "Elaborating entity \"MSoC_cpu6_register_bank_a_module\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_a_module:MSoC_cpu6_register_bank_a\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "MSoC_cpu6_register_bank_a" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_a_module:MSoC_cpu6_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_a_module:MSoC_cpu6_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_a_module:MSoC_cpu6_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_a_module:MSoC_cpu6_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296164851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_a_module:MSoC_cpu6_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_a_module:MSoC_cpu6_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu6_rf_ram_a.mif " "Parameter \"init_file\" = \"MSoC_cpu6_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164851 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296164851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_etf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_etf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_etf1 " "Found entity 1: altsyncram_etf1" {  } { { "db/altsyncram_etf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_etf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296164918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296164918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_etf1 MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_a_module:MSoC_cpu6_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_etf1:auto_generated " "Elaborating entity \"altsyncram_etf1\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_a_module:MSoC_cpu6_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_etf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_register_bank_b_module MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_b_module:MSoC_cpu6_register_bank_b " "Elaborating entity \"MSoC_cpu6_register_bank_b_module\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_b_module:MSoC_cpu6_register_bank_b\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "MSoC_cpu6_register_bank_b" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_b_module:MSoC_cpu6_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_b_module:MSoC_cpu6_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_b_module:MSoC_cpu6_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_b_module:MSoC_cpu6_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296164980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_b_module:MSoC_cpu6_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_b_module:MSoC_cpu6_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu6_rf_ram_b.mif " "Parameter \"init_file\" = \"MSoC_cpu6_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296164980 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296164980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftf1 " "Found entity 1: altsyncram_ftf1" {  } { { "db/altsyncram_ftf1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_ftf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296165044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296165044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftf1 MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_b_module:MSoC_cpu6_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ftf1:auto_generated " "Elaborating entity \"altsyncram_ftf1\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_register_bank_b_module:MSoC_cpu6_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ftf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci " "Elaborating entity \"MSoC_cpu6_nios2_oci\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_debug MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_debug:the_MSoC_cpu6_nios2_oci_debug " "Elaborating entity \"MSoC_cpu6_nios2_oci_debug\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_debug:the_MSoC_cpu6_nios2_oci_debug\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_debug" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_ocimem MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem " "Elaborating entity \"MSoC_cpu6_nios2_ocimem\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_ocimem" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_ociram_sp_ram_module MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\|MSoC_cpu6_ociram_sp_ram_module:MSoC_cpu6_ociram_sp_ram " "Elaborating entity \"MSoC_cpu6_ociram_sp_ram_module\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\|MSoC_cpu6_ociram_sp_ram_module:MSoC_cpu6_ociram_sp_ram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "MSoC_cpu6_ociram_sp_ram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\|MSoC_cpu6_ociram_sp_ram_module:MSoC_cpu6_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\|MSoC_cpu6_ociram_sp_ram_module:MSoC_cpu6_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\|MSoC_cpu6_ociram_sp_ram_module:MSoC_cpu6_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\|MSoC_cpu6_ociram_sp_ram_module:MSoC_cpu6_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296165206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\|MSoC_cpu6_ociram_sp_ram_module:MSoC_cpu6_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\|MSoC_cpu6_ociram_sp_ram_module:MSoC_cpu6_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_cpu6_ociram_default_contents.mif " "Parameter \"init_file\" = \"MSoC_cpu6_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165206 ""}  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296165206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s381 " "Found entity 1: altsyncram_s381" {  } { { "db/altsyncram_s381.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_s381.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296165277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296165277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s381 MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\|MSoC_cpu6_ociram_sp_ram_module:MSoC_cpu6_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_s381:auto_generated " "Elaborating entity \"altsyncram_s381\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_ocimem:the_MSoC_cpu6_nios2_ocimem\|MSoC_cpu6_ociram_sp_ram_module:MSoC_cpu6_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_s381:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_avalon_reg MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_avalon_reg:the_MSoC_cpu6_nios2_avalon_reg " "Elaborating entity \"MSoC_cpu6_nios2_avalon_reg\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_avalon_reg:the_MSoC_cpu6_nios2_avalon_reg\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_avalon_reg" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_break MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_break:the_MSoC_cpu6_nios2_oci_break " "Elaborating entity \"MSoC_cpu6_nios2_oci_break\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_break:the_MSoC_cpu6_nios2_oci_break\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_break" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_xbrk MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_xbrk:the_MSoC_cpu6_nios2_oci_xbrk " "Elaborating entity \"MSoC_cpu6_nios2_oci_xbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_xbrk:the_MSoC_cpu6_nios2_oci_xbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_xbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_dbrk MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_dbrk:the_MSoC_cpu6_nios2_oci_dbrk " "Elaborating entity \"MSoC_cpu6_nios2_oci_dbrk\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_dbrk:the_MSoC_cpu6_nios2_oci_dbrk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_dbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_itrace MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_itrace:the_MSoC_cpu6_nios2_oci_itrace " "Elaborating entity \"MSoC_cpu6_nios2_oci_itrace\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_itrace:the_MSoC_cpu6_nios2_oci_itrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_itrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_dtrace MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_dtrace:the_MSoC_cpu6_nios2_oci_dtrace " "Elaborating entity \"MSoC_cpu6_nios2_oci_dtrace\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_dtrace:the_MSoC_cpu6_nios2_oci_dtrace\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_dtrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_td_mode MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_dtrace:the_MSoC_cpu6_nios2_oci_dtrace\|MSoC_cpu6_nios2_oci_td_mode:MSoC_cpu6_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MSoC_cpu6_nios2_oci_td_mode\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_dtrace:the_MSoC_cpu6_nios2_oci_dtrace\|MSoC_cpu6_nios2_oci_td_mode:MSoC_cpu6_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "MSoC_cpu6_nios2_oci_trc_ctrl_td_mode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_fifo MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_fifo:the_MSoC_cpu6_nios2_oci_fifo " "Elaborating entity \"MSoC_cpu6_nios2_oci_fifo\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_fifo:the_MSoC_cpu6_nios2_oci_fifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_compute_input_tm_cnt MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_fifo:the_MSoC_cpu6_nios2_oci_fifo\|MSoC_cpu6_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu6_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MSoC_cpu6_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_fifo:the_MSoC_cpu6_nios2_oci_fifo\|MSoC_cpu6_nios2_oci_compute_input_tm_cnt:the_MSoC_cpu6_nios2_oci_compute_input_tm_cnt\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_compute_input_tm_cnt" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_fifo_wrptr_inc MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_fifo:the_MSoC_cpu6_nios2_oci_fifo\|MSoC_cpu6_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu6_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MSoC_cpu6_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_fifo:the_MSoC_cpu6_nios2_oci_fifo\|MSoC_cpu6_nios2_oci_fifo_wrptr_inc:the_MSoC_cpu6_nios2_oci_fifo_wrptr_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_fifo_wrptr_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_fifo_cnt_inc MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_fifo:the_MSoC_cpu6_nios2_oci_fifo\|MSoC_cpu6_nios2_oci_fifo_cnt_inc:the_MSoC_cpu6_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MSoC_cpu6_nios2_oci_fifo_cnt_inc\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_fifo:the_MSoC_cpu6_nios2_oci_fifo\|MSoC_cpu6_nios2_oci_fifo_cnt_inc:the_MSoC_cpu6_nios2_oci_fifo_cnt_inc\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_fifo_cnt_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_oci_test_bench MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_fifo:the_MSoC_cpu6_nios2_oci_fifo\|MSoC_cpu6_oci_test_bench:the_MSoC_cpu6_oci_test_bench " "Elaborating entity \"MSoC_cpu6_oci_test_bench\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_fifo:the_MSoC_cpu6_nios2_oci_fifo\|MSoC_cpu6_oci_test_bench:the_MSoC_cpu6_oci_test_bench\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_oci_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_pib MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_pib:the_MSoC_cpu6_nios2_oci_pib " "Elaborating entity \"MSoC_cpu6_nios2_oci_pib\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_pib:the_MSoC_cpu6_nios2_oci_pib\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_pib" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_nios2_oci_im MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_im:the_MSoC_cpu6_nios2_oci_im " "Elaborating entity \"MSoC_cpu6_nios2_oci_im\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_im:the_MSoC_cpu6_nios2_oci_im\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_nios2_oci_im" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_jtag_debug_module_wrapper MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_jtag_debug_module_wrapper:the_MSoC_cpu6_jtag_debug_module_wrapper " "Elaborating entity \"MSoC_cpu6_jtag_debug_module_wrapper\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_jtag_debug_module_wrapper:the_MSoC_cpu6_jtag_debug_module_wrapper\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "the_MSoC_cpu6_jtag_debug_module_wrapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_jtag_debug_module_tck MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_jtag_debug_module_wrapper:the_MSoC_cpu6_jtag_debug_module_wrapper\|MSoC_cpu6_jtag_debug_module_tck:the_MSoC_cpu6_jtag_debug_module_tck " "Elaborating entity \"MSoC_cpu6_jtag_debug_module_tck\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_jtag_debug_module_wrapper:the_MSoC_cpu6_jtag_debug_module_wrapper\|MSoC_cpu6_jtag_debug_module_tck:the_MSoC_cpu6_jtag_debug_module_tck\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6_jtag_debug_module_wrapper.v" "the_MSoC_cpu6_jtag_debug_module_tck" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu6_jtag_debug_module_sysclk MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_jtag_debug_module_wrapper:the_MSoC_cpu6_jtag_debug_module_wrapper\|MSoC_cpu6_jtag_debug_module_sysclk:the_MSoC_cpu6_jtag_debug_module_sysclk " "Elaborating entity \"MSoC_cpu6_jtag_debug_module_sysclk\" for hierarchy \"MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_jtag_debug_module_wrapper:the_MSoC_cpu6_jtag_debug_module_wrapper\|MSoC_cpu6_jtag_debug_module_sysclk:the_MSoC_cpu6_jtag_debug_module_sysclk\"" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6_jtag_debug_module_wrapper.v" "the_MSoC_cpu6_jtag_debug_module_sysclk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mem6 MSoC:inst\|MSoC_mem6:mem6 " "Elaborating entity \"MSoC_mem6\" for hierarchy \"MSoC:inst\|MSoC_mem6:mem6\"" {  } { { "MSoC/synthesis/MSoC.v" "mem6" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSoC:inst\|MSoC_mem6:mem6\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MSoC:inst\|MSoC_mem6:mem6\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_mem6.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mem6.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|MSoC_mem6:mem6\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MSoC:inst\|MSoC_mem6:mem6\|altsyncram:the_altsyncram\"" {  } { { "MSoC/synthesis/submodules/MSoC_mem6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mem6.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296165637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|MSoC_mem6:mem6\|altsyncram:the_altsyncram " "Instantiated megafunction \"MSoC:inst\|MSoC_mem6:mem6\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MSoC_mem6.hex " "Parameter \"init_file\" = \"MSoC_mem6.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165637 ""}  } { { "MSoC/synthesis/submodules/MSoC_mem6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mem6.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296165637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fmb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fmb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fmb1 " "Found entity 1: altsyncram_fmb1" {  } { { "db/altsyncram_fmb1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/altsyncram_fmb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296165714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296165714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fmb1 MSoC:inst\|MSoC_mem6:mem6\|altsyncram:the_altsyncram\|altsyncram_fmb1:auto_generated " "Elaborating entity \"altsyncram_fmb1\" for hierarchy \"MSoC:inst\|MSoC_mem6:mem6\|altsyncram:the_altsyncram\|altsyncram_fmb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296165715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_sysid MSoC:inst\|MSoC_sysid:sysid " "Elaborating entity \"MSoC_sysid\" for hierarchy \"MSoC:inst\|MSoC_sysid:sysid\"" {  } { { "MSoC/synthesis/MSoC.v" "sysid" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296166043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_sdram_controller MSoC:inst\|MSoC_sdram_controller:sdram_controller " "Elaborating entity \"MSoC_sdram_controller\" for hierarchy \"MSoC:inst\|MSoC_sdram_controller:sdram_controller\"" {  } { { "MSoC/synthesis/MSoC.v" "sdram_controller" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296167255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_sdram_controller_input_efifo_module MSoC:inst\|MSoC_sdram_controller:sdram_controller\|MSoC_sdram_controller_input_efifo_module:the_MSoC_sdram_controller_input_efifo_module " "Elaborating entity \"MSoC_sdram_controller_input_efifo_module\" for hierarchy \"MSoC:inst\|MSoC_sdram_controller:sdram_controller\|MSoC_sdram_controller_input_efifo_module:the_MSoC_sdram_controller_input_efifo_module\"" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "the_MSoC_sdram_controller_input_efifo_module" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296167660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_pll MSoC:inst\|MSoC_pll:pll " "Elaborating entity \"MSoC_pll\" for hierarchy \"MSoC:inst\|MSoC_pll:pll\"" {  } { { "MSoC/synthesis/MSoC.v" "pll" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296167731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_pll_stdsync_sv6 MSoC:inst\|MSoC_pll:pll\|MSoC_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"MSoC_pll_stdsync_sv6\" for hierarchy \"MSoC:inst\|MSoC_pll:pll\|MSoC_pll_stdsync_sv6:stdsync2\"" {  } { { "MSoC/synthesis/submodules/MSoC_pll.v" "stdsync2" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_pll.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296167734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_pll_dffpipe_l2c MSoC:inst\|MSoC_pll:pll\|MSoC_pll_stdsync_sv6:stdsync2\|MSoC_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"MSoC_pll_dffpipe_l2c\" for hierarchy \"MSoC:inst\|MSoC_pll:pll\|MSoC_pll_stdsync_sv6:stdsync2\|MSoC_pll_dffpipe_l2c:dffpipe3\"" {  } { { "MSoC/synthesis/submodules/MSoC_pll.v" "dffpipe3" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296167737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_pll_altpll_t942 MSoC:inst\|MSoC_pll:pll\|MSoC_pll_altpll_t942:sd1 " "Elaborating entity \"MSoC_pll_altpll_t942\" for hierarchy \"MSoC:inst\|MSoC_pll:pll\|MSoC_pll_altpll_t942:sd1\"" {  } { { "MSoC/synthesis/submodules/MSoC_pll.v" "sd1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_pll.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296167740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCT_Custom_Instruction MSoC:inst\|DCT_Custom_Instruction:dct_component " "Elaborating entity \"DCT_Custom_Instruction\" for hierarchy \"MSoC:inst\|DCT_Custom_Instruction:dct_component\"" {  } { { "MSoC/synthesis/MSoC.v" "dct_component" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296167747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCT_Component MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring " "Elaborating entity \"DCT_Component\" for hierarchy \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\"" {  } { { "MSoC/synthesis/submodules/DCT_Custom_Instruction.v" "wrapper_wiring" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_Custom_Instruction.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296167975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCT_Stage1 MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage1:stage1 " "Elaborating entity \"DCT_Stage1\" for hierarchy \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage1:stage1\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "stage1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296168726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCT_Stage2 MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage2:stage2 " "Elaborating entity \"DCT_Stage2\" for hierarchy \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage2:stage2\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "stage2" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296168742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCT_Stage3 MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage3:stage3 " "Elaborating entity \"DCT_Stage3\" for hierarchy \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage3:stage3\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "stage3" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296168752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCT_Stage3Col MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage3Col:stage3col " "Elaborating entity \"DCT_Stage3Col\" for hierarchy \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage3Col:stage3col\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "stage3col" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296168764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCT_Stage4 MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4 " "Elaborating entity \"DCT_Stage4\" for hierarchy \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "stage4" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296168773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCT_Stage4Col MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4Col:stage4col " "Elaborating entity \"DCT_Stage4Col\" for hierarchy \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4Col:stage4col\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "stage4col" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296168798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator MSoC:inst\|altera_customins_master_translator:cpu3_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"MSoC:inst\|altera_customins_master_translator:cpu3_custom_instruction_master_translator\"" {  } { { "MSoC/synthesis/MSoC.v" "cpu3_custom_instruction_master_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296168822 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "MSoC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1718296168902 "|TopLevel|MSoC:inst|altera_customins_master_translator:cpu3_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_cpu3_custom_instruction_master_multi_xconnect MSoC:inst\|MSoC_cpu3_custom_instruction_master_multi_xconnect:cpu3_custom_instruction_master_multi_xconnect " "Elaborating entity \"MSoC_cpu3_custom_instruction_master_multi_xconnect\" for hierarchy \"MSoC:inst\|MSoC_cpu3_custom_instruction_master_multi_xconnect:cpu3_custom_instruction_master_multi_xconnect\"" {  } { { "MSoC/synthesis/MSoC.v" "cpu3_custom_instruction_master_multi_xconnect" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296168904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator MSoC:inst\|altera_customins_slave_translator:cpu3_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"MSoC:inst\|altera_customins_slave_translator:cpu3_custom_instruction_master_multi_slave_translator0\"" {  } { { "MSoC/synthesis/MSoC.v" "cpu3_custom_instruction_master_multi_slave_translator0" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 1262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296168910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "MSoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718296168912 "|TopLevel|MSoC:inst|altera_customins_slave_translator:cpu3_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "MSoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718296168912 "|TopLevel|MSoC:inst|altera_customins_slave_translator:cpu3_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "MSoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718296168912 "|TopLevel|MSoC:inst|altera_customins_slave_translator:cpu3_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"MSoC_mm_interconnect_0\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "MSoC/synthesis/MSoC.v" "mm_interconnect_0" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296168914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu1_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu1_instruction_master_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu1_instruction_master_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 4070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296171819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu1_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu1_data_master_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu1_data_master_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 4132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296171825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu6_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu6_instruction_master_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu6_instruction_master_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 4504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296171915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu5_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu5_instruction_master_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu5_instruction_master_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 4566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296171951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu1_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu1_jtag_debug_module_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu1_jtag_debug_module_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 4818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296171965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 4884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296171971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer1_s1_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "timer1_s1_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 4950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296171995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart1_avalon_jtag_slave_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "jtag_uart1_avalon_jtag_slave_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 5016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296171998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo1to2a_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo1to2a_in_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "fifo1to2a_in_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 5082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo1to2a_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo1to2a_in_csr_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "fifo1to2a_in_csr_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 5148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 5874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "pll_pll_slave_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 5940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem2_s1_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "mem2_s1_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 6072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo1to2a_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo1to2a_out_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "fifo1to2a_out_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 6270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem3_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem3_s1_translator\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "mem3_s1_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 6666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu1_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 8530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu1_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 8612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu2_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu2_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu2_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 8694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu3_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu3_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu3_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 8776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu4_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu4_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu4_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 8858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu5_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu5_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu5_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 8940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu6_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu6_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu6_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 9022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu6_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu6_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu6_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 9104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu5_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu5_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu5_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 9186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu4_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu4_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu4_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 9268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu3_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu3_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu3_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 9350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu2_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu2_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu2_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 9432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 9515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MSoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 9556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 9680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296172662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router:addr_router\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router:addr_router\|MSoC_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router:addr_router\|MSoC_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_001 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_001\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_001" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_001_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_001:addr_router_001\|MSoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_001:addr_router_001\|MSoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_001.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_002 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_002:addr_router_002 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_002\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_002:addr_router_002\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_002_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_002:addr_router_002\|MSoC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_002_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_002:addr_router_002\|MSoC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_002.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_002.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_003 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_003:addr_router_003 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_003\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_003:addr_router_003\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_003" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_003_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_003:addr_router_003\|MSoC_mm_interconnect_0_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_003_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_003:addr_router_003\|MSoC_mm_interconnect_0_addr_router_003_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_003.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_003.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_004 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_004:addr_router_004 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_004\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_004:addr_router_004\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_004" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_004_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_004:addr_router_004\|MSoC_mm_interconnect_0_addr_router_004_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_004_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_004:addr_router_004\|MSoC_mm_interconnect_0_addr_router_004_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_004.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_004.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_005 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_005:addr_router_005 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_005\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_005:addr_router_005\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_005" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_005_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_005:addr_router_005\|MSoC_mm_interconnect_0_addr_router_005_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_005_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_005:addr_router_005\|MSoC_mm_interconnect_0_addr_router_005_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_005.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_005.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_006 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_006:addr_router_006 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_006\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_006:addr_router_006\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_006" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_006_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_006:addr_router_006\|MSoC_mm_interconnect_0_addr_router_006_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_006_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_006:addr_router_006\|MSoC_mm_interconnect_0_addr_router_006_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_006.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_006.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_007 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_007:addr_router_007 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_007\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_007:addr_router_007\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_007" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_007_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_007:addr_router_007\|MSoC_mm_interconnect_0_addr_router_007_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_007_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_007:addr_router_007\|MSoC_mm_interconnect_0_addr_router_007_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_007.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_007.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_008 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_008:addr_router_008 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_008\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_008:addr_router_008\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_008" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_008_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_008:addr_router_008\|MSoC_mm_interconnect_0_addr_router_008_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_008_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_008:addr_router_008\|MSoC_mm_interconnect_0_addr_router_008_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_008.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_008.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_009 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_009:addr_router_009 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_009\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_009:addr_router_009\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_009" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_009_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_009:addr_router_009\|MSoC_mm_interconnect_0_addr_router_009_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_009_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_009:addr_router_009\|MSoC_mm_interconnect_0_addr_router_009_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_009.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_009.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_010 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_010:addr_router_010 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_010\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_010:addr_router_010\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_010" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_010_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_010:addr_router_010\|MSoC_mm_interconnect_0_addr_router_010_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_010_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_010:addr_router_010\|MSoC_mm_interconnect_0_addr_router_010_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_010.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_010.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_011 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_011:addr_router_011 " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_011\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_011:addr_router_011\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "addr_router_011" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296173987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_addr_router_011_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_011:addr_router_011\|MSoC_mm_interconnect_0_addr_router_011_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_addr_router_011_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_addr_router_011:addr_router_011\|MSoC_mm_interconnect_0_addr_router_011_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_011.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_addr_router_011.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router:id_router " "Elaborating entity \"MSoC_mm_interconnect_0_id_router\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router:id_router\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router:id_router\|MSoC_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router:id_router\|MSoC_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_002 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_002\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_002_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_002:id_router_002\|MSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_002:id_router_002\|MSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_005 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_005:id_router_005 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_005\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_005:id_router_005\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_005" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_005_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_005:id_router_005\|MSoC_mm_interconnect_0_id_router_005_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_005_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_005:id_router_005\|MSoC_mm_interconnect_0_id_router_005_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_005.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_011 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_011:id_router_011 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_011\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_011:id_router_011\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_011" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_011_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_011:id_router_011\|MSoC_mm_interconnect_0_id_router_011_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_011_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_011:id_router_011\|MSoC_mm_interconnect_0_id_router_011_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_011.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_011.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_013 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_013:id_router_013 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_013\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_013:id_router_013\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_013" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_013_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_013:id_router_013\|MSoC_mm_interconnect_0_id_router_013_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_013_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_013:id_router_013\|MSoC_mm_interconnect_0_id_router_013_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_013.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_013.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_015 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_015:id_router_015 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_015\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_015:id_router_015\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_015" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_015_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_015:id_router_015\|MSoC_mm_interconnect_0_id_router_015_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_015_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_015:id_router_015\|MSoC_mm_interconnect_0_id_router_015_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_015.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_015.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_016 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_016:id_router_016 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_016\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_016:id_router_016\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_016" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_016_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_016:id_router_016\|MSoC_mm_interconnect_0_id_router_016_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_016_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_016:id_router_016\|MSoC_mm_interconnect_0_id_router_016_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_016.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_016.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_018 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_018:id_router_018 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_018\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_018:id_router_018\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_018" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_018_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_018:id_router_018\|MSoC_mm_interconnect_0_id_router_018_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_018_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_018:id_router_018\|MSoC_mm_interconnect_0_id_router_018_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_018.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_018.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_020 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_020:id_router_020 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_020\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_020:id_router_020\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_020" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 16904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_020_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_020:id_router_020\|MSoC_mm_interconnect_0_id_router_020_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_020_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_020:id_router_020\|MSoC_mm_interconnect_0_id_router_020_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_020.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_020.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_026 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_026:id_router_026 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_026\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_026:id_router_026\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_026" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_026_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_026:id_router_026\|MSoC_mm_interconnect_0_id_router_026_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_026_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_026:id_router_026\|MSoC_mm_interconnect_0_id_router_026_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_026.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_026.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_027 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_027:id_router_027 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_027\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_027:id_router_027\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_027" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_027_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_027:id_router_027\|MSoC_mm_interconnect_0_id_router_027_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_027_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_027:id_router_027\|MSoC_mm_interconnect_0_id_router_027_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_027.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_027.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_029 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_029:id_router_029 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_029\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_029:id_router_029\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_029" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_029_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_029:id_router_029\|MSoC_mm_interconnect_0_id_router_029_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_029_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_029:id_router_029\|MSoC_mm_interconnect_0_id_router_029_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_029.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_029.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_033 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_033:id_router_033 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_033\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_033:id_router_033\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_033" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_033_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_033:id_router_033\|MSoC_mm_interconnect_0_id_router_033_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_033_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_033:id_router_033\|MSoC_mm_interconnect_0_id_router_033_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_033.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_033.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_034 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_034:id_router_034 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_034\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_034:id_router_034\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_034" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_034_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_034:id_router_034\|MSoC_mm_interconnect_0_id_router_034_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_034_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_034:id_router_034\|MSoC_mm_interconnect_0_id_router_034_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_034.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_034.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_036 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_036:id_router_036 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_036\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_036:id_router_036\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_036" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_036_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_036:id_router_036\|MSoC_mm_interconnect_0_id_router_036_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_036_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_036:id_router_036\|MSoC_mm_interconnect_0_id_router_036_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_036.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_036.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_040 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_040:id_router_040 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_040\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_040:id_router_040\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_040" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_040_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_040:id_router_040\|MSoC_mm_interconnect_0_id_router_040_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_040_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_040:id_router_040\|MSoC_mm_interconnect_0_id_router_040_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_040.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_040.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_042 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_042:id_router_042 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_042\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_042:id_router_042\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_042" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_042_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_042:id_router_042\|MSoC_mm_interconnect_0_id_router_042_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_042_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_042:id_router_042\|MSoC_mm_interconnect_0_id_router_042_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_042.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_042.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_044 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_044:id_router_044 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_044\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_044:id_router_044\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_044" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_044_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_044:id_router_044\|MSoC_mm_interconnect_0_id_router_044_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_044_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_044:id_router_044\|MSoC_mm_interconnect_0_id_router_044_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_044.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_044.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_048 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_048:id_router_048 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_048\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_048:id_router_048\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_048" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_048_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_048:id_router_048\|MSoC_mm_interconnect_0_id_router_048_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_048_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_048:id_router_048\|MSoC_mm_interconnect_0_id_router_048_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_048.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_048.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_050 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_050:id_router_050 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_050\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_050:id_router_050\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_050" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_050_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_050:id_router_050\|MSoC_mm_interconnect_0_id_router_050_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_050_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_050:id_router_050\|MSoC_mm_interconnect_0_id_router_050_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_050.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_050.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_052 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_052:id_router_052 " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_052\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_052:id_router_052\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "id_router_052" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_id_router_052_default_decode MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_052:id_router_052\|MSoC_mm_interconnect_0_id_router_052_default_decode:the_default_decode " "Elaborating entity \"MSoC_mm_interconnect_0_id_router_052_default_decode\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_id_router_052:id_router_052\|MSoC_mm_interconnect_0_id_router_052_default_decode:the_default_decode\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_052.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_id_router_052.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_cmd_xbar_demux MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"MSoC_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cmd_xbar_demux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_cmd_xbar_demux_001 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"MSoC_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_cmd_xbar_demux_002 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"MSoC_mm_interconnect_0_cmd_xbar_demux_002\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cmd_xbar_demux_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_cmd_xbar_demux_003 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_demux_003:cmd_xbar_demux_003 " "Elaborating entity \"MSoC_mm_interconnect_0_cmd_xbar_demux_003\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_demux_003:cmd_xbar_demux_003\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cmd_xbar_demux_003" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_cmd_xbar_demux_004 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_demux_004:cmd_xbar_demux_004 " "Elaborating entity \"MSoC_mm_interconnect_0_cmd_xbar_demux_004\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_demux_004:cmd_xbar_demux_004\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cmd_xbar_demux_004" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 17837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_cmd_xbar_mux MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"MSoC_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cmd_xbar_mux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 18117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_cmd_xbar_mux_002 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"MSoC_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 18157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296174965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_cmd_xbar_mux_016 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux_016:cmd_xbar_mux_016 " "Elaborating entity \"MSoC_mm_interconnect_0_cmd_xbar_mux_016\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux_016:cmd_xbar_mux_016\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "cmd_xbar_mux_016" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 18461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux_016:cmd_xbar_mux_016\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux_016:cmd_xbar_mux_016\|altera_merlin_arbitrator:arb\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_mux_016.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_cmd_xbar_mux_016.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux_016:cmd_xbar_mux_016\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_cmd_xbar_mux_016:cmd_xbar_mux_016\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_rsp_xbar_demux_002 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"MSoC_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 19271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_rsp_xbar_demux_016 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_demux_016:rsp_xbar_demux_016 " "Elaborating entity \"MSoC_mm_interconnect_0_rsp_xbar_demux_016\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_demux_016:rsp_xbar_demux_016\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "rsp_xbar_demux_016" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 19575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_rsp_xbar_mux MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"MSoC_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "rsp_xbar_mux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 20345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_rsp_xbar_mux_001 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"MSoC_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 20464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_rsp_xbar_mux_002 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"MSoC_mm_interconnect_0_rsp_xbar_mux_002\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "rsp_xbar_mux_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 20553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_002.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_002.sv" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_rsp_xbar_mux_003 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003 " "Elaborating entity \"MSoC_mm_interconnect_0_rsp_xbar_mux_003\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "rsp_xbar_mux_003" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 20618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_003.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_003.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_mm_interconnect_0_rsp_xbar_mux_004 MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_004:rsp_xbar_mux_004 " "Elaborating entity \"MSoC_mm_interconnect_0_rsp_xbar_mux_004\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_004:rsp_xbar_mux_004\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" "rsp_xbar_mux_004" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0.v" 20695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_004.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_mm_interconnect_0_rsp_xbar_mux_004.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MSoC:inst\|MSoC_mm_interconnect_0:mm_interconnect_0\|MSoC_mm_interconnect_0_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_irq_mapper MSoC:inst\|MSoC_irq_mapper:irq_mapper " "Elaborating entity \"MSoC_irq_mapper\" for hierarchy \"MSoC:inst\|MSoC_irq_mapper:irq_mapper\"" {  } { { "MSoC/synthesis/MSoC.v" "irq_mapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 1648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_irq_mapper_001 MSoC:inst\|MSoC_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"MSoC_irq_mapper_001\" for hierarchy \"MSoC:inst\|MSoC_irq_mapper_001:irq_mapper_001\"" {  } { { "MSoC/synthesis/MSoC.v" "irq_mapper_001" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_irq_mapper_002 MSoC:inst\|MSoC_irq_mapper_002:irq_mapper_002 " "Elaborating entity \"MSoC_irq_mapper_002\" for hierarchy \"MSoC:inst\|MSoC_irq_mapper_002:irq_mapper_002\"" {  } { { "MSoC/synthesis/MSoC.v" "irq_mapper_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 1670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSoC_irq_mapper_003 MSoC:inst\|MSoC_irq_mapper_003:irq_mapper_003 " "Elaborating entity \"MSoC_irq_mapper_003\" for hierarchy \"MSoC:inst\|MSoC_irq_mapper_003:irq_mapper_003\"" {  } { { "MSoC/synthesis/MSoC.v" "irq_mapper_003" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 1681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MSoC:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MSoC:inst\|altera_reset_controller:rst_controller\"" {  } { { "MSoC/synthesis/MSoC.v" "rst_controller" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 1765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MSoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MSoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "MSoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MSoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MSoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "MSoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MSoC:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MSoC:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "MSoC/synthesis/MSoC.v" "rst_controller_001" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 1828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MSoC:inst\|altera_reset_controller:rst_controller_014 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MSoC:inst\|altera_reset_controller:rst_controller_014\"" {  } { { "MSoC/synthesis/MSoC.v" "rst_controller_014" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 2647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296175698 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult7\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "Mult7" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 254 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220412 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult1\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "Mult1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220412 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult0\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "Mult0" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220412 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult15\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "Mult15" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220412 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult3\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "Mult3" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 253 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220412 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult2\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "Mult2" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 253 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220412 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult11\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "Mult11" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 255 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220412 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult6\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "Mult6" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 254 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220412 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult14\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "Mult14" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220412 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult19\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "Mult19" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 257 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220412 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult18\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "Mult18" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 257 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220412 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult17\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "Mult17" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 257 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220412 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult16\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "Mult16" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 257 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220412 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult10\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "Mult10" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 255 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220412 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult5\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "Mult5" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 254 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220412 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult4\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "Mult4" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 254 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220412 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult13\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "Mult13" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220412 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult12\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "Mult12" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220412 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult8\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "Mult8" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 255 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220412 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|Mult9\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "Mult9" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 255 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220412 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1718296220412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult7\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 254 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296220985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult7 " "Instantiated megafunction \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296220985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296220985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296220985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296220985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296220985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296220985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296220985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296220985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296220985 ""}  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 254 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296220985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k9t " "Found entity 1: mult_k9t" {  } { { "db/mult_k9t.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/mult_k9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296221112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296221112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult1\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 252 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296221197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult1 " "Instantiated megafunction \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 43 " "Parameter \"LPM_WIDTHP\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 43 " "Parameter \"LPM_WIDTHR\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221197 ""}  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 252 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296221197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i9t " "Found entity 1: mult_i9t" {  } { { "db/mult_i9t.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/mult_i9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296221269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296221269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult0\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 252 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296221391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult0 " "Instantiated megafunction \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221392 ""}  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 252 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296221392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult15\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 256 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296221465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult15 " "Instantiated megafunction \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 43 " "Parameter \"LPM_WIDTHP\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 43 " "Parameter \"LPM_WIDTHR\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221465 ""}  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 256 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296221465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult11\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 255 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296221510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult11 " "Instantiated megafunction \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221510 ""}  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 255 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296221510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult19\"" {  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 257 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296221599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult19 " "Instantiated megafunction \"MSoC:inst\|DCT_Custom_Instruction:dct_component\|DCT_Component:wrapper_wiring\|DCT_Stage4:stage4\|lpm_mult:Mult19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718296221599 ""}  } { { "MSoC/synthesis/submodules/DCT_COMPONENT.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/DCT_COMPONENT.v" 257 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718296221599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_g9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_g9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_g9t " "Found entity 1: mult_g9t" {  } { { "db/mult_g9t.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/db/mult_g9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718296221672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718296221672 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "20 " "20 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1718296226370 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "934 " "Ignored 934 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "934 " "Ignored 934 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1718296226900 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1718296226900 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 440 -1 0 } } { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 354 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 3205 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 4173 -1 0 } } { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 348 -1 0 } } { "MSoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 3781 -1 0 } } { "MSoC/synthesis/submodules/MSoC_jtag_uart1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_jtag_uart1.v" 393 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 3780 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 3834 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 3780 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 3780 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 3780 -1 0 } } { "MSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 3205 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 4172 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 3205 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 4172 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 3205 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 4172 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 3205 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 4172 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 3240 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 4239 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 611 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 611 -1 0 } } { "MSoC/synthesis/submodules/MSoC_fifo1to2A.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_fifo1to2A.v" 270 -1 0 } } { "MSoC/synthesis/submodules/MSoC_fifo1to2A.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_fifo1to2A.v" 261 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 611 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 611 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 611 -1 0 } } { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 611 -1 0 } } { "MSoC/synthesis/submodules/MSoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_pll.v" 242 -1 0 } } { "MSoC/synthesis/submodules/MSoC_timer1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_timer1.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1718296227190 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1718296227192 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "TopLevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/TopLevel.bdf" { { 424 416 592 440 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718296237660 "|TopLevel|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1718296237660 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296241765 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "485 " "485 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1718296258153 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1718296260222 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1718296260222 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718296260399 "|TopLevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1718296260399 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296260690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/output_files/TopLevel.map.smsg " "Generated suppressed messages file E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1718296269493 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1718296274461 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718296274461 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17848 " "Implemented 17848 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1718296279586 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1718296279586 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1718296279586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16328 " "Implemented 16328 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1718296279586 ""} { "Info" "ICUT_CUT_TM_RAMS" "1376 " "Implemented 1376 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1718296279586 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1718296279586 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "80 " "Implemented 80 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1718296279586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1718296279586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5235 " "Peak virtual memory: 5235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718296280438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 22:01:20 2024 " "Processing ended: Thu Jun 13 22:01:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718296280438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:19 " "Elapsed time: 00:02:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718296280438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718296280438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718296280438 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718296296736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718296296737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 22:01:29 2024 " "Processing started: Thu Jun 13 22:01:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718296296737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1718296296737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off OpJSoC -c TopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off OpJSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1718296296737 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1718296297458 ""}
{ "Info" "0" "" "Project  = OpJSoC" {  } {  } 0 0 "Project  = OpJSoC" 0 0 "Fitter" 0 0 1718296297531 ""}
{ "Info" "0" "" "Revision = TopLevel" {  } {  } 0 0 "Revision = TopLevel" 0 0 "Fitter" 0 0 1718296297606 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1718296298710 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1718296299085 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718296299239 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718296299288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718296299288 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MSoC:inst\|MSoC_pll:pll\|MSoC_pll_altpll_t942:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"MSoC:inst\|MSoC_pll:pll\|MSoC_pll_altpll_t942:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MSoC:inst\|MSoC_pll:pll\|MSoC_pll_altpll_t942:sd1\|wire_pll7_clk\[0\] 1 1 -65 -3611 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -65 degrees (-3611 ps) for MSoC:inst\|MSoC_pll:pll\|MSoC_pll_altpll_t942:sd1\|wire_pll7_clk\[0\] port" {  } { { "MSoC/synthesis/submodules/MSoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_pll.v" 150 -1 0 } } { "" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 2735 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1718296300129 ""}  } { { "MSoC/synthesis/submodules/MSoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_pll.v" 150 -1 0 } } { "" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 2735 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1718296300129 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1718296302539 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1718296302810 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1718296305074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1718296305074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1718296305074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1718296305074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1718296305074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1718296305074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1718296305074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1718296305074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1718296305074 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1718296305074 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 59533 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1718296305418 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 59535 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1718296305418 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 59537 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1718296305418 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 59539 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1718296305418 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 59541 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1718296305418 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1718296305418 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1718296305502 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1718296305923 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1718296314839 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1718296314839 ""}
{ "Info" "ISTA_SDC_FOUND" "MSoC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'MSoC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718296315058 ""}
{ "Info" "ISTA_SDC_FOUND" "MSoC/synthesis/submodules/MSoC_cpu6.sdc " "Reading SDC File: 'MSoC/synthesis/submodules/MSoC_cpu6.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718296315099 ""}
{ "Info" "ISTA_SDC_FOUND" "MSoC/synthesis/submodules/MSoC_cpu5.sdc " "Reading SDC File: 'MSoC/synthesis/submodules/MSoC_cpu5.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718296315142 ""}
{ "Info" "ISTA_SDC_FOUND" "MSoC/synthesis/submodules/MSoC_cpu4.sdc " "Reading SDC File: 'MSoC/synthesis/submodules/MSoC_cpu4.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718296315184 ""}
{ "Info" "ISTA_SDC_FOUND" "MSoC/synthesis/submodules/MSoC_cpu3.sdc " "Reading SDC File: 'MSoC/synthesis/submodules/MSoC_cpu3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718296315232 ""}
{ "Info" "ISTA_SDC_FOUND" "MSoC/synthesis/submodules/MSoC_cpu2.sdc " "Reading SDC File: 'MSoC/synthesis/submodules/MSoC_cpu2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718296315281 ""}
{ "Info" "ISTA_SDC_FOUND" "MSoC/synthesis/submodules/MSoC_cpu1.sdc " "Reading SDC File: 'MSoC/synthesis/submodules/MSoC_cpu1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718296315331 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718296315518 "|TopLevel|INPUT_CLOCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1718296316008 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1718296316008 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718296316016 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718296316016 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718296316016 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1718296316016 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1718296316022 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1718296316030 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1718296316030 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1718296316030 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1718296316030 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "INPUT_CLOCK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node INPUT_CLOCK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317669 ""}  } { { "TopLevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/TopLevel.bdf" { { 256 408 584 272 "INPUT_CLOCK" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT_CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 59521 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317669 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSoC:inst\|MSoC_pll:pll\|MSoC_pll_altpll_t942:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node MSoC:inst\|MSoC_pll:pll\|MSoC_pll_altpll_t942:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317669 ""}  } { { "MSoC/synthesis/submodules/MSoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_pll.v" 192 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|MSoC_pll:pll|MSoC_pll_altpll_t942:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 2735 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317669 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317669 ""}  } { { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 58396 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317669 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSoC:inst\|altera_reset_controller:rst_controller_003\|r_sync_rst  " "Automatically promoted node MSoC:inst\|altera_reset_controller:rst_controller_003\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|altera_reset_controller:rst_controller_003\|WideOr0~0 " "Destination node MSoC:inst\|altera_reset_controller:rst_controller_003\|WideOr0~0" {  } { { "MSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_003|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 27673 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|MSoC_cpu3:cpu3\|W_rf_wren " "Destination node MSoC:inst\|MSoC_cpu3:cpu3\|W_rf_wren" {  } { { "MSoC/synthesis/submodules/MSoC_cpu3.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu3.v" 3794 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|MSoC_cpu3:cpu3|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 10711 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_debug:the_MSoC_cpu3_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_debug:the_MSoC_cpu3_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MSoC:inst\|MSoC_cpu3:cpu3\|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci\|MSoC_cpu3_nios2_oci_debug:the_MSoC_cpu3_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|MSoC_cpu3:cpu3|MSoC_cpu3_nios2_oci:the_MSoC_cpu3_nios2_oci|MSoC_cpu3_nios2_oci_debug:the_MSoC_cpu3_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 20329 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317669 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1718296317669 ""}  } { { "MSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_003|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 15093 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317669 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSoC:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node MSoC:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|MSoC_sdram_controller:sdram_controller\|active_cs_n~0 " "Destination node MSoC:inst\|MSoC_sdram_controller:sdram_controller\|active_cs_n~0" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 210 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|MSoC_sdram_controller:sdram_controller|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 25075 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|MSoC_sdram_controller:sdram_controller\|active_rnw~3 " "Destination node MSoC:inst\|MSoC_sdram_controller:sdram_controller\|active_rnw~3" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 213 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|MSoC_sdram_controller:sdram_controller|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 25115 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node MSoC:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "MSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 25140 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|MSoC_sdram_controller:sdram_controller\|i_refs\[0\] " "Destination node MSoC:inst\|MSoC_sdram_controller:sdram_controller\|i_refs\[0\]" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 354 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|MSoC_sdram_controller:sdram_controller|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 3005 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|MSoC_sdram_controller:sdram_controller\|i_refs\[2\] " "Destination node MSoC:inst\|MSoC_sdram_controller:sdram_controller\|i_refs\[2\]" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 354 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|MSoC_sdram_controller:sdram_controller|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 3003 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|MSoC_sdram_controller:sdram_controller\|i_refs\[1\] " "Destination node MSoC:inst\|MSoC_sdram_controller:sdram_controller\|i_refs\[1\]" {  } { { "MSoC/synthesis/submodules/MSoC_sdram_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_sdram_controller.v" 354 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|MSoC_sdram_controller:sdram_controller|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 3004 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|MSoC_cpu1:cpu1\|W_rf_wren " "Destination node MSoC:inst\|MSoC_cpu1:cpu1\|W_rf_wren" {  } { { "MSoC/synthesis/submodules/MSoC_cpu1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu1.v" 3741 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|MSoC_cpu1:cpu1|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 14868 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_debug:the_MSoC_cpu1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_debug:the_MSoC_cpu1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MSoC:inst\|MSoC_cpu1:cpu1\|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci\|MSoC_cpu1_nios2_oci_debug:the_MSoC_cpu1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|MSoC_cpu1:cpu1|MSoC_cpu1_nios2_oci:the_MSoC_cpu1_nios2_oci|MSoC_cpu1_nios2_oci_debug:the_MSoC_cpu1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 13977 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317671 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1718296317671 ""}  } { { "MSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 1534 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSoC:inst\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node MSoC:inst\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|altera_reset_controller:rst_controller_002\|WideOr0~0 " "Destination node MSoC:inst\|altera_reset_controller:rst_controller_002\|WideOr0~0" {  } { { "MSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_002|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 27627 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|MSoC_cpu2:cpu2\|W_rf_wren " "Destination node MSoC:inst\|MSoC_cpu2:cpu2\|W_rf_wren" {  } { { "MSoC/synthesis/submodules/MSoC_cpu2.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu2.v" 3740 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|MSoC_cpu2:cpu2|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 12574 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_debug:the_MSoC_cpu2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_debug:the_MSoC_cpu2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MSoC:inst\|MSoC_cpu2:cpu2\|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci\|MSoC_cpu2_nios2_oci_debug:the_MSoC_cpu2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|MSoC_cpu2:cpu2|MSoC_cpu2_nios2_oci:the_MSoC_cpu2_nios2_oci|MSoC_cpu2_nios2_oci_debug:the_MSoC_cpu2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 20768 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317673 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1718296317673 ""}  } { { "MSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_002|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 15115 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317673 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSoC:inst\|altera_reset_controller:rst_controller_008\|r_sync_rst  " "Automatically promoted node MSoC:inst\|altera_reset_controller:rst_controller_008\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|altera_reset_controller:rst_controller_008\|WideOr0~0 " "Destination node MSoC:inst\|altera_reset_controller:rst_controller_008\|WideOr0~0" {  } { { "MSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_008|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 27758 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|MSoC_cpu5:cpu5\|W_rf_wren " "Destination node MSoC:inst\|MSoC_cpu5:cpu5\|W_rf_wren" {  } { { "MSoC/synthesis/submodules/MSoC_cpu5.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu5.v" 3740 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|MSoC_cpu5:cpu5|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 6949 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_debug:the_MSoC_cpu5_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_debug:the_MSoC_cpu5_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MSoC:inst\|MSoC_cpu5:cpu5\|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci\|MSoC_cpu5_nios2_oci_debug:the_MSoC_cpu5_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|MSoC_cpu5:cpu5|MSoC_cpu5_nios2_oci:the_MSoC_cpu5_nios2_oci|MSoC_cpu5_nios2_oci_debug:the_MSoC_cpu5_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 18861 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317674 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1718296317674 ""}  } { { "MSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_008|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 15025 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSoC:inst\|altera_reset_controller:rst_controller_006\|r_sync_rst  " "Automatically promoted node MSoC:inst\|altera_reset_controller:rst_controller_006\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|altera_reset_controller:rst_controller_006\|WideOr0~0 " "Destination node MSoC:inst\|altera_reset_controller:rst_controller_006\|WideOr0~0" {  } { { "MSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_006|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 27711 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|MSoC_cpu4:cpu4\|W_rf_wren " "Destination node MSoC:inst\|MSoC_cpu4:cpu4\|W_rf_wren" {  } { { "MSoC/synthesis/submodules/MSoC_cpu4.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu4.v" 3740 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|MSoC_cpu4:cpu4|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 8788 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_debug:the_MSoC_cpu4_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_debug:the_MSoC_cpu4_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MSoC:inst\|MSoC_cpu4:cpu4\|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci\|MSoC_cpu4_nios2_oci_debug:the_MSoC_cpu4_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|MSoC_cpu4:cpu4|MSoC_cpu4_nios2_oci:the_MSoC_cpu4_nios2_oci|MSoC_cpu4_nios2_oci_debug:the_MSoC_cpu4_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 19506 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317675 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1718296317674 ""}  } { { "MSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_006|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 15055 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSoC:inst\|altera_reset_controller:rst_controller_010\|r_sync_rst  " "Automatically promoted node MSoC:inst\|altera_reset_controller:rst_controller_010\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|altera_reset_controller:rst_controller_010\|WideOr0~0 " "Destination node MSoC:inst\|altera_reset_controller:rst_controller_010\|WideOr0~0" {  } { { "MSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_010|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 27795 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|MSoC_cpu6:cpu6\|W_rf_wren " "Destination node MSoC:inst\|MSoC_cpu6:cpu6\|W_rf_wren" {  } { { "MSoC/synthesis/submodules/MSoC_cpu6.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_cpu6.v" 3740 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|MSoC_cpu6:cpu6|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 5077 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_debug:the_MSoC_cpu6_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_debug:the_MSoC_cpu6_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MSoC:inst\|MSoC_cpu6:cpu6\|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci\|MSoC_cpu6_nios2_oci_debug:the_MSoC_cpu6_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|MSoC_cpu6:cpu6|MSoC_cpu6_nios2_oci:the_MSoC_cpu6_nios2_oci|MSoC_cpu6_nios2_oci_debug:the_MSoC_cpu6_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 18190 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317675 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1718296317675 ""}  } { { "MSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_010|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 14995 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317675 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317676 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 246 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 59461 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1718296317676 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1718296317676 ""}  } { { "sld_jtag_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 246 -1 0 } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 58721 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317676 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSoC:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MSoC:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317677 ""}  } { { "MSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 15126 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSoC:inst\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MSoC:inst\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317677 ""}  } { { "MSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 15074 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSoC:inst\|altera_reset_controller:rst_controller_005\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MSoC:inst\|altera_reset_controller:rst_controller_005\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317677 ""}  } { { "MSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 15066 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSoC:inst\|altera_reset_controller:rst_controller_007\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MSoC:inst\|altera_reset_controller:rst_controller_007\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317678 ""}  } { { "MSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 15036 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317678 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSoC:inst\|altera_reset_controller:rst_controller_009\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MSoC:inst\|altera_reset_controller:rst_controller_009\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317678 ""}  } { { "MSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_009|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 15006 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317678 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSoC:inst\|altera_reset_controller:rst_controller_011\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MSoC:inst\|altera_reset_controller:rst_controller_011\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317678 ""}  } { { "MSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_011|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 14976 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317678 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSoC:inst\|altera_reset_controller:rst_controller_012\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MSoC:inst\|altera_reset_controller:rst_controller_012\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317679 ""}  } { { "MSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_012|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 14968 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317679 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSoC:inst\|altera_reset_controller:rst_controller_013\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MSoC:inst\|altera_reset_controller:rst_controller_013\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317679 ""}  } { { "MSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_013|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 14960 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317679 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSoC:inst\|altera_reset_controller:rst_controller_014\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MSoC:inst\|altera_reset_controller:rst_controller_014\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317679 ""}  } { { "MSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_014|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 14953 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317679 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSoC:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node MSoC:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317679 ""}  } { { "MSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_001|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 31178 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317679 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSoC:inst\|altera_reset_controller:rst_controller_004\|merged_reset~0  " "Automatically promoted node MSoC:inst\|altera_reset_controller:rst_controller_004\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1718296317679 ""}  } { { "MSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MSoC:inst|altera_reset_controller:rst_controller_004|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 0 { 0 ""} 0 31987 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718296317679 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1718296322849 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718296322905 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718296322907 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718296322958 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1718296326041 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1718296326043 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1718296326043 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718296326044 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1718296326114 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1718296330284 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 EC " "Packed 48 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1718296330323 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1718296330323 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1718296330323 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1718296330323 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1718296330323 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "MSoC:inst\|MSoC_pll:pll\|MSoC_pll_altpll_t942:sd1\|pll7 compensate_clock 0 " "PLL \"MSoC:inst\|MSoC_pll:pll\|MSoC_pll_altpll_t942:sd1\|pll7\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "MSoC/synthesis/submodules/MSoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_pll.v" 150 -1 0 } } { "MSoC/synthesis/submodules/MSoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/submodules/MSoC_pll.v" 264 0 0 } } { "MSoC/synthesis/MSoC.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/MSoC/synthesis/MSoC.v" 1098 0 0 } } { "TopLevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/TopLevel.bdf" { { 200 968 1384 512 "inst" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1718296331015 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1718296332275 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1718296332275 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1718296332275 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1718296332275 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1718296332275 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1718296332275 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1718296332275 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1718296332275 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1718296332275 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:28 " "Fitter preparation operations ending: elapsed time is 00:00:28" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718296332276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1718296339449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718296345922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1718296346549 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1718296355478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718296355479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1718296359468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "66 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 66% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/" { { 1 { 0 "Router estimated peak interconnect usage is 66% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 66% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1718296369690 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1718296369690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718296373501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1718296373507 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1718296373507 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1718296373507 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.03 " "Total time spent on timing analysis during the Fitter is 4.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1718296374309 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718296374395 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718296376483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718296376550 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718296378487 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718296382639 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1718296385260 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/output_files/TopLevel.fit.smsg " "Generated suppressed messages file E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part02/output_files/TopLevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1718296387624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5768 " "Peak virtual memory: 5768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718296394323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 22:03:14 2024 " "Processing ended: Thu Jun 13 22:03:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718296394323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718296394323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718296394323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1718296394323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1718296399190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718296399191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 22:03:19 2024 " "Processing started: Thu Jun 13 22:03:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718296399191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1718296399191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off OpJSoC -c TopLevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off OpJSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1718296399191 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1718296406595 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1718296406841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718296409613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 22:03:29 2024 " "Processing ended: Thu Jun 13 22:03:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718296409613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718296409613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718296409613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1718296409613 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1718296410572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1718296413563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718296413563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 22:03:31 2024 " "Processing started: Thu Jun 13 22:03:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718296413563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718296413563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta OpJSoC -c TopLevel " "Command: quartus_sta OpJSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718296413564 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1718296413668 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1718296414653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1718296414654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1718296414701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1718296414701 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1718296416345 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1718296416345 ""}
{ "Info" "ISTA_SDC_FOUND" "MSoC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'MSoC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1718296416521 ""}
{ "Info" "ISTA_SDC_FOUND" "MSoC/synthesis/submodules/MSoC_cpu6.sdc " "Reading SDC File: 'MSoC/synthesis/submodules/MSoC_cpu6.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1718296416560 ""}
{ "Info" "ISTA_SDC_FOUND" "MSoC/synthesis/submodules/MSoC_cpu5.sdc " "Reading SDC File: 'MSoC/synthesis/submodules/MSoC_cpu5.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1718296416587 ""}
{ "Info" "ISTA_SDC_FOUND" "MSoC/synthesis/submodules/MSoC_cpu4.sdc " "Reading SDC File: 'MSoC/synthesis/submodules/MSoC_cpu4.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1718296416614 ""}
{ "Info" "ISTA_SDC_FOUND" "MSoC/synthesis/submodules/MSoC_cpu3.sdc " "Reading SDC File: 'MSoC/synthesis/submodules/MSoC_cpu3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1718296416638 ""}
{ "Info" "ISTA_SDC_FOUND" "MSoC/synthesis/submodules/MSoC_cpu2.sdc " "Reading SDC File: 'MSoC/synthesis/submodules/MSoC_cpu2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1718296416662 ""}
{ "Info" "ISTA_SDC_FOUND" "MSoC/synthesis/submodules/MSoC_cpu1.sdc " "Reading SDC File: 'MSoC/synthesis/submodules/MSoC_cpu1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1718296416690 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1718296416776 "|TopLevel|INPUT_CLOCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1718296417412 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1718296417412 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718296417412 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718296417412 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718296417412 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1718296417412 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1718296417525 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1718296417647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.408 " "Worst-case setup slack is 42.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296417748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296417748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.408               0.000 altera_reserved_tck  " "   42.408               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296417748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718296417748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296417760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296417760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296417760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718296417760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 43.401 " "Worst-case recovery slack is 43.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296417770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296417770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.401               0.000 altera_reserved_tck  " "   43.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296417770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718296417770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.210 " "Worst-case removal slack is 1.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296417777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296417777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.210               0.000 altera_reserved_tck  " "    1.210               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296417777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718296417777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.631 " "Worst-case minimum pulse width slack is 49.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296417820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296417820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.631               0.000 altera_reserved_tck  " "   49.631               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296417820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718296417820 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296418146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296418146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296418146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296418146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.072 ns " "Worst Case Available Settling Time: 197.072 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296418146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296418146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296418146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296418146 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296418146 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1718296418157 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1718296418244 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1718296420435 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1718296421316 "|TopLevel|INPUT_CLOCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421349 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421349 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718296421349 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718296421349 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718296421349 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1718296421349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.142 " "Worst-case setup slack is 43.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.142               0.000 altera_reserved_tck  " "   43.142               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718296421395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718296421410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 44.135 " "Worst-case recovery slack is 44.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.135               0.000 altera_reserved_tck  " "   44.135               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718296421419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.115 " "Worst-case removal slack is 1.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.115               0.000 altera_reserved_tck  " "    1.115               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718296421427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.576 " "Worst-case minimum pulse width slack is 49.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.576               0.000 altera_reserved_tck  " "   49.576               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718296421437 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.364 ns " "Worst Case Available Settling Time: 197.364 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421616 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296421616 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1718296421628 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1718296422298 "|TopLevel|INPUT_CLOCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422330 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422330 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718296422330 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718296422330 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1718296422330 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1718296422330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.292 " "Worst-case setup slack is 46.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.292               0.000 altera_reserved_tck  " "   46.292               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718296422346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 altera_reserved_tck  " "    0.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718296422454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.603 " "Worst-case recovery slack is 46.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.603               0.000 altera_reserved_tck  " "   46.603               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718296422465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.566 " "Worst-case removal slack is 0.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 altera_reserved_tck  " "    0.566               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718296422476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.473 " "Worst-case minimum pulse width slack is 49.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.473               0.000 altera_reserved_tck  " "   49.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1718296422483 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.606 ns " "Worst Case Available Settling Time: 198.606 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422725 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1718296422725 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1718296423495 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1718296423496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4965 " "Peak virtual memory: 4965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718296423974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 22:03:43 2024 " "Processing ended: Thu Jun 13 22:03:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718296423974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718296423974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718296423974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718296423974 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus II Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718296425416 ""}
