
*** Running vivado
    with args -log design_1_v_axi4s_vid_out_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_axi4s_vid_out_0_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_v_axi4s_vid_out_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 311.863 ; gain = 101.863
INFO: [Synth 8-638] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_4' [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ipshared/a7c9/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:76]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_4_coupler' [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ipshared/a7c9/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:311]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_4_coupler' (31#1) [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ipshared/a7c9/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:311]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_4_sync' [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ipshared/a7c9/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:822]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_4_sync' (32#1) [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ipshared/a7c9/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:822]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_4_formatter' [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ipshared/a7c9/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1453]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_4_formatter' (33#1) [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ipshared/a7c9/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1453]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_4' (34#1) [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ipshared/a7c9/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:76]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (35#1) [c:/Users/speci/vivado/hdmi_vga/hdmi_vga.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 523.227 ; gain = 313.227
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 523.227 ; gain = 313.227
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 649.820 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 649.820 ; gain = 439.820
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 649.820 ; gain = 439.820
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 649.820 ; gain = 439.820
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:25 . Memory (MB): peak = 649.820 ; gain = 439.820
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:27 . Memory (MB): peak = 649.820 ; gain = 439.820
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:38 . Memory (MB): peak = 649.820 ; gain = 439.820
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:38 . Memory (MB): peak = 649.820 ; gain = 439.820
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:38 . Memory (MB): peak = 649.820 ; gain = 439.820
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:39 . Memory (MB): peak = 649.820 ; gain = 439.820
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:39 . Memory (MB): peak = 649.820 ; gain = 439.820
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:39 . Memory (MB): peak = 649.820 ; gain = 439.820
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:39 . Memory (MB): peak = 649.820 ; gain = 439.820
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:01:39 . Memory (MB): peak = 649.820 ; gain = 439.820
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:01:39 . Memory (MB): peak = 649.820 ; gain = 439.820

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    20|
|2     |LUT1     |    62|
|3     |LUT2     |    35|
|4     |LUT3     |    24|
|5     |LUT4     |    57|
|6     |LUT5     |    31|
|7     |LUT6     |    45|
|8     |MUXF7    |     2|
|9     |RAMB18E1 |     1|
|10    |FDCE     |    69|
|11    |FDPE     |    27|
|12    |FDRE     |   175|
|13    |FDSE     |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:39 . Memory (MB): peak = 649.820 ; gain = 439.820
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:32 . Memory (MB): peak = 1077.391 ; gain = 846.043
