
---------- Begin Simulation Statistics ----------
simSeconds                                   0.001735                       # Number of seconds simulated (Second)
simTicks                                   1734835500                       # Number of ticks simulated (Tick)
finalTick                                  1734835500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.81                       # Real time elapsed on the host (Second)
hostTickRate                               2145913040                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     513128                       # Number of bytes of host memory used (Byte)
simInsts                                      1309950                       # Number of instructions simulated (Count)
simOps                                        2310147                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1609825                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2838974                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          3469671                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.648379                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.377589                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts              1310111                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                2310357                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.648379                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.377589                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               6765                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           2304111                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           628349                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          114565                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1422      0.06%      0.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      1559536     67.50%     67.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          844      0.04%     67.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1546      0.07%     67.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          414      0.02%     67.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          422      0.02%     67.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          963      0.04%     67.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            8      0.00%     67.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt         1000      0.04%     67.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         1041      0.05%     67.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     67.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          247      0.01%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     67.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       627252     27.15%     94.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       113397      4.91%     99.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         1097      0.05%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         1168      0.05%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      2310357                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       222133                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       220804                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1289                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       219217                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         2876                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          930                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          925                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data         732358                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            732358                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        732358                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           732358                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        10349                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           10349                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        10349                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          10349                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    496858500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    496858500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    496858500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    496858500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       742707                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        742707                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       742707                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       742707                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.013934                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.013934                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.013934                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.013934                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 48010.290849                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 48010.290849                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 48010.290849                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 48010.290849                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         1401                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              1401                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        10349                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        10349                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        10349                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        10349                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    491684000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    491684000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    491684000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    491684000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.013934                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.013934                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.013934                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.013934                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 47510.290849                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 47510.290849                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 47510.290849                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 47510.290849                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   7044                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           17                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           17                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            5                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            5                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       223500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       223500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           22                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           22                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.227273                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.227273                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        44700                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        44700                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            5                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            5                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       456000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       456000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.227273                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.227273                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data        91200                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total        91200                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           22                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           22                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           22                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           22                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       618744                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          618744                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         9431                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          9431                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    465465500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    465465500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       628175                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       628175                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.015013                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.015013                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 49354.840420                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 49354.840420                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         9431                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         9431                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    460750000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    460750000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.015013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.015013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 48854.840420                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 48854.840420                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       113614                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         113614                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          918                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          918                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     31393000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     31393000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       114532                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       114532                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.008015                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.008015                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 34197.167756                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 34197.167756                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          918                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          918                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     30934000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     30934000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.008015                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.008015                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 33697.167756                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 33697.167756                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.compressor.compressions        10354                       # Total number of compressions (Count)
system.cpu.dcache.compressor.failedCompressions         3772                       # Total number of failed compressions (Count)
system.cpu.dcache.compressor.compressionSize::0         6582                       # Number of blocks that compressed to fit in 0 bits (Count)
system.cpu.dcache.compressor.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.cpu.dcache.compressor.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.cpu.dcache.compressor.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.cpu.dcache.compressor.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.cpu.dcache.compressor.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.cpu.dcache.compressor.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.cpu.dcache.compressor.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.cpu.dcache.compressor.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.cpu.dcache.compressor.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.cpu.dcache.compressor.compressionSize::512         3772                       # Number of blocks that compressed to fit in 512 bits (Count)
system.cpu.dcache.compressor.compressionSizeBits      1931264                       # Total compressed data size (Bit)
system.cpu.dcache.compressor.avgCompressionSizeBits   186.523469                       # Average compression size ((Bit/Count))
system.cpu.dcache.compressor.decompressions        95732                       # Total number of decompressions (Count)
system.cpu.dcache.compressor.patterns::X        21978                       # Number of data entries that match pattern X (Count)
system.cpu.dcache.compressor.patterns::Z        60854                       # Number of data entries that match pattern Z (Count)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1734835500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            63.604135                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               742751                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              10354                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              71.735658                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              132500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   112.151564                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.876184                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.876184                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           75                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           42                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.585938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            1495856                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           2981358                       # Number of data accesses (Count)
system.cpu.dcache.tags.evictionsReplacement::0         3310                       # Number of replacements that caused the eviction of 0 blocks (Count)
system.cpu.dcache.tags.evictionsReplacement::1         3809                       # Number of replacements that caused the eviction of 1 blocks (Count)
system.cpu.dcache.tags.evictionsReplacement::2         3235                       # Number of replacements that caused the eviction of 2 blocks (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1734835500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns         1855                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.002000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 3469670.998000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         742914                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses         6765                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads           9909                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          5056                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses      2304111                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads       2578824                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      1754321                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            742914                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      1185602                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts               1310111                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                 2310357                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.377589                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             222133                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.064021                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        1443111                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1443111                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1443111                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1443111                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1927                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1927                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1927                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1927                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     98729000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     98729000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     98729000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     98729000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1445038                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1445038                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1445038                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1445038                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001334                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001334                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001334                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001334                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 51234.561495                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 51234.561495                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 51234.561495                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 51234.561495                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst         1927                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1927                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1927                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1927                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     97765500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     97765500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     97765500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     97765500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001334                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001334                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001334                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001334                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 50734.561495                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 50734.561495                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 50734.561495                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 50734.561495                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1863                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1443111                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1443111                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1927                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1927                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     98729000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     98729000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1445038                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1445038                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001334                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001334                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 51234.561495                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 51234.561495                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1927                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1927                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     97765500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     97765500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001334                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001334                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 50734.561495                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 50734.561495                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1734835500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            63.837072                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1445038                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1927                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             749.889984                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               71500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    63.837072                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.997454                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.997454                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           62                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            5782079                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           5782079                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1734835500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                  628356                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  114567                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       389                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        36                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1734835500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1445095                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       213                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1734835500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1734835500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    38                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples       914.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1927.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      9544.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.002740464750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            55                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            55                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                24725                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 836                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        12281                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        1401                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      12281                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      1401                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     810                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    487                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       31.39                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  12281                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  1401                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    11471                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      56                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      56                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      56                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      57                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      56                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      55                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      55                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      55                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      61                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      55                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      56                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      56                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      55                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      55                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      55                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           55                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean             208                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      70.645173                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     857.100323                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255             51     92.73%     92.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511            3      5.45%     98.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6400-6655            1      1.82%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             55                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           55                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.200000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.184491                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.755229                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                51     92.73%     92.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 2      3.64%     96.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      1.82%     98.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 1      1.82%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             55                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    51840                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   785984                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 89664                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               453059670.49901849                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               51684439.24510422                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1734788500                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      126793.49                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       123328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       610816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        57024                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 71089160.903151914477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 352088713.886705696583                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 32869975.280076984316                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1927                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        10354                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         1401                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     48043007                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    233704504                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  27416919276                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     24931.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     22571.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  19569535.53                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       123328                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       662656                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          785984                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       123328                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       123328                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        89664                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        89664                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1927                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         10354                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            12281                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         1401                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            1401                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        71089161                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       381970510                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          453059670                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     71089161                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       71089161                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     51684439                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          51684439                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     51684439                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       71089161                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      381970510                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         504744110                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 11471                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  891                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1187                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           564                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           740                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           636                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           546                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           557                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           765                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           570                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           620                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           473                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          872                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          585                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          695                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          726                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          881                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1054                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           169                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            30                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          153                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           55                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           87                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          379                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 66666261                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               57355000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           281747511                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  5811.72                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            24561.72                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 9673                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 818                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             84.33                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            91.81                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1858                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   424.025834                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   263.150428                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   373.940485                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          441     23.74%     23.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          363     19.54%     43.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          311     16.74%     60.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          115      6.19%     66.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           84      4.52%     70.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           54      2.91%     73.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           40      2.15%     75.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           44      2.37%     78.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          406     21.85%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1858                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             734144                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           57024                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               423.177875                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                32.869975                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.56                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 3.31                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.26                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.86                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1734835500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          6190380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          3271290                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        39734100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        1096200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 136450080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    477764310                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    263849280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      928355640                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    535.126034                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    679984501                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     57720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    997130999                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          7168560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          3779820                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        42168840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        3554820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 136450080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    485641140                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    257216160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      935979420                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    539.520560                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    662852250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     57720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1014263250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1734835500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               11358                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1401                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             10741                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                923                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               923                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          11358                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrl.port        30987                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total        30987                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrl.port         5717                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total         5717                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   36704                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrl.port       752320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total       752320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrl.port       123328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total       123328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   875648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              12281                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    12281    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                12281                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1734835500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            15101324                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           28038496                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            5245993                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          24423                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        12142                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
