{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79997,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 2.903e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 6.11426e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 6.77052e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 6.11426e-05,
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 5.0048,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 22.5216,
	"finish__design__instance__count__class:timing_repair_buffer": 11,
	"finish__design__instance__area__class:timing_repair_buffer": 57.5552,
	"finish__design__instance__count__class:sequential_cell": 4,
	"finish__design__instance__area__class:sequential_cell": 100.096,
	"finish__design__instance__count__class:multi_input_combinational_cell": 13,
	"finish__design__instance__area__class:multi_input_combinational_cell": 76.3232,
	"finish__design__instance__count": 32,
	"finish__design__instance__area": 261.501,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.06352,
	"finish__clock__skew__setup": 0.00370326,
	"finish__clock__skew__hold": 0.00370326,
	"finish__timing__drv__max_slew_limit": 0.874029,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.939424,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 7.12777e-05,
	"finish__power__switching__total": 2.29668e-05,
	"finish__power__leakage__total": 1.269e-10,
	"finish__power__total": 9.42447e-05,
	"finish__design__io": 12,
	"finish__design__die__area": 3847.72,
	"finish__design__core__area": 3389.5,
	"finish__design__instance__count": 78,
	"finish__design__instance__area": 319.056,
	"finish__design__instance__count__stdcell": 78,
	"finish__design__instance__area__stdcell": 319.056,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0941307,
	"finish__design__instance__utilization__stdcell": 0.0941307,
	"finish__design__rows": 21,
	"finish__design__rows:unithd": 21,
	"finish__design__sites": 2709,
	"finish__design__sites:unithd": 2709,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}