Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar  2 12:37:51 2022
| Host         : LAPTOP-LCHRPCJC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.493        0.000                      0                  912        0.104        0.000                      0                  912        3.000        0.000                       0                   490  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out_clk_vga   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_vga  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out_clk_vga        29.493        0.000                      0                  912        0.104        0.000                      0                  912       19.500        0.000                       0                   486  
  clkfbout_clk_vga                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_vga
  To Clock:  clk_out_clk_vga

Setup :            0  Failing Endpoints,  Worst Slack       29.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.493ns  (required time - arrival time)
  Source:                 X1/en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[0][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.878ns  (logic 1.457ns (14.750%)  route 8.421ns (85.250%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         1.633    -0.879    X1/clk_out
    SLICE_X4Y40          FDRE                                         r  X1/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  X1/en_reg[1]/Q
                         net (fo=106, routed)         3.217     2.795    X1/s_en[1]
    SLICE_X7Y50          LUT5 (Prop_lut5_I4_O)        0.150     2.945 r  X1/clk_count[0][0]_i_6/O
                         net (fo=1, routed)           0.942     3.887    X1/clk_count[0][0]_i_6_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.326     4.213 r  X1/clk_count[0][0]_i_3/O
                         net (fo=1, routed)           0.861     5.074    X1/clk_count[0][0]_i_3_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     5.198 r  X1/clk_count[0][0]_i_2/O
                         net (fo=13, routed)          0.861     6.059    X1/X2/clk_count[0]__1[0]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.124     6.183 f  X1/clk_count[0][7]_i_7/O
                         net (fo=5, routed)           0.841     7.023    X1/clk_count[0][7]_i_7_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124     7.147 r  X1/clk_count[0][7]_i_3/O
                         net (fo=1, routed)           0.579     7.726    X1/clk_count[0][7]_i_3_n_0
    SLICE_X4Y53          LUT5 (Prop_lut5_I3_O)        0.153     7.879 r  X1/clk_count[0][7]_i_1/O
                         net (fo=8, routed)           1.120     8.999    X2/E[0]
    SLICE_X0Y51          FDCE                                         r  X2/clk_count_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         1.510    38.514    X2/clk_out
    SLICE_X0Y51          FDCE                                         r  X2/clk_count_reg[0][3]/C
                         clock pessimism              0.484    38.998    
                         clock uncertainty           -0.098    38.900    
    SLICE_X0Y51          FDCE (Setup_fdce_C_CE)      -0.408    38.492    X2/clk_count_reg[0][3]
  -------------------------------------------------------------------
                         required time                         38.492    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                 29.493    

Slack (MET) :             29.727ns  (required time - arrival time)
  Source:                 X1/en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[0][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 1.457ns (14.967%)  route 8.278ns (85.033%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         1.633    -0.879    X1/clk_out
    SLICE_X4Y40          FDRE                                         r  X1/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  X1/en_reg[1]/Q
                         net (fo=106, routed)         3.217     2.795    X1/s_en[1]
    SLICE_X7Y50          LUT5 (Prop_lut5_I4_O)        0.150     2.945 r  X1/clk_count[0][0]_i_6/O
                         net (fo=1, routed)           0.942     3.887    X1/clk_count[0][0]_i_6_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.326     4.213 r  X1/clk_count[0][0]_i_3/O
                         net (fo=1, routed)           0.861     5.074    X1/clk_count[0][0]_i_3_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     5.198 r  X1/clk_count[0][0]_i_2/O
                         net (fo=13, routed)          0.861     6.059    X1/X2/clk_count[0]__1[0]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.124     6.183 f  X1/clk_count[0][7]_i_7/O
                         net (fo=5, routed)           0.841     7.023    X1/clk_count[0][7]_i_7_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124     7.147 r  X1/clk_count[0][7]_i_3/O
                         net (fo=1, routed)           0.579     7.726    X1/clk_count[0][7]_i_3_n_0
    SLICE_X4Y53          LUT5 (Prop_lut5_I3_O)        0.153     7.879 r  X1/clk_count[0][7]_i_1/O
                         net (fo=8, routed)           0.977     8.856    X2/E[0]
    SLICE_X0Y49          FDCE                                         r  X2/clk_count_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         1.520    38.525    X2/clk_out
    SLICE_X0Y49          FDCE                                         r  X2/clk_count_reg[0][6]/C
                         clock pessimism              0.564    39.088    
                         clock uncertainty           -0.098    38.991    
    SLICE_X0Y49          FDCE (Setup_fdce_C_CE)      -0.408    38.583    X2/clk_count_reg[0][6]
  -------------------------------------------------------------------
                         required time                         38.583    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                 29.727    

Slack (MET) :             29.900ns  (required time - arrival time)
  Source:                 X1/en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[0][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 1.457ns (15.221%)  route 8.115ns (84.779%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         1.633    -0.879    X1/clk_out
    SLICE_X4Y40          FDRE                                         r  X1/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  X1/en_reg[1]/Q
                         net (fo=106, routed)         3.217     2.795    X1/s_en[1]
    SLICE_X7Y50          LUT5 (Prop_lut5_I4_O)        0.150     2.945 r  X1/clk_count[0][0]_i_6/O
                         net (fo=1, routed)           0.942     3.887    X1/clk_count[0][0]_i_6_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.326     4.213 r  X1/clk_count[0][0]_i_3/O
                         net (fo=1, routed)           0.861     5.074    X1/clk_count[0][0]_i_3_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     5.198 r  X1/clk_count[0][0]_i_2/O
                         net (fo=13, routed)          0.861     6.059    X1/X2/clk_count[0]__1[0]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.124     6.183 f  X1/clk_count[0][7]_i_7/O
                         net (fo=5, routed)           0.841     7.023    X1/clk_count[0][7]_i_7_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124     7.147 r  X1/clk_count[0][7]_i_3/O
                         net (fo=1, routed)           0.579     7.726    X1/clk_count[0][7]_i_3_n_0
    SLICE_X4Y53          LUT5 (Prop_lut5_I3_O)        0.153     7.879 r  X1/clk_count[0][7]_i_1/O
                         net (fo=8, routed)           0.815     8.694    X2/E[0]
    SLICE_X5Y49          FDCE                                         r  X2/clk_count_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         1.518    38.523    X2/clk_out
    SLICE_X5Y49          FDCE                                         r  X2/clk_count_reg[0][0]/C
                         clock pessimism              0.577    39.099    
                         clock uncertainty           -0.098    39.002    
    SLICE_X5Y49          FDCE (Setup_fdce_C_CE)      -0.408    38.594    X2/clk_count_reg[0][0]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                 29.900    

Slack (MET) :             29.985ns  (required time - arrival time)
  Source:                 X1/en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[0][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 1.457ns (15.467%)  route 7.963ns (84.533%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         1.633    -0.879    X1/clk_out
    SLICE_X4Y40          FDRE                                         r  X1/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  X1/en_reg[1]/Q
                         net (fo=106, routed)         3.217     2.795    X1/s_en[1]
    SLICE_X7Y50          LUT5 (Prop_lut5_I4_O)        0.150     2.945 r  X1/clk_count[0][0]_i_6/O
                         net (fo=1, routed)           0.942     3.887    X1/clk_count[0][0]_i_6_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.326     4.213 r  X1/clk_count[0][0]_i_3/O
                         net (fo=1, routed)           0.861     5.074    X1/clk_count[0][0]_i_3_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     5.198 r  X1/clk_count[0][0]_i_2/O
                         net (fo=13, routed)          0.861     6.059    X1/X2/clk_count[0]__1[0]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.124     6.183 f  X1/clk_count[0][7]_i_7/O
                         net (fo=5, routed)           0.841     7.023    X1/clk_count[0][7]_i_7_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124     7.147 r  X1/clk_count[0][7]_i_3/O
                         net (fo=1, routed)           0.579     7.726    X1/clk_count[0][7]_i_3_n_0
    SLICE_X4Y53          LUT5 (Prop_lut5_I3_O)        0.153     7.879 r  X1/clk_count[0][7]_i_1/O
                         net (fo=8, routed)           0.662     8.541    X2/E[0]
    SLICE_X6Y50          FDCE                                         r  X2/clk_count_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         1.508    38.512    X2/clk_out
    SLICE_X6Y50          FDCE                                         r  X2/clk_count_reg[0][1]/C
                         clock pessimism              0.484    38.996    
                         clock uncertainty           -0.098    38.898    
    SLICE_X6Y50          FDCE (Setup_fdce_C_CE)      -0.372    38.526    X2/clk_count_reg[0][1]
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                 29.985    

Slack (MET) :             29.985ns  (required time - arrival time)
  Source:                 X1/en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[0][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 1.457ns (15.467%)  route 7.963ns (84.533%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         1.633    -0.879    X1/clk_out
    SLICE_X4Y40          FDRE                                         r  X1/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  X1/en_reg[1]/Q
                         net (fo=106, routed)         3.217     2.795    X1/s_en[1]
    SLICE_X7Y50          LUT5 (Prop_lut5_I4_O)        0.150     2.945 r  X1/clk_count[0][0]_i_6/O
                         net (fo=1, routed)           0.942     3.887    X1/clk_count[0][0]_i_6_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.326     4.213 r  X1/clk_count[0][0]_i_3/O
                         net (fo=1, routed)           0.861     5.074    X1/clk_count[0][0]_i_3_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     5.198 r  X1/clk_count[0][0]_i_2/O
                         net (fo=13, routed)          0.861     6.059    X1/X2/clk_count[0]__1[0]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.124     6.183 f  X1/clk_count[0][7]_i_7/O
                         net (fo=5, routed)           0.841     7.023    X1/clk_count[0][7]_i_7_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124     7.147 r  X1/clk_count[0][7]_i_3/O
                         net (fo=1, routed)           0.579     7.726    X1/clk_count[0][7]_i_3_n_0
    SLICE_X4Y53          LUT5 (Prop_lut5_I3_O)        0.153     7.879 r  X1/clk_count[0][7]_i_1/O
                         net (fo=8, routed)           0.662     8.541    X2/E[0]
    SLICE_X6Y50          FDCE                                         r  X2/clk_count_reg[0][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         1.508    38.512    X2/clk_out
    SLICE_X6Y50          FDCE                                         r  X2/clk_count_reg[0][7]/C
                         clock pessimism              0.484    38.996    
                         clock uncertainty           -0.098    38.898    
    SLICE_X6Y50          FDCE (Setup_fdce_C_CE)      -0.372    38.526    X2/clk_count_reg[0][7]
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                 29.985    

Slack (MET) :             30.058ns  (required time - arrival time)
  Source:                 X1/en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.841ns  (logic 1.428ns (14.511%)  route 8.413ns (85.489%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         1.633    -0.879    X1/clk_out
    SLICE_X4Y40          FDRE                                         r  X1/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  X1/en_reg[1]/Q
                         net (fo=106, routed)         3.217     2.795    X1/s_en[1]
    SLICE_X7Y50          LUT5 (Prop_lut5_I4_O)        0.150     2.945 f  X1/clk_count[0][0]_i_6/O
                         net (fo=1, routed)           0.942     3.887    X1/clk_count[0][0]_i_6_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.326     4.213 f  X1/clk_count[0][0]_i_3/O
                         net (fo=1, routed)           0.861     5.074    X1/clk_count[0][0]_i_3_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     5.198 f  X1/clk_count[0][0]_i_2/O
                         net (fo=13, routed)          0.861     6.059    X1/X2/clk_count[0]__1[0]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.124     6.183 r  X1/clk_count[0][7]_i_7/O
                         net (fo=5, routed)           0.842     7.024    X1/clk_count[0][7]_i_7_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I4_O)        0.124     7.148 r  X1/clk_count[0][7]_i_4/O
                         net (fo=64, routed)          1.690     8.838    X1/clk_count[0][7]_i_4_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I0_O)        0.124     8.962 r  X1/clk_count[0][6]_i_1/O
                         net (fo=1, routed)           0.000     8.962    X2/D[6]
    SLICE_X0Y49          FDCE                                         r  X2/clk_count_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         1.520    38.525    X2/clk_out
    SLICE_X0Y49          FDCE                                         r  X2/clk_count_reg[0][6]/C
                         clock pessimism              0.564    39.088    
                         clock uncertainty           -0.098    38.991    
    SLICE_X0Y49          FDCE (Setup_fdce_C_D)        0.029    39.020    X2/clk_count_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.020    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                 30.058    

Slack (MET) :             30.137ns  (required time - arrival time)
  Source:                 X1/en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[0][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.269ns  (logic 1.457ns (15.719%)  route 7.812ns (84.281%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         1.633    -0.879    X1/clk_out
    SLICE_X4Y40          FDRE                                         r  X1/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  X1/en_reg[1]/Q
                         net (fo=106, routed)         3.217     2.795    X1/s_en[1]
    SLICE_X7Y50          LUT5 (Prop_lut5_I4_O)        0.150     2.945 r  X1/clk_count[0][0]_i_6/O
                         net (fo=1, routed)           0.942     3.887    X1/clk_count[0][0]_i_6_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.326     4.213 r  X1/clk_count[0][0]_i_3/O
                         net (fo=1, routed)           0.861     5.074    X1/clk_count[0][0]_i_3_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     5.198 r  X1/clk_count[0][0]_i_2/O
                         net (fo=13, routed)          0.861     6.059    X1/X2/clk_count[0]__1[0]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.124     6.183 f  X1/clk_count[0][7]_i_7/O
                         net (fo=5, routed)           0.841     7.023    X1/clk_count[0][7]_i_7_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124     7.147 r  X1/clk_count[0][7]_i_3/O
                         net (fo=1, routed)           0.579     7.726    X1/clk_count[0][7]_i_3_n_0
    SLICE_X4Y53          LUT5 (Prop_lut5_I3_O)        0.153     7.879 r  X1/clk_count[0][7]_i_1/O
                         net (fo=8, routed)           0.512     8.391    X2/E[0]
    SLICE_X2Y53          FDCE                                         r  X2/clk_count_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         1.509    38.513    X2/clk_out
    SLICE_X2Y53          FDCE                                         r  X2/clk_count_reg[0][4]/C
                         clock pessimism              0.484    38.997    
                         clock uncertainty           -0.098    38.899    
    SLICE_X2Y53          FDCE (Setup_fdce_C_CE)      -0.372    38.527    X2/clk_count_reg[0][4]
  -------------------------------------------------------------------
                         required time                         38.527    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 30.137    

Slack (MET) :             30.166ns  (required time - arrival time)
  Source:                 X1/en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[7][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 1.428ns (14.811%)  route 8.213ns (85.189%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         1.633    -0.879    X1/clk_out
    SLICE_X4Y40          FDRE                                         r  X1/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  X1/en_reg[1]/Q
                         net (fo=106, routed)         3.217     2.795    X1/s_en[1]
    SLICE_X7Y50          LUT5 (Prop_lut5_I4_O)        0.150     2.945 f  X1/clk_count[0][0]_i_6/O
                         net (fo=1, routed)           0.942     3.887    X1/clk_count[0][0]_i_6_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.326     4.213 f  X1/clk_count[0][0]_i_3/O
                         net (fo=1, routed)           0.861     5.074    X1/clk_count[0][0]_i_3_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     5.198 f  X1/clk_count[0][0]_i_2/O
                         net (fo=13, routed)          0.861     6.059    X1/X2/clk_count[0]__1[0]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.124     6.183 r  X1/clk_count[0][7]_i_7/O
                         net (fo=5, routed)           0.842     7.024    X1/clk_count[0][7]_i_7_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I4_O)        0.124     7.148 r  X1/clk_count[0][7]_i_4/O
                         net (fo=64, routed)          1.490     8.639    X1/clk_count[0][7]_i_4_n_0
    SLICE_X4Y54          LUT6 (Prop_lut6_I0_O)        0.124     8.763 r  X1/clk_count[7][4]_i_1/O
                         net (fo=1, routed)           0.000     8.763    X2/clk_count_reg[7][7]_2[4]
    SLICE_X4Y54          FDCE                                         r  X2/clk_count_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         1.507    38.511    X2/clk_out
    SLICE_X4Y54          FDCE                                         r  X2/clk_count_reg[7][4]/C
                         clock pessimism              0.484    38.995    
                         clock uncertainty           -0.098    38.897    
    SLICE_X4Y54          FDCE (Setup_fdce_C_D)        0.031    38.928    X2/clk_count_reg[7][4]
  -------------------------------------------------------------------
                         required time                         38.928    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                 30.166    

Slack (MET) :             30.166ns  (required time - arrival time)
  Source:                 X1/en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[7][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.638ns  (logic 1.428ns (14.816%)  route 8.210ns (85.184%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         1.633    -0.879    X1/clk_out
    SLICE_X4Y40          FDRE                                         r  X1/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  X1/en_reg[1]/Q
                         net (fo=106, routed)         3.217     2.795    X1/s_en[1]
    SLICE_X7Y50          LUT5 (Prop_lut5_I4_O)        0.150     2.945 f  X1/clk_count[0][0]_i_6/O
                         net (fo=1, routed)           0.942     3.887    X1/clk_count[0][0]_i_6_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.326     4.213 f  X1/clk_count[0][0]_i_3/O
                         net (fo=1, routed)           0.861     5.074    X1/clk_count[0][0]_i_3_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     5.198 f  X1/clk_count[0][0]_i_2/O
                         net (fo=13, routed)          0.861     6.059    X1/X2/clk_count[0]__1[0]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.124     6.183 r  X1/clk_count[0][7]_i_7/O
                         net (fo=5, routed)           0.842     7.024    X1/clk_count[0][7]_i_7_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I4_O)        0.124     7.148 r  X1/clk_count[0][7]_i_4/O
                         net (fo=64, routed)          1.487     8.636    X1/clk_count[0][7]_i_4_n_0
    SLICE_X4Y54          LUT6 (Prop_lut6_I0_O)        0.124     8.760 r  X1/clk_count[7][2]_i_1/O
                         net (fo=1, routed)           0.000     8.760    X2/clk_count_reg[7][7]_2[2]
    SLICE_X4Y54          FDCE                                         r  X2/clk_count_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         1.507    38.511    X2/clk_out
    SLICE_X4Y54          FDCE                                         r  X2/clk_count_reg[7][2]/C
                         clock pessimism              0.484    38.995    
                         clock uncertainty           -0.098    38.897    
    SLICE_X4Y54          FDCE (Setup_fdce_C_D)        0.029    38.926    X2/clk_count_reg[7][2]
  -------------------------------------------------------------------
                         required time                         38.926    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                 30.166    

Slack (MET) :             30.245ns  (required time - arrival time)
  Source:                 X1/en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[0][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 1.457ns (15.969%)  route 7.667ns (84.031%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         1.633    -0.879    X1/clk_out
    SLICE_X4Y40          FDRE                                         r  X1/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.423 f  X1/en_reg[1]/Q
                         net (fo=106, routed)         3.217     2.795    X1/s_en[1]
    SLICE_X7Y50          LUT5 (Prop_lut5_I4_O)        0.150     2.945 r  X1/clk_count[0][0]_i_6/O
                         net (fo=1, routed)           0.942     3.887    X1/clk_count[0][0]_i_6_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.326     4.213 r  X1/clk_count[0][0]_i_3/O
                         net (fo=1, routed)           0.861     5.074    X1/clk_count[0][0]_i_3_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     5.198 r  X1/clk_count[0][0]_i_2/O
                         net (fo=13, routed)          0.861     6.059    X1/X2/clk_count[0]__1[0]
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.124     6.183 f  X1/clk_count[0][7]_i_7/O
                         net (fo=5, routed)           0.841     7.023    X1/clk_count[0][7]_i_7_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124     7.147 r  X1/clk_count[0][7]_i_3/O
                         net (fo=1, routed)           0.579     7.726    X1/clk_count[0][7]_i_3_n_0
    SLICE_X4Y53          LUT5 (Prop_lut5_I3_O)        0.153     7.879 r  X1/clk_count[0][7]_i_1/O
                         net (fo=8, routed)           0.367     8.245    X2/E[0]
    SLICE_X4Y52          FDCE                                         r  X2/clk_count_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         1.508    38.512    X2/clk_out
    SLICE_X4Y52          FDCE                                         r  X2/clk_count_reg[0][5]/C
                         clock pessimism              0.484    38.996    
                         clock uncertainty           -0.098    38.898    
    SLICE_X4Y52          FDCE (Setup_fdce_C_CE)      -0.408    38.490    X2/clk_count_reg[0][5]
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                 30.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[3][x][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[3][x][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         0.564    -0.617    X1/clk_out
    SLICE_X11Y38         FDRE                                         r  X1/spr_data_temp_reg[3][x][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  X1/spr_data_temp_reg[3][x][9]/Q
                         net (fo=1, routed)           0.052    -0.424    X1/spr_data_temp_reg[3][x][9]
    SLICE_X10Y38         FDRE                                         r  X1/spr_data_reg[3][x][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         0.834    -0.856    X1/clk_out
    SLICE_X10Y38         FDRE                                         r  X1/spr_data_reg[3][x][9]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X10Y38         FDRE (Hold_fdre_C_D)         0.076    -0.528    X1/spr_data_reg[3][x][9]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[7][x][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[7][x][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         0.565    -0.616    X1/clk_out
    SLICE_X11Y40         FDRE                                         r  X1/spr_data_temp_reg[7][x][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  X1/spr_data_temp_reg[7][x][7]/Q
                         net (fo=1, routed)           0.087    -0.388    X1/spr_data_temp_reg[7][x][7]
    SLICE_X10Y40         FDRE                                         r  X1/spr_data_reg[7][x][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         0.835    -0.855    X1/clk_out
    SLICE_X10Y40         FDRE                                         r  X1/spr_data_reg[7][x][7]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X10Y40         FDRE (Hold_fdre_C_D)         0.085    -0.518    X1/spr_data_reg[7][x][7]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/s_data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.810%)  route 0.080ns (30.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         0.559    -0.622    S1/clk_out
    SLICE_X13Y31         FDCE                                         r  S1/s_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  S1/s_data_out_reg[2]/Q
                         net (fo=3, routed)           0.080    -0.401    S0/Q[1]
    SLICE_X12Y31         LUT5 (Prop_lut5_I4_O)        0.045    -0.356 r  S0/s_data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    S1/D[1]
    SLICE_X12Y31         FDCE                                         r  S1/s_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         0.827    -0.863    S1/clk_out
    SLICE_X12Y31         FDCE                                         r  S1/s_data_out_reg[1]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X12Y31         FDCE (Hold_fdce_C_D)         0.120    -0.489    S1/s_data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[7][y][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[7][y][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         0.583    -0.598    X1/clk_out
    SLICE_X7Y28          FDRE                                         r  X1/spr_data_temp_reg[7][y][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  X1/spr_data_temp_reg[7][y][5]/Q
                         net (fo=1, routed)           0.091    -0.366    X1/spr_data_temp_reg[7][y][5]
    SLICE_X6Y28          FDRE                                         r  X1/spr_data_reg[7][y][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         0.852    -0.838    X1/clk_out
    SLICE_X6Y28          FDRE                                         r  X1/spr_data_reg[7][y][5]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.085    -0.500    X1/spr_data_reg[7][y][5]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[2][x][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[2][x][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.646%)  route 0.117ns (45.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         0.564    -0.617    X1/clk_out
    SLICE_X9Y38          FDRE                                         r  X1/spr_data_temp_reg[2][x][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  X1/spr_data_temp_reg[2][x][3]/Q
                         net (fo=1, routed)           0.117    -0.359    X1/spr_data_temp_reg[2][x][3]
    SLICE_X10Y38         FDRE                                         r  X1/spr_data_reg[2][x][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         0.834    -0.856    X1/clk_out
    SLICE_X10Y38         FDRE                                         r  X1/spr_data_reg[2][x][3]/C
                         clock pessimism              0.274    -0.581    
    SLICE_X10Y38         FDRE (Hold_fdre_C_D)         0.075    -0.506    X1/spr_data_reg[2][x][3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[1][x][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[1][x][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         0.561    -0.620    X1/clk_out
    SLICE_X13Y33         FDRE                                         r  X1/spr_data_temp_reg[1][x][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  X1/spr_data_temp_reg[1][x][2]/Q
                         net (fo=1, routed)           0.102    -0.377    X1/spr_data_temp_reg[1][x][2]
    SLICE_X14Y33         FDRE                                         r  X1/spr_data_reg[1][x][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         0.829    -0.861    X1/clk_out
    SLICE_X14Y33         FDRE                                         r  X1/spr_data_reg[1][x][2]/C
                         clock pessimism              0.254    -0.606    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.075    -0.531    X1/spr_data_reg[1][x][2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[6][y][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[6][y][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         0.586    -0.595    X1/clk_out
    SLICE_X3Y29          FDRE                                         r  X1/spr_data_temp_reg[6][y][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  X1/spr_data_temp_reg[6][y][5]/Q
                         net (fo=1, routed)           0.117    -0.338    X1/spr_data_temp_reg[6][y][5]
    SLICE_X4Y29          FDRE                                         r  X1/spr_data_reg[6][y][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         0.853    -0.837    X1/clk_out
    SLICE_X4Y29          FDRE                                         r  X1/spr_data_reg[6][y][5]/C
                         clock pessimism              0.274    -0.562    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.070    -0.492    X1/spr_data_reg[6][y][5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[1][en]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[1][en]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         0.589    -0.592    X1/clk_out
    SLICE_X4Y35          FDRE                                         r  X1/spr_data_temp_reg[1][en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  X1/spr_data_temp_reg[1][en]/Q
                         net (fo=1, routed)           0.103    -0.349    X1/spr_data_temp_reg[1][en_n_0_]
    SLICE_X7Y36          FDRE                                         r  X1/spr_data_reg[1][en]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         0.859    -0.831    X1/clk_out
    SLICE_X7Y36          FDRE                                         r  X1/spr_data_reg[1][en]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.070    -0.507    X1/spr_data_reg[1][en]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[3][x][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[3][x][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         0.561    -0.620    X1/clk_out
    SLICE_X9Y33          FDRE                                         r  X1/spr_data_temp_reg[3][x][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  X1/spr_data_temp_reg[3][x][2]/Q
                         net (fo=1, routed)           0.113    -0.366    X1/spr_data_temp_reg[3][x][2]
    SLICE_X10Y33         FDRE                                         r  X1/spr_data_reg[3][x][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         0.829    -0.861    X1/clk_out
    SLICE_X10Y33         FDRE                                         r  X1/spr_data_reg[3][x][2]/C
                         clock pessimism              0.274    -0.586    
    SLICE_X10Y33         FDRE (Hold_fdre_C_D)         0.059    -0.527    X1/spr_data_reg[3][x][2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[3][y][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[3][y][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.137%)  route 0.110ns (43.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         0.556    -0.625    X1/clk_out
    SLICE_X9Y27          FDRE                                         r  X1/spr_data_temp_reg[3][y][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  X1/spr_data_temp_reg[3][y][4]/Q
                         net (fo=1, routed)           0.110    -0.374    X1/spr_data_temp_reg[3][y][4]
    SLICE_X8Y26          FDRE                                         r  X1/spr_data_reg[3][y][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
                         net (fo=484, routed)         0.821    -0.869    X1/clk_out
    SLICE_X8Y26          FDRE                                         r  X1/spr_data_reg[3][y][4]/C
                         clock pessimism              0.254    -0.614    
    SLICE_X8Y26          FDRE (Hold_fdre_C_D)         0.075    -0.539    X1/spr_data_reg[3][y][4]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_vga
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { X0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    X0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y35      S0/D1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y29     S0/D2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y30     S0/D3_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X12Y30     S1/s_data_out_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y31     S1/sck_prev_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y28     S1/spi_confirm_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y28      X1/spr_data_reg[2][y][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y29      X1/spr_data_reg[2][y][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      X3/pixel_ycoord_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      X3/pixel_ycoord_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y27     X1/spr_data_temp_reg[5][y][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      X3/pixel_ycoord_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      X3/pixel_ycoord_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y34      X3/pixel_ycoord_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      X3/rgb_out_reg[9]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27     X1/spr_data_reg[5][y][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      X3/vcount_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y34      X1/countreset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y35      S0/D1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y29     S0/D2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y30     S0/D3_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y30     S1/s_data_out_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y31     S1/sck_prev_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y31     S1/sck_prev_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y28     S1/spi_confirm_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y28      X1/spr_data_reg[2][y][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y28      X1/spr_data_reg[2][y][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y29      X1/spr_data_reg[2][y][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga
  To Clock:  clkfbout_clk_vga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { X0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    X0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBOUT



