library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity DisplayController is
    Port (
        DispVal : in  std_logic_vector(3 downto 0);
        anode   : out std_logic_vector(3 downto 0);
        segOut  : out std_logic_vector(7 downto 0)
    );
end DisplayController;

architecture Behavioral of DisplayController is
begin
    -- Simple 7-segment decoder
    process(DispVal)
    begin
        anode <= "1110";  -- display on first digit
        case DispVal is
            when "0000" => segOut <= "11000000"; -- 0
            when "0001" => segOut <= "11111001"; -- 1
            when "0010" => segOut <= "10100100"; -- 2
            when "0011" => segOut <= "10110000"; -- 3
            when "0100" => segOut <= "10011001"; -- 4
            when "0101" => segOut <= "10010010"; -- 5
            when "0110" => segOut <= "10000010"; -- 6
            when "0111" => segOut <= "11111000"; -- 7
            when "1000" => segOut <= "10000000"; -- 8
            when "1001" => segOut <= "10010000"; -- 9
            when others => segOut <= "11111111";
        end case;
    end process;
end Behavioral;
