C28SOI_PM_CONTROL_LR_ASYNC_CPR_pmb_wrapper.v
C28SOI_PM_CONTROL_LR_ASYNC_master_controller.v
C28SOI_PM_CONTROL_LR_ASYNC_pmb_wrapper.v
C28SOI_PM_CONTROL_LR_ASYNC.v
controllers/C28SOI_PM_CONTROL_LR_ASYNC_promip_controller_if.v
controllers/C28SOI_PM_CONTROL_LR_ASYNC_promip_ctrl_gen.v
controllers/promip_apb_if/C28SOI_PM_CONTROL_LR_ASYNC_promip_apb_if.v
controllers/promip_jtag_if/C28SOI_PM_CONTROL_LR_ASYNC_bypass_reg.v
controllers/promip_jtag_if/C28SOI_PM_CONTROL_LR_ASYNC_idcode_register.v
controllers/promip_jtag_if/C28SOI_PM_CONTROL_LR_ASYNC_jtag_interface.v
controllers/promip_jtag_if/C28SOI_PM_CONTROL_LR_ASYNC_promip_jtag_if.v
CPR/C28SOI_PM_LOGIC_CPR_LR_GATE_TOP.v
CPR/C28SOI_PM_LOGIC_CPR_LR_P16_TOP.v
CPR/C28SOI_PM_LOGIC_CPR_LR_RCM5_GATE_TOP.v
CPR/rc_ring_netlist/C28SOI_PM_LOGICCPR_SOFTRC_LR_P0.v
promip_registers/C28SOI_PM_CONTROL_LR_ASYNC_promip_register_if.v
promip_registers/C28SOI_PM_CONTROL_LR_ASYNC_tdc_ctrl_reg.v
promip_registers/C28SOI_PM_CONTROL_LR_ASYNC_tdc_ctrl_sens_reg.v
promip_registers/C28SOI_PM_CONTROL_LR_ASYNC_tdc_stat_reg.v
promip_sensor_if/C28SOI_PM_CONTROL_LR_ASYNC_promip_sensor_if.v
tech_cells/C28SOI_PM_CONTROL_LR_ASYNC_clock_gating_cell.v
tech_cells/C28SOI_PM_CONTROL_LR_ASYNC_mux2v1ninv_clock.v
tech_cells/C28SOI_PM_CONTROL_LR_ASYNC_mux2v1ninv_reset.v
tech_cells/C28SOI_PM_CONTROL_LR_ASYNC_promip_divider2.v
tech_cells/C28SOI_PM_CONTROL_LR_ASYNC_synchroniser.v
tech_cells/C28SOI_PM_CONTROL_LR_ASYNC_xor.v
