Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jul  3 20:05:58 2018
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file example_ibert_7series_gtp_0_control_sets_placed.rpt
| Design       : example_ibert_7series_gtp_0
| Device       : xc7a100t
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   360 |
| Unused register locations in slices containing registers |   519 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2593 |          639 |
| No           | No                    | Yes                    |             159 |           57 |
| No           | Yes                   | No                     |            1492 |          340 |
| Yes          | No                    | No                     |            5096 |         1511 |
| Yes          | No                    | Yes                    |             157 |           34 |
| Yes          | Yes                   | No                     |            1048 |          296 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                           |                                                                                        Enable Signal                                                                                       |                                                                                      Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                      |                1 |              1 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                      |                1 |              1 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                           |                1 |              1 |
|  u_ibert_core/inst/bscan_inst/UPDATE                             |                                                                                                                                                                                            | u_ibert_core/inst/U_ICON/U_CMD/AR[0]                                                                                                                                                      |                1 |              1 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                             |                1 |              1 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                      |                1 |              1 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                      |                1 |              1 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_91    |                1 |              2 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/in0                                                                                                    |                1 |              2 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/in0                                                                                                    |                1 |              2 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_91    |                1 |              2 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/in0                                                                                                    |                1 |              2 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                             |                2 |              2 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_91 |                1 |              2 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/in0                                                                                                    |                1 |              2 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                   |                                                                                                                                                                                           |                1 |              3 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_91 |                1 |              3 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[7]                                                                                                                                              |                                                                                                                                                                                           |                1 |              3 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[7]                                                                                                                                              | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                             |                1 |              3 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                |                2 |              4 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                            |                1 |              4 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__12_n_91                                                                                                |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__10_n_91                                                                                                |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__6_n_91                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__5_n_91                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__0_n_91                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                        |                                                                                                                                                                                           |                3 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/reg_do_inferred__0/reg_do[15]_i_1_n_91                                                                                 |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK_FREQ_COUNTER/testclk_div40_8                                                                                                                     |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40_9                                                                                                                    |                1 |              4 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[2]                                                                                                                                              |                                                                                                                                                                                           |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1_n_91                                                                                                     |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__13_n_91                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__1_n_91                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40_11                                                                                                                   |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK_FREQ_COUNTER/testclk_div40_2                                                                                                                     |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                                       |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK_FREQ_COUNTER/testclk_div40_6                                                                                                                     |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40_7                                                                                                                    |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40_3                                                                                                                    |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK_FREQ_COUNTER/testclk_div40_10                                                                                                                    |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                                      |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__8_n_91                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_91                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__2_n_91                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_91                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_91                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_91                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/FSM_sequential_rh_state[3]_i_1__2_n_91                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/mgt_reset_i                                                                                                                                      |                2 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                                      |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                                       |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__7_n_91                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__11_n_91                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/FSM_sequential_rh_state[3]_i_1__1_n_91                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/mgt_reset_i                                                                                                                                      |                2 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__4_n_91                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/FSM_sequential_rh_state[3]_i_1__0_n_91                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/mgt_reset_i                                                                                                                                      |                2 |              4 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/FSM_sequential_rh_state[3]_i_1_n_91                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/mgt_reset_i                                                                                                                                      |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK_FREQ_COUNTER/testclk_div40_0                                                                                                                     |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40_1                                                                                                                    |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__9_n_91                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__3_n_91                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__14_n_91                                                                                                |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40_5                                                                                                                    |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK_FREQ_COUNTER/testclk_div40_4                                                                                                                     |                1 |              4 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r_reg[0][0]                                                                                                              | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                             |                2 |              5 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask_reg[0][0]                                                                                                    | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                             |                2 |              5 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                             |                1 |              5 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r_reg[0][0]                                                                                                              | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                             |                1 |              5 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                             |                2 |              6 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                            | u_ibert_core/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                      |                1 |              6 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[13]_i_1__2_n_91                                                                                               |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/sel                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/err_rst_cnt[5]_i_1_n_91                                                                                                                          |                2 |              6 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[5]_i_1_n_91                                                                                                                   |                                                                                                                                                                                           |                1 |              6 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[13]_i_1__0_n_91                                                                                               |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_2__3_n_91                                                                     | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_1__1_n_91                                                                    |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/sel                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/err_rst_cnt[5]_i_1_n_91                                                                                                                          |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_2__5_n_91                                                                     | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_1__2_n_91                                                                    |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/sel                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/err_rst_cnt[5]_i_1_n_91                                                                                                                          |                2 |              6 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[13]_i_1_n_91                                                                                                  |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_2__1_n_91                                                                     | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_1__0_n_91                                                                    |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/sel                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/err_rst_cnt[5]_i_1_n_91                                                                                                                          |                1 |              6 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[1]                                                                                                                                              |                                                                                                                                                                                           |                1 |              6 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[13]_i_1__1_n_91                                                                                               |                1 |              6 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r_reg[0][0]                                                                                                              | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                             |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_2_n_91                                                                        | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_1_n_91                                                                       |                1 |              6 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/reg_do[13]_i_1__3_n_91                                                                                                 |                1 |              7 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_1__5_n_91                                                           |                                                                                                                                                                                           |                2 |              7 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                        |                                                                                                                                                                                           |                2 |              7 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                            | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[0]                                                                                                                                             |                2 |              7 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                              |                2 |              7 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_1__26_n_91                                                          |                                                                                                                                                                                           |                2 |              7 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_1__19_n_91                                                          |                                                                                                                                                                                           |                2 |              7 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[3]                                                                                                                                              |                                                                                                                                                                                           |                2 |              7 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_1__12_n_91                                                          |                                                                                                                                                                                           |                2 |              7 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2                                                                                                                 |                2 |              8 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                  | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                             |                2 |              8 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_reg[3][0]   | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                             |                1 |              8 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2                                                                                                                 |                3 |              8 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2                                                                                                                 |                2 |              8 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                            | u_ibert_core/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                     |                1 |              8 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2                                                                                                                 |                2 |              8 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[9]                                                                                                                          |                3 |              9 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[3]                                                                                                                          |                3 |              9 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[0]                                                                                                                          |                2 |              9 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[12]                                                                                                                         |                3 |              9 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[6]                                                                                                                          |                3 |              9 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/U_ICON/U_CMD/iTARGET[15]_i_1_n_91                                                                                                                                        | u_ibert_core/inst/U_ICON/U_CMD/AR[0]                                                                                                                                                      |                3 |             10 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                            |                                                                                                                                                                                           |                6 |             11 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                  | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                         |                2 |             12 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                    | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                      |                3 |             12 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2__3_n_91                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__1_n_91                                                                 |                3 |             14 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2_n_91                                                                     | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1_n_91                                                                    |                4 |             14 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2__1_n_91                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__0_n_91                                                                 |                3 |             14 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2__5_n_91                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__2_n_91                                                                 |                3 |             14 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_1__8_n_91                                                        |                                                                                                                                                                                           |                5 |             15 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_1__3_n_91                                                        |                                                                                                                                                                                           |                4 |             15 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_1__13_n_91                                                       |                                                                                                                                                                                           |                4 |             15 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_1__18_n_91                                                       |                                                                                                                                                                                           |                5 |             15 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_19                                                                                                    |                                                                                                                                                                                           |                6 |             16 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                             |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_12                                                                                                    |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                             | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                |                5 |             16 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                  | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                |                3 |             16 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                  |                                                                                                                                                                                           |                2 |             16 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0] |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_18                                                                                                    |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_23                                                                                                    |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_7                                                                                                     |                                                                                                                                                                                           |                6 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_91                                                                                              | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                                      |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_91                                                                                               | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                                       |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_0                                                                                                     |                                                                                                                                                                                           |               10 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_24                                                                                                    |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__6_n_91                                                                                              | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40_3                                                                                                                    |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__5_n_91                                                                                               | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK_FREQ_COUNTER/testclk_div40_2                                                                                                                     |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_10                                                                                                    |                                                                                                                                                                                           |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_9                                                                                                     |                                                                                                                                                                                           |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__10_n_91                                                                                             | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40_7                                                                                                                    |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__9_n_91                                                                                               | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK_FREQ_COUNTER/testclk_div40_6                                                                                                                     |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_20                                                                                                    |                                                                                                                                                                                           |                8 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_11                                                                                                    |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__14_n_91                                                                                             | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40_11                                                                                                                   |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__13_n_91                                                                                              | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK_FREQ_COUNTER/testclk_div40_10                                                                                                                    |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_13                                                                                                    |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_4                                                                                                     |                                                                                                                                                                                           |                8 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[15]                                                                                                      |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__12_n_91                                                                                              |                                                                                                                                                                                           |                7 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__12_n_91                                                                                             | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40_9                                                                                                                    |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__11_n_91                                                                                              | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK_FREQ_COUNTER/testclk_div40_8                                                                                                                     |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__14_n_91                                                                                              |                                                                                                                                                                                           |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__13_n_91                                                                                               |                                                                                                                                                                                           |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1                                                                                                |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__11_n_91                                                                                               |                                                                                                                                                                                           |                7 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_91                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                                       |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_91                                                                                              | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                                      |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1                                                                                                |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__4_n_91                                                                                              | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40_1                                                                                                                    |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__3_n_91                                                                                               | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK_FREQ_COUNTER/testclk_div40_0                                                                                                                     |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1                                                                                                |                                                                                                                                                                                           |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__8_n_91                                                                                              | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40_5                                                                                                                    |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__7_n_91                                                                                               | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK_FREQ_COUNTER/testclk_div40_4                                                                                                                     |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1                                                                                                |                                                                                                                                                                                           |                5 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                             |                3 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[6]                                                                                                                 |               11 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                    |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__2_n_91                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__1_n_91                                                                                                |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__0_n_91                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[6]                                                                                                                 |                9 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__4_n_91                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                    |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__6_n_91                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__5_n_91                                                                                                |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/regSlaveDo_reg[15]                                                                                                     |                6 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[6]                                                                                                                 |               10 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__9_n_91                                                                                                |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__8_n_91                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                    |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__10_n_91                                                                                              |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_16                                                                                                    |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/Q[6]                                                                                                                 |                8 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__12_n_91                                                                                              |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__14_n_91                                                                                              |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__13_n_91                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                    |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                  |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                             |                                                                                                                                                                                           |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_15                                                                                                    |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_19                                                                                                    |                                                                                                                                                                                           |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_13                                                                                                    |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_4                                                                                                     |                                                                                                                                                                                           |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_17                                                                                                    |                                                                                                                                                                                           |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_6                                                                                                     |                                                                                                                                                                                           |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_3                                                                                                     |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_24                                                                                                    |                                                                                                                                                                                           |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_5                                                                                                     |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_1                                                                                                     |                                                                                                                                                                                           |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_18                                                                                                    |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_9                                                                                                     |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_10                                                                                                    |                                                                                                                                                                                           |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_22                                                                                                    |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_12                                                                                                    |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_8                                                                                                     |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_0                                                                                                     |                                                                                                                                                                                           |                9 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_14                                                                                                    |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_11                                                                                                    |                                                                                                                                                                                           |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_21                                                                                                    |                                                                                                                                                                                           |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_2                                                                                                     |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_23                                                                                                    |                                                                                                                                                                                           |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_20                                                                                                    |                                                                                                                                                                                           |               11 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_7                                                                                                     |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[15]                                                                                                      |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1_n_91                                                                                                   |                                                                                                                                                                                           |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__2_n_91                                                                                               |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__1_n_91                                                                                                |                                                                                                                                                                                           |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__0_n_91                                                                                               |                                                                                                                                                                                           |               11 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                             |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                             |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_11                                                                                                    |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_12                                                                                                    |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_14                                                                                                    |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_15                                                                                                    |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_1                                                                                                     |                                                                                                                                                                                           |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_10                                                                                                    |                                                                                                                                                                                           |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_13                                                                                                    |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_0                                                                                                     |                                                                                                                                                                                           |                9 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_4                                                                                                     |                                                                                                                                                                                           |                8 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_2                                                                                                     |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_16                                                                                                    |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_17                                                                                                    |                                                                                                                                                                                           |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_6                                                                                                     |                                                                                                                                                                                           |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_22                                                                                                    |                                                                                                                                                                                           |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_24                                                                                                    |                                                                                                                                                                                           |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[15]                                                                                                      |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_20                                                                                                    |                                                                                                                                                                                           |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_21                                                                                                    |                                                                                                                                                                                           |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_19                                                                                                    |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_23                                                                                                    |                                                                                                                                                                                           |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_9                                                                                                     |                                                                                                                                                                                           |                8 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_18                                                                                                    |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_3                                                                                                     |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_5                                                                                                     |                                                                                                                                                                                           |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_8                                                                                                     |                                                                                                                                                                                           |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_7                                                                                                     |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__4_n_91                                                                                               |                                                                                                                                                                                           |                9 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__3_n_91                                                                                                |                                                                                                                                                                                           |                9 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__6_n_91                                                                                               |                                                                                                                                                                                           |                8 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__5_n_91                                                                                                |                                                                                                                                                                                           |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_1                                                                                                       |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_3                                                                                                       |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/reg_test0                                                                                                               |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]                                                                                                         |                                                                                                                                                                                           |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_0                                                                                                       |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_2                                                                                                       |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_21                                                                                                    |                                                                                                                                                                                           |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_24                                                                                                    |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_1                                                                                                     |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_23                                                                                                    |                                                                                                                                                                                           |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_22                                                                                                    |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_5                                                                                                     |                                                                                                                                                                                           |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_9                                                                                                     |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_19                                                                                                    |                                                                                                                                                                                           |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_7                                                                                                     |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_8                                                                                                     |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_20                                                                                                    |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_13                                                                                                    |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_10                                                                                                    |                                                                                                                                                                                           |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_0                                                                                                     |                                                                                                                                                                                           |                8 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_3                                                                                                     |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_17                                                                                                    |                                                                                                                                                                                           |                8 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_12                                                                                                    |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_4                                                                                                     |                                                                                                                                                                                           |                9 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_11                                                                                                    |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_15                                                                                                    |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_16                                                                                                    |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_18                                                                                                    |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_2                                                                                                     |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_6                                                                                                     |                                                                                                                                                                                           |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_14                                                                                                    |                                                                                                                                                                                           |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[15]                                                                                                      |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__9_n_91                                                                                                |                                                                                                                                                                                           |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__8_n_91                                                                                               |                                                                                                                                                                                           |               10 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__7_n_91                                                                                                |                                                                                                                                                                                           |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/FREQ_CNT_O[15]_i_1__10_n_91                                                                                              |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                             |                                                                                                                                                                                           |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_14                                                                                                    |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_16                                                                                                    |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_15                                                                                                    |                                                                                                                                                                                           |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_17                                                                                                    |                                                                                                                                                                                           |                8 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_1                                                                                                     |                                                                                                                                                                                           |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_22                                                                                                    |                                                                                                                                                                                           |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_3                                                                                                     |                                                                                                                                                                                           |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_6                                                                                                     |                                                                                                                                                                                           |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_21                                                                                                    |                                                                                                                                                                                           |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_5                                                                                                     |                                                                                                                                                                                           |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_8                                                                                                     |                                                                                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/xsdb_reg_reg[0]_2                                                                                                     |                                                                                                                                                                                           |                5 |             16 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                         |                3 |             17 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                        | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                             |                5 |             17 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                             |                5 |             17 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[5]                                                                                                                                              | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                             |                3 |             18 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_91                                                                                                                  | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                             |                3 |             18 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                      |                4 |             18 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_2_n_91                                                                     | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1_n_91                                                                    |                4 |             22 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_2__1_n_91                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91                                                                 |                4 |             22 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_2__3_n_91                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1__1_n_91                                                                 |                4 |             22 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_2__5_n_91                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1__2_n_91                                                                 |                4 |             22 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__6_n_91                                                        |                                                                                                                                                                                           |                7 |             23 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__4_n_91                                                        |                                                                                                                                                                                           |                7 |             23 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91                                                        |                                                                                                                                                                                           |                6 |             23 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__2_n_91                                                        |                                                                                                                                                                                           |                7 |             23 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                  |                                                                                                                                                                                           |                3 |             24 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                    |                                                                                                                                                                                           |                3 |             24 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                             |               15 |             24 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[4]                                                                                                                                              | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                             |                4 |             28 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_91                                                                                                                  | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                             |                4 |             28 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_2_n_91                                                                     | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_1_n_91                                                                    |                4 |             30 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_2__1_n_91                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_1__0_n_91                                                                 |                5 |             30 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_2__3_n_91                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_1__1_n_91                                                                 |                4 |             30 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_2__5_n_91                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2_n_91                                                                 |                4 |             30 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/all_one_or_zero                                                                                                 |                5 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2_n_91                                                        |                                                                                                                                                                                           |                9 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1_n_91                                                           |                                                                                                                                                                                           |               10 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__1_n_91                                                        |                                                                                                                                                                                           |                8 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__0_n_91                                                        |                                                                                                                                                                                           |                9 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/all_one_or_zero                                                                                                 |                5 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/all_one_or_zero                                                                                                 |                6 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/all_one_or_zero                                                                                                 |                5 |             31 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                  |                                                                                                                                                                                           |               26 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                      |               18 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                  |                                                                                                                                                                                           |               22 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                  |                                                                                                                                                                                           |               25 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                      |               16 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                      |               14 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                      |               24 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                      |               14 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                  |                                                                                                                                                                                           |               11 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                      |               13 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                      |               16 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                      |               21 |             48 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                      |               18 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                      |               16 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                      |               18 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                      |               17 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                      |               18 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                      |               18 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                      |               18 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                      |               22 |             96 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/E[0]                                                                                                                    |                                                                                                                                                                                           |               28 |            128 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                            |                                                                                                                                                                                           |               62 |            277 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                            |                                                                                                                                                                                           |               62 |            277 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                            |                                                                                                                                                                                           |               65 |            277 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                            |                                                                                                                                                                                           |               64 |            277 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                            |                                                                                                                                                                                           |              106 |            472 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/den                                                                                                                   |                                                                                                                                                                                           |              153 |            560 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/den                                                                                                                   |                                                                                                                                                                                           |              164 |            560 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/den                                                                                                                   |                                                                                                                                                                                           |              156 |            560 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/den                                                                                                                   |                                                                                                                                                                                           |              155 |            560 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                            |                                                                                                                                                                                           |              282 |           1066 |
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     7 |
| 2      |                     8 |
| 3      |                     4 |
| 4      |                    47 |
| 5      |                     4 |
| 6      |                    17 |
| 7      |                     9 |
| 8      |                     7 |
| 9      |                     5 |
| 10     |                     1 |
| 11     |                     1 |
| 12     |                     2 |
| 14     |                     4 |
| 15     |                     4 |
| 16+    |                   240 |
+--------+-----------------------+


