\hypertarget{stm32g474xx_8h_source}{}\doxysection{stm32g474xx.\+h}
\label{stm32g474xx_8h_source}\index{Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h@{Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h}}
\mbox{\hyperlink{stm32g474xx_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{33 \textcolor{preprocessor}{\#ifndef \_\_STM32G474xx\_H}}
\DoxyCodeLine{34 \textcolor{preprocessor}{\#define \_\_STM32G474xx\_H}}
\DoxyCodeLine{35 }
\DoxyCodeLine{36 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{37  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{38 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_cplusplus */}\textcolor{preprocessor}{}}
\DoxyCodeLine{39 }
\DoxyCodeLine{47 \textcolor{preprocessor}{\#define \_\_CM4\_REV                 0x0001U  }}
\DoxyCodeLine{48 \textcolor{preprocessor}{\#define \_\_MPU\_PRESENT             1U       }}
\DoxyCodeLine{49 \textcolor{preprocessor}{\#define \_\_NVIC\_PRIO\_BITS          4U       }}
\DoxyCodeLine{50 \textcolor{preprocessor}{\#define \_\_Vendor\_SysTickConfig    0U       }}
\DoxyCodeLine{51 \textcolor{preprocessor}{\#define \_\_FPU\_PRESENT             1U       }}
\DoxyCodeLine{65 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{66 \{}
\DoxyCodeLine{67 \textcolor{comment}{/******  Cortex-\/M4 Processor Exceptions Numbers *********************************************************************************/}}
\DoxyCodeLine{68   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{NonMaskableInt\_IRQn}}         = -\/14,    }
\DoxyCodeLine{69   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{HardFault\_IRQn}}              = -\/13,    }
\DoxyCodeLine{70   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{MemoryManagement\_IRQn}}       = -\/12,    }
\DoxyCodeLine{71   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{BusFault\_IRQn}}               = -\/11,    }
\DoxyCodeLine{72   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{UsageFault\_IRQn}}             = -\/10,    }
\DoxyCodeLine{73   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\_IRQn}}                 = -\/5,     }
\DoxyCodeLine{74   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{DebugMonitor\_IRQn}}           = -\/4,     }
\DoxyCodeLine{75   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{PendSV\_IRQn}}                 = -\/2,     }
\DoxyCodeLine{76   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}                = -\/1,     }
\DoxyCodeLine{77 \textcolor{comment}{/******  STM32 specific Interrupt Numbers ***************************************************************************************/}}
\DoxyCodeLine{78   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\_IRQn}}                   = 0,      }
\DoxyCodeLine{79   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b}{PVD\_PVM\_IRQn}}                = 1,      }
\DoxyCodeLine{80   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1b2d04af9cc6d4671d89b04ca905caf9}{RTC\_TAMP\_LSECSS\_IRQn}}        = 2,      }
\DoxyCodeLine{81   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\_WKUP\_IRQn}}               = 3,      }
\DoxyCodeLine{82   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\_IRQn}}                  = 4,      }
\DoxyCodeLine{83   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\_IRQn}}                    = 5,      }
\DoxyCodeLine{84   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\_IRQn}}                  = 6,      }
\DoxyCodeLine{85   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\_IRQn}}                  = 7,      }
\DoxyCodeLine{86   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\_IRQn}}                  = 8,      }
\DoxyCodeLine{87   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\_IRQn}}                  = 9,      }
\DoxyCodeLine{88   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\_IRQn}}                  = 10,     }
\DoxyCodeLine{89   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\_Channel1\_IRQn}}          = 11,     }
\DoxyCodeLine{90   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\_Channel2\_IRQn}}          = 12,     }
\DoxyCodeLine{91   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\_Channel3\_IRQn}}          = 13,     }
\DoxyCodeLine{92   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\_Channel4\_IRQn}}          = 14,     }
\DoxyCodeLine{93   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\_Channel5\_IRQn}}          = 15,     }
\DoxyCodeLine{94   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\_Channel6\_IRQn}}          = 16,     }
\DoxyCodeLine{95   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\_Channel7\_IRQn}}          = 17,     }
\DoxyCodeLine{96   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a}{ADC1\_2\_IRQn}}                 = 18,     }
\DoxyCodeLine{97   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76}{USB\_HP\_IRQn}}                 = 19,     }
\DoxyCodeLine{98   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec}{USB\_LP\_IRQn}}                 = 20,     }
\DoxyCodeLine{99   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3e202b560a588551c0b02f4b2577d256}{FDCAN1\_IT0\_IRQn}}             = 21,     }
\DoxyCodeLine{100   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af599297929c1aa264aaa7fcb9fbb71f4}{FDCAN1\_IT1\_IRQn}}             = 22,     }
\DoxyCodeLine{101   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\_5\_IRQn}}                = 23,     }
\DoxyCodeLine{102   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e}{TIM1\_BRK\_TIM15\_IRQn}}         = 24,     }
\DoxyCodeLine{103   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646}{TIM1\_UP\_TIM16\_IRQn}}          = 25,     }
\DoxyCodeLine{104   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c}{TIM1\_TRG\_COM\_TIM17\_IRQn}}     = 26,     }
\DoxyCodeLine{105   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\_CC\_IRQn}}                = 27,     }
\DoxyCodeLine{106   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\_IRQn}}                   = 28,     }
\DoxyCodeLine{107   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\_IRQn}}                   = 29,     }
\DoxyCodeLine{108   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\_IRQn}}                   = 30,     }
\DoxyCodeLine{109   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2C1\_EV\_IRQn}}                = 31,     }
\DoxyCodeLine{110   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2C1\_ER\_IRQn}}                = 32,     }
\DoxyCodeLine{111   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2C2\_EV\_IRQn}}                = 33,     }
\DoxyCodeLine{112   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2C2\_ER\_IRQn}}                = 34,     }
\DoxyCodeLine{113   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\_IRQn}}                   = 35,     }
\DoxyCodeLine{114   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\_IRQn}}                   = 36,     }
\DoxyCodeLine{115   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\_IRQn}}                 = 37,     }
\DoxyCodeLine{116   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\_IRQn}}                 = 38,     }
\DoxyCodeLine{117   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\_IRQn}}                 = 39,     }
\DoxyCodeLine{118   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\_10\_IRQn}}              = 40,     }
\DoxyCodeLine{119   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\_Alarm\_IRQn}}              = 41,     }
\DoxyCodeLine{120   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357}{USBWakeUp\_IRQn}}              = 42,     }
\DoxyCodeLine{121   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a}{TIM8\_BRK\_IRQn}}               = 43,     }
\DoxyCodeLine{122   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9}{TIM8\_UP\_IRQn}}                = 44,     }
\DoxyCodeLine{123   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb}{TIM8\_TRG\_COM\_IRQn}}           = 45,     }
\DoxyCodeLine{124   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f}{TIM8\_CC\_IRQn}}                = 46,     }
\DoxyCodeLine{125   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16}{ADC3\_IRQn}}                   = 47,     }
\DoxyCodeLine{126   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b}{FMC\_IRQn}}                    = 48,     }
\DoxyCodeLine{127   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6}{LPTIM1\_IRQn}}                 = 49,     }
\DoxyCodeLine{128   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\_IRQn}}                   = 50,     }
\DoxyCodeLine{129   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\_IRQn}}                   = 51,     }
\DoxyCodeLine{130   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\_IRQn}}                  = 52,     }
\DoxyCodeLine{131   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\_IRQn}}                  = 53,     }
\DoxyCodeLine{132   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\_DAC\_IRQn}}               = 54,     }
\DoxyCodeLine{133   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade18f0342d8d9ddb9ae2d1032a16a155}{TIM7\_DAC\_IRQn}}               = 55,     }
\DoxyCodeLine{134   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\_Channel1\_IRQn}}          = 56,     }
\DoxyCodeLine{135   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\_Channel2\_IRQn}}          = 57,     }
\DoxyCodeLine{136   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\_Channel3\_IRQn}}          = 58,     }
\DoxyCodeLine{137   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0}{DMA2\_Channel4\_IRQn}}          = 59,     }
\DoxyCodeLine{138   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a}{DMA2\_Channel5\_IRQn}}          = 60,     }
\DoxyCodeLine{139   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a29a04dd95a3e2171d4617f62c483ac10}{ADC4\_IRQn}}                   = 61,     }
\DoxyCodeLine{140   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8ca4b8add78bb6ddb1726e150854ced1}{ADC5\_IRQn}}                   = 62,     }
\DoxyCodeLine{141   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2a9eb102f825dbbb737f4332dda46140}{UCPD1\_IRQn}}                  = 63,     }
\DoxyCodeLine{142   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c2b634ac34db4d43de6f33e35c6ee7}{COMP1\_2\_3\_IRQn}}              = 64,     }
\DoxyCodeLine{143   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af4526f84656f8c4ed6d47b8dc068a07b}{COMP4\_5\_6\_IRQn}}              = 65,     }
\DoxyCodeLine{144   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8accfc1158681f63122ae21428eed0b198}{COMP7\_IRQn}}                  = 66,     }
\DoxyCodeLine{145   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1b978110864579ba10f940b7df51cccc}{HRTIM1\_Master\_IRQn}}          = 67,     }
\DoxyCodeLine{146   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a973dd47d56931829ab3a6df0cca6f5fd}{HRTIM1\_TIMA\_IRQn}}            = 68,     }
\DoxyCodeLine{147   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a12f4da1d5067b86e3133a6cf9d060817}{HRTIM1\_TIMB\_IRQn}}            = 69,     }
\DoxyCodeLine{148   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abcbb84b9bea44c27220e07bd6bf77c1f}{HRTIM1\_TIMC\_IRQn}}            = 70,     }
\DoxyCodeLine{149   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abb075f2d3fd2249f11f598cfb06e34dd}{HRTIM1\_TIMD\_IRQn}}            = 71,     }
\DoxyCodeLine{150   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aee9cb26353d0038254be1d089df2be0e}{HRTIM1\_TIME\_IRQn}}            = 72,     }
\DoxyCodeLine{151   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4aa636e8851d8aff81131064af5c3519}{HRTIM1\_FLT\_IRQn}}             = 73,     }
\DoxyCodeLine{152   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1fb79409a5ed1c0c3bb16ac4ccd2132c}{HRTIM1\_TIMF\_IRQn}}            = 74,     }
\DoxyCodeLine{153   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a010fb52157ca5ccfb53c978700ba9695}{CRS\_IRQn}}                    = 75,     }
\DoxyCodeLine{154   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da}{SAI1\_IRQn}}                   = 76,     }
\DoxyCodeLine{155   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a712f9f070e28fed6edf2960f6a190bc3}{TIM20\_BRK\_IRQn}}              = 77,     }
\DoxyCodeLine{156   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aee261b0c14a6c9d8a2d4fb18ee36fc46}{TIM20\_UP\_IRQn}}               = 78,     }
\DoxyCodeLine{157   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae03fe038909b316f97b5f08b16820a27}{TIM20\_TRG\_COM\_IRQn}}          = 79,     }
\DoxyCodeLine{158   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa87b34bde53728c6769a4f531a2ff61d}{TIM20\_CC\_IRQn}}               = 80,     }
\DoxyCodeLine{159   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{FPU\_IRQn}}                    = 81,     }
\DoxyCodeLine{160   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad201bfb31bf1026b0e560a371ac46219}{I2C4\_EV\_IRQn}}                = 82,     }
\DoxyCodeLine{161   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6c79340696571c920cc8b1c8edc92f4a}{I2C4\_ER\_IRQn}}                = 83,     }
\DoxyCodeLine{162   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1}{SPI4\_IRQn}}                   = 84,     }
\DoxyCodeLine{163   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a56eb0b5d9b0218deed2744f02504618f}{FDCAN2\_IT0\_IRQn}}             = 86,     }
\DoxyCodeLine{164   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aff78eb89fc6e6c88ad59121e48e4b9c9}{FDCAN2\_IT1\_IRQn}}             = 87,     }
\DoxyCodeLine{165   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae95e6945b3198f71e2b7f90d1f39bd26}{FDCAN3\_IT0\_IRQn}}             = 88,     }
\DoxyCodeLine{166   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a07435da3141d3ef7dcd1f8e8ab37c07d}{FDCAN3\_IT1\_IRQn}}             = 89,     }
\DoxyCodeLine{167   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{RNG\_IRQn}}                    = 90,     }
\DoxyCodeLine{168   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a}{LPUART1\_IRQn}}                = 91,     }
\DoxyCodeLine{169   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{I2C3\_EV\_IRQn}}                = 92,     }
\DoxyCodeLine{170   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{I2C3\_ER\_IRQn}}                = 93,     }
\DoxyCodeLine{171   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aaf36f4867b838cb3f4748744cac7a1af}{DMAMUX\_OVR\_IRQn}}             = 94,     }
\DoxyCodeLine{172   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e}{QUADSPI\_IRQn}}                = 95,     }
\DoxyCodeLine{173   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d6d47f5af6613b845ca2c266c451b28}{DMA1\_Channel8\_IRQn}}          = 96,     }
\DoxyCodeLine{174   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92}{DMA2\_Channel6\_IRQn}}          = 97,     }
\DoxyCodeLine{175   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a449eef63e2428ac9a226c5c5e30e56a7}{DMA2\_Channel7\_IRQn}}          = 98,     }
\DoxyCodeLine{176   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a030a2341985f970499c841f57effb5ee}{DMA2\_Channel8\_IRQn}}          = 99,     }
\DoxyCodeLine{177   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af9ce7d8677783e267d4c599903e925e4}{CORDIC\_IRQn}}                 = 100,    }
\DoxyCodeLine{178   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a017836a26cf6fb68132aa3fc7a6bbcf4}{FMAC\_IRQn}}                   = 101     }
\DoxyCodeLine{179 \} \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}};}
\DoxyCodeLine{180 }
\DoxyCodeLine{185 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{core__cm4_8h}{core\_cm4.h}}"{}}             \textcolor{comment}{/* Cortex-\/M4 processor and core peripherals */}}
\DoxyCodeLine{186 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{system__stm32g4xx_8h}{system\_stm32g4xx.h}}"{}}}
\DoxyCodeLine{187 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{188 }
\DoxyCodeLine{197 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{198 \{}
\DoxyCodeLine{199   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}};          }
\DoxyCodeLine{200   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}};          }
\DoxyCodeLine{201   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}};           }
\DoxyCodeLine{202   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}};         }
\DoxyCodeLine{203   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}};        }
\DoxyCodeLine{204   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{SMPR1}};        }
\DoxyCodeLine{205   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a9e68fe36c4c8fbbac294b5496ccf7130}{SMPR2}};        }
\DoxyCodeLine{206        uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a54d49ecc780f3fd305613ecf4f817f80}{RESERVED1}};    }
\DoxyCodeLine{207   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a052b985734ae89cc566b5eebcbccb790}{TR1}};          }
\DoxyCodeLine{208   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_af12d65ad51bd7bd8218b247a89e3c1b8}{TR2}};          }
\DoxyCodeLine{209   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_aae8c3abfca538d1846ee561af9ef9f22}{TR3}};          }
\DoxyCodeLine{210        uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a30aca300e6a05f1afa16406770c0dd52}{RESERVED2}};    }
\DoxyCodeLine{211   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{SQR1}};         }
\DoxyCodeLine{212   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a6b6e55e6c667042e5a46a76518b73d5a}{SQR2}};         }
\DoxyCodeLine{213   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a51dbdba74c4d3559157392109af68fc6}{SQR3}};         }
\DoxyCodeLine{214   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ab66c9816c1ca151a6ec728ec55655264}{SQR4}};         }
\DoxyCodeLine{215   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}};           }
\DoxyCodeLine{216        uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ad4ffd02fea1594fdd917132e217e466a}{RESERVED3}};    }
\DoxyCodeLine{217        uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a09db4799beea24a29003049cd0c37c0f}{RESERVED4}};    }
\DoxyCodeLine{218   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}};         }
\DoxyCodeLine{219        uint32\_t RESERVED5[4]; }
\DoxyCodeLine{220   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}};         }
\DoxyCodeLine{221   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ae446fdae782b6dd059e348fc877681a6}{OFR2}};         }
\DoxyCodeLine{222   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a23083f97baee16e0002366547c8cb5ea}{OFR3}};         }
\DoxyCodeLine{223   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a232fcdf46374a9c267c2a6533a777fac}{OFR4}};         }
\DoxyCodeLine{224        uint32\_t RESERVED6[4]; }
\DoxyCodeLine{225   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{JDR1}};         }
\DoxyCodeLine{226   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a898b87cab4f099bcca981cc4c9318b51}{JDR2}};         }
\DoxyCodeLine{227   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a40999cd0a255ef62b2340e2726695063}{JDR3}};         }
\DoxyCodeLine{228   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_abae6e9d688b16ef350878998f5e21c0b}{JDR4}};         }
\DoxyCodeLine{229        uint32\_t RESERVED7[4]; }
\DoxyCodeLine{230   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a02a34c693903ef6ac7326ed02582fdcf}{AWD2CR}};       }
\DoxyCodeLine{231   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a3be9b42a9cf52d1b6776c2cfa439592f}{AWD3CR}};       }
\DoxyCodeLine{232        uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a0ba5631f55ff82a9a375d4b0e6b63467}{RESERVED8}};    }
\DoxyCodeLine{233        uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a35454801a099515a661b1fee41e4736b}{RESERVED9}};    }
\DoxyCodeLine{234   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a6c97f0e1681230af109fddac27de9271}{DIFSEL}};       }
\DoxyCodeLine{235   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a685111833b5ed05fa8199fcac1f404b6}{CALFACT}};      }
\DoxyCodeLine{236        uint32\_t RESERVED10[2];}
\DoxyCodeLine{237   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a64296dd1cdc6f2cd4bc807d79979f0b7}{GCOMP}};        }
\DoxyCodeLine{238 \} \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}};}
\DoxyCodeLine{239 }
\DoxyCodeLine{240 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{241 \{}
\DoxyCodeLine{242   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}};          }
\DoxyCodeLine{243   uint32\_t      \mbox{\hyperlink{struct_a_d_c___common___type_def_ab5c1bdc4e0e9d66c211ff742104d9da3}{RESERVED1}};    }
\DoxyCodeLine{244   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}};          }
\DoxyCodeLine{245   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_a6f7399bf70f677ef5de46a3038f414e1}{CDR}};          }
\DoxyCodeLine{246 \} \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}};}
\DoxyCodeLine{247 }
\DoxyCodeLine{252 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{253 \{}
\DoxyCodeLine{254   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ac6cd9a2f83d747130d137d6374f4f042}{CREL}};         }
\DoxyCodeLine{255   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_abe9d455f734fda875bcd466fe235e5e4}{ENDN}};         }
\DoxyCodeLine{256        uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a27aadc37b78ce9949bb5d3881971c8c3}{RESERVED1}};    }
\DoxyCodeLine{257   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ae39c6168dd1b16e3373b53933a4f24b4}{DBTP}};         }
\DoxyCodeLine{258   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a221802e63d742c338e91b8077aacd421}{TEST}};         }
\DoxyCodeLine{259   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a998975de089bad3f6d820ffed2c148af}{RWD}};          }
\DoxyCodeLine{260   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a52cdc2ea561e6195e42f131707140184}{CCCR}};         }
\DoxyCodeLine{261   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6fb859d1f16239065a6efcbab7f3d8a4}{NBTP}};         }
\DoxyCodeLine{262   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a59152fa59730dfbdc504805e14ab0c79}{TSCC}};         }
\DoxyCodeLine{263   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a9e278c7376a84664eb660097e57868f0}{TSCV}};         }
\DoxyCodeLine{264   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_afab33bd6bf87946be6d026df9fb73ef0}{TOCC}};         }
\DoxyCodeLine{265   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a85fa95cb37c099b1e118aa20c705cdc3}{TOCV}};         }
\DoxyCodeLine{266        uint32\_t RESERVED2[4]; }
\DoxyCodeLine{267   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a70b9d4714ab131e61f919cef149f8124}{ECR}};          }
\DoxyCodeLine{268   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ac875095053b5d818673784ac306b55fa}{PSR}};          }
\DoxyCodeLine{269   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_abd91ca3e99ae54229398bc8f9b8947ae}{TDCR}};         }
\DoxyCodeLine{270        uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a21b134defce162636b34622d4dc010ef}{RESERVED3}};    }
\DoxyCodeLine{271   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a087eb0616e14f4330a0d4cb4e0c7083f}{IR}};           }
\DoxyCodeLine{272   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7bdb5ede002ecbb541fef1cd6e8f7012}{IE}};           }
\DoxyCodeLine{273   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a782e3e505755274c1981f0831cdf78d2}{ILS}};          }
\DoxyCodeLine{274   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a53110f56fb1a5b93f18940fac9369173}{ILE}};          }
\DoxyCodeLine{275        uint32\_t RESERVED4[8]; }
\DoxyCodeLine{276   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ae986f9e59d452c7472786519d615de39}{RXGFC}};        }
\DoxyCodeLine{277   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ac451b6b4afbdfb2e112ca4268272daeb}{XIDAM}};        }
\DoxyCodeLine{278   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6d681359356edd5684bf7f65e190f23b}{HPMS}};         }
\DoxyCodeLine{279        uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7377100772be4f7293597a90a6c8f43b}{RESERVED5}};    }
\DoxyCodeLine{280   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a0c51f1d9e17f5ba34d0ef7d9dca22af3}{RXF0S}};        }
\DoxyCodeLine{281   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a4c67f73b76779be22e8d20c288d7ea74}{RXF0A}};        }
\DoxyCodeLine{282   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a77d6226de6828ae4c4bd6af528052def}{RXF1S}};        }
\DoxyCodeLine{283   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6ce0534c5b649f248f22fcefb5e9dc1c}{RXF1A}};        }
\DoxyCodeLine{284        uint32\_t RESERVED6[8]; }
\DoxyCodeLine{285   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a29786b69bf1d6519144883e697aa1be3}{TXBC}};         }
\DoxyCodeLine{286   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a1d4f3707770a7b2a27d61578fd3f06ae}{TXFQS}};        }
\DoxyCodeLine{287   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a588021967f1e25565a7cef7aec0d75c4}{TXBRP}};        }
\DoxyCodeLine{288   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a34b5d802b558e451e4fe71da26ea1d3c}{TXBAR}};        }
\DoxyCodeLine{289   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aa1bd2b0ce1862018f7d4735c562db844}{TXBCR}};        }
\DoxyCodeLine{290   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a2d82ba31a847db02fefd1288029fe024}{TXBTO}};        }
\DoxyCodeLine{291   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aec8b978b9c7e76429375e59f069e8d27}{TXBCF}};        }
\DoxyCodeLine{292   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7a96da4d1bce45e602d28b5dbfe40b4f}{TXBTIE}};       }
\DoxyCodeLine{293   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_acca93ac5db3164043e9c412eb819f6e7}{TXBCIE}};       }
\DoxyCodeLine{294   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a8445a3b2ed50d35bbb8859c10127f5be}{TXEFS}};        }
\DoxyCodeLine{295   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a546d35b0f4d6504df920da7c32852915}{TXEFA}};        }
\DoxyCodeLine{296 \} \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def}{FDCAN\_GlobalTypeDef}};}
\DoxyCodeLine{297 }
\DoxyCodeLine{302 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{303 \{}
\DoxyCodeLine{304   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___config___type_def_a387af92c05682a93bb9893d0e71b3928}{CKDIV}};        }
\DoxyCodeLine{305 \} \mbox{\hyperlink{struct_f_d_c_a_n___config___type_def}{FDCAN\_Config\_TypeDef}};}
\DoxyCodeLine{306 }
\DoxyCodeLine{311 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{312 \{}
\DoxyCodeLine{313   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_o_m_p___type_def_ab894a4f70da24aa3c39b2c9a3790cbf8}{CSR}};         }
\DoxyCodeLine{314 \} \mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\_TypeDef}};}
\DoxyCodeLine{315 }
\DoxyCodeLine{320 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{321 \{}
\DoxyCodeLine{322   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_a50cb22870dbb9001241cec694994e5ef}{DR}};          }
\DoxyCodeLine{323   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_a9a70f5f2fbebcdd774297de50c6e52bd}{IDR}};         }
\DoxyCodeLine{324   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_af33fa5c173e1c102e6d0242fe60e569f}{CR}};          }
\DoxyCodeLine{325   uint32\_t      \mbox{\hyperlink{struct_c_r_c___type_def_a345cc3865484c3453afbcef579e01f95}{RESERVED0}};   }
\DoxyCodeLine{326   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_a13639f272f5093e184d726ed5a8945a3}{INIT}};        }
\DoxyCodeLine{327   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_a0a6a8675609cee77ff162e575cfc74e8}{POL}};         }
\DoxyCodeLine{328 \} \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\_TypeDef}};}
\DoxyCodeLine{329 }
\DoxyCodeLine{333 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{334 \{}
\DoxyCodeLine{335   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_s___type_def_a8f1000451ee16f2da1ba6cc3411dd36a}{CR}};          }
\DoxyCodeLine{336   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_s___type_def_ad51dab454cab135414e565504d776a30}{CFGR}};        }
\DoxyCodeLine{337   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_s___type_def_a20a87b708e338746006cdaa103116293}{ISR}};         }
\DoxyCodeLine{338   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_s___type_def_a7caf1bbdc605d9bbd79577470c2f531b}{ICR}};         }
\DoxyCodeLine{339 \} \mbox{\hyperlink{struct_c_r_s___type_def}{CRS\_TypeDef}};}
\DoxyCodeLine{340 }
\DoxyCodeLine{345 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{346 \{}
\DoxyCodeLine{347   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a394324f0b573837ca15a87127b2a37ea}{CR}};          }
\DoxyCodeLine{348   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a4ccb66068a1ebee1179574dda20206b6}{SWTRIGR}};     }
\DoxyCodeLine{349   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_afbfd2855cdb81939b4efc58e08aaf3e5}{DHR12R1}};     }
\DoxyCodeLine{350   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a5eb63912e39085e3e13d64bdb0cf38bd}{DHR12L1}};     }
\DoxyCodeLine{351   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a3a382d341fb608a04390bacb8c00b0f0}{DHR8R1}};      }
\DoxyCodeLine{352   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_ab1f777540c487c26bf27e6fa37a644cc}{DHR12R2}};     }
\DoxyCodeLine{353   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a9f612b6b3e065e810e5a2fb254d6a40b}{DHR12L2}};     }
\DoxyCodeLine{354   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a3b096b71656f8fb32cd18b4c8b1d2334}{DHR8R2}};      }
\DoxyCodeLine{355   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_affa5cc9fe0cc9eb594d703bdc9d9abd9}{DHR12RD}};     }
\DoxyCodeLine{356   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_aea4d055e3697999b44cdcf2702d79d40}{DHR12LD}};     }
\DoxyCodeLine{357   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a03f8d95bbf0ce3a53cb79506d5bf995a}{DHR8RD}};      }
\DoxyCodeLine{358   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a50b4f0b0d2a376f729c8d7acf47864c3}{DOR1}};        }
\DoxyCodeLine{359   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a1bde8391647d6422b39ab5ba4f13848b}{DOR2}};        }
\DoxyCodeLine{360   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a1d3fd83d6ed8b2d90b471db4509b0e70}{SR}};          }
\DoxyCodeLine{361   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a9394949a84c836614c6010809e8fe52f}{CCR}};         }
\DoxyCodeLine{362   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a43da320382d2256a2d3f13c70fa1f356}{MCR}};         }
\DoxyCodeLine{363   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_ab0a6020e38c6ea1bf6c23311cd24b1ea}{SHSR1}};       }
\DoxyCodeLine{364   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a7d16719e4c287e32872eb5fec7bed27c}{SHSR2}};       }
\DoxyCodeLine{365   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a7c409f086ada3e148621979f7a0267ac}{SHHR}};        }
\DoxyCodeLine{366   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_ad2cd6f3c7ab07ff01b38155f94830c06}{SHRR}};        }
\DoxyCodeLine{367   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RESERVED[2];}
\DoxyCodeLine{368   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_ac03d24bc4e3e52bb27f2ca610742c7b4}{STR1}};        }
\DoxyCodeLine{369   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_aafc8c9e7f4ac0af02452d24e9758f9b5}{STR2}};        }
\DoxyCodeLine{370   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a93501c3daf884d40863dd511e22d2523}{STMODR}};      }
\DoxyCodeLine{371 \} \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}};}
\DoxyCodeLine{372 }
\DoxyCodeLine{377 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{378 \{}
\DoxyCodeLine{379   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a0cc3561c124d06bb57dfa855e43ed99f}{IDCODE}};      }
\DoxyCodeLine{380   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a15981828f2b915d38570cf6684e99a53}{CR}};          }
\DoxyCodeLine{381   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a89cab8f054945171c2294b6388b322d3}{APB1FZR1}};    }
\DoxyCodeLine{382   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a0ae12b32b2bc1d8d6213d8683b8203fa}{APB1FZR2}};    }
\DoxyCodeLine{383   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a011f892d86367dbe786964b14bc515a6}{APB2FZ}};      }
\DoxyCodeLine{384 \} \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\_TypeDef}};}
\DoxyCodeLine{385 }
\DoxyCodeLine{390 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{391 \{}
\DoxyCodeLine{392   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___channel___type_def_aa4938d438293f76ff6d9a262715c23eb}{CCR}};         }
\DoxyCodeLine{393   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___channel___type_def_af1c675e412fb96e38b6b4630b88c5676}{CNDTR}};       }
\DoxyCodeLine{394   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___channel___type_def_a8ce1c9c2742eaaa0e97ddbb3a06154cc}{CPAR}};        }
\DoxyCodeLine{395   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___channel___type_def_a7a9886b5f9e0edaf5ced3d1870b33ad7}{CMAR}};        }
\DoxyCodeLine{396 \} \mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}};}
\DoxyCodeLine{397 }
\DoxyCodeLine{398 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{399 \{}
\DoxyCodeLine{400   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}};         }
\DoxyCodeLine{401   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}};        }
\DoxyCodeLine{402 \} \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}};}
\DoxyCodeLine{403 }
\DoxyCodeLine{408 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{409 \{}
\DoxyCodeLine{410   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t   \mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def_ac780e241416beffb638e61756049fffc}{CCR}};       }
\DoxyCodeLine{411 \}\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\_Channel\_TypeDef}};}
\DoxyCodeLine{412 }
\DoxyCodeLine{413 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{414 \{}
\DoxyCodeLine{415   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t   \mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_a2b806557d4176378c888423e1d4bdecc}{CSR}};      }
\DoxyCodeLine{416   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t   \mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_acafeb4de92a6d63af5cfb33057555ee0}{CFR}};      }
\DoxyCodeLine{417 \}\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def}{DMAMUX\_ChannelStatus\_TypeDef}};}
\DoxyCodeLine{418 }
\DoxyCodeLine{419 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{420 \{}
\DoxyCodeLine{421   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t   \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def_ac264f8ae7180fa714712c34bdf7b9b9c}{RGCR}};        }
\DoxyCodeLine{422 \}\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\_RequestGen\_TypeDef}};}
\DoxyCodeLine{423 }
\DoxyCodeLine{424 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{425 \{}
\DoxyCodeLine{426   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t   \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_a6451c43c3472b5a08ef28ca7c0e776ad}{RGSR}};        }
\DoxyCodeLine{427   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t   \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_a2d08934dd7fb76d45cd0e6db6327f669}{RGCFR}};        }
\DoxyCodeLine{428 \}\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def}{DMAMUX\_RequestGenStatus\_TypeDef}};}
\DoxyCodeLine{429 }
\DoxyCodeLine{434 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{435 \{}
\DoxyCodeLine{436   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a6cf1565b24de1454ab65ed4fe87ca5aa}{IMR1}};        }
\DoxyCodeLine{437   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a44c50101751493e6620e2bc91d98d183}{EMR1}};        }
\DoxyCodeLine{438   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_af99061804746af139249d9d85b513cbb}{RTSR1}};       }
\DoxyCodeLine{439   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a3f716a769d6f26f1c31197671829026c}{FTSR1}};       }
\DoxyCodeLine{440   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_af56898c09c0706ab0b5c19348396f5dd}{SWIER1}};      }
\DoxyCodeLine{441   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a4f3ada5d312a15ad5faa8d47f7834b50}{PR1}};         }
\DoxyCodeLine{442   uint32\_t      \mbox{\hyperlink{struct_e_x_t_i___type_def_a022f7a6ab98b1cf66443e0af882122ef}{RESERVED1}};   }
\DoxyCodeLine{443   uint32\_t      \mbox{\hyperlink{struct_e_x_t_i___type_def_ae89cc25b732d7992ed136ee137ddd7d4}{RESERVED2}};   }
\DoxyCodeLine{444   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a0d6bf1df9ad8ca71ac21d19a1a9c9375}{IMR2}};        }
\DoxyCodeLine{445   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a36eec4d67b3fb7a34fe555be763e2347}{EMR2}};        }
\DoxyCodeLine{446   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a9670b69baeb2f676b54403a6fd7482dc}{RTSR2}};       }
\DoxyCodeLine{447   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a518a0f964908240ac335bf137c2097f3}{FTSR2}};       }
\DoxyCodeLine{448   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_ac537696dafad0997c5ebc4f4d21abd16}{SWIER2}};      }
\DoxyCodeLine{449   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a70a4f12449826cb6aeceed7ee6253752}{PR2}};         }
\DoxyCodeLine{450 \} \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\_TypeDef}};}
\DoxyCodeLine{451 }
\DoxyCodeLine{456 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{457 \{}
\DoxyCodeLine{458   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}{ACR}};              }
\DoxyCodeLine{459   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a17d6fcde53db4cb932b3fbfe08235b31}{PDKEYR}};           }
\DoxyCodeLine{460   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a802e9a26a89b44decd2d32d97f729dd3}{KEYR}};             }
\DoxyCodeLine{461   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}{OPTKEYR}};          }
\DoxyCodeLine{462   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}{SR}};               }
\DoxyCodeLine{463   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a7919306d0e032a855200420a57f884d7}{CR}};               }
\DoxyCodeLine{464   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a2047fe7777581ea1c15e1047ba614808}{ECCR}};             }
\DoxyCodeLine{465        uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a4d89e8d1cfbb7fbf9420d583dbf982f8}{RESERVED1}};        }
\DoxyCodeLine{466   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ac52493cbf73d2f638b0c984521f9bdd8}{OPTR}};             }
\DoxyCodeLine{467   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a5559e6adaf4d43646db1746bc64f02b2}{PCROP1SR}};         }
\DoxyCodeLine{468   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a50f569c214e5b2de1c6a99da00d45f1d}{PCROP1ER}};         }
\DoxyCodeLine{469   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a8a0d38bac123e6fb3f7e06ea3e5e4559}{WRP1AR}};           }
\DoxyCodeLine{470   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a20330dd7caa16b78a64194880b7cf199}{WRP1BR}};           }
\DoxyCodeLine{471        uint32\_t RESERVED2[4];     }
\DoxyCodeLine{472   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a0d2862dd067fc279e6c0f4e9027d1001}{PCROP2SR}};         }
\DoxyCodeLine{473   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a8dcf1b8b7d546af5c53ad1cec5accf7e}{PCROP2ER}};         }
\DoxyCodeLine{474   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_affcb3601d06737dfff1ab1e8179bb3a6}{WRP2AR}};           }
\DoxyCodeLine{475   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a45f6c92d6d1e4be6cac6651db4d5c72e}{WRP2BR}};           }
\DoxyCodeLine{476        uint32\_t RESERVED3[7];     }
\DoxyCodeLine{477   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a6717067882166c7aff545978728acaf8}{SEC1R}};            }
\DoxyCodeLine{478   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_aa99ff192a22f6de4ddee66b67971b116}{SEC2R}};            }
\DoxyCodeLine{479 \} \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\_TypeDef}};}
\DoxyCodeLine{480 }
\DoxyCodeLine{484 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{485 \{}
\DoxyCodeLine{486   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_ab627e4d4444b56ff92ea717c4f4935ef}{X1BUFCFG}};        }
\DoxyCodeLine{487   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_a25a1aceaea1cd286f8d70861e9449b84}{X2BUFCFG}};        }
\DoxyCodeLine{488   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_a5cfb4951153e279dc138fc485e8e894b}{YBUFCFG}};         }
\DoxyCodeLine{489   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_a0fc51e98084ab6e4d25776f3687b532d}{PARAM}};           }
\DoxyCodeLine{490   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_afe75a3c4c2d474f995660f69e8885075}{CR}};              }
\DoxyCodeLine{491   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_a4db0532c8e24b84f1c7501a5374a40d6}{SR}};              }
\DoxyCodeLine{492   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_adf3bcc3b2485455631fc486806eaa2f8}{WDATA}};           }
\DoxyCodeLine{493   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_a8fe14a79ed2d4e19969ecee98df7ef24}{RDATA}};           }
\DoxyCodeLine{494 \} \mbox{\hyperlink{struct_f_m_a_c___type_def}{FMAC\_TypeDef}};}
\DoxyCodeLine{495 }
\DoxyCodeLine{500 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{501 \{}
\DoxyCodeLine{502   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t BTCR[8];     }
\DoxyCodeLine{503   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank1___type_def_aa0701158a9d65df29628839619b8dc1b}{PCSCNTR}};     }
\DoxyCodeLine{504 \} \mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\_Bank1\_TypeDef}};}
\DoxyCodeLine{505 }
\DoxyCodeLine{510 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{511 \{}
\DoxyCodeLine{512   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t BWTR[7];     }
\DoxyCodeLine{513 \} \mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\_Bank1E\_TypeDef}};}
\DoxyCodeLine{514 }
\DoxyCodeLine{519 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{520 \{}
\DoxyCodeLine{521   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_ad7e74bf59532cbe667231e321bdf0de2}{PCR}};        }
\DoxyCodeLine{522   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_a43af4c901144f747741adbf1a479586a}{SR}};         }
\DoxyCodeLine{523   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_af34d82c290385286c11648a983ab3e71}{PMEM}};       }
\DoxyCodeLine{524   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_a4cca3d0ef62651cc93d4070278bb5376}{PATT}};       }
\DoxyCodeLine{525   uint32\_t      \mbox{\hyperlink{struct_f_m_c___bank3___type_def_a0d8de7951a4d20a659b4d3abe76bd78f}{RESERVED0}};  }
\DoxyCodeLine{526   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_ab6c1398fb7158f021ab78a4231c67054}{ECCR}};       }
\DoxyCodeLine{527 \} \mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\_Bank3\_TypeDef}};}
\DoxyCodeLine{528 }
\DoxyCodeLine{533 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{534 \{}
\DoxyCodeLine{535   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_ac2505d096b6b650f1647b8e0ff8b196b}{MODER}};       }
\DoxyCodeLine{536   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a910885e4d881c3a459dd11640237107f}{OTYPER}};      }
\DoxyCodeLine{537   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a0d233d720f18ae2050f9131fa6faf7c6}{OSPEEDR}};     }
\DoxyCodeLine{538   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a44ada3bfbe891e2efc1e06bda4c8014e}{PUPDR}};       }
\DoxyCodeLine{539   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}{IDR}};         }
\DoxyCodeLine{540   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}{ODR}};         }
\DoxyCodeLine{541   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_acd6f21e08912b484c030ca8b18e11cd6}{BSRR}};        }
\DoxyCodeLine{542   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}{LCKR}};        }
\DoxyCodeLine{543   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t AFR[2];      }
\DoxyCodeLine{544   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_aab918bfbfae459789db1fd0b220c7f21}{BRR}};         }
\DoxyCodeLine{545 \} \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\_TypeDef}};}
\DoxyCodeLine{546 }
\DoxyCodeLine{551 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{552 \{}
\DoxyCodeLine{553   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a91782f7b81475b0e3c3779273abd26aa}{CR1}};         }
\DoxyCodeLine{554   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a29eb47db03d5ad7e9b399f8895f1768c}{CR2}};         }
\DoxyCodeLine{555   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_ae8269169fcbdc2ecb580208d99c2f89f}{OAR1}};        }
\DoxyCodeLine{556   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a73988a218be320999c74a641b3d6e3c1}{OAR2}};        }
\DoxyCodeLine{557   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a92514ade6721d7c8e35d95c5b5810852}{TIMINGR}};     }
\DoxyCodeLine{558   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a95f1607b6254092066a3b6e35146e28a}{TIMEOUTR}};    }
\DoxyCodeLine{559   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a0f73f2b049d95841c54313f0cc949afe}{ISR}};         }
\DoxyCodeLine{560   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a790a1957ec69244915a9637f7d925cf7}{ICR}};         }
\DoxyCodeLine{561   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a64c9036c1b58778cda97efa2e8a4be97}{PECR}};        }
\DoxyCodeLine{562   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a43d30d8efd8e4606663c7cb8d2565e12}{RXDR}};        }
\DoxyCodeLine{563   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_ad243ba45c86b31cb271ccfc09c920628}{TXDR}};        }
\DoxyCodeLine{564 \} \mbox{\hyperlink{struct_i2_c___type_def}{I2C\_TypeDef}};}
\DoxyCodeLine{565 }
\DoxyCodeLine{570 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{571 \{}
\DoxyCodeLine{572   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a63089aaa5f4ad34ee2677ebcdee49cd9}{KR}};          }
\DoxyCodeLine{573   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a5f2717885ff171e686e0347af9e6b68d}{PR}};          }
\DoxyCodeLine{574   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_aa3703eaa40e447dcacc69c0827595532}{RLR}};         }
\DoxyCodeLine{575   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a9bbfbe921f2acfaf58251849bd0a511c}{SR}};          }
\DoxyCodeLine{576   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a88aff7f1de0043ecf1667bd40b8c99d1}{WINR}};        }
\DoxyCodeLine{577 \} \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}};}
\DoxyCodeLine{578 }
\DoxyCodeLine{583 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{584 \{}
\DoxyCodeLine{585   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a5b270971af377ca8387e65bb9267dd0e}{ISR}};              }
\DoxyCodeLine{586   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a09774178fdd5412dd8f4539f431b15c9}{ICR}};              }
\DoxyCodeLine{587   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a58d1ea360d85b8d4f13e4f6bba594ea7}{IER}};              }
\DoxyCodeLine{588   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a35c555cdc39e12f291f1e96bdf953ec4}{CFGR}};             }
\DoxyCodeLine{589   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_aa4900090e51a693ed07d4a90eb45ddf8}{CR}};               }
\DoxyCodeLine{590   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a0f22edd659052ecb52c692e507a8ebdc}{CMP}};              }
\DoxyCodeLine{591   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a0aa430eedacf1806e078057cd5e6970c}{ARR}};              }
\DoxyCodeLine{592   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a8c510cd4e483030373cb03eb347d65df}{CNT}};              }
\DoxyCodeLine{593   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a4aa9c39c3cecccb9a1a3aab50fb0fb45}{OR}};               }
\DoxyCodeLine{594 \} \mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\_TypeDef}};}
\DoxyCodeLine{595 }
\DoxyCodeLine{600 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{601 \{}
\DoxyCodeLine{602   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_aa3123f8a6ca8605b6687b9ee3f11e8ef}{CSR}};           }
\DoxyCodeLine{603   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RESERVED[5];   }
\DoxyCodeLine{604   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_a4cbb5efb7ec7a46e99a983569a850eb5}{TCMR}};          }
\DoxyCodeLine{605 \} \mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\_TypeDef}};}
\DoxyCodeLine{606 }
\DoxyCodeLine{611 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{612 \{}
\DoxyCodeLine{613   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a50f96f92968bc5b9b40b870531dde182}{CR1}};      }
\DoxyCodeLine{614   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a8426bae04fc4cae7425f07c50f2359ec}{CR2}};      }
\DoxyCodeLine{615   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a5b7c92606919491fb50de53447078fd4}{CR3}};      }
\DoxyCodeLine{616   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a1e953148044545201ad42b637655b739}{CR4}};      }
\DoxyCodeLine{617   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a1b6a0f927216321901e0fd96bd0d053c}{SR1}};      }
\DoxyCodeLine{618   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a10aa60ae5119b8a731191ab312d550c5}{SR2}};      }
\DoxyCodeLine{619   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a0f32696a6981f09e0720a053f122557f}{SCR}};      }
\DoxyCodeLine{620   uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_abecdc00053f0a15de5e518c7c6e0837b}{RESERVED}};      }
\DoxyCodeLine{621   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_af0fa4103c9b4c7b55f3775225a8d24f8}{PUCRA}};    }
\DoxyCodeLine{622   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_af081bc7024bf9552e2bda58b97a173c6}{PDCRA}};    }
\DoxyCodeLine{623   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a2d7fb645ff17949ed789dbc7174db6e3}{PUCRB}};    }
\DoxyCodeLine{624   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_ab58044f731913c93d65ca217415a8381}{PDCRB}};    }
\DoxyCodeLine{625   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a2a0ce64a3fb03bc80dcabb0895ed9427}{PUCRC}};    }
\DoxyCodeLine{626   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_af14719783f7be734f6a0b32c612d963f}{PDCRC}};    }
\DoxyCodeLine{627   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_ad6050b6f0e29b03dcae10cfb67f88bc1}{PUCRD}};    }
\DoxyCodeLine{628   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_af311ef0d0b914f8f43cc32c71b068ac5}{PDCRD}};    }
\DoxyCodeLine{629   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a6b30c2c88bfb37e8da29fd8154aa03fb}{PUCRE}};    }
\DoxyCodeLine{630   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_aef9b6a80407d3825234bfb183869b679}{PDCRE}};    }
\DoxyCodeLine{631   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a1860c58aa270be6b5573135d81c670b9}{PUCRF}};    }
\DoxyCodeLine{632   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a406b63ed5af6764351b83086d12a59c8}{PDCRF}};    }
\DoxyCodeLine{633   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a03a67373339c062c7033d3acd3f41160}{PUCRG}};    }
\DoxyCodeLine{634   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a7a9b449059b423cd0435b951a7e34b84}{PDCRG}};    }
\DoxyCodeLine{635   uint32\_t RESERVED1[10]; }
\DoxyCodeLine{636   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a12b134a537b538e291daf1d12712a5bd}{CR5}};      }
\DoxyCodeLine{637 \} \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\_TypeDef}};}
\DoxyCodeLine{638 }
\DoxyCodeLine{643 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{644 \{}
\DoxyCodeLine{645   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_ad6a1c5cd7b36de02e3969fb9c469beea}{CR}};          }
\DoxyCodeLine{646   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a8901a4df6a4d50b741c4544290cbee04}{DCR}};         }
\DoxyCodeLine{647   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_acbabc913eb6a81051e7a73297d1b0756}{SR}};          }
\DoxyCodeLine{648   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_ace4b7e4af14eec39dec9575d43d28d84}{FCR}};         }
\DoxyCodeLine{649   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a3993f6897eafcd53b3d9246f970da991}{DLR}};         }
\DoxyCodeLine{650   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_aa2e69474978a87b7a24b4b0e4da3c673}{CCR}};         }
\DoxyCodeLine{651   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_abf9f879cef8fff9883f1654f3cd14125}{AR}};          }
\DoxyCodeLine{652   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_af989aa29f188fdda929cd5f350ff27c5}{ABR}};         }
\DoxyCodeLine{653   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_ae38590143dc85226183510790dda3475}{DR}};          }
\DoxyCodeLine{654   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a834e5dc7b51e2ab38570f6fcc6343b16}{PSMKR}};       }
\DoxyCodeLine{655   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a380877fcd114e30bba84898c139ca540}{PSMAR}};       }
\DoxyCodeLine{656   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_a75e800640a43256743699e865edcea91}{PIR}};         }
\DoxyCodeLine{657   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def_aaa464abb172a98c828d889240bde0fc9}{LPTR}};        }
\DoxyCodeLine{658 \} \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\_TypeDef}};}
\DoxyCodeLine{659 }
\DoxyCodeLine{664 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{665 \{}
\DoxyCodeLine{666   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}{CR}};          }
\DoxyCodeLine{667   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a5aa77c68f2409fff241e949f3d6129b5}{ICSCR}};       }
\DoxyCodeLine{668   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}{CFGR}};        }
\DoxyCodeLine{669   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a2a7ccb4e23cb05a574f243f6278b7b26}{PLLCFGR}};     }
\DoxyCodeLine{670   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_a646631532167f3386763a2d10a881a04}{RESERVED0}};   }
\DoxyCodeLine{671   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_aa121f96a873fb9ff4f651c9e636efec3}{RESERVED1}};   }
\DoxyCodeLine{672   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a6d0c293e1198ffec4802a19328ba73bb}{CIER}};        }
\DoxyCodeLine{673   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_afee6ba7ba2583577492d14f08a1a5e74}{CIFR}};        }
\DoxyCodeLine{674   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a28e7b1071afa5b6c98f8050890159b05}{CICR}};        }
\DoxyCodeLine{675   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_a94cb7e7b923ebacab99c967d0f808235}{RESERVED2}};   }
\DoxyCodeLine{676   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ad6abf71a348744aa3f2b7e8b214c1ca4}{AHB1RSTR}};    }
\DoxyCodeLine{677   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a343e0230ded55920ff2a04fbde0e5bcd}{AHB2RSTR}};    }
\DoxyCodeLine{678   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a39a90d838fbd0b8515f03e4a1be6374f}{AHB3RSTR}};    }
\DoxyCodeLine{679   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_a13aa031d83f9d927683781577eb153a2}{RESERVED3}};   }
\DoxyCodeLine{680   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ad8b043215a791f3635ecf5199cb2b32c}{APB1RSTR1}};   }
\DoxyCodeLine{681   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a0115b128341f19f766f4ef218037bae5}{APB1RSTR2}};   }
\DoxyCodeLine{682   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}{APB2RSTR}};    }
\DoxyCodeLine{683   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_a0f009e4bd1777ac1b86ca27e23361a0e}{RESERVED4}};   }
\DoxyCodeLine{684   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_af58a7ad868f07f8759eac3e31b6fa79e}{AHB1ENR}};     }
\DoxyCodeLine{685   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_af326cb98c318fc08894a8dd79c2c675f}{AHB2ENR}};     }
\DoxyCodeLine{686   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ad4ea7be562b42e2ae1a84db44121195d}{AHB3ENR}};     }
\DoxyCodeLine{687   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_aa564eba028e76a5ed58ac578d1842bd2}{RESERVED5}};   }
\DoxyCodeLine{688   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_aef6369d7ba8f3badb5a138679b18a497}{APB1ENR1}};    }
\DoxyCodeLine{689   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ab2e288dacdea78e737a1ee0f1ed57f5b}{APB1ENR2}};    }
\DoxyCodeLine{690   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}{APB2ENR}};     }
\DoxyCodeLine{691   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_acc8c36a4234b8fbc9d68f52a2e22e69e}{RESERVED6}};   }
\DoxyCodeLine{692   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a33057d92c7efdad7067cfb3395246fec}{AHB1SMENR}};   }
\DoxyCodeLine{693   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_af0e3fcaac0cc87874f6e727285077053}{AHB2SMENR}};   }
\DoxyCodeLine{694   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a117eabf855ed8350278b8ee97dde6c64}{AHB3SMENR}};   }
\DoxyCodeLine{695   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_a37622e53d8a755188d8754e5edcc093f}{RESERVED7}};   }
\DoxyCodeLine{696   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_aebc6dace6f926ccb5cd4d212044b8f64}{APB1SMENR1}};  }
\DoxyCodeLine{697   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a6edd1522fbe7aaf436af3037543c926e}{APB1SMENR2}};  }
\DoxyCodeLine{698   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a2c075e9cbf8cb3ee0bd66f5a5cac75c8}{APB2SMENR}};   }
\DoxyCodeLine{699   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_af64a7560ef9f8315e17c5a622773a7f8}{RESERVED8}};   }
\DoxyCodeLine{700   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_aba4f1c7b7160f5e1364e2a5603204bb6}{CCIPR}};       }
\DoxyCodeLine{701   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_ae9b8c14a790d34b095bd4810b41eb3b7}{RESERVED9}};   }
\DoxyCodeLine{702   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1}{BDCR}};        }
\DoxyCodeLine{703   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}{CSR}};         }
\DoxyCodeLine{704   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a1694a01e1a23db1694288fb3a86e9f18}{CRRCR}};       }
\DoxyCodeLine{705   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a333a61ed486b1ade69d20e9c2b5cde60}{CCIPR2}};      }
\DoxyCodeLine{706 \} \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\_TypeDef}};}
\DoxyCodeLine{707 }
\DoxyCodeLine{711 \textcolor{comment}{/*}}
\DoxyCodeLine{712 \textcolor{comment}{* @brief Specific device feature definitions}}
\DoxyCodeLine{713 \textcolor{comment}{*/}}
\DoxyCodeLine{714 \textcolor{preprocessor}{\#define RTC\_TAMP\_INT\_6\_SUPPORT}}
\DoxyCodeLine{715 \textcolor{preprocessor}{\#define RTC\_TAMP\_INT\_NB        4u}}
\DoxyCodeLine{716 }
\DoxyCodeLine{717 \textcolor{preprocessor}{\#define RTC\_TAMP\_NB            3u}}
\DoxyCodeLine{718 \textcolor{preprocessor}{\#define RTC\_BACKUP\_NB          32u}}
\DoxyCodeLine{719 }
\DoxyCodeLine{720 }
\DoxyCodeLine{721 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{722 \{}
\DoxyCodeLine{723   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a2e8783857f8644a4eb80ebc51e1cba42}{TR}};          }
\DoxyCodeLine{724   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a8750eae683cb3d382476dc7cdcd92b96}{DR}};          }
\DoxyCodeLine{725   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aefbd38be87117d1fced289bf9c534414}{SSR}};         }
\DoxyCodeLine{726   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_af43f7546896a819802a0fcab1f639e57}{ICSR}};        }
\DoxyCodeLine{727   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a5f43a11e0873212f598e41db5f2dcf6a}{PRER}};        }
\DoxyCodeLine{728   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ad93017bb0a778a2aad9cd71211fc770a}{WUTR}};        }
\DoxyCodeLine{729   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a731d9209ce40dce6ea61fcc6f818c892}{CR}};          }
\DoxyCodeLine{730        uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a150d3ec74c7a8884d87bc15b9e878055}{RESERVED0}};   }
\DoxyCodeLine{731        uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a761d5a0c208032613dad3fcc674907b7}{RESERVED1}};   }
\DoxyCodeLine{732   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ad54765af56784498a3ae08686b79a1ff}{WPR}};         }
\DoxyCodeLine{733   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aea66ea813830c2f3ff207464794397a4}{CALR}};        }
\DoxyCodeLine{734   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6082856c9191f5003b6163c0d3afcaff}{SHIFTR}};      }
\DoxyCodeLine{735   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a1ddbb2a5eaa54ff43835026dec99ae1c}{TSTR}};        }
\DoxyCodeLine{736   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aa4633dbcdb5dd41a714020903fd67c82}{TSDR}};        }
\DoxyCodeLine{737   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a1e8b4b987496ee1c0c6f16b0a94ea1a1}{TSSSR}};       }
\DoxyCodeLine{738        uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_afddb6b2f393c94ea6c68780fe04f298f}{RESERVED2}};   }
\DoxyCodeLine{739   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ad7e54d5c5a4b9fd1e26aca85b1e36c7f}{ALRMAR}};      }
\DoxyCodeLine{740   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac5b2e3c0dcdcb569f3fe15dfe3794bc1}{ALRMASSR}};    }
\DoxyCodeLine{741   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a9816616e1f00955c8982469d0dd9c953}{ALRMBR}};      }
\DoxyCodeLine{742   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a249009cd672e7bcd52df1a41de4619e1}{ALRMBSSR}};    }
\DoxyCodeLine{743   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a30ffddf472908515fc4a9fbaa50f0002}{SR}};          }
\DoxyCodeLine{744   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a878bd9d2b218adcfc300048196fa5826}{MISR}};        }
\DoxyCodeLine{745        uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ab8970cf003966d22733fd660df6e74d7}{RESERVED3}};   }
\DoxyCodeLine{746   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a016959db2999d047a83d66aa225bc876}{SCR}};         }
\DoxyCodeLine{747 \} \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\_TypeDef}};}
\DoxyCodeLine{748 }
\DoxyCodeLine{753 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{754 \{}
\DoxyCodeLine{755   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_abdb9c846a3fd28867168069e64de8c8c}{CR1}};                     }
\DoxyCodeLine{756   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_aa0c506c0925ceb400c9d129d8b828f40}{CR2}};                     }
\DoxyCodeLine{757        uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a16d6d71224422dac9351e0ebb341411a}{RESERVED0}};               }
\DoxyCodeLine{758   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a1decb5c06b90aeca2e9e45892460f684}{FLTCR}};                   }
\DoxyCodeLine{759        uint32\_t RESERVED1[6];            }
\DoxyCodeLine{760        uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a1aab8d82d931b72c1ea9d651d5dcdb5c}{RESERVED2}};               }
\DoxyCodeLine{761   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a9fd5d7eb6f3f72fc8743290c7e99c72e}{IER}};                     }
\DoxyCodeLine{762   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a1ddd9bccad9c9991a134233d85e4256f}{SR}};                      }
\DoxyCodeLine{763   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a1757f6b447bf40f6a0c0e79ffc25358e}{MISR}};                    }
\DoxyCodeLine{764        uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_adf92071729ac06e149d3df1690e47526}{RESERVED3}};               }
\DoxyCodeLine{765   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a323ee27da9bd75cc40b564b4f696469f}{SCR}};                     }
\DoxyCodeLine{766        uint32\_t RESERVED4[48];           }
\DoxyCodeLine{767   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_aefc3b1e1c96c27aea6b0d3349cfcfb93}{BKP0R}};                   }
\DoxyCodeLine{768   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a0d9d52ab8e4c5deb644422448164de93}{BKP1R}};                   }
\DoxyCodeLine{769   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a489d177b291b22f69664d8a3e28030b5}{BKP2R}};                   }
\DoxyCodeLine{770   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a055d0d3a7d246551f3516a2f6866a4a7}{BKP3R}};                   }
\DoxyCodeLine{771   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_afa56ea1075d956f5d9cdd20fb4892a78}{BKP4R}};                   }
\DoxyCodeLine{772   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a82fc7a375815b846b390598832d0cf63}{BKP5R}};                   }
\DoxyCodeLine{773   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_aeb48db2004b0ca73a1c811454f394cc9}{BKP6R}};                   }
\DoxyCodeLine{774   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a088bfcc143095a468ce1eede0276c1b1}{BKP7R}};                   }
\DoxyCodeLine{775   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_ade3f961389a46df3681047fe3f4928a8}{BKP8R}};                   }
\DoxyCodeLine{776   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a1a753f65103cb83d97d2a559911ba875}{BKP9R}};                   }
\DoxyCodeLine{777   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_af040bff3b9dadb8de139c81a10fc3023}{BKP10R}};                  }
\DoxyCodeLine{778   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_acf7da6a3ced907e3b2837f0967c5c67e}{BKP11R}};                  }
\DoxyCodeLine{779   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a19eedbf287b4cb0b5ebcb4c070f590ef}{BKP12R}};                  }
\DoxyCodeLine{780   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a741733ccc229c40337bf40cf52cfe3f0}{BKP13R}};                  }
\DoxyCodeLine{781   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a7b89f60948a114849c18ecb1933876e9}{BKP14R}};                  }
\DoxyCodeLine{782   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a1f6f41210c6b94c8889fd2fac33fc66c}{BKP15R}};                  }
\DoxyCodeLine{783   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a6a2f891b25ec5a4b9ec4746ef9ad7c74}{BKP16R}};                  }
\DoxyCodeLine{784   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a125d8e37eec802590ae9589a1dbb8e21}{BKP17R}};                  }
\DoxyCodeLine{785   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a9ba1630b1b98b9817e44eccfa70b3999}{BKP18R}};                  }
\DoxyCodeLine{786   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_acf7dc39558e64b772344b768ec62078f}{BKP19R}};                  }
\DoxyCodeLine{787   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a4d7f54b344ce44a2ac241fdbff32fa0c}{BKP20R}};                  }
\DoxyCodeLine{788   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_ad1a24bc346302c703a2736fa8300da65}{BKP21R}};                  }
\DoxyCodeLine{789   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a4c52f78f4c0def35df65dae69544b40d}{BKP22R}};                  }
\DoxyCodeLine{790   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a24f52cc097c5d0ba8c444a153e518619}{BKP23R}};                  }
\DoxyCodeLine{791   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a9c7942e6ccec351082c5f3300e9c5905}{BKP24R}};                  }
\DoxyCodeLine{792   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a324a5128d321f8cf39d7f99b81645f32}{BKP25R}};                  }
\DoxyCodeLine{793   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a4931be0f162aef8d42493bc4eb038296}{BKP26R}};                  }
\DoxyCodeLine{794   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a057b0bab2b021349f9d3e124caf01945}{BKP27R}};                  }
\DoxyCodeLine{795   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_addfde302f2917c3d26767dd97ab6a266}{BKP28R}};                  }
\DoxyCodeLine{796   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a0dee5354ec72b9441cd29900732056ec}{BKP29R}};                  }
\DoxyCodeLine{797   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a91c66650215fb952f80a0c0ed8844572}{BKP30R}};                  }
\DoxyCodeLine{798   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a14dc814a8b41296bc4783dcdb4dc1c22}{BKP31R}};                  }
\DoxyCodeLine{799 \} \mbox{\hyperlink{struct_t_a_m_p___type_def}{TAMP\_TypeDef}};}
\DoxyCodeLine{800 }
\DoxyCodeLine{805 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{806 \{}
\DoxyCodeLine{807   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___type_def_ada6999b49bbe697c1dd5fdabc9bad7f4}{GCR}};          }
\DoxyCodeLine{808   uint32\_t      RESERVED[16]; }
\DoxyCodeLine{809   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___type_def_a1dbd50df83666a4df00ca4cb62f7004e}{PDMCR}};        }
\DoxyCodeLine{810   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___type_def_a473871502d2bb7579fc803f9502f7465}{PDMDLY}};       }
\DoxyCodeLine{811 \} \mbox{\hyperlink{struct_s_a_i___type_def}{SAI\_TypeDef}};}
\DoxyCodeLine{812 }
\DoxyCodeLine{813 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{814 \{}
\DoxyCodeLine{815   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_a8935f3f22c733c1cb5a05cecf3cfa38c}{CR1}};         }
\DoxyCodeLine{816   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_ad9976416e6199c8c1f7bcdabe20e4bd2}{CR2}};         }
\DoxyCodeLine{817   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_a56001d4b130f392c99dde9a06379af96}{FRCR}};        }
\DoxyCodeLine{818   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_aaef957d89b76c3fa2c09ff61ee0db11d}{SLOTR}};       }
\DoxyCodeLine{819   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_aefcc864961c2bb0465e2ced3bd8b4a14}{IMR}};         }
\DoxyCodeLine{820   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_ad1505a32bdca9a2f8da708c7372cdafc}{SR}};          }
\DoxyCodeLine{821   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_a52dffdfbe572129cc142023f3daeeffe}{CLRFR}};       }
\DoxyCodeLine{822   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_a9217ce4fb1e7e16dc0ead8523a6c045a}{DR}};          }
\DoxyCodeLine{823 \} \mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\_Block\_TypeDef}};}
\DoxyCodeLine{824 }
\DoxyCodeLine{829 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{830 \{}
\DoxyCodeLine{831   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a6ecd5cb63b85c381bd67dc90dd4f573a}{CR1}};         }
\DoxyCodeLine{832   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a38cb89a872e456e6ecd29b6c71d85600}{CR2}};         }
\DoxyCodeLine{833   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a33f3dd6a505d06fe6c466b63be451891}{SR}};          }
\DoxyCodeLine{834   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a02ef206dd5bb270e1f17fedd71284422}{DR}};          }
\DoxyCodeLine{835   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a609d2a279b1927846a991deb9d0dc0b0}{CRCPR}};       }
\DoxyCodeLine{836   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a60f1f0e77c52e89cfd738999bee5c9d0}{RXCRCR}};      }
\DoxyCodeLine{837   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a0b5a7f6383eb478bbcc22a36c5e95ae6}{TXCRCR}};      }
\DoxyCodeLine{838   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a4a1547c0ed26f31108910c35d2876b83}{I2SCFGR}};     }
\DoxyCodeLine{839   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_aff2f386a2566c722f7962377b495f1a2}{I2SPR}};       }
\DoxyCodeLine{840 \} \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}};}
\DoxyCodeLine{841 }
\DoxyCodeLine{846 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{847 \{}
\DoxyCodeLine{848   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a85b9d3df2274b730327b181c402a7bf5}{MEMRMP}};      }
\DoxyCodeLine{849   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a5e0e229c223361eee4278d585787ace1}{CFGR1}};       }
\DoxyCodeLine{850   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t EXTICR[4];   }
\DoxyCodeLine{851   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a7f8a6a9ee35548c932fdbb25477d2022}{SCSR}};        }
\DoxyCodeLine{852   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_aa643f1162e93489204200a465e11fd86}{CFGR2}};       }
\DoxyCodeLine{853   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a901a0c6a812dd3fe7c264491e9f404ef}{SWPR}};        }
\DoxyCodeLine{854   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ab01c5726111dca0af050e7ad1321457c}{SKR}};         }
\DoxyCodeLine{855 \} \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\_TypeDef}};}
\DoxyCodeLine{856 }
\DoxyCodeLine{861 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{862 \{}
\DoxyCodeLine{863   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}};         }
\DoxyCodeLine{864   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{CR2}};         }
\DoxyCodeLine{865   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}};        }
\DoxyCodeLine{866   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}};        }
\DoxyCodeLine{867   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}};          }
\DoxyCodeLine{868   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}{EGR}};         }
\DoxyCodeLine{869   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}};       }
\DoxyCodeLine{870   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_aa8129ca70a2232c91c8cfcaf375249f6}{CCMR2}};       }
\DoxyCodeLine{871   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}};        }
\DoxyCodeLine{872   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}{CNT}};         }
\DoxyCodeLine{873   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ad03c852f58077a11e75f8af42fa6d921}{PSC}};         }
\DoxyCodeLine{874   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}{ARR}};         }
\DoxyCodeLine{875   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ad432e2a315abf68e6c295fb4ebc37534}{RCR}};         }
\DoxyCodeLine{876   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}{CCR1}};        }
\DoxyCodeLine{877   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}{CCR2}};        }
\DoxyCodeLine{878   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}{CCR3}};        }
\DoxyCodeLine{879   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}{CCR4}};        }
\DoxyCodeLine{880   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}};        }
\DoxyCodeLine{881   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_af30dc563e6c1b7b7e01e393feb484080}{CCR5}};        }
\DoxyCodeLine{882   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a374f851b5f1097a3ebd3f494ded6512a}{CCR6}};        }
\DoxyCodeLine{883   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ac0dcd8f9118b07b16cd79d03cb1a0904}{CCMR3}};       }
\DoxyCodeLine{884   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a0d70acd32aa0878ec4c3effe4da2a450}{DTR2}};        }
\DoxyCodeLine{885   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_abdc104062ba8cfc777814df172cb6264}{ECR}};         }
\DoxyCodeLine{886   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a48ce9972eb643ae4f34bd75a0b931ad4}{TISEL}};       }
\DoxyCodeLine{887   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a7a81e7aac9bef80b126097f8e9f36d07}{AF1}};         }
\DoxyCodeLine{888   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a1e2d623b6e3ef17672550a56cb01354f}{AF2}};         }
\DoxyCodeLine{889   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_acb0e8a4efa46dac4a2fb1aa3d45924fd}{OR}} ;         }
\DoxyCodeLine{890        uint32\_t RESERVED0[220];}
\DoxyCodeLine{891   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a7efe9ea8067044cac449ada756ebc2d1}{DCR}};         }
\DoxyCodeLine{892   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_afb7114ac49dba07ba5d250c507dbf23d}{DMAR}};        }
\DoxyCodeLine{893 \} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}};}
\DoxyCodeLine{894 }
\DoxyCodeLine{898 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{899 \{}
\DoxyCodeLine{900   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}};         }
\DoxyCodeLine{901   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}};         }
\DoxyCodeLine{902   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}};         }
\DoxyCodeLine{903   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6ef06ba9d8dc2dc2a0855766369fa7c9}{BRR}};         }
\DoxyCodeLine{904   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ae23acff49b4ff96fd29093e80fc7d72e}{GTPR}};        }
\DoxyCodeLine{905   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5732c379e1ce532552e80392db4eabf8}{RTOR}};        }
\DoxyCodeLine{906   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_add7a9e13a3281f6bea133b3693ce68f8}{RQR}};         }
\DoxyCodeLine{907   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{ISR}};         }
\DoxyCodeLine{908   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab6d6dd2af5463e9e3df458557e09f6cf}{ICR}};         }
\DoxyCodeLine{909   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a8d538b7390289142b70428c5b0af0a18}{RDR}};         }
\DoxyCodeLine{910   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a315ab2fb3869668e7c5c12e8204efe10}{TDR}};         }
\DoxyCodeLine{911   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_abe251663891063ada5a08d269c1d71a2}{PRESC}};       }
\DoxyCodeLine{912 \} \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}};}
\DoxyCodeLine{913 }
\DoxyCodeLine{918 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{919 \{}
\DoxyCodeLine{920   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_ac9558c2899f9540e56c8cfbca2fb3ff1}{EP0R}};            }
\DoxyCodeLine{921   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_abaadc15d64249004eafbed98f8d9236c}{RESERVED0}};       }
\DoxyCodeLine{922   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a46ff092e0d02d59a9cccb770944953c4}{EP1R}};            }
\DoxyCodeLine{923   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a4d2d3515b92eb74072bb91990542dcb3}{RESERVED1}};       }
\DoxyCodeLine{924   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a4cc338562401a6c35c89bd9ab99156c2}{EP2R}};            }
\DoxyCodeLine{925   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a5e7bbbb02a304e95db0f47927613aecc}{RESERVED2}};       }
\DoxyCodeLine{926   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a67c8085fd9ff7b534fb6a09ab6205012}{EP3R}};            }
\DoxyCodeLine{927   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a0c92b14da7ba0df757ff11ff20e1bc6a}{RESERVED3}};       }
\DoxyCodeLine{928   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a865d8a496ae0ff076e2d8794796f48ac}{EP4R}};            }
\DoxyCodeLine{929   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a0fb31d18b68c68b52235c835855cd42b}{RESERVED4}};       }
\DoxyCodeLine{930   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a7ad4bfc3a492d1cd23aaffc9af72e174}{EP5R}};            }
\DoxyCodeLine{931   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_aad38b822edd9ae72cf99585aad5b8e7e}{RESERVED5}};       }
\DoxyCodeLine{932   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a2a8eba97668e6960f5c3836bdecbe210}{EP6R}};            }
\DoxyCodeLine{933   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a9a81559cab1ddf49b2a028d368ad81c8}{RESERVED6}};       }
\DoxyCodeLine{934   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a2b9ef7debd928ed814c6349452a6453b}{EP7R}};            }
\DoxyCodeLine{935   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t RESERVED7[17];   }
\DoxyCodeLine{936   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a4498c5c5730133fd8f3d032333df1622}{CNTR}};            }
\DoxyCodeLine{937   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_ace8692e7bd4ee1a79268313bed47b4ba}{RESERVED8}};       }
\DoxyCodeLine{938   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a345a18bbd483ef44e3c2530a5c7cccfb}{ISTR}};            }
\DoxyCodeLine{939   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_aefd02bb2a6dcb3fd77d3bc4c418fcdc4}{RESERVED9}};       }
\DoxyCodeLine{940   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_aea51e93434766c9507d6a3911a0e7e91}{FNR}};             }
\DoxyCodeLine{941   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_ac729616a1792efd2891f8d938692071e}{RESERVEDA}};       }
\DoxyCodeLine{942   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a3a8069bbd10ce243a750f5e18346ce2e}{DADDR}};           }
\DoxyCodeLine{943   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a29a2b0fc48938cd5bc79f892546fadf3}{RESERVEDB}};       }
\DoxyCodeLine{944   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a595086949677f98d2cc1900af3f08c1c}{BTABLE}};          }
\DoxyCodeLine{945   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a88f013eaee07f62c2138879084332de6}{RESERVEDC}};       }
\DoxyCodeLine{946   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_adf7c470012f0fff12b497a5a4358da66}{LPMCSR}};          }
\DoxyCodeLine{947   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_ae2905274f4e48e109920f4aa9a31bd01}{RESERVEDD}};       }
\DoxyCodeLine{948   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_ad194a2a46a47f8717de03a470c6c029f}{BCDR}};            }
\DoxyCodeLine{949   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a282ba03aa55783e70e3cf33ec9702d87}{RESERVEDE}};       }
\DoxyCodeLine{950 \} \mbox{\hyperlink{struct_u_s_b___type_def}{USB\_TypeDef}};}
\DoxyCodeLine{951 }
\DoxyCodeLine{956 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{957 \{}
\DoxyCodeLine{958   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def_acd109d8fd241a08ab359a57cb0250fd9}{CSR}};         }
\DoxyCodeLine{959   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def_a40b3026dad2b763980f552821c21a998}{CCR}};         }
\DoxyCodeLine{960 \} \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def}{VREFBUF\_TypeDef}};}
\DoxyCodeLine{961 }
\DoxyCodeLine{966 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{967 \{}
\DoxyCodeLine{968   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_a4caf530d45f7428c9700d9c0057135f8}{CR}};          }
\DoxyCodeLine{969   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_adcd6a7e5d75022e46ce60291f4b8544c}{CFR}};         }
\DoxyCodeLine{970   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_a15655cda4854cc794db1f27b3c0bba38}{SR}};          }
\DoxyCodeLine{971 \} \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\_TypeDef}};}
\DoxyCodeLine{972 }
\DoxyCodeLine{973 }
\DoxyCodeLine{977 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{978 \{}
\DoxyCodeLine{979   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_n_g___type_def_ab422a7aeea33d29d0f8b841bb461e3a8}{CR}};  }
\DoxyCodeLine{980   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_n_g___type_def_a4e4c38cd6a078fea5f9fa5e31bc0d326}{SR}};  }
\DoxyCodeLine{981   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_n_g___type_def_a89f3352fb11cca430aaecc0c9b49c6d3}{DR}};  }
\DoxyCodeLine{982 \} \mbox{\hyperlink{struct_r_n_g___type_def}{RNG\_TypeDef}};}
\DoxyCodeLine{983 }
\DoxyCodeLine{988 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{989 \{}
\DoxyCodeLine{990   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def_a60112828255218fbee25d903849dee11}{CSR}};          }
\DoxyCodeLine{991   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def_a6aee85de788bab17b8235aa67aebdec6}{WDATA}};        }
\DoxyCodeLine{992   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def_a8c7994072a36a96856762f4d3394892e}{RDATA}};        }
\DoxyCodeLine{993 \} \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def}{CORDIC\_TypeDef}};}
\DoxyCodeLine{994 }
\DoxyCodeLine{999 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1000 \{}
\DoxyCodeLine{1001   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_ac44fb93db5d36eebfa801874f4fea43a}{CFG1}};          }
\DoxyCodeLine{1002   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_a859170b9c6e09a15757a2eae0ecd9c4f}{CFG2}};          }
\DoxyCodeLine{1003   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_a32ebb3fc99f01285a451920a90d162ae}{RESERVED0}};     }
\DoxyCodeLine{1004   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_a97d07249a7df8c7709b17abd6eb0b967}{CR}};            }
\DoxyCodeLine{1005   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_af9b5bda894e8b19426a81752b1b95ac1}{IMR}};           }
\DoxyCodeLine{1006   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_af8c4ad9b40e790317deaac7b96ab6fc6}{SR}};            }
\DoxyCodeLine{1007   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_a92695d71b525fab6922727602eb76b55}{ICR}};           }
\DoxyCodeLine{1008   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_a9bcd3a75d358b59c7396be62557c3857}{TX\_ORDSET}};     }
\DoxyCodeLine{1009   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_a6d5cd232432f417df4fd886515080c96}{TX\_PAYSZ}};      }
\DoxyCodeLine{1010   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_ac5453e4fb882ca63eb80e3b60f498420}{TXDR}};          }
\DoxyCodeLine{1011   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_ab31d63c60a3a5af13d123cd0f9ead6a3}{RX\_ORDSET}};     }
\DoxyCodeLine{1012   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_a045d7546bc5e0dcb76635ae9d911867a}{RX\_PAYSZ}};      }
\DoxyCodeLine{1013   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_ad959e21d02503d1334ed26a53b675bdc}{RXDR}};          }
\DoxyCodeLine{1014   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_ab704980ffcdb57a70d3e33132a567580}{RX\_ORDEXT1}};    }
\DoxyCodeLine{1015   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_a6c114878ab3295a1249a3f9f487e81ad}{RX\_ORDEXT2}};    }
\DoxyCodeLine{1016 \} \mbox{\hyperlink{struct_u_c_p_d___type_def}{UCPD\_TypeDef}};}
\DoxyCodeLine{1017 }
\DoxyCodeLine{1022 \textcolor{preprocessor}{\#define c7amba\_hrtim1\_v2\_0}}
\DoxyCodeLine{1023 }
\DoxyCodeLine{1024 \textcolor{comment}{/* HRTIM master registers definition */}}
\DoxyCodeLine{1025 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1026 \{}
\DoxyCodeLine{1027   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a9998b0987b32d9a4357c908b844b5499}{MCR}};            }
\DoxyCodeLine{1028   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_ab6f74134bdf610c6d36be93f0ce8929d}{MISR}};           }
\DoxyCodeLine{1029   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_ad98d31011d5949f78bd7ed04eef4daf3}{MICR}};           }
\DoxyCodeLine{1030   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_adb180fbfd563ae250f243b4c212b78e2}{MDIER}};          }
\DoxyCodeLine{1031   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a8757d4382d0b1e41fb980b96507f59b0}{MCNTR}};          }
\DoxyCodeLine{1032   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a82126cf73ed90dfec65c8dbf7e00f876}{MPER}};           }
\DoxyCodeLine{1033   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_afd93522e257706f438c3ac0b90bbdad9}{MREP}};           }
\DoxyCodeLine{1034   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a665ab7f6359138e3ed90c2fef2c8d770}{MCMP1R}};         }
\DoxyCodeLine{1035   uint32\_t      \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_ac8164842c14abe920e74cdb3d5118f7d}{RESERVED0}};     }
\DoxyCodeLine{1036   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_ac8372aa15145dc78715585799d0d0e13}{MCMP2R}};         }
\DoxyCodeLine{1037   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_a6ec37e45045f932ac961e6a1d7f164a9}{MCMP3R}};         }
\DoxyCodeLine{1038   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def_aba50b97de51e4600d06fe3e9360f5325}{MCMP4R}};         }
\DoxyCodeLine{1039   uint32\_t      RESERVED1[20];  }
\DoxyCodeLine{1040 \}\mbox{\hyperlink{struct_h_r_t_i_m___master___type_def}{HRTIM\_Master\_TypeDef}};}
\DoxyCodeLine{1041 }
\DoxyCodeLine{1042 \textcolor{comment}{/* HRTIM Timer A to F registers definition */}}
\DoxyCodeLine{1043 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1044 \{}
\DoxyCodeLine{1045   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a9173d3ec7c92223cf50a56603c81badf}{TIMxCR}};     }
\DoxyCodeLine{1046   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a2fa9028b493d2d6dcc89bfbb8b5ee966}{TIMxISR}};    }
\DoxyCodeLine{1047   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_ad5297297806a11928502dcb425980155}{TIMxICR}};    }
\DoxyCodeLine{1048   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_af006efa59d4c5abf790bd70a3efcf4c0}{TIMxDIER}};   }
\DoxyCodeLine{1049   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a77e884b308a1a4585d824e0d5409e134}{CNTxR}};      }
\DoxyCodeLine{1050   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_af0c788126b805e9f93be51becea18c12}{PERxR}};      }
\DoxyCodeLine{1051   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_ac4df3ee9d5dd2f809b6def3fa76cdc33}{REPxR}};      }
\DoxyCodeLine{1052   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a99afb27e2918e21b7e3b21e2f67669de}{CMP1xR}};     }
\DoxyCodeLine{1053   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a3487083f99a3af25430c110f4366ec80}{CMP1CxR}};    }
\DoxyCodeLine{1054   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a0cca425b1c6a0c892cdf8759d43861b0}{CMP2xR}};     }
\DoxyCodeLine{1055   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_af076ad5f9041deb329c9c0e92aae6105}{CMP3xR}};     }
\DoxyCodeLine{1056   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a3fba4a76e2736a86f44e1f7588cc3e31}{CMP4xR}};     }
\DoxyCodeLine{1057   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a79e2704f413deec31900cdbf751b689e}{CPT1xR}};     }
\DoxyCodeLine{1058   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a41ac0b59a9585af116bbae29dcf76c78}{CPT2xR}};     }
\DoxyCodeLine{1059   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a606bf1818b1a46dcf9b1c5b6332c10f2}{DTxR}};       }
\DoxyCodeLine{1060   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_af66ec58de15ad11e193a131600a8ca79}{SETx1R}};     }
\DoxyCodeLine{1061   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a47efe68443b75c5539907d539ca9c668}{RSTx1R}};     }
\DoxyCodeLine{1062   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a3c9bfd9548d77716a2f5258b9aa1b3f9}{SETx2R}};     }
\DoxyCodeLine{1063   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a2a32d4e45ee9819ed5f2be2050c28b03}{RSTx2R}};     }
\DoxyCodeLine{1064   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a21f5ec80fdc4b1e67fccfdb18be44962}{EEFxR1}};     }
\DoxyCodeLine{1065   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a4b47f7b4dcace4e42968ea4197082f22}{EEFxR2}};     }
\DoxyCodeLine{1066   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a8ac91eb77423dc5391d030c5be66fc5a}{RSTxR}};      }
\DoxyCodeLine{1067   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a28e35cbbb5a692c210ac2463c018e4a7}{CHPxR}};      }
\DoxyCodeLine{1068   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_ad17150de9b4e785a92682bf66d8c788a}{CPT1xCR}};    }
\DoxyCodeLine{1069   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a5d91e254b579bd9e28e5a92b3039b067}{CPT2xCR}};    }
\DoxyCodeLine{1070   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a9f3842853c6157e11aface4a32f35a92}{OUTxR}};      }
\DoxyCodeLine{1071   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_af6f3963811d99c5adbf763eb411f7647}{FLTxR}};      }
\DoxyCodeLine{1072   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a4946b237eee0b04ae0ad4c86088f91a0}{TIMxCR2}};    }
\DoxyCodeLine{1073   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def_a77cef3515bc751c4eb65bd11caccd290}{EEFxR3}};     }
\DoxyCodeLine{1074   uint32\_t   RESERVED0[3];  }
\DoxyCodeLine{1075 \}\mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\_Timerx\_TypeDef}};}
\DoxyCodeLine{1076 }
\DoxyCodeLine{1077 \textcolor{comment}{/* HRTIM common register definition */}}
\DoxyCodeLine{1078 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1079 \{}
\DoxyCodeLine{1080   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a89f4359b1525d1f2feefdf8a3ce35d04}{CR1}};        }
\DoxyCodeLine{1081   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a2c6b54d79983f6826c486d803108b3ec}{CR2}};        }
\DoxyCodeLine{1082   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a6af5256abc4772559db27a907d19fb54}{ISR}};        }
\DoxyCodeLine{1083   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ad110cb18195f415e8575c76d9795d66b}{ICR}};        }
\DoxyCodeLine{1084   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_aaa46777127ca968055809f6939369b07}{IER}};        }
\DoxyCodeLine{1085   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a948696e86ea3388cb8cd94cb924e6adb}{OENR}};       }
\DoxyCodeLine{1086   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_afc0d5fc22ce6426498473ec63be8577c}{ODISR}};      }
\DoxyCodeLine{1087   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_abf167844da1fea363b0e0cfb2995b1f1}{ODSR}};       }
\DoxyCodeLine{1088   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a84677e09b97c210707927b4ee3d32942}{BMCR}};       }
\DoxyCodeLine{1089   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ae2c73075443374fe48c5907ae64bda3d}{BMTRGR}};     }
\DoxyCodeLine{1090   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ae3cf0c13fecf45c47060f2c0f2232ae8}{BMCMPR}};     }
\DoxyCodeLine{1091   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a94b0b54e3f736f3f945430499aaa8ef3}{BMPER}};      }
\DoxyCodeLine{1092   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a65176a38f64ac9fc452595623c3fdfdf}{EECR1}};      }
\DoxyCodeLine{1093   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a84636e1b7e1f1968569803c24fb7db98}{EECR2}};      }
\DoxyCodeLine{1094   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a41f36bdf56cf52b63b06cc8ddd54f235}{EECR3}};      }
\DoxyCodeLine{1095   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ae6997817a642785a6b7bb6a9224d2663}{ADC1R}};      }
\DoxyCodeLine{1096   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_aca2a9247ff62e95c5ef837885aedcfa0}{ADC2R}};      }
\DoxyCodeLine{1097   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ab369f305ef755734780685591352b6d5}{ADC3R}};      }
\DoxyCodeLine{1098   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a239081534d01e2a85a7eea45274fcd25}{ADC4R}};      }
\DoxyCodeLine{1099   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a165de25f7a95301f28092b8caa9a8375}{DLLCR}};      }
\DoxyCodeLine{1100   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a6100cd9090828bfdbedb8d274b63983e}{FLTINR1}};    }
\DoxyCodeLine{1101   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a3535a7da497279a07685a59c8efc9169}{FLTINR2}};    }
\DoxyCodeLine{1102   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a70a17eae2ce7f3305d983fe6048cbc8a}{BDMUPR}};     }
\DoxyCodeLine{1103   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a7825b4fb16ed6c26323f3d8e5ecd5e6b}{BDTAUPR}};    }
\DoxyCodeLine{1104   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_abc14aed1de9b5f0e8c82b37e1d757dce}{BDTBUPR}};    }
\DoxyCodeLine{1105   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a832e17c5a214273063420caa7c02caaa}{BDTCUPR}};    }
\DoxyCodeLine{1106   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_adf6e95bab456e42a39305cdd89c2d2d6}{BDTDUPR}};    }
\DoxyCodeLine{1107   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a1112a23e85aca1a05904f35a21ad3d12}{BDTEUPR}};    }
\DoxyCodeLine{1108   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a2f0ce2c57c227823c9878fbf43cf8c8f}{BDMADR}};     }
\DoxyCodeLine{1109   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a9d0df18fc095d3805c3459c83469eddf}{BDTFUPR}};    }
\DoxyCodeLine{1110   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ad7802d73ca0adbbcbd545c08c4cdeff5}{ADCER}};      }
\DoxyCodeLine{1111   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a0a96a0dc2845582967a770415c252975}{ADCUR}};      }
\DoxyCodeLine{1112   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a3ac68e430df484f8f21221f2cbeaccce}{ADCPS1}};     }
\DoxyCodeLine{1113   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a96223311eeef9457a75d1445c3c5cfa2}{ADCPS2}};     }
\DoxyCodeLine{1114   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a802fad159925ae3e269a037c01f073bc}{FLTINR3}};    }
\DoxyCodeLine{1115   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_af2c1f551234fa6b7ea071d4c5221bb01}{FLTINR4}};    }
\DoxyCodeLine{1116 \}\mbox{\hyperlink{struct_h_r_t_i_m___common___type_def}{HRTIM\_Common\_TypeDef}};}
\DoxyCodeLine{1117 }
\DoxyCodeLine{1118 \textcolor{comment}{/* HRTIM  register definition */}}
\DoxyCodeLine{1119 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{1120   \mbox{\hyperlink{struct_h_r_t_i_m___master___type_def}{HRTIM\_Master\_TypeDef}} sMasterRegs;}
\DoxyCodeLine{1121   \mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\_Timerx\_TypeDef}} sTimerxRegs[6];}
\DoxyCodeLine{1122   \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def}{HRTIM\_Common\_TypeDef}} sCommonRegs;}
\DoxyCodeLine{1123 \}\mbox{\hyperlink{struct_h_r_t_i_m___type_def}{HRTIM\_TypeDef}};}
\DoxyCodeLine{1124 }
\DoxyCodeLine{1133 \textcolor{preprocessor}{\#define FLASH\_BASE            (0x08000000UL) }}
\DoxyCodeLine{1134 \textcolor{preprocessor}{\#define SRAM1\_BASE            (0x20000000UL) }}
\DoxyCodeLine{1135 \textcolor{preprocessor}{\#define SRAM2\_BASE            (0x20014000UL) }}
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define CCMSRAM\_BASE          (0x10000000UL) }}
\DoxyCodeLine{1137 \textcolor{preprocessor}{\#define PERIPH\_BASE           (0x40000000UL) }}
\DoxyCodeLine{1138 \textcolor{preprocessor}{\#define FMC\_BASE              (0x60000000UL) }}
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#define QSPI\_BASE             (0x90000000UL) }}
\DoxyCodeLine{1141 \textcolor{preprocessor}{\#define FMC\_R\_BASE            (0xA0000000UL) }}
\DoxyCodeLine{1142 \textcolor{preprocessor}{\#define QSPI\_R\_BASE           (0xA0001000UL) }}
\DoxyCodeLine{1143 \textcolor{preprocessor}{\#define SRAM1\_BB\_BASE         (0x22000000UL) }}
\DoxyCodeLine{1144 \textcolor{preprocessor}{\#define SRAM2\_BB\_BASE         (0x22280000UL) }}
\DoxyCodeLine{1145 \textcolor{preprocessor}{\#define CCMSRAM\_BB\_BASE       (0x22300000UL) }}
\DoxyCodeLine{1146 \textcolor{preprocessor}{\#define PERIPH\_BB\_BASE        (0x42000000UL) }}
\DoxyCodeLine{1147 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{1148 \textcolor{preprocessor}{\#define SRAM\_BASE             SRAM1\_BASE}}
\DoxyCodeLine{1149 \textcolor{preprocessor}{\#define SRAM\_BB\_BASE          SRAM1\_BB\_BASE}}
\DoxyCodeLine{1150 }
\DoxyCodeLine{1151 \textcolor{preprocessor}{\#define SRAM1\_SIZE\_MAX        (0x00014000UL) }}
\DoxyCodeLine{1152 \textcolor{preprocessor}{\#define SRAM2\_SIZE            (0x00004000UL) }}
\DoxyCodeLine{1153 \textcolor{preprocessor}{\#define CCMSRAM\_SIZE          (0x00008000UL) }}
\DoxyCodeLine{1156 \textcolor{preprocessor}{\#define APB1PERIPH\_BASE        PERIPH\_BASE}}
\DoxyCodeLine{1157 \textcolor{preprocessor}{\#define APB2PERIPH\_BASE       (PERIPH\_BASE + 0x00010000UL)}}
\DoxyCodeLine{1158 \textcolor{preprocessor}{\#define AHB1PERIPH\_BASE       (PERIPH\_BASE + 0x00020000UL)}}
\DoxyCodeLine{1159 \textcolor{preprocessor}{\#define AHB2PERIPH\_BASE       (PERIPH\_BASE + 0x08000000UL)}}
\DoxyCodeLine{1160 }
\DoxyCodeLine{1161 \textcolor{preprocessor}{\#define FMC\_BANK1             FMC\_BASE}}
\DoxyCodeLine{1162 \textcolor{preprocessor}{\#define FMC\_BANK1\_1           FMC\_BANK1}}
\DoxyCodeLine{1163 \textcolor{preprocessor}{\#define FMC\_BANK1\_2           (FMC\_BANK1 + 0x04000000UL)}}
\DoxyCodeLine{1164 \textcolor{preprocessor}{\#define FMC\_BANK1\_3           (FMC\_BANK1 + 0x08000000UL)}}
\DoxyCodeLine{1165 \textcolor{preprocessor}{\#define FMC\_BANK1\_4           (FMC\_BANK1 + 0x0C000000UL)}}
\DoxyCodeLine{1166 \textcolor{preprocessor}{\#define FMC\_BANK3             (FMC\_BASE  + 0x20000000UL)}}
\DoxyCodeLine{1167 }
\DoxyCodeLine{1169 \textcolor{preprocessor}{\#define TIM2\_BASE             (APB1PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{1170 \textcolor{preprocessor}{\#define TIM3\_BASE             (APB1PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{1171 \textcolor{preprocessor}{\#define TIM4\_BASE             (APB1PERIPH\_BASE + 0x0800UL)}}
\DoxyCodeLine{1172 \textcolor{preprocessor}{\#define TIM5\_BASE             (APB1PERIPH\_BASE + 0x0C00UL)}}
\DoxyCodeLine{1173 \textcolor{preprocessor}{\#define TIM6\_BASE             (APB1PERIPH\_BASE + 0x1000UL)}}
\DoxyCodeLine{1174 \textcolor{preprocessor}{\#define TIM7\_BASE             (APB1PERIPH\_BASE + 0x1400UL)}}
\DoxyCodeLine{1175 \textcolor{preprocessor}{\#define CRS\_BASE              (APB1PERIPH\_BASE + 0x2000UL)}}
\DoxyCodeLine{1176 \textcolor{preprocessor}{\#define TAMP\_BASE             (APB1PERIPH\_BASE + 0x2400UL)}}
\DoxyCodeLine{1177 \textcolor{preprocessor}{\#define RTC\_BASE              (APB1PERIPH\_BASE + 0x2800UL)}}
\DoxyCodeLine{1178 \textcolor{preprocessor}{\#define WWDG\_BASE             (APB1PERIPH\_BASE + 0x2C00UL)}}
\DoxyCodeLine{1179 \textcolor{preprocessor}{\#define IWDG\_BASE             (APB1PERIPH\_BASE + 0x3000UL)}}
\DoxyCodeLine{1180 \textcolor{preprocessor}{\#define SPI2\_BASE             (APB1PERIPH\_BASE + 0x3800UL)}}
\DoxyCodeLine{1181 \textcolor{preprocessor}{\#define SPI3\_BASE             (APB1PERIPH\_BASE + 0x3C00UL)}}
\DoxyCodeLine{1182 \textcolor{preprocessor}{\#define USART2\_BASE           (APB1PERIPH\_BASE + 0x4400UL)}}
\DoxyCodeLine{1183 \textcolor{preprocessor}{\#define USART3\_BASE           (APB1PERIPH\_BASE + 0x4800UL)}}
\DoxyCodeLine{1184 \textcolor{preprocessor}{\#define UART4\_BASE            (APB1PERIPH\_BASE + 0x4C00UL)}}
\DoxyCodeLine{1185 \textcolor{preprocessor}{\#define UART5\_BASE            (APB1PERIPH\_BASE + 0x5000UL)}}
\DoxyCodeLine{1186 \textcolor{preprocessor}{\#define I2C1\_BASE             (APB1PERIPH\_BASE + 0x5400UL)}}
\DoxyCodeLine{1187 \textcolor{preprocessor}{\#define I2C2\_BASE             (APB1PERIPH\_BASE + 0x5800UL)}}
\DoxyCodeLine{1188 \textcolor{preprocessor}{\#define USB\_BASE              (APB1PERIPH\_BASE + 0x5C00UL)  }}
\DoxyCodeLine{1189 \textcolor{preprocessor}{\#define USB\_PMAADDR           (APB1PERIPH\_BASE + 0x6000UL)  }}
\DoxyCodeLine{1190 \textcolor{preprocessor}{\#define FDCAN1\_BASE           (APB1PERIPH\_BASE + 0x6400UL)}}
\DoxyCodeLine{1191 \textcolor{preprocessor}{\#define FDCAN\_CONFIG\_BASE     (APB1PERIPH\_BASE + 0x6500UL)  }}
\DoxyCodeLine{1192 \textcolor{preprocessor}{\#define FDCAN2\_BASE           (APB1PERIPH\_BASE + 0x6800UL)}}
\DoxyCodeLine{1193 \textcolor{preprocessor}{\#define FDCAN3\_BASE           (APB1PERIPH\_BASE + 0x6C00UL)}}
\DoxyCodeLine{1194 \textcolor{preprocessor}{\#define PWR\_BASE              (APB1PERIPH\_BASE + 0x7000UL)}}
\DoxyCodeLine{1195 \textcolor{preprocessor}{\#define I2C3\_BASE             (APB1PERIPH\_BASE + 0x7800UL)}}
\DoxyCodeLine{1196 \textcolor{preprocessor}{\#define LPTIM1\_BASE           (APB1PERIPH\_BASE + 0x7C00UL)}}
\DoxyCodeLine{1197 \textcolor{preprocessor}{\#define LPUART1\_BASE          (APB1PERIPH\_BASE + 0x8000UL)}}
\DoxyCodeLine{1198 \textcolor{preprocessor}{\#define I2C4\_BASE             (APB1PERIPH\_BASE + 0x8400UL)}}
\DoxyCodeLine{1199 \textcolor{preprocessor}{\#define UCPD1\_BASE            (APB1PERIPH\_BASE + 0xA000UL)}}
\DoxyCodeLine{1200 \textcolor{preprocessor}{\#define SRAMCAN\_BASE          (APB1PERIPH\_BASE + 0xA400UL)}}
\DoxyCodeLine{1201 }
\DoxyCodeLine{1203 \textcolor{preprocessor}{\#define SYSCFG\_BASE           (APB2PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{1204 \textcolor{preprocessor}{\#define VREFBUF\_BASE          (APB2PERIPH\_BASE + 0x0030UL)}}
\DoxyCodeLine{1205 \textcolor{preprocessor}{\#define COMP1\_BASE            (APB2PERIPH\_BASE + 0x0200UL)}}
\DoxyCodeLine{1206 \textcolor{preprocessor}{\#define COMP2\_BASE            (APB2PERIPH\_BASE + 0x0204UL)}}
\DoxyCodeLine{1207 \textcolor{preprocessor}{\#define COMP3\_BASE            (APB2PERIPH\_BASE + 0x0208UL)}}
\DoxyCodeLine{1208 \textcolor{preprocessor}{\#define COMP4\_BASE            (APB2PERIPH\_BASE + 0x020CUL)}}
\DoxyCodeLine{1209 \textcolor{preprocessor}{\#define COMP5\_BASE            (APB2PERIPH\_BASE + 0x0210UL)}}
\DoxyCodeLine{1210 \textcolor{preprocessor}{\#define COMP6\_BASE            (APB2PERIPH\_BASE + 0x0214UL)}}
\DoxyCodeLine{1211 \textcolor{preprocessor}{\#define COMP7\_BASE            (APB2PERIPH\_BASE + 0x0218UL)}}
\DoxyCodeLine{1212 \textcolor{preprocessor}{\#define OPAMP\_BASE            (APB2PERIPH\_BASE + 0x0300UL)}}
\DoxyCodeLine{1213 \textcolor{preprocessor}{\#define OPAMP1\_BASE           (APB2PERIPH\_BASE + 0x0300UL)}}
\DoxyCodeLine{1214 \textcolor{preprocessor}{\#define OPAMP2\_BASE           (APB2PERIPH\_BASE + 0x0304UL)}}
\DoxyCodeLine{1215 \textcolor{preprocessor}{\#define OPAMP3\_BASE           (APB2PERIPH\_BASE + 0x0308UL)}}
\DoxyCodeLine{1216 \textcolor{preprocessor}{\#define OPAMP4\_BASE           (APB2PERIPH\_BASE + 0x030CUL)}}
\DoxyCodeLine{1217 \textcolor{preprocessor}{\#define OPAMP5\_BASE           (APB2PERIPH\_BASE + 0x0310UL)}}
\DoxyCodeLine{1218 \textcolor{preprocessor}{\#define OPAMP6\_BASE           (APB2PERIPH\_BASE + 0x0314UL)}}
\DoxyCodeLine{1219 }
\DoxyCodeLine{1220 \textcolor{preprocessor}{\#define EXTI\_BASE             (APB2PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{1221 \textcolor{preprocessor}{\#define TIM1\_BASE             (APB2PERIPH\_BASE + 0x2C00UL)}}
\DoxyCodeLine{1222 \textcolor{preprocessor}{\#define SPI1\_BASE             (APB2PERIPH\_BASE + 0x3000UL)}}
\DoxyCodeLine{1223 \textcolor{preprocessor}{\#define TIM8\_BASE             (APB2PERIPH\_BASE + 0x3400UL)}}
\DoxyCodeLine{1224 \textcolor{preprocessor}{\#define USART1\_BASE           (APB2PERIPH\_BASE + 0x3800UL)}}
\DoxyCodeLine{1225 \textcolor{preprocessor}{\#define SPI4\_BASE             (APB2PERIPH\_BASE + 0x3C00UL)}}
\DoxyCodeLine{1226 \textcolor{preprocessor}{\#define TIM15\_BASE            (APB2PERIPH\_BASE + 0x4000UL)}}
\DoxyCodeLine{1227 \textcolor{preprocessor}{\#define TIM16\_BASE            (APB2PERIPH\_BASE + 0x4400UL)}}
\DoxyCodeLine{1228 \textcolor{preprocessor}{\#define TIM17\_BASE            (APB2PERIPH\_BASE + 0x4800UL)}}
\DoxyCodeLine{1229 \textcolor{preprocessor}{\#define TIM20\_BASE            (APB2PERIPH\_BASE + 0x5000UL)}}
\DoxyCodeLine{1230 \textcolor{preprocessor}{\#define SAI1\_BASE             (APB2PERIPH\_BASE + 0x5400UL)}}
\DoxyCodeLine{1231 \textcolor{preprocessor}{\#define SAI1\_Block\_A\_BASE     (SAI1\_BASE + 0x0004UL)}}
\DoxyCodeLine{1232 \textcolor{preprocessor}{\#define SAI1\_Block\_B\_BASE     (SAI1\_BASE + 0x0024UL)}}
\DoxyCodeLine{1233 \textcolor{preprocessor}{\#define HRTIM1\_BASE           (APB2PERIPH\_BASE + 0x6800UL)}}
\DoxyCodeLine{1234 \textcolor{preprocessor}{\#define HRTIM1\_TIMA\_BASE      (HRTIM1\_BASE + 0x0080UL)}}
\DoxyCodeLine{1235 \textcolor{preprocessor}{\#define HRTIM1\_TIMB\_BASE      (HRTIM1\_BASE + 0x0100UL)}}
\DoxyCodeLine{1236 \textcolor{preprocessor}{\#define HRTIM1\_TIMC\_BASE      (HRTIM1\_BASE + 0x0180UL)}}
\DoxyCodeLine{1237 \textcolor{preprocessor}{\#define HRTIM1\_TIMD\_BASE      (HRTIM1\_BASE + 0x0200UL)}}
\DoxyCodeLine{1238 \textcolor{preprocessor}{\#define HRTIM1\_TIME\_BASE      (HRTIM1\_BASE + 0x0280UL)}}
\DoxyCodeLine{1239 \textcolor{preprocessor}{\#define HRTIM1\_TIMF\_BASE      (HRTIM1\_BASE + 0x0300UL)}}
\DoxyCodeLine{1240 \textcolor{preprocessor}{\#define HRTIM1\_COMMON\_BASE    (HRTIM1\_BASE + 0x0380UL)}}
\DoxyCodeLine{1241 }
\DoxyCodeLine{1243 \textcolor{preprocessor}{\#define DMA1\_BASE             (AHB1PERIPH\_BASE)}}
\DoxyCodeLine{1244 \textcolor{preprocessor}{\#define DMA2\_BASE             (AHB1PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{1245 \textcolor{preprocessor}{\#define DMAMUX1\_BASE          (AHB1PERIPH\_BASE + 0x0800UL)}}
\DoxyCodeLine{1246 \textcolor{preprocessor}{\#define CORDIC\_BASE           (AHB1PERIPH\_BASE + 0x0C00UL)}}
\DoxyCodeLine{1247 \textcolor{preprocessor}{\#define RCC\_BASE              (AHB1PERIPH\_BASE + 0x1000UL)}}
\DoxyCodeLine{1248 \textcolor{preprocessor}{\#define FMAC\_BASE             (AHB1PERIPH\_BASE + 0x1400UL)}}
\DoxyCodeLine{1249 \textcolor{preprocessor}{\#define FLASH\_R\_BASE          (AHB1PERIPH\_BASE + 0x2000UL)}}
\DoxyCodeLine{1250 \textcolor{preprocessor}{\#define CRC\_BASE              (AHB1PERIPH\_BASE + 0x3000UL)}}
\DoxyCodeLine{1251 }
\DoxyCodeLine{1252 \textcolor{preprocessor}{\#define DMA1\_Channel1\_BASE    (DMA1\_BASE + 0x0008UL)}}
\DoxyCodeLine{1253 \textcolor{preprocessor}{\#define DMA1\_Channel2\_BASE    (DMA1\_BASE + 0x001CUL)}}
\DoxyCodeLine{1254 \textcolor{preprocessor}{\#define DMA1\_Channel3\_BASE    (DMA1\_BASE + 0x0030UL)}}
\DoxyCodeLine{1255 \textcolor{preprocessor}{\#define DMA1\_Channel4\_BASE    (DMA1\_BASE + 0x0044UL)}}
\DoxyCodeLine{1256 \textcolor{preprocessor}{\#define DMA1\_Channel5\_BASE    (DMA1\_BASE + 0x0058UL)}}
\DoxyCodeLine{1257 \textcolor{preprocessor}{\#define DMA1\_Channel6\_BASE    (DMA1\_BASE + 0x006CUL)}}
\DoxyCodeLine{1258 \textcolor{preprocessor}{\#define DMA1\_Channel7\_BASE    (DMA1\_BASE + 0x0080UL)}}
\DoxyCodeLine{1259 \textcolor{preprocessor}{\#define DMA1\_Channel8\_BASE    (DMA1\_BASE + 0x0094UL)}}
\DoxyCodeLine{1260 }
\DoxyCodeLine{1261 \textcolor{preprocessor}{\#define DMA2\_Channel1\_BASE    (DMA2\_BASE + 0x0008UL)}}
\DoxyCodeLine{1262 \textcolor{preprocessor}{\#define DMA2\_Channel2\_BASE    (DMA2\_BASE + 0x001CUL)}}
\DoxyCodeLine{1263 \textcolor{preprocessor}{\#define DMA2\_Channel3\_BASE    (DMA2\_BASE + 0x0030UL)}}
\DoxyCodeLine{1264 \textcolor{preprocessor}{\#define DMA2\_Channel4\_BASE    (DMA2\_BASE + 0x0044UL)}}
\DoxyCodeLine{1265 \textcolor{preprocessor}{\#define DMA2\_Channel5\_BASE    (DMA2\_BASE + 0x0058UL)}}
\DoxyCodeLine{1266 \textcolor{preprocessor}{\#define DMA2\_Channel6\_BASE    (DMA2\_BASE + 0x006CUL)}}
\DoxyCodeLine{1267 \textcolor{preprocessor}{\#define DMA2\_Channel7\_BASE    (DMA2\_BASE + 0x0080UL)}}
\DoxyCodeLine{1268 \textcolor{preprocessor}{\#define DMA2\_Channel8\_BASE    (DMA2\_BASE + 0x0094UL)}}
\DoxyCodeLine{1269 }
\DoxyCodeLine{1270 \textcolor{preprocessor}{\#define DMAMUX1\_Channel0\_BASE    (DMAMUX1\_BASE)}}
\DoxyCodeLine{1271 \textcolor{preprocessor}{\#define DMAMUX1\_Channel1\_BASE    (DMAMUX1\_BASE + 0x0004UL)}}
\DoxyCodeLine{1272 \textcolor{preprocessor}{\#define DMAMUX1\_Channel2\_BASE    (DMAMUX1\_BASE + 0x0008UL)}}
\DoxyCodeLine{1273 \textcolor{preprocessor}{\#define DMAMUX1\_Channel3\_BASE    (DMAMUX1\_BASE + 0x000CUL)}}
\DoxyCodeLine{1274 \textcolor{preprocessor}{\#define DMAMUX1\_Channel4\_BASE    (DMAMUX1\_BASE + 0x0010UL)}}
\DoxyCodeLine{1275 \textcolor{preprocessor}{\#define DMAMUX1\_Channel5\_BASE    (DMAMUX1\_BASE + 0x0014UL)}}
\DoxyCodeLine{1276 \textcolor{preprocessor}{\#define DMAMUX1\_Channel6\_BASE    (DMAMUX1\_BASE + 0x0018UL)}}
\DoxyCodeLine{1277 \textcolor{preprocessor}{\#define DMAMUX1\_Channel7\_BASE    (DMAMUX1\_BASE + 0x001CUL)}}
\DoxyCodeLine{1278 \textcolor{preprocessor}{\#define DMAMUX1\_Channel8\_BASE    (DMAMUX1\_BASE + 0x0020UL)}}
\DoxyCodeLine{1279 \textcolor{preprocessor}{\#define DMAMUX1\_Channel9\_BASE    (DMAMUX1\_BASE + 0x0024UL)}}
\DoxyCodeLine{1280 \textcolor{preprocessor}{\#define DMAMUX1\_Channel10\_BASE   (DMAMUX1\_BASE + 0x0028UL)}}
\DoxyCodeLine{1281 \textcolor{preprocessor}{\#define DMAMUX1\_Channel11\_BASE   (DMAMUX1\_BASE + 0x002CUL)}}
\DoxyCodeLine{1282 \textcolor{preprocessor}{\#define DMAMUX1\_Channel12\_BASE   (DMAMUX1\_BASE + 0x0030UL)}}
\DoxyCodeLine{1283 \textcolor{preprocessor}{\#define DMAMUX1\_Channel13\_BASE   (DMAMUX1\_BASE + 0x0034UL)}}
\DoxyCodeLine{1284 \textcolor{preprocessor}{\#define DMAMUX1\_Channel14\_BASE   (DMAMUX1\_BASE + 0x0038UL)}}
\DoxyCodeLine{1285 \textcolor{preprocessor}{\#define DMAMUX1\_Channel15\_BASE   (DMAMUX1\_BASE + 0x003CUL)}}
\DoxyCodeLine{1286 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator0\_BASE  (DMAMUX1\_BASE + 0x0100UL)}}
\DoxyCodeLine{1287 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator1\_BASE  (DMAMUX1\_BASE + 0x0104UL)}}
\DoxyCodeLine{1288 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator2\_BASE  (DMAMUX1\_BASE + 0x0108UL)}}
\DoxyCodeLine{1289 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator3\_BASE  (DMAMUX1\_BASE + 0x010CUL)}}
\DoxyCodeLine{1290 }
\DoxyCodeLine{1291 \textcolor{preprocessor}{\#define DMAMUX1\_ChannelStatus\_BASE      (DMAMUX1\_BASE + 0x0080UL)}}
\DoxyCodeLine{1292 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenStatus\_BASE   (DMAMUX1\_BASE + 0x0140UL)}}
\DoxyCodeLine{1293 }
\DoxyCodeLine{1295 \textcolor{preprocessor}{\#define GPIOA\_BASE            (AHB2PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{1296 \textcolor{preprocessor}{\#define GPIOB\_BASE            (AHB2PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{1297 \textcolor{preprocessor}{\#define GPIOC\_BASE            (AHB2PERIPH\_BASE + 0x0800UL)}}
\DoxyCodeLine{1298 \textcolor{preprocessor}{\#define GPIOD\_BASE            (AHB2PERIPH\_BASE + 0x0C00UL)}}
\DoxyCodeLine{1299 \textcolor{preprocessor}{\#define GPIOE\_BASE            (AHB2PERIPH\_BASE + 0x1000UL)}}
\DoxyCodeLine{1300 \textcolor{preprocessor}{\#define GPIOF\_BASE            (AHB2PERIPH\_BASE + 0x1400UL)}}
\DoxyCodeLine{1301 \textcolor{preprocessor}{\#define GPIOG\_BASE            (AHB2PERIPH\_BASE + 0x1800UL)}}
\DoxyCodeLine{1302 }
\DoxyCodeLine{1303 \textcolor{preprocessor}{\#define ADC1\_BASE             (AHB2PERIPH\_BASE + 0x08000000UL)}}
\DoxyCodeLine{1304 \textcolor{preprocessor}{\#define ADC2\_BASE             (AHB2PERIPH\_BASE + 0x08000100UL)}}
\DoxyCodeLine{1305 \textcolor{preprocessor}{\#define ADC12\_COMMON\_BASE     (AHB2PERIPH\_BASE + 0x08000300UL)}}
\DoxyCodeLine{1306 \textcolor{preprocessor}{\#define ADC3\_BASE             (AHB2PERIPH\_BASE + 0x08000400UL)}}
\DoxyCodeLine{1307 \textcolor{preprocessor}{\#define ADC4\_BASE             (AHB2PERIPH\_BASE + 0x08000500UL)}}
\DoxyCodeLine{1308 \textcolor{preprocessor}{\#define ADC5\_BASE             (AHB2PERIPH\_BASE + 0x08000600UL)}}
\DoxyCodeLine{1309 \textcolor{preprocessor}{\#define ADC345\_COMMON\_BASE    (AHB2PERIPH\_BASE + 0x08000700UL)}}
\DoxyCodeLine{1310 }
\DoxyCodeLine{1311 \textcolor{preprocessor}{\#define DAC\_BASE              (AHB2PERIPH\_BASE + 0x08000800UL)}}
\DoxyCodeLine{1312 \textcolor{preprocessor}{\#define DAC1\_BASE             (AHB2PERIPH\_BASE + 0x08000800UL)}}
\DoxyCodeLine{1313 \textcolor{preprocessor}{\#define DAC2\_BASE             (AHB2PERIPH\_BASE + 0x08000C00UL)}}
\DoxyCodeLine{1314 \textcolor{preprocessor}{\#define DAC3\_BASE             (AHB2PERIPH\_BASE + 0x08001000UL)}}
\DoxyCodeLine{1315 \textcolor{preprocessor}{\#define DAC4\_BASE             (AHB2PERIPH\_BASE + 0x08001400UL)}}
\DoxyCodeLine{1316 }
\DoxyCodeLine{1318 \textcolor{preprocessor}{\#define FMC\_Bank1\_R\_BASE      (FMC\_R\_BASE + 0x0000UL)}}
\DoxyCodeLine{1319 \textcolor{preprocessor}{\#define FMC\_Bank1E\_R\_BASE     (FMC\_R\_BASE + 0x0104UL)}}
\DoxyCodeLine{1320 \textcolor{preprocessor}{\#define FMC\_Bank3\_R\_BASE      (FMC\_R\_BASE + 0x0080UL)}}
\DoxyCodeLine{1321 \textcolor{preprocessor}{\#define RNG\_BASE              (AHB2PERIPH\_BASE + 0x08060800UL)}}
\DoxyCodeLine{1322 \textcolor{comment}{/* Debug MCU registers base address */}}
\DoxyCodeLine{1323 \textcolor{preprocessor}{\#define DBGMCU\_BASE           (0xE0042000UL)}}
\DoxyCodeLine{1324 }
\DoxyCodeLine{1325 \textcolor{preprocessor}{\#define PACKAGE\_BASE          (0x1FFF7500UL)        }}
\DoxyCodeLine{1326 \textcolor{preprocessor}{\#define UID\_BASE              (0x1FFF7590UL)        }}
\DoxyCodeLine{1327 \textcolor{preprocessor}{\#define FLASHSIZE\_BASE        (0x1FFF75E0UL)        }}
\DoxyCodeLine{1335 \textcolor{preprocessor}{\#define TIM2                ((TIM\_TypeDef *) TIM2\_BASE)}}
\DoxyCodeLine{1336 \textcolor{preprocessor}{\#define TIM3                ((TIM\_TypeDef *) TIM3\_BASE)}}
\DoxyCodeLine{1337 \textcolor{preprocessor}{\#define TIM4                ((TIM\_TypeDef *) TIM4\_BASE)}}
\DoxyCodeLine{1338 \textcolor{preprocessor}{\#define TIM5                ((TIM\_TypeDef *) TIM5\_BASE)}}
\DoxyCodeLine{1339 \textcolor{preprocessor}{\#define TIM6                ((TIM\_TypeDef *) TIM6\_BASE)}}
\DoxyCodeLine{1340 \textcolor{preprocessor}{\#define TIM7                ((TIM\_TypeDef *) TIM7\_BASE)}}
\DoxyCodeLine{1341 \textcolor{preprocessor}{\#define CRS                 ((CRS\_TypeDef *) CRS\_BASE)}}
\DoxyCodeLine{1342 \textcolor{preprocessor}{\#define TAMP                ((TAMP\_TypeDef *) TAMP\_BASE)}}
\DoxyCodeLine{1343 \textcolor{preprocessor}{\#define RTC                 ((RTC\_TypeDef *) RTC\_BASE)}}
\DoxyCodeLine{1344 \textcolor{preprocessor}{\#define WWDG                ((WWDG\_TypeDef *) WWDG\_BASE)}}
\DoxyCodeLine{1345 \textcolor{preprocessor}{\#define IWDG                ((IWDG\_TypeDef *) IWDG\_BASE)}}
\DoxyCodeLine{1346 \textcolor{preprocessor}{\#define SPI2                ((SPI\_TypeDef *) SPI2\_BASE)}}
\DoxyCodeLine{1347 \textcolor{preprocessor}{\#define SPI3                ((SPI\_TypeDef *) SPI3\_BASE)}}
\DoxyCodeLine{1348 \textcolor{preprocessor}{\#define USART2              ((USART\_TypeDef *) USART2\_BASE)}}
\DoxyCodeLine{1349 \textcolor{preprocessor}{\#define USART3              ((USART\_TypeDef *) USART3\_BASE)}}
\DoxyCodeLine{1350 \textcolor{preprocessor}{\#define UART4               ((USART\_TypeDef *) UART4\_BASE)}}
\DoxyCodeLine{1351 \textcolor{preprocessor}{\#define UART5               ((USART\_TypeDef *) UART5\_BASE)}}
\DoxyCodeLine{1352 \textcolor{preprocessor}{\#define I2C1                ((I2C\_TypeDef *) I2C1\_BASE)}}
\DoxyCodeLine{1353 \textcolor{preprocessor}{\#define I2C2                ((I2C\_TypeDef *) I2C2\_BASE)}}
\DoxyCodeLine{1354 \textcolor{preprocessor}{\#define USB                 ((USB\_TypeDef *) USB\_BASE)}}
\DoxyCodeLine{1355 \textcolor{preprocessor}{\#define FDCAN1              ((FDCAN\_GlobalTypeDef *) FDCAN1\_BASE)}}
\DoxyCodeLine{1356 \textcolor{preprocessor}{\#define FDCAN\_CONFIG        ((FDCAN\_Config\_TypeDef *) FDCAN\_CONFIG\_BASE)}}
\DoxyCodeLine{1357 \textcolor{preprocessor}{\#define FDCAN2              ((FDCAN\_GlobalTypeDef *) FDCAN2\_BASE)}}
\DoxyCodeLine{1358 \textcolor{preprocessor}{\#define FDCAN3              ((FDCAN\_GlobalTypeDef *) FDCAN3\_BASE)}}
\DoxyCodeLine{1359 \textcolor{preprocessor}{\#define PWR                 ((PWR\_TypeDef *) PWR\_BASE)}}
\DoxyCodeLine{1360 \textcolor{preprocessor}{\#define I2C3                ((I2C\_TypeDef *) I2C3\_BASE)}}
\DoxyCodeLine{1361 \textcolor{preprocessor}{\#define LPTIM1              ((LPTIM\_TypeDef *) LPTIM1\_BASE)}}
\DoxyCodeLine{1362 \textcolor{preprocessor}{\#define LPUART1             ((USART\_TypeDef *) LPUART1\_BASE)}}
\DoxyCodeLine{1363 \textcolor{preprocessor}{\#define I2C4                ((I2C\_TypeDef *) I2C4\_BASE)}}
\DoxyCodeLine{1364 \textcolor{preprocessor}{\#define UCPD1              ((UCPD\_TypeDef *) UCPD1\_BASE)}}
\DoxyCodeLine{1365 }
\DoxyCodeLine{1366 \textcolor{preprocessor}{\#define SYSCFG              ((SYSCFG\_TypeDef *) SYSCFG\_BASE)}}
\DoxyCodeLine{1367 \textcolor{preprocessor}{\#define VREFBUF             ((VREFBUF\_TypeDef *) VREFBUF\_BASE)}}
\DoxyCodeLine{1368 \textcolor{preprocessor}{\#define COMP1               ((COMP\_TypeDef *) COMP1\_BASE)}}
\DoxyCodeLine{1369 \textcolor{preprocessor}{\#define COMP2               ((COMP\_TypeDef *) COMP2\_BASE)}}
\DoxyCodeLine{1370 \textcolor{preprocessor}{\#define COMP3               ((COMP\_TypeDef *) COMP3\_BASE)}}
\DoxyCodeLine{1371 \textcolor{preprocessor}{\#define COMP4               ((COMP\_TypeDef *) COMP4\_BASE)}}
\DoxyCodeLine{1372 \textcolor{preprocessor}{\#define COMP5               ((COMP\_TypeDef *) COMP5\_BASE)}}
\DoxyCodeLine{1373 \textcolor{preprocessor}{\#define COMP6               ((COMP\_TypeDef *) COMP6\_BASE)}}
\DoxyCodeLine{1374 \textcolor{preprocessor}{\#define COMP7               ((COMP\_TypeDef *) COMP7\_BASE)}}
\DoxyCodeLine{1375 }
\DoxyCodeLine{1376 \textcolor{preprocessor}{\#define OPAMP               ((OPAMP\_TypeDef *) OPAMP\_BASE)}}
\DoxyCodeLine{1377 \textcolor{preprocessor}{\#define OPAMP1              ((OPAMP\_TypeDef *) OPAMP1\_BASE)}}
\DoxyCodeLine{1378 \textcolor{preprocessor}{\#define OPAMP2              ((OPAMP\_TypeDef *) OPAMP2\_BASE)}}
\DoxyCodeLine{1379 \textcolor{preprocessor}{\#define OPAMP3              ((OPAMP\_TypeDef *) OPAMP3\_BASE)}}
\DoxyCodeLine{1380 \textcolor{preprocessor}{\#define OPAMP4              ((OPAMP\_TypeDef *) OPAMP4\_BASE)}}
\DoxyCodeLine{1381 \textcolor{preprocessor}{\#define OPAMP5              ((OPAMP\_TypeDef *) OPAMP5\_BASE)}}
\DoxyCodeLine{1382 \textcolor{preprocessor}{\#define OPAMP6              ((OPAMP\_TypeDef *) OPAMP6\_BASE)}}
\DoxyCodeLine{1383 }
\DoxyCodeLine{1384 \textcolor{preprocessor}{\#define EXTI                ((EXTI\_TypeDef *) EXTI\_BASE)}}
\DoxyCodeLine{1385 \textcolor{preprocessor}{\#define TIM1                ((TIM\_TypeDef *) TIM1\_BASE)}}
\DoxyCodeLine{1386 \textcolor{preprocessor}{\#define SPI1                ((SPI\_TypeDef *) SPI1\_BASE)}}
\DoxyCodeLine{1387 \textcolor{preprocessor}{\#define TIM8                ((TIM\_TypeDef *) TIM8\_BASE)}}
\DoxyCodeLine{1388 \textcolor{preprocessor}{\#define USART1              ((USART\_TypeDef *) USART1\_BASE)}}
\DoxyCodeLine{1389 \textcolor{preprocessor}{\#define SPI4                ((SPI\_TypeDef *) SPI4\_BASE)}}
\DoxyCodeLine{1390 \textcolor{preprocessor}{\#define TIM15               ((TIM\_TypeDef *) TIM15\_BASE)}}
\DoxyCodeLine{1391 \textcolor{preprocessor}{\#define TIM16               ((TIM\_TypeDef *) TIM16\_BASE)}}
\DoxyCodeLine{1392 \textcolor{preprocessor}{\#define TIM17               ((TIM\_TypeDef *) TIM17\_BASE)}}
\DoxyCodeLine{1393 \textcolor{preprocessor}{\#define TIM20               ((TIM\_TypeDef *) TIM20\_BASE)}}
\DoxyCodeLine{1394 \textcolor{preprocessor}{\#define SAI1                ((SAI\_TypeDef *) SAI1\_BASE)}}
\DoxyCodeLine{1395 \textcolor{preprocessor}{\#define SAI1\_Block\_A        ((SAI\_Block\_TypeDef *)SAI1\_Block\_A\_BASE)}}
\DoxyCodeLine{1396 \textcolor{preprocessor}{\#define SAI1\_Block\_B        ((SAI\_Block\_TypeDef *)SAI1\_Block\_B\_BASE)}}
\DoxyCodeLine{1397 \textcolor{preprocessor}{\#define HRTIM1              ((HRTIM\_TypeDef *) HRTIM1\_BASE)}}
\DoxyCodeLine{1398 \textcolor{preprocessor}{\#define HRTIM1\_TIMA         ((HRTIM\_Timerx\_TypeDef *) HRTIM1\_TIMA\_BASE)}}
\DoxyCodeLine{1399 \textcolor{preprocessor}{\#define HRTIM1\_TIMB         ((HRTIM\_Timerx\_TypeDef *) HRTIM1\_TIMB\_BASE)}}
\DoxyCodeLine{1400 \textcolor{preprocessor}{\#define HRTIM1\_TIMC         ((HRTIM\_Timerx\_TypeDef *) HRTIM1\_TIMC\_BASE)}}
\DoxyCodeLine{1401 \textcolor{preprocessor}{\#define HRTIM1\_TIMD         ((HRTIM\_Timerx\_TypeDef *) HRTIM1\_TIMD\_BASE)}}
\DoxyCodeLine{1402 \textcolor{preprocessor}{\#define HRTIM1\_TIME         ((HRTIM\_Timerx\_TypeDef *) HRTIM1\_TIME\_BASE)}}
\DoxyCodeLine{1403 \textcolor{preprocessor}{\#define HRTIM1\_TIMF         ((HRTIM\_Timerx\_TypeDef *) HRTIM1\_TIMF\_BASE)}}
\DoxyCodeLine{1404 \textcolor{preprocessor}{\#define HRTIM1\_COMMON       ((HRTIM\_Common\_TypeDef *) HRTIM1\_COMMON\_BASE)}}
\DoxyCodeLine{1405 \textcolor{preprocessor}{\#define DMA1                ((DMA\_TypeDef *) DMA1\_BASE)}}
\DoxyCodeLine{1406 \textcolor{preprocessor}{\#define DMA2                ((DMA\_TypeDef *) DMA2\_BASE)}}
\DoxyCodeLine{1407 \textcolor{preprocessor}{\#define DMAMUX1             ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_BASE)}}
\DoxyCodeLine{1408 \textcolor{preprocessor}{\#define CORDIC              ((CORDIC\_TypeDef *) CORDIC\_BASE)}}
\DoxyCodeLine{1409 \textcolor{preprocessor}{\#define RCC                 ((RCC\_TypeDef *) RCC\_BASE)}}
\DoxyCodeLine{1410 \textcolor{preprocessor}{\#define FMAC                ((FMAC\_TypeDef *) FMAC\_BASE)}}
\DoxyCodeLine{1411 \textcolor{preprocessor}{\#define FLASH               ((FLASH\_TypeDef *) FLASH\_R\_BASE)}}
\DoxyCodeLine{1412 \textcolor{preprocessor}{\#define CRC                 ((CRC\_TypeDef *) CRC\_BASE)}}
\DoxyCodeLine{1413 }
\DoxyCodeLine{1414 \textcolor{preprocessor}{\#define GPIOA               ((GPIO\_TypeDef *) GPIOA\_BASE)}}
\DoxyCodeLine{1415 \textcolor{preprocessor}{\#define GPIOB               ((GPIO\_TypeDef *) GPIOB\_BASE)}}
\DoxyCodeLine{1416 \textcolor{preprocessor}{\#define GPIOC               ((GPIO\_TypeDef *) GPIOC\_BASE)}}
\DoxyCodeLine{1417 \textcolor{preprocessor}{\#define GPIOD               ((GPIO\_TypeDef *) GPIOD\_BASE)}}
\DoxyCodeLine{1418 \textcolor{preprocessor}{\#define GPIOE               ((GPIO\_TypeDef *) GPIOE\_BASE)}}
\DoxyCodeLine{1419 \textcolor{preprocessor}{\#define GPIOF               ((GPIO\_TypeDef *) GPIOF\_BASE)}}
\DoxyCodeLine{1420 \textcolor{preprocessor}{\#define GPIOG               ((GPIO\_TypeDef *) GPIOG\_BASE)}}
\DoxyCodeLine{1421 \textcolor{preprocessor}{\#define ADC1                ((ADC\_TypeDef *) ADC1\_BASE)}}
\DoxyCodeLine{1422 \textcolor{preprocessor}{\#define ADC2                ((ADC\_TypeDef *) ADC2\_BASE)}}
\DoxyCodeLine{1423 \textcolor{preprocessor}{\#define ADC12\_COMMON        ((ADC\_Common\_TypeDef *) ADC12\_COMMON\_BASE)}}
\DoxyCodeLine{1424 \textcolor{preprocessor}{\#define ADC3                ((ADC\_TypeDef *) ADC3\_BASE)}}
\DoxyCodeLine{1425 \textcolor{preprocessor}{\#define ADC4                ((ADC\_TypeDef *) ADC4\_BASE)}}
\DoxyCodeLine{1426 \textcolor{preprocessor}{\#define ADC5                ((ADC\_TypeDef *) ADC5\_BASE)}}
\DoxyCodeLine{1427 \textcolor{preprocessor}{\#define ADC345\_COMMON       ((ADC\_Common\_TypeDef *) ADC345\_COMMON\_BASE)}}
\DoxyCodeLine{1428 \textcolor{preprocessor}{\#define DAC                 ((DAC\_TypeDef *) DAC\_BASE)}}
\DoxyCodeLine{1429 \textcolor{preprocessor}{\#define DAC1                ((DAC\_TypeDef *) DAC1\_BASE)}}
\DoxyCodeLine{1430 \textcolor{preprocessor}{\#define DAC2                ((DAC\_TypeDef *) DAC2\_BASE)}}
\DoxyCodeLine{1431 \textcolor{preprocessor}{\#define DAC3                ((DAC\_TypeDef *) DAC3\_BASE)}}
\DoxyCodeLine{1432 \textcolor{preprocessor}{\#define DAC4                ((DAC\_TypeDef *) DAC4\_BASE)}}
\DoxyCodeLine{1433 \textcolor{preprocessor}{\#define RNG                 ((RNG\_TypeDef *) RNG\_BASE)}}
\DoxyCodeLine{1434 }
\DoxyCodeLine{1435 \textcolor{preprocessor}{\#define DMA1\_Channel1       ((DMA\_Channel\_TypeDef *) DMA1\_Channel1\_BASE)}}
\DoxyCodeLine{1436 \textcolor{preprocessor}{\#define DMA1\_Channel2       ((DMA\_Channel\_TypeDef *) DMA1\_Channel2\_BASE)}}
\DoxyCodeLine{1437 \textcolor{preprocessor}{\#define DMA1\_Channel3       ((DMA\_Channel\_TypeDef *) DMA1\_Channel3\_BASE)}}
\DoxyCodeLine{1438 \textcolor{preprocessor}{\#define DMA1\_Channel4       ((DMA\_Channel\_TypeDef *) DMA1\_Channel4\_BASE)}}
\DoxyCodeLine{1439 \textcolor{preprocessor}{\#define DMA1\_Channel5       ((DMA\_Channel\_TypeDef *) DMA1\_Channel5\_BASE)}}
\DoxyCodeLine{1440 \textcolor{preprocessor}{\#define DMA1\_Channel6       ((DMA\_Channel\_TypeDef *) DMA1\_Channel6\_BASE)}}
\DoxyCodeLine{1441 \textcolor{preprocessor}{\#define DMA1\_Channel7       ((DMA\_Channel\_TypeDef *) DMA1\_Channel7\_BASE)}}
\DoxyCodeLine{1442 \textcolor{preprocessor}{\#define DMA1\_Channel8       ((DMA\_Channel\_TypeDef *) DMA1\_Channel8\_BASE)}}
\DoxyCodeLine{1443 }
\DoxyCodeLine{1444 \textcolor{preprocessor}{\#define DMA2\_Channel1       ((DMA\_Channel\_TypeDef *) DMA2\_Channel1\_BASE)}}
\DoxyCodeLine{1445 \textcolor{preprocessor}{\#define DMA2\_Channel2       ((DMA\_Channel\_TypeDef *) DMA2\_Channel2\_BASE)}}
\DoxyCodeLine{1446 \textcolor{preprocessor}{\#define DMA2\_Channel3       ((DMA\_Channel\_TypeDef *) DMA2\_Channel3\_BASE)}}
\DoxyCodeLine{1447 \textcolor{preprocessor}{\#define DMA2\_Channel4       ((DMA\_Channel\_TypeDef *) DMA2\_Channel4\_BASE)}}
\DoxyCodeLine{1448 \textcolor{preprocessor}{\#define DMA2\_Channel5       ((DMA\_Channel\_TypeDef *) DMA2\_Channel5\_BASE)}}
\DoxyCodeLine{1449 \textcolor{preprocessor}{\#define DMA2\_Channel6       ((DMA\_Channel\_TypeDef *) DMA2\_Channel6\_BASE)}}
\DoxyCodeLine{1450 \textcolor{preprocessor}{\#define DMA2\_Channel7       ((DMA\_Channel\_TypeDef *) DMA2\_Channel7\_BASE)}}
\DoxyCodeLine{1451 \textcolor{preprocessor}{\#define DMA2\_Channel8       ((DMA\_Channel\_TypeDef *) DMA2\_Channel8\_BASE)}}
\DoxyCodeLine{1452 }
\DoxyCodeLine{1453 \textcolor{preprocessor}{\#define DMAMUX1\_Channel0    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel0\_BASE)}}
\DoxyCodeLine{1454 \textcolor{preprocessor}{\#define DMAMUX1\_Channel1    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel1\_BASE)}}
\DoxyCodeLine{1455 \textcolor{preprocessor}{\#define DMAMUX1\_Channel2    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel2\_BASE)}}
\DoxyCodeLine{1456 \textcolor{preprocessor}{\#define DMAMUX1\_Channel3    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel3\_BASE)}}
\DoxyCodeLine{1457 \textcolor{preprocessor}{\#define DMAMUX1\_Channel4    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel4\_BASE)}}
\DoxyCodeLine{1458 \textcolor{preprocessor}{\#define DMAMUX1\_Channel5    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel5\_BASE)}}
\DoxyCodeLine{1459 \textcolor{preprocessor}{\#define DMAMUX1\_Channel6    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel6\_BASE)}}
\DoxyCodeLine{1460 \textcolor{preprocessor}{\#define DMAMUX1\_Channel7    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel7\_BASE)}}
\DoxyCodeLine{1461 \textcolor{preprocessor}{\#define DMAMUX1\_Channel8    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel8\_BASE)}}
\DoxyCodeLine{1462 \textcolor{preprocessor}{\#define DMAMUX1\_Channel9    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel9\_BASE)}}
\DoxyCodeLine{1463 \textcolor{preprocessor}{\#define DMAMUX1\_Channel10   ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel10\_BASE)}}
\DoxyCodeLine{1464 \textcolor{preprocessor}{\#define DMAMUX1\_Channel11   ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel11\_BASE)}}
\DoxyCodeLine{1465 \textcolor{preprocessor}{\#define DMAMUX1\_Channel12   ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel12\_BASE)}}
\DoxyCodeLine{1466 \textcolor{preprocessor}{\#define DMAMUX1\_Channel13   ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel13\_BASE)}}
\DoxyCodeLine{1467 \textcolor{preprocessor}{\#define DMAMUX1\_Channel14   ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel14\_BASE)}}
\DoxyCodeLine{1468 \textcolor{preprocessor}{\#define DMAMUX1\_Channel15   ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel15\_BASE)}}
\DoxyCodeLine{1469 }
\DoxyCodeLine{1470 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator0  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX1\_RequestGenerator0\_BASE)}}
\DoxyCodeLine{1471 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator1  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX1\_RequestGenerator1\_BASE)}}
\DoxyCodeLine{1472 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator2  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX1\_RequestGenerator2\_BASE)}}
\DoxyCodeLine{1473 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator3  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX1\_RequestGenerator3\_BASE)}}
\DoxyCodeLine{1474 }
\DoxyCodeLine{1475 \textcolor{preprocessor}{\#define DMAMUX1\_ChannelStatus      ((DMAMUX\_ChannelStatus\_TypeDef *) DMAMUX1\_ChannelStatus\_BASE)}}
\DoxyCodeLine{1476 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenStatus   ((DMAMUX\_RequestGenStatus\_TypeDef *) DMAMUX1\_RequestGenStatus\_BASE)}}
\DoxyCodeLine{1477 }
\DoxyCodeLine{1478 \textcolor{preprocessor}{\#define FMC\_Bank1\_R         ((FMC\_Bank1\_TypeDef *) FMC\_Bank1\_R\_BASE)}}
\DoxyCodeLine{1479 \textcolor{preprocessor}{\#define FMC\_Bank1E\_R        ((FMC\_Bank1E\_TypeDef *) FMC\_Bank1E\_R\_BASE)}}
\DoxyCodeLine{1480 \textcolor{preprocessor}{\#define FMC\_Bank3\_R         ((FMC\_Bank3\_TypeDef *) FMC\_Bank3\_R\_BASE)}}
\DoxyCodeLine{1481 }
\DoxyCodeLine{1482 \textcolor{preprocessor}{\#define QUADSPI             ((QUADSPI\_TypeDef *) QSPI\_R\_BASE)}}
\DoxyCodeLine{1483 }
\DoxyCodeLine{1484 \textcolor{preprocessor}{\#define DBGMCU              ((DBGMCU\_TypeDef *) DBGMCU\_BASE)}}
\DoxyCodeLine{1485 }
\DoxyCodeLine{1497 \textcolor{preprocessor}{\#define LSI\_STARTUP\_TIME 130U }}
\DoxyCodeLine{1507 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1508 \textcolor{comment}{/*                         Peripheral Registers\_Bits\_Definition               */}}
\DoxyCodeLine{1509 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1510 }
\DoxyCodeLine{1511 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1512 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1513 \textcolor{comment}{/*                        Analog to Digital Converter                         */}}
\DoxyCodeLine{1514 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1515 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1516 }
\DoxyCodeLine{1517 \textcolor{comment}{/*}}
\DoxyCodeLine{1518 \textcolor{comment}{ * @brief Specific device feature definitions (not present on all devices in the STM32G4 serie)}}
\DoxyCodeLine{1519 \textcolor{comment}{ */}}
\DoxyCodeLine{1520 \textcolor{preprocessor}{\#define ADC\_MULTIMODE\_SUPPORT                          }}
\DoxyCodeLine{1522 \textcolor{comment}{/********************  Bit definition for ADC\_ISR register  *******************/}}
\DoxyCodeLine{1523 \textcolor{preprocessor}{\#define ADC\_ISR\_ADRDY\_Pos              (0U)}}
\DoxyCodeLine{1524 \textcolor{preprocessor}{\#define ADC\_ISR\_ADRDY\_Msk              (0x1UL << ADC\_ISR\_ADRDY\_Pos)            }}
\DoxyCodeLine{1525 \textcolor{preprocessor}{\#define ADC\_ISR\_ADRDY                  ADC\_ISR\_ADRDY\_Msk                       }}
\DoxyCodeLine{1526 \textcolor{preprocessor}{\#define ADC\_ISR\_EOSMP\_Pos              (1U)}}
\DoxyCodeLine{1527 \textcolor{preprocessor}{\#define ADC\_ISR\_EOSMP\_Msk              (0x1UL << ADC\_ISR\_EOSMP\_Pos)            }}
\DoxyCodeLine{1528 \textcolor{preprocessor}{\#define ADC\_ISR\_EOSMP                  ADC\_ISR\_EOSMP\_Msk                       }}
\DoxyCodeLine{1529 \textcolor{preprocessor}{\#define ADC\_ISR\_EOC\_Pos                (2U)}}
\DoxyCodeLine{1530 \textcolor{preprocessor}{\#define ADC\_ISR\_EOC\_Msk                (0x1UL << ADC\_ISR\_EOC\_Pos)              }}
\DoxyCodeLine{1531 \textcolor{preprocessor}{\#define ADC\_ISR\_EOC                    ADC\_ISR\_EOC\_Msk                         }}
\DoxyCodeLine{1532 \textcolor{preprocessor}{\#define ADC\_ISR\_EOS\_Pos                (3U)}}
\DoxyCodeLine{1533 \textcolor{preprocessor}{\#define ADC\_ISR\_EOS\_Msk                (0x1UL << ADC\_ISR\_EOS\_Pos)              }}
\DoxyCodeLine{1534 \textcolor{preprocessor}{\#define ADC\_ISR\_EOS                    ADC\_ISR\_EOS\_Msk                         }}
\DoxyCodeLine{1535 \textcolor{preprocessor}{\#define ADC\_ISR\_OVR\_Pos                (4U)}}
\DoxyCodeLine{1536 \textcolor{preprocessor}{\#define ADC\_ISR\_OVR\_Msk                (0x1UL << ADC\_ISR\_OVR\_Pos)              }}
\DoxyCodeLine{1537 \textcolor{preprocessor}{\#define ADC\_ISR\_OVR                    ADC\_ISR\_OVR\_Msk                         }}
\DoxyCodeLine{1538 \textcolor{preprocessor}{\#define ADC\_ISR\_JEOC\_Pos               (5U)}}
\DoxyCodeLine{1539 \textcolor{preprocessor}{\#define ADC\_ISR\_JEOC\_Msk               (0x1UL << ADC\_ISR\_JEOC\_Pos)             }}
\DoxyCodeLine{1540 \textcolor{preprocessor}{\#define ADC\_ISR\_JEOC                   ADC\_ISR\_JEOC\_Msk                        }}
\DoxyCodeLine{1541 \textcolor{preprocessor}{\#define ADC\_ISR\_JEOS\_Pos               (6U)}}
\DoxyCodeLine{1542 \textcolor{preprocessor}{\#define ADC\_ISR\_JEOS\_Msk               (0x1UL << ADC\_ISR\_JEOS\_Pos)             }}
\DoxyCodeLine{1543 \textcolor{preprocessor}{\#define ADC\_ISR\_JEOS                   ADC\_ISR\_JEOS\_Msk                        }}
\DoxyCodeLine{1544 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD1\_Pos               (7U)}}
\DoxyCodeLine{1545 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD1\_Msk               (0x1UL << ADC\_ISR\_AWD1\_Pos)             }}
\DoxyCodeLine{1546 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD1                   ADC\_ISR\_AWD1\_Msk                        }}
\DoxyCodeLine{1547 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD2\_Pos               (8U)}}
\DoxyCodeLine{1548 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD2\_Msk               (0x1UL << ADC\_ISR\_AWD2\_Pos)             }}
\DoxyCodeLine{1549 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD2                   ADC\_ISR\_AWD2\_Msk                        }}
\DoxyCodeLine{1550 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD3\_Pos               (9U)}}
\DoxyCodeLine{1551 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD3\_Msk               (0x1UL << ADC\_ISR\_AWD3\_Pos)             }}
\DoxyCodeLine{1552 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD3                   ADC\_ISR\_AWD3\_Msk                        }}
\DoxyCodeLine{1553 \textcolor{preprocessor}{\#define ADC\_ISR\_JQOVF\_Pos              (10U)}}
\DoxyCodeLine{1554 \textcolor{preprocessor}{\#define ADC\_ISR\_JQOVF\_Msk              (0x1UL << ADC\_ISR\_JQOVF\_Pos)            }}
\DoxyCodeLine{1555 \textcolor{preprocessor}{\#define ADC\_ISR\_JQOVF                  ADC\_ISR\_JQOVF\_Msk                       }}
\DoxyCodeLine{1557 \textcolor{comment}{/********************  Bit definition for ADC\_IER register  *******************/}}
\DoxyCodeLine{1558 \textcolor{preprocessor}{\#define ADC\_IER\_ADRDYIE\_Pos            (0U)}}
\DoxyCodeLine{1559 \textcolor{preprocessor}{\#define ADC\_IER\_ADRDYIE\_Msk            (0x1UL << ADC\_IER\_ADRDYIE\_Pos)          }}
\DoxyCodeLine{1560 \textcolor{preprocessor}{\#define ADC\_IER\_ADRDYIE                ADC\_IER\_ADRDYIE\_Msk                     }}
\DoxyCodeLine{1561 \textcolor{preprocessor}{\#define ADC\_IER\_EOSMPIE\_Pos            (1U)}}
\DoxyCodeLine{1562 \textcolor{preprocessor}{\#define ADC\_IER\_EOSMPIE\_Msk            (0x1UL << ADC\_IER\_EOSMPIE\_Pos)          }}
\DoxyCodeLine{1563 \textcolor{preprocessor}{\#define ADC\_IER\_EOSMPIE                ADC\_IER\_EOSMPIE\_Msk                     }}
\DoxyCodeLine{1564 \textcolor{preprocessor}{\#define ADC\_IER\_EOCIE\_Pos              (2U)}}
\DoxyCodeLine{1565 \textcolor{preprocessor}{\#define ADC\_IER\_EOCIE\_Msk              (0x1UL << ADC\_IER\_EOCIE\_Pos)            }}
\DoxyCodeLine{1566 \textcolor{preprocessor}{\#define ADC\_IER\_EOCIE                  ADC\_IER\_EOCIE\_Msk                       }}
\DoxyCodeLine{1567 \textcolor{preprocessor}{\#define ADC\_IER\_EOSIE\_Pos              (3U)}}
\DoxyCodeLine{1568 \textcolor{preprocessor}{\#define ADC\_IER\_EOSIE\_Msk              (0x1UL << ADC\_IER\_EOSIE\_Pos)            }}
\DoxyCodeLine{1569 \textcolor{preprocessor}{\#define ADC\_IER\_EOSIE                  ADC\_IER\_EOSIE\_Msk                       }}
\DoxyCodeLine{1570 \textcolor{preprocessor}{\#define ADC\_IER\_OVRIE\_Pos              (4U)}}
\DoxyCodeLine{1571 \textcolor{preprocessor}{\#define ADC\_IER\_OVRIE\_Msk              (0x1UL << ADC\_IER\_OVRIE\_Pos)            }}
\DoxyCodeLine{1572 \textcolor{preprocessor}{\#define ADC\_IER\_OVRIE                  ADC\_IER\_OVRIE\_Msk                       }}
\DoxyCodeLine{1573 \textcolor{preprocessor}{\#define ADC\_IER\_JEOCIE\_Pos             (5U)}}
\DoxyCodeLine{1574 \textcolor{preprocessor}{\#define ADC\_IER\_JEOCIE\_Msk             (0x1UL << ADC\_IER\_JEOCIE\_Pos)           }}
\DoxyCodeLine{1575 \textcolor{preprocessor}{\#define ADC\_IER\_JEOCIE                 ADC\_IER\_JEOCIE\_Msk                      }}
\DoxyCodeLine{1576 \textcolor{preprocessor}{\#define ADC\_IER\_JEOSIE\_Pos             (6U)}}
\DoxyCodeLine{1577 \textcolor{preprocessor}{\#define ADC\_IER\_JEOSIE\_Msk             (0x1UL << ADC\_IER\_JEOSIE\_Pos)           }}
\DoxyCodeLine{1578 \textcolor{preprocessor}{\#define ADC\_IER\_JEOSIE                 ADC\_IER\_JEOSIE\_Msk                      }}
\DoxyCodeLine{1579 \textcolor{preprocessor}{\#define ADC\_IER\_AWD1IE\_Pos             (7U)}}
\DoxyCodeLine{1580 \textcolor{preprocessor}{\#define ADC\_IER\_AWD1IE\_Msk             (0x1UL << ADC\_IER\_AWD1IE\_Pos)           }}
\DoxyCodeLine{1581 \textcolor{preprocessor}{\#define ADC\_IER\_AWD1IE                 ADC\_IER\_AWD1IE\_Msk                      }}
\DoxyCodeLine{1582 \textcolor{preprocessor}{\#define ADC\_IER\_AWD2IE\_Pos             (8U)}}
\DoxyCodeLine{1583 \textcolor{preprocessor}{\#define ADC\_IER\_AWD2IE\_Msk             (0x1UL << ADC\_IER\_AWD2IE\_Pos)           }}
\DoxyCodeLine{1584 \textcolor{preprocessor}{\#define ADC\_IER\_AWD2IE                 ADC\_IER\_AWD2IE\_Msk                      }}
\DoxyCodeLine{1585 \textcolor{preprocessor}{\#define ADC\_IER\_AWD3IE\_Pos             (9U)}}
\DoxyCodeLine{1586 \textcolor{preprocessor}{\#define ADC\_IER\_AWD3IE\_Msk             (0x1UL << ADC\_IER\_AWD3IE\_Pos)           }}
\DoxyCodeLine{1587 \textcolor{preprocessor}{\#define ADC\_IER\_AWD3IE                 ADC\_IER\_AWD3IE\_Msk                      }}
\DoxyCodeLine{1588 \textcolor{preprocessor}{\#define ADC\_IER\_JQOVFIE\_Pos            (10U)}}
\DoxyCodeLine{1589 \textcolor{preprocessor}{\#define ADC\_IER\_JQOVFIE\_Msk            (0x1UL << ADC\_IER\_JQOVFIE\_Pos)          }}
\DoxyCodeLine{1590 \textcolor{preprocessor}{\#define ADC\_IER\_JQOVFIE                ADC\_IER\_JQOVFIE\_Msk                     }}
\DoxyCodeLine{1592 \textcolor{comment}{/********************  Bit definition for ADC\_CR register  ********************/}}
\DoxyCodeLine{1593 \textcolor{preprocessor}{\#define ADC\_CR\_ADEN\_Pos                (0U)}}
\DoxyCodeLine{1594 \textcolor{preprocessor}{\#define ADC\_CR\_ADEN\_Msk                (0x1UL << ADC\_CR\_ADEN\_Pos)              }}
\DoxyCodeLine{1595 \textcolor{preprocessor}{\#define ADC\_CR\_ADEN                    ADC\_CR\_ADEN\_Msk                         }}
\DoxyCodeLine{1596 \textcolor{preprocessor}{\#define ADC\_CR\_ADDIS\_Pos               (1U)}}
\DoxyCodeLine{1597 \textcolor{preprocessor}{\#define ADC\_CR\_ADDIS\_Msk               (0x1UL << ADC\_CR\_ADDIS\_Pos)             }}
\DoxyCodeLine{1598 \textcolor{preprocessor}{\#define ADC\_CR\_ADDIS                   ADC\_CR\_ADDIS\_Msk                        }}
\DoxyCodeLine{1599 \textcolor{preprocessor}{\#define ADC\_CR\_ADSTART\_Pos             (2U)}}
\DoxyCodeLine{1600 \textcolor{preprocessor}{\#define ADC\_CR\_ADSTART\_Msk             (0x1UL << ADC\_CR\_ADSTART\_Pos)           }}
\DoxyCodeLine{1601 \textcolor{preprocessor}{\#define ADC\_CR\_ADSTART                 ADC\_CR\_ADSTART\_Msk                      }}
\DoxyCodeLine{1602 \textcolor{preprocessor}{\#define ADC\_CR\_JADSTART\_Pos            (3U)}}
\DoxyCodeLine{1603 \textcolor{preprocessor}{\#define ADC\_CR\_JADSTART\_Msk            (0x1UL << ADC\_CR\_JADSTART\_Pos)          }}
\DoxyCodeLine{1604 \textcolor{preprocessor}{\#define ADC\_CR\_JADSTART                ADC\_CR\_JADSTART\_Msk                     }}
\DoxyCodeLine{1605 \textcolor{preprocessor}{\#define ADC\_CR\_ADSTP\_Pos               (4U)}}
\DoxyCodeLine{1606 \textcolor{preprocessor}{\#define ADC\_CR\_ADSTP\_Msk               (0x1UL << ADC\_CR\_ADSTP\_Pos)             }}
\DoxyCodeLine{1607 \textcolor{preprocessor}{\#define ADC\_CR\_ADSTP                   ADC\_CR\_ADSTP\_Msk                        }}
\DoxyCodeLine{1608 \textcolor{preprocessor}{\#define ADC\_CR\_JADSTP\_Pos              (5U)}}
\DoxyCodeLine{1609 \textcolor{preprocessor}{\#define ADC\_CR\_JADSTP\_Msk              (0x1UL << ADC\_CR\_JADSTP\_Pos)            }}
\DoxyCodeLine{1610 \textcolor{preprocessor}{\#define ADC\_CR\_JADSTP                  ADC\_CR\_JADSTP\_Msk                       }}
\DoxyCodeLine{1611 \textcolor{preprocessor}{\#define ADC\_CR\_ADVREGEN\_Pos            (28U)}}
\DoxyCodeLine{1612 \textcolor{preprocessor}{\#define ADC\_CR\_ADVREGEN\_Msk            (0x1UL << ADC\_CR\_ADVREGEN\_Pos)          }}
\DoxyCodeLine{1613 \textcolor{preprocessor}{\#define ADC\_CR\_ADVREGEN                ADC\_CR\_ADVREGEN\_Msk                     }}
\DoxyCodeLine{1614 \textcolor{preprocessor}{\#define ADC\_CR\_DEEPPWD\_Pos             (29U)}}
\DoxyCodeLine{1615 \textcolor{preprocessor}{\#define ADC\_CR\_DEEPPWD\_Msk             (0x1UL << ADC\_CR\_DEEPPWD\_Pos)           }}
\DoxyCodeLine{1616 \textcolor{preprocessor}{\#define ADC\_CR\_DEEPPWD                 ADC\_CR\_DEEPPWD\_Msk                      }}
\DoxyCodeLine{1617 \textcolor{preprocessor}{\#define ADC\_CR\_ADCALDIF\_Pos            (30U)}}
\DoxyCodeLine{1618 \textcolor{preprocessor}{\#define ADC\_CR\_ADCALDIF\_Msk            (0x1UL << ADC\_CR\_ADCALDIF\_Pos)          }}
\DoxyCodeLine{1619 \textcolor{preprocessor}{\#define ADC\_CR\_ADCALDIF                ADC\_CR\_ADCALDIF\_Msk                     }}
\DoxyCodeLine{1620 \textcolor{preprocessor}{\#define ADC\_CR\_ADCAL\_Pos               (31U)}}
\DoxyCodeLine{1621 \textcolor{preprocessor}{\#define ADC\_CR\_ADCAL\_Msk               (0x1UL << ADC\_CR\_ADCAL\_Pos)             }}
\DoxyCodeLine{1622 \textcolor{preprocessor}{\#define ADC\_CR\_ADCAL                   ADC\_CR\_ADCAL\_Msk                        }}
\DoxyCodeLine{1624 \textcolor{comment}{/********************  Bit definition for ADC\_CFGR register  ******************/}}
\DoxyCodeLine{1625 \textcolor{preprocessor}{\#define ADC\_CFGR\_DMAEN\_Pos             (0U)}}
\DoxyCodeLine{1626 \textcolor{preprocessor}{\#define ADC\_CFGR\_DMAEN\_Msk             (0x1UL << ADC\_CFGR\_DMAEN\_Pos)           }}
\DoxyCodeLine{1627 \textcolor{preprocessor}{\#define ADC\_CFGR\_DMAEN                 ADC\_CFGR\_DMAEN\_Msk                      }}
\DoxyCodeLine{1628 \textcolor{preprocessor}{\#define ADC\_CFGR\_DMACFG\_Pos            (1U)}}
\DoxyCodeLine{1629 \textcolor{preprocessor}{\#define ADC\_CFGR\_DMACFG\_Msk            (0x1UL << ADC\_CFGR\_DMACFG\_Pos)          }}
\DoxyCodeLine{1630 \textcolor{preprocessor}{\#define ADC\_CFGR\_DMACFG                ADC\_CFGR\_DMACFG\_Msk                     }}
\DoxyCodeLine{1632 \textcolor{preprocessor}{\#define ADC\_CFGR\_RES\_Pos               (3U)}}
\DoxyCodeLine{1633 \textcolor{preprocessor}{\#define ADC\_CFGR\_RES\_Msk               (0x3UL << ADC\_CFGR\_RES\_Pos)             }}
\DoxyCodeLine{1634 \textcolor{preprocessor}{\#define ADC\_CFGR\_RES                   ADC\_CFGR\_RES\_Msk                        }}
\DoxyCodeLine{1635 \textcolor{preprocessor}{\#define ADC\_CFGR\_RES\_0                 (0x1UL << ADC\_CFGR\_RES\_Pos)             }}
\DoxyCodeLine{1636 \textcolor{preprocessor}{\#define ADC\_CFGR\_RES\_1                 (0x2UL << ADC\_CFGR\_RES\_Pos)             }}
\DoxyCodeLine{1638 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_Pos            (5U)}}
\DoxyCodeLine{1639 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_Msk            (0x1FUL << ADC\_CFGR\_EXTSEL\_Pos)         }}
\DoxyCodeLine{1640 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL                ADC\_CFGR\_EXTSEL\_Msk                     }}
\DoxyCodeLine{1641 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_0              (0x1UL << ADC\_CFGR\_EXTSEL\_Pos)          }}
\DoxyCodeLine{1642 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_1              (0x2UL << ADC\_CFGR\_EXTSEL\_Pos)          }}
\DoxyCodeLine{1643 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_2              (0x4UL << ADC\_CFGR\_EXTSEL\_Pos)          }}
\DoxyCodeLine{1644 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_3              (0x8UL << ADC\_CFGR\_EXTSEL\_Pos)          }}
\DoxyCodeLine{1645 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_4              (0x10UL << ADC\_CFGR\_EXTSEL\_Pos)         }}
\DoxyCodeLine{1647 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTEN\_Pos             (10U)}}
\DoxyCodeLine{1648 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTEN\_Msk             (0x3UL << ADC\_CFGR\_EXTEN\_Pos)           }}
\DoxyCodeLine{1649 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTEN                 ADC\_CFGR\_EXTEN\_Msk                      }}
\DoxyCodeLine{1650 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTEN\_0               (0x1UL << ADC\_CFGR\_EXTEN\_Pos)           }}
\DoxyCodeLine{1651 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTEN\_1               (0x2UL << ADC\_CFGR\_EXTEN\_Pos)           }}
\DoxyCodeLine{1653 \textcolor{preprocessor}{\#define ADC\_CFGR\_OVRMOD\_Pos            (12U)}}
\DoxyCodeLine{1654 \textcolor{preprocessor}{\#define ADC\_CFGR\_OVRMOD\_Msk            (0x1UL << ADC\_CFGR\_OVRMOD\_Pos)          }}
\DoxyCodeLine{1655 \textcolor{preprocessor}{\#define ADC\_CFGR\_OVRMOD                ADC\_CFGR\_OVRMOD\_Msk                     }}
\DoxyCodeLine{1656 \textcolor{preprocessor}{\#define ADC\_CFGR\_CONT\_Pos              (13U)}}
\DoxyCodeLine{1657 \textcolor{preprocessor}{\#define ADC\_CFGR\_CONT\_Msk              (0x1UL << ADC\_CFGR\_CONT\_Pos)            }}
\DoxyCodeLine{1658 \textcolor{preprocessor}{\#define ADC\_CFGR\_CONT                  ADC\_CFGR\_CONT\_Msk                       }}
\DoxyCodeLine{1659 \textcolor{preprocessor}{\#define ADC\_CFGR\_AUTDLY\_Pos            (14U)}}
\DoxyCodeLine{1660 \textcolor{preprocessor}{\#define ADC\_CFGR\_AUTDLY\_Msk            (0x1UL << ADC\_CFGR\_AUTDLY\_Pos)          }}
\DoxyCodeLine{1661 \textcolor{preprocessor}{\#define ADC\_CFGR\_AUTDLY                ADC\_CFGR\_AUTDLY\_Msk                     }}
\DoxyCodeLine{1662 \textcolor{preprocessor}{\#define ADC\_CFGR\_ALIGN\_Pos             (15U)}}
\DoxyCodeLine{1663 \textcolor{preprocessor}{\#define ADC\_CFGR\_ALIGN\_Msk             (0x1UL << ADC\_CFGR\_ALIGN\_Pos)           }}
\DoxyCodeLine{1664 \textcolor{preprocessor}{\#define ADC\_CFGR\_ALIGN                 ADC\_CFGR\_ALIGN\_Msk                      }}
\DoxyCodeLine{1665 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCEN\_Pos            (16U)}}
\DoxyCodeLine{1666 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCEN\_Msk            (0x1UL << ADC\_CFGR\_DISCEN\_Pos)          }}
\DoxyCodeLine{1667 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCEN                ADC\_CFGR\_DISCEN\_Msk                     }}
\DoxyCodeLine{1669 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCNUM\_Pos           (17U)}}
\DoxyCodeLine{1670 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCNUM\_Msk           (0x7UL << ADC\_CFGR\_DISCNUM\_Pos)         }}
\DoxyCodeLine{1671 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCNUM               ADC\_CFGR\_DISCNUM\_Msk                    }}
\DoxyCodeLine{1672 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCNUM\_0             (0x1UL << ADC\_CFGR\_DISCNUM\_Pos)         }}
\DoxyCodeLine{1673 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCNUM\_1             (0x2UL << ADC\_CFGR\_DISCNUM\_Pos)         }}
\DoxyCodeLine{1674 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCNUM\_2             (0x4UL << ADC\_CFGR\_DISCNUM\_Pos)         }}
\DoxyCodeLine{1676 \textcolor{preprocessor}{\#define ADC\_CFGR\_JDISCEN\_Pos           (20U)}}
\DoxyCodeLine{1677 \textcolor{preprocessor}{\#define ADC\_CFGR\_JDISCEN\_Msk           (0x1UL << ADC\_CFGR\_JDISCEN\_Pos)         }}
\DoxyCodeLine{1678 \textcolor{preprocessor}{\#define ADC\_CFGR\_JDISCEN               ADC\_CFGR\_JDISCEN\_Msk                    }}
\DoxyCodeLine{1679 \textcolor{preprocessor}{\#define ADC\_CFGR\_JQM\_Pos               (21U)}}
\DoxyCodeLine{1680 \textcolor{preprocessor}{\#define ADC\_CFGR\_JQM\_Msk               (0x1UL << ADC\_CFGR\_JQM\_Pos)             }}
\DoxyCodeLine{1681 \textcolor{preprocessor}{\#define ADC\_CFGR\_JQM                   ADC\_CFGR\_JQM\_Msk                        }}
\DoxyCodeLine{1682 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1SGL\_Pos           (22U)}}
\DoxyCodeLine{1683 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1SGL\_Msk           (0x1UL << ADC\_CFGR\_AWD1SGL\_Pos)         }}
\DoxyCodeLine{1684 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1SGL               ADC\_CFGR\_AWD1SGL\_Msk                    }}
\DoxyCodeLine{1685 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1EN\_Pos            (23U)}}
\DoxyCodeLine{1686 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1EN\_Msk            (0x1UL << ADC\_CFGR\_AWD1EN\_Pos)          }}
\DoxyCodeLine{1687 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1EN                ADC\_CFGR\_AWD1EN\_Msk                     }}
\DoxyCodeLine{1688 \textcolor{preprocessor}{\#define ADC\_CFGR\_JAWD1EN\_Pos           (24U)}}
\DoxyCodeLine{1689 \textcolor{preprocessor}{\#define ADC\_CFGR\_JAWD1EN\_Msk           (0x1UL << ADC\_CFGR\_JAWD1EN\_Pos)         }}
\DoxyCodeLine{1690 \textcolor{preprocessor}{\#define ADC\_CFGR\_JAWD1EN               ADC\_CFGR\_JAWD1EN\_Msk                    }}
\DoxyCodeLine{1691 \textcolor{preprocessor}{\#define ADC\_CFGR\_JAUTO\_Pos             (25U)}}
\DoxyCodeLine{1692 \textcolor{preprocessor}{\#define ADC\_CFGR\_JAUTO\_Msk             (0x1UL << ADC\_CFGR\_JAUTO\_Pos)           }}
\DoxyCodeLine{1693 \textcolor{preprocessor}{\#define ADC\_CFGR\_JAUTO                 ADC\_CFGR\_JAUTO\_Msk                      }}
\DoxyCodeLine{1695 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_Pos            (26U)}}
\DoxyCodeLine{1696 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_Msk            (0x1FUL << ADC\_CFGR\_AWD1CH\_Pos)         }}
\DoxyCodeLine{1697 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH                ADC\_CFGR\_AWD1CH\_Msk                     }}
\DoxyCodeLine{1698 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_0              (0x01UL << ADC\_CFGR\_AWD1CH\_Pos)         }}
\DoxyCodeLine{1699 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_1              (0x02UL << ADC\_CFGR\_AWD1CH\_Pos)         }}
\DoxyCodeLine{1700 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_2              (0x04UL << ADC\_CFGR\_AWD1CH\_Pos)         }}
\DoxyCodeLine{1701 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_3              (0x08UL << ADC\_CFGR\_AWD1CH\_Pos)         }}
\DoxyCodeLine{1702 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_4              (0x10UL << ADC\_CFGR\_AWD1CH\_Pos)         }}
\DoxyCodeLine{1704 \textcolor{preprocessor}{\#define ADC\_CFGR\_JQDIS\_Pos             (31U)}}
\DoxyCodeLine{1705 \textcolor{preprocessor}{\#define ADC\_CFGR\_JQDIS\_Msk             (0x1UL << ADC\_CFGR\_JQDIS\_Pos)           }}
\DoxyCodeLine{1706 \textcolor{preprocessor}{\#define ADC\_CFGR\_JQDIS                 ADC\_CFGR\_JQDIS\_Msk                      }}
\DoxyCodeLine{1708 \textcolor{comment}{/********************  Bit definition for ADC\_CFGR2 register  *****************/}}
\DoxyCodeLine{1709 \textcolor{preprocessor}{\#define ADC\_CFGR2\_ROVSE\_Pos            (0U)}}
\DoxyCodeLine{1710 \textcolor{preprocessor}{\#define ADC\_CFGR2\_ROVSE\_Msk            (0x1UL << ADC\_CFGR2\_ROVSE\_Pos)          }}
\DoxyCodeLine{1711 \textcolor{preprocessor}{\#define ADC\_CFGR2\_ROVSE                ADC\_CFGR2\_ROVSE\_Msk                     }}
\DoxyCodeLine{1712 \textcolor{preprocessor}{\#define ADC\_CFGR2\_JOVSE\_Pos            (1U)}}
\DoxyCodeLine{1713 \textcolor{preprocessor}{\#define ADC\_CFGR2\_JOVSE\_Msk            (0x1UL << ADC\_CFGR2\_JOVSE\_Pos)          }}
\DoxyCodeLine{1714 \textcolor{preprocessor}{\#define ADC\_CFGR2\_JOVSE                ADC\_CFGR2\_JOVSE\_Msk                     }}
\DoxyCodeLine{1716 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_Pos             (2U)}}
\DoxyCodeLine{1717 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_Msk             (0x7UL << ADC\_CFGR2\_OVSR\_Pos)           }}
\DoxyCodeLine{1718 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR                 ADC\_CFGR2\_OVSR\_Msk                      }}
\DoxyCodeLine{1719 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_0               (0x1UL << ADC\_CFGR2\_OVSR\_Pos)           }}
\DoxyCodeLine{1720 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_1               (0x2UL << ADC\_CFGR2\_OVSR\_Pos)           }}
\DoxyCodeLine{1721 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_2               (0x4UL << ADC\_CFGR2\_OVSR\_Pos)           }}
\DoxyCodeLine{1723 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS\_Pos             (5U)}}
\DoxyCodeLine{1724 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS\_Msk             (0xFUL << ADC\_CFGR2\_OVSS\_Pos)           }}
\DoxyCodeLine{1725 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS                 ADC\_CFGR2\_OVSS\_Msk                      }}
\DoxyCodeLine{1726 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS\_0               (0x1UL << ADC\_CFGR2\_OVSS\_Pos)           }}
\DoxyCodeLine{1727 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS\_1               (0x2UL << ADC\_CFGR2\_OVSS\_Pos)           }}
\DoxyCodeLine{1728 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS\_2               (0x4UL << ADC\_CFGR2\_OVSS\_Pos)           }}
\DoxyCodeLine{1729 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS\_3               (0x8UL << ADC\_CFGR2\_OVSS\_Pos)           }}
\DoxyCodeLine{1731 \textcolor{preprocessor}{\#define ADC\_CFGR2\_TROVS\_Pos            (9U)}}
\DoxyCodeLine{1732 \textcolor{preprocessor}{\#define ADC\_CFGR2\_TROVS\_Msk            (0x1UL << ADC\_CFGR2\_TROVS\_Pos)          }}
\DoxyCodeLine{1733 \textcolor{preprocessor}{\#define ADC\_CFGR2\_TROVS                ADC\_CFGR2\_TROVS\_Msk                     }}
\DoxyCodeLine{1734 \textcolor{preprocessor}{\#define ADC\_CFGR2\_ROVSM\_Pos            (10U)}}
\DoxyCodeLine{1735 \textcolor{preprocessor}{\#define ADC\_CFGR2\_ROVSM\_Msk            (0x1UL << ADC\_CFGR2\_ROVSM\_Pos)          }}
\DoxyCodeLine{1736 \textcolor{preprocessor}{\#define ADC\_CFGR2\_ROVSM                ADC\_CFGR2\_ROVSM\_Msk                     }}
\DoxyCodeLine{1738 \textcolor{preprocessor}{\#define ADC\_CFGR2\_GCOMP\_Pos            (16U)}}
\DoxyCodeLine{1739 \textcolor{preprocessor}{\#define ADC\_CFGR2\_GCOMP\_Msk            (0x1UL << ADC\_CFGR2\_GCOMP\_Pos)          }}
\DoxyCodeLine{1740 \textcolor{preprocessor}{\#define ADC\_CFGR2\_GCOMP                ADC\_CFGR2\_GCOMP\_Msk                     }}
\DoxyCodeLine{1742 \textcolor{preprocessor}{\#define ADC\_CFGR2\_SWTRIG\_Pos           (25U)}}
\DoxyCodeLine{1743 \textcolor{preprocessor}{\#define ADC\_CFGR2\_SWTRIG\_Msk           (0x1UL << ADC\_CFGR2\_SWTRIG\_Pos)         }}
\DoxyCodeLine{1744 \textcolor{preprocessor}{\#define ADC\_CFGR2\_SWTRIG               ADC\_CFGR2\_SWTRIG\_Msk                    }}
\DoxyCodeLine{1745 \textcolor{preprocessor}{\#define ADC\_CFGR2\_BULB\_Pos             (26U)}}
\DoxyCodeLine{1746 \textcolor{preprocessor}{\#define ADC\_CFGR2\_BULB\_Msk             (0x1UL << ADC\_CFGR2\_BULB\_Pos)           }}
\DoxyCodeLine{1747 \textcolor{preprocessor}{\#define ADC\_CFGR2\_BULB                 ADC\_CFGR2\_BULB\_Msk                      }}
\DoxyCodeLine{1748 \textcolor{preprocessor}{\#define ADC\_CFGR2\_SMPTRIG\_Pos          (27U)}}
\DoxyCodeLine{1749 \textcolor{preprocessor}{\#define ADC\_CFGR2\_SMPTRIG\_Msk          (0x1UL << ADC\_CFGR2\_SMPTRIG\_Pos)        }}
\DoxyCodeLine{1750 \textcolor{preprocessor}{\#define ADC\_CFGR2\_SMPTRIG              ADC\_CFGR2\_SMPTRIG\_Msk                   }}
\DoxyCodeLine{1752 \textcolor{comment}{/********************  Bit definition for ADC\_SMPR1 register  *****************/}}
\DoxyCodeLine{1753 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP0\_Pos             (0U)}}
\DoxyCodeLine{1754 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP0\_Msk             (0x7UL << ADC\_SMPR1\_SMP0\_Pos)           }}
\DoxyCodeLine{1755 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP0                 ADC\_SMPR1\_SMP0\_Msk                      }}
\DoxyCodeLine{1756 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP0\_0               (0x1UL << ADC\_SMPR1\_SMP0\_Pos)           }}
\DoxyCodeLine{1757 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP0\_1               (0x2UL << ADC\_SMPR1\_SMP0\_Pos)           }}
\DoxyCodeLine{1758 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP0\_2               (0x4UL << ADC\_SMPR1\_SMP0\_Pos)           }}
\DoxyCodeLine{1760 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP1\_Pos             (3U)}}
\DoxyCodeLine{1761 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP1\_Msk             (0x7UL << ADC\_SMPR1\_SMP1\_Pos)           }}
\DoxyCodeLine{1762 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP1                 ADC\_SMPR1\_SMP1\_Msk                      }}
\DoxyCodeLine{1763 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP1\_0               (0x1UL << ADC\_SMPR1\_SMP1\_Pos)           }}
\DoxyCodeLine{1764 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP1\_1               (0x2UL << ADC\_SMPR1\_SMP1\_Pos)           }}
\DoxyCodeLine{1765 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP1\_2               (0x4UL << ADC\_SMPR1\_SMP1\_Pos)           }}
\DoxyCodeLine{1767 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP2\_Pos             (6U)}}
\DoxyCodeLine{1768 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP2\_Msk             (0x7UL << ADC\_SMPR1\_SMP2\_Pos)           }}
\DoxyCodeLine{1769 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP2                 ADC\_SMPR1\_SMP2\_Msk                      }}
\DoxyCodeLine{1770 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP2\_0               (0x1UL << ADC\_SMPR1\_SMP2\_Pos)           }}
\DoxyCodeLine{1771 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP2\_1               (0x2UL << ADC\_SMPR1\_SMP2\_Pos)           }}
\DoxyCodeLine{1772 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP2\_2               (0x4UL << ADC\_SMPR1\_SMP2\_Pos)           }}
\DoxyCodeLine{1774 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP3\_Pos             (9U)}}
\DoxyCodeLine{1775 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP3\_Msk             (0x7UL << ADC\_SMPR1\_SMP3\_Pos)           }}
\DoxyCodeLine{1776 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP3                 ADC\_SMPR1\_SMP3\_Msk                      }}
\DoxyCodeLine{1777 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP3\_0               (0x1UL << ADC\_SMPR1\_SMP3\_Pos)           }}
\DoxyCodeLine{1778 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP3\_1               (0x2UL << ADC\_SMPR1\_SMP3\_Pos)           }}
\DoxyCodeLine{1779 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP3\_2               (0x4UL << ADC\_SMPR1\_SMP3\_Pos)           }}
\DoxyCodeLine{1781 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP4\_Pos             (12U)}}
\DoxyCodeLine{1782 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP4\_Msk             (0x7UL << ADC\_SMPR1\_SMP4\_Pos)           }}
\DoxyCodeLine{1783 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP4                 ADC\_SMPR1\_SMP4\_Msk                      }}
\DoxyCodeLine{1784 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP4\_0               (0x1UL << ADC\_SMPR1\_SMP4\_Pos)           }}
\DoxyCodeLine{1785 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP4\_1               (0x2UL << ADC\_SMPR1\_SMP4\_Pos)           }}
\DoxyCodeLine{1786 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP4\_2               (0x4UL << ADC\_SMPR1\_SMP4\_Pos)           }}
\DoxyCodeLine{1788 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP5\_Pos             (15U)}}
\DoxyCodeLine{1789 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP5\_Msk             (0x7UL << ADC\_SMPR1\_SMP5\_Pos)           }}
\DoxyCodeLine{1790 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP5                 ADC\_SMPR1\_SMP5\_Msk                      }}
\DoxyCodeLine{1791 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP5\_0               (0x1UL << ADC\_SMPR1\_SMP5\_Pos)           }}
\DoxyCodeLine{1792 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP5\_1               (0x2UL << ADC\_SMPR1\_SMP5\_Pos)           }}
\DoxyCodeLine{1793 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP5\_2               (0x4UL << ADC\_SMPR1\_SMP5\_Pos)           }}
\DoxyCodeLine{1795 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP6\_Pos             (18U)}}
\DoxyCodeLine{1796 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP6\_Msk             (0x7UL << ADC\_SMPR1\_SMP6\_Pos)           }}
\DoxyCodeLine{1797 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP6                 ADC\_SMPR1\_SMP6\_Msk                      }}
\DoxyCodeLine{1798 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP6\_0               (0x1UL << ADC\_SMPR1\_SMP6\_Pos)           }}
\DoxyCodeLine{1799 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP6\_1               (0x2UL << ADC\_SMPR1\_SMP6\_Pos)           }}
\DoxyCodeLine{1800 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP6\_2               (0x4UL << ADC\_SMPR1\_SMP6\_Pos)           }}
\DoxyCodeLine{1802 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP7\_Pos             (21U)}}
\DoxyCodeLine{1803 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP7\_Msk             (0x7UL << ADC\_SMPR1\_SMP7\_Pos)           }}
\DoxyCodeLine{1804 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP7                 ADC\_SMPR1\_SMP7\_Msk                      }}
\DoxyCodeLine{1805 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP7\_0               (0x1UL << ADC\_SMPR1\_SMP7\_Pos)           }}
\DoxyCodeLine{1806 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP7\_1               (0x2UL << ADC\_SMPR1\_SMP7\_Pos)           }}
\DoxyCodeLine{1807 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP7\_2               (0x4UL << ADC\_SMPR1\_SMP7\_Pos)           }}
\DoxyCodeLine{1809 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP8\_Pos             (24U)}}
\DoxyCodeLine{1810 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP8\_Msk             (0x7UL << ADC\_SMPR1\_SMP8\_Pos)           }}
\DoxyCodeLine{1811 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP8                 ADC\_SMPR1\_SMP8\_Msk                      }}
\DoxyCodeLine{1812 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP8\_0               (0x1UL << ADC\_SMPR1\_SMP8\_Pos)           }}
\DoxyCodeLine{1813 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP8\_1               (0x2UL << ADC\_SMPR1\_SMP8\_Pos)           }}
\DoxyCodeLine{1814 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP8\_2               (0x4UL << ADC\_SMPR1\_SMP8\_Pos)           }}
\DoxyCodeLine{1816 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP9\_Pos             (27U)}}
\DoxyCodeLine{1817 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP9\_Msk             (0x7UL << ADC\_SMPR1\_SMP9\_Pos)           }}
\DoxyCodeLine{1818 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP9                 ADC\_SMPR1\_SMP9\_Msk                      }}
\DoxyCodeLine{1819 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP9\_0               (0x1UL << ADC\_SMPR1\_SMP9\_Pos)           }}
\DoxyCodeLine{1820 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP9\_1               (0x2UL << ADC\_SMPR1\_SMP9\_Pos)           }}
\DoxyCodeLine{1821 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP9\_2               (0x4UL << ADC\_SMPR1\_SMP9\_Pos)           }}
\DoxyCodeLine{1823 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMPPLUS\_Pos          (31U)}}
\DoxyCodeLine{1824 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMPPLUS\_Msk          (0x1UL << ADC\_SMPR1\_SMPPLUS\_Pos)        }}
\DoxyCodeLine{1825 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMPPLUS              ADC\_SMPR1\_SMPPLUS\_Msk                   }}
\DoxyCodeLine{1827 \textcolor{comment}{/********************  Bit definition for ADC\_SMPR2 register  *****************/}}
\DoxyCodeLine{1828 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP10\_Pos            (0U)}}
\DoxyCodeLine{1829 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP10\_Msk            (0x7UL << ADC\_SMPR2\_SMP10\_Pos)          }}
\DoxyCodeLine{1830 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP10                ADC\_SMPR2\_SMP10\_Msk                     }}
\DoxyCodeLine{1831 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP10\_0              (0x1UL << ADC\_SMPR2\_SMP10\_Pos)          }}
\DoxyCodeLine{1832 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP10\_1              (0x2UL << ADC\_SMPR2\_SMP10\_Pos)          }}
\DoxyCodeLine{1833 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP10\_2              (0x4UL << ADC\_SMPR2\_SMP10\_Pos)          }}
\DoxyCodeLine{1835 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP11\_Pos            (3U)}}
\DoxyCodeLine{1836 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP11\_Msk            (0x7UL << ADC\_SMPR2\_SMP11\_Pos)          }}
\DoxyCodeLine{1837 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP11                ADC\_SMPR2\_SMP11\_Msk                     }}
\DoxyCodeLine{1838 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP11\_0              (0x1UL << ADC\_SMPR2\_SMP11\_Pos)          }}
\DoxyCodeLine{1839 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP11\_1              (0x2UL << ADC\_SMPR2\_SMP11\_Pos)          }}
\DoxyCodeLine{1840 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP11\_2              (0x4UL << ADC\_SMPR2\_SMP11\_Pos)          }}
\DoxyCodeLine{1842 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP12\_Pos            (6U)}}
\DoxyCodeLine{1843 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP12\_Msk            (0x7UL << ADC\_SMPR2\_SMP12\_Pos)          }}
\DoxyCodeLine{1844 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP12                ADC\_SMPR2\_SMP12\_Msk                     }}
\DoxyCodeLine{1845 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP12\_0              (0x1UL << ADC\_SMPR2\_SMP12\_Pos)          }}
\DoxyCodeLine{1846 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP12\_1              (0x2UL << ADC\_SMPR2\_SMP12\_Pos)          }}
\DoxyCodeLine{1847 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP12\_2              (0x4UL << ADC\_SMPR2\_SMP12\_Pos)          }}
\DoxyCodeLine{1849 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP13\_Pos            (9U)}}
\DoxyCodeLine{1850 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP13\_Msk            (0x7UL << ADC\_SMPR2\_SMP13\_Pos)          }}
\DoxyCodeLine{1851 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP13                ADC\_SMPR2\_SMP13\_Msk                     }}
\DoxyCodeLine{1852 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP13\_0              (0x1UL << ADC\_SMPR2\_SMP13\_Pos)          }}
\DoxyCodeLine{1853 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP13\_1              (0x2UL << ADC\_SMPR2\_SMP13\_Pos)          }}
\DoxyCodeLine{1854 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP13\_2              (0x4UL << ADC\_SMPR2\_SMP13\_Pos)          }}
\DoxyCodeLine{1856 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP14\_Pos            (12U)}}
\DoxyCodeLine{1857 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP14\_Msk            (0x7UL << ADC\_SMPR2\_SMP14\_Pos)          }}
\DoxyCodeLine{1858 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP14                ADC\_SMPR2\_SMP14\_Msk                     }}
\DoxyCodeLine{1859 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP14\_0              (0x1UL << ADC\_SMPR2\_SMP14\_Pos)          }}
\DoxyCodeLine{1860 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP14\_1              (0x2UL << ADC\_SMPR2\_SMP14\_Pos)          }}
\DoxyCodeLine{1861 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP14\_2              (0x4UL << ADC\_SMPR2\_SMP14\_Pos)          }}
\DoxyCodeLine{1863 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP15\_Pos            (15U)}}
\DoxyCodeLine{1864 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP15\_Msk            (0x7UL << ADC\_SMPR2\_SMP15\_Pos)          }}
\DoxyCodeLine{1865 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP15                ADC\_SMPR2\_SMP15\_Msk                     }}
\DoxyCodeLine{1866 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP15\_0              (0x1UL << ADC\_SMPR2\_SMP15\_Pos)          }}
\DoxyCodeLine{1867 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP15\_1              (0x2UL << ADC\_SMPR2\_SMP15\_Pos)          }}
\DoxyCodeLine{1868 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP15\_2              (0x4UL << ADC\_SMPR2\_SMP15\_Pos)          }}
\DoxyCodeLine{1870 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP16\_Pos            (18U)}}
\DoxyCodeLine{1871 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP16\_Msk            (0x7UL << ADC\_SMPR2\_SMP16\_Pos)          }}
\DoxyCodeLine{1872 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP16                ADC\_SMPR2\_SMP16\_Msk                     }}
\DoxyCodeLine{1873 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP16\_0              (0x1UL << ADC\_SMPR2\_SMP16\_Pos)          }}
\DoxyCodeLine{1874 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP16\_1              (0x2UL << ADC\_SMPR2\_SMP16\_Pos)          }}
\DoxyCodeLine{1875 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP16\_2              (0x4UL << ADC\_SMPR2\_SMP16\_Pos)          }}
\DoxyCodeLine{1877 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP17\_Pos            (21U)}}
\DoxyCodeLine{1878 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP17\_Msk            (0x7UL << ADC\_SMPR2\_SMP17\_Pos)          }}
\DoxyCodeLine{1879 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP17                ADC\_SMPR2\_SMP17\_Msk                     }}
\DoxyCodeLine{1880 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP17\_0              (0x1UL << ADC\_SMPR2\_SMP17\_Pos)          }}
\DoxyCodeLine{1881 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP17\_1              (0x2UL << ADC\_SMPR2\_SMP17\_Pos)          }}
\DoxyCodeLine{1882 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP17\_2              (0x4UL << ADC\_SMPR2\_SMP17\_Pos)          }}
\DoxyCodeLine{1884 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP18\_Pos            (24U)}}
\DoxyCodeLine{1885 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP18\_Msk            (0x7UL << ADC\_SMPR2\_SMP18\_Pos)          }}
\DoxyCodeLine{1886 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP18                ADC\_SMPR2\_SMP18\_Msk                     }}
\DoxyCodeLine{1887 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP18\_0              (0x1UL << ADC\_SMPR2\_SMP18\_Pos)          }}
\DoxyCodeLine{1888 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP18\_1              (0x2UL << ADC\_SMPR2\_SMP18\_Pos)          }}
\DoxyCodeLine{1889 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP18\_2              (0x4UL << ADC\_SMPR2\_SMP18\_Pos)          }}
\DoxyCodeLine{1891 \textcolor{comment}{/********************  Bit definition for ADC\_TR1 register  *******************/}}
\DoxyCodeLine{1892 \textcolor{preprocessor}{\#define ADC\_TR1\_LT1\_Pos                (0U)}}
\DoxyCodeLine{1893 \textcolor{preprocessor}{\#define ADC\_TR1\_LT1\_Msk                (0xFFFUL << ADC\_TR1\_LT1\_Pos)            }}
\DoxyCodeLine{1894 \textcolor{preprocessor}{\#define ADC\_TR1\_LT1                    ADC\_TR1\_LT1\_Msk                         }}
\DoxyCodeLine{1896 \textcolor{preprocessor}{\#define ADC\_TR1\_AWDFILT\_Pos            (12U)}}
\DoxyCodeLine{1897 \textcolor{preprocessor}{\#define ADC\_TR1\_AWDFILT\_Msk            (0x7UL << ADC\_TR1\_AWDFILT\_Pos)          }}
\DoxyCodeLine{1898 \textcolor{preprocessor}{\#define ADC\_TR1\_AWDFILT                ADC\_TR1\_AWDFILT\_Msk                     }}
\DoxyCodeLine{1899 \textcolor{preprocessor}{\#define ADC\_TR1\_AWDFILT\_0              (0x1UL << ADC\_TR1\_AWDFILT\_Pos)          }}
\DoxyCodeLine{1900 \textcolor{preprocessor}{\#define ADC\_TR1\_AWDFILT\_1              (0x2UL << ADC\_TR1\_AWDFILT\_Pos)          }}
\DoxyCodeLine{1901 \textcolor{preprocessor}{\#define ADC\_TR1\_AWDFILT\_2              (0x4UL << ADC\_TR1\_AWDFILT\_Pos)          }}
\DoxyCodeLine{1903 \textcolor{preprocessor}{\#define ADC\_TR1\_HT1\_Pos                (16U)}}
\DoxyCodeLine{1904 \textcolor{preprocessor}{\#define ADC\_TR1\_HT1\_Msk                (0xFFFUL << ADC\_TR1\_HT1\_Pos)            }}
\DoxyCodeLine{1905 \textcolor{preprocessor}{\#define ADC\_TR1\_HT1                    ADC\_TR1\_HT1\_Msk                         }}
\DoxyCodeLine{1907 \textcolor{comment}{/********************  Bit definition for ADC\_TR2 register  *******************/}}
\DoxyCodeLine{1908 \textcolor{preprocessor}{\#define ADC\_TR2\_LT2\_Pos                (0U)}}
\DoxyCodeLine{1909 \textcolor{preprocessor}{\#define ADC\_TR2\_LT2\_Msk                (0xFFUL << ADC\_TR2\_LT2\_Pos)             }}
\DoxyCodeLine{1910 \textcolor{preprocessor}{\#define ADC\_TR2\_LT2                    ADC\_TR2\_LT2\_Msk                         }}
\DoxyCodeLine{1912 \textcolor{preprocessor}{\#define ADC\_TR2\_HT2\_Pos                (16U)}}
\DoxyCodeLine{1913 \textcolor{preprocessor}{\#define ADC\_TR2\_HT2\_Msk                (0xFFUL << ADC\_TR2\_HT2\_Pos)             }}
\DoxyCodeLine{1914 \textcolor{preprocessor}{\#define ADC\_TR2\_HT2                    ADC\_TR2\_HT2\_Msk                         }}
\DoxyCodeLine{1916 \textcolor{comment}{/********************  Bit definition for ADC\_TR3 register  *******************/}}
\DoxyCodeLine{1917 \textcolor{preprocessor}{\#define ADC\_TR3\_LT3\_Pos                (0U)}}
\DoxyCodeLine{1918 \textcolor{preprocessor}{\#define ADC\_TR3\_LT3\_Msk                (0xFFUL << ADC\_TR3\_LT3\_Pos)             }}
\DoxyCodeLine{1919 \textcolor{preprocessor}{\#define ADC\_TR3\_LT3                    ADC\_TR3\_LT3\_Msk                         }}
\DoxyCodeLine{1921 \textcolor{preprocessor}{\#define ADC\_TR3\_HT3\_Pos                (16U)}}
\DoxyCodeLine{1922 \textcolor{preprocessor}{\#define ADC\_TR3\_HT3\_Msk                (0xFFUL << ADC\_TR3\_HT3\_Pos)             }}
\DoxyCodeLine{1923 \textcolor{preprocessor}{\#define ADC\_TR3\_HT3                    ADC\_TR3\_HT3\_Msk                         }}
\DoxyCodeLine{1925 \textcolor{comment}{/********************  Bit definition for ADC\_SQR1 register  ******************/}}
\DoxyCodeLine{1926 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_Pos                 (0U)}}
\DoxyCodeLine{1927 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_Msk                 (0xFUL << ADC\_SQR1\_L\_Pos)               }}
\DoxyCodeLine{1928 \textcolor{preprocessor}{\#define ADC\_SQR1\_L                     ADC\_SQR1\_L\_Msk                          }}
\DoxyCodeLine{1929 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_0                   (0x1UL << ADC\_SQR1\_L\_Pos)               }}
\DoxyCodeLine{1930 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_1                   (0x2UL << ADC\_SQR1\_L\_Pos)               }}
\DoxyCodeLine{1931 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_2                   (0x4UL << ADC\_SQR1\_L\_Pos)               }}
\DoxyCodeLine{1932 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_3                   (0x8UL << ADC\_SQR1\_L\_Pos)               }}
\DoxyCodeLine{1934 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_Pos               (6U)}}
\DoxyCodeLine{1935 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_Msk               (0x1FUL << ADC\_SQR1\_SQ1\_Pos)            }}
\DoxyCodeLine{1936 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1                   ADC\_SQR1\_SQ1\_Msk                        }}
\DoxyCodeLine{1937 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_0                 (0x01UL << ADC\_SQR1\_SQ1\_Pos)            }}
\DoxyCodeLine{1938 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_1                 (0x02UL << ADC\_SQR1\_SQ1\_Pos)            }}
\DoxyCodeLine{1939 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_2                 (0x04UL << ADC\_SQR1\_SQ1\_Pos)            }}
\DoxyCodeLine{1940 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_3                 (0x08UL << ADC\_SQR1\_SQ1\_Pos)            }}
\DoxyCodeLine{1941 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_4                 (0x10UL << ADC\_SQR1\_SQ1\_Pos)            }}
\DoxyCodeLine{1943 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_Pos               (12U)}}
\DoxyCodeLine{1944 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_Msk               (0x1FUL << ADC\_SQR1\_SQ2\_Pos)            }}
\DoxyCodeLine{1945 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2                   ADC\_SQR1\_SQ2\_Msk                        }}
\DoxyCodeLine{1946 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_0                 (0x01UL << ADC\_SQR1\_SQ2\_Pos)            }}
\DoxyCodeLine{1947 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_1                 (0x02UL << ADC\_SQR1\_SQ2\_Pos)            }}
\DoxyCodeLine{1948 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_2                 (0x04UL << ADC\_SQR1\_SQ2\_Pos)            }}
\DoxyCodeLine{1949 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_3                 (0x08UL << ADC\_SQR1\_SQ2\_Pos)            }}
\DoxyCodeLine{1950 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_4                 (0x10UL << ADC\_SQR1\_SQ2\_Pos)            }}
\DoxyCodeLine{1952 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_Pos               (18U)}}
\DoxyCodeLine{1953 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_Msk               (0x1FUL << ADC\_SQR1\_SQ3\_Pos)            }}
\DoxyCodeLine{1954 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3                   ADC\_SQR1\_SQ3\_Msk                        }}
\DoxyCodeLine{1955 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_0                 (0x01UL << ADC\_SQR1\_SQ3\_Pos)            }}
\DoxyCodeLine{1956 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_1                 (0x02UL << ADC\_SQR1\_SQ3\_Pos)            }}
\DoxyCodeLine{1957 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_2                 (0x04UL << ADC\_SQR1\_SQ3\_Pos)            }}
\DoxyCodeLine{1958 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_3                 (0x08UL << ADC\_SQR1\_SQ3\_Pos)            }}
\DoxyCodeLine{1959 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_4                 (0x10UL<< ADC\_SQR1\_SQ3\_Pos)             }}
\DoxyCodeLine{1961 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_Pos               (24U)}}
\DoxyCodeLine{1962 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_Msk               (0x1FUL << ADC\_SQR1\_SQ4\_Pos)            }}
\DoxyCodeLine{1963 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4                   ADC\_SQR1\_SQ4\_Msk                        }}
\DoxyCodeLine{1964 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_0                 (0x01UL << ADC\_SQR1\_SQ4\_Pos)            }}
\DoxyCodeLine{1965 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_1                 (0x02UL << ADC\_SQR1\_SQ4\_Pos)            }}
\DoxyCodeLine{1966 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_2                 (0x04UL << ADC\_SQR1\_SQ4\_Pos)            }}
\DoxyCodeLine{1967 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_3                 (0x08UL << ADC\_SQR1\_SQ4\_Pos)            }}
\DoxyCodeLine{1968 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_4                 (0x10UL << ADC\_SQR1\_SQ4\_Pos)            }}
\DoxyCodeLine{1970 \textcolor{comment}{/********************  Bit definition for ADC\_SQR2 register  ******************/}}
\DoxyCodeLine{1971 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_Pos               (0U)}}
\DoxyCodeLine{1972 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_Msk               (0x1FUL << ADC\_SQR2\_SQ5\_Pos)            }}
\DoxyCodeLine{1973 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5                   ADC\_SQR2\_SQ5\_Msk                        }}
\DoxyCodeLine{1974 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_0                 (0x01UL << ADC\_SQR2\_SQ5\_Pos)            }}
\DoxyCodeLine{1975 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_1                 (0x02UL << ADC\_SQR2\_SQ5\_Pos)            }}
\DoxyCodeLine{1976 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_2                 (0x04UL << ADC\_SQR2\_SQ5\_Pos)            }}
\DoxyCodeLine{1977 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_3                 (0x08UL << ADC\_SQR2\_SQ5\_Pos)            }}
\DoxyCodeLine{1978 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_4                 (0x10UL << ADC\_SQR2\_SQ5\_Pos)            }}
\DoxyCodeLine{1980 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_Pos               (6U)}}
\DoxyCodeLine{1981 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_Msk               (0x1FUL << ADC\_SQR2\_SQ6\_Pos)            }}
\DoxyCodeLine{1982 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6                   ADC\_SQR2\_SQ6\_Msk                        }}
\DoxyCodeLine{1983 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_0                 (0x01UL << ADC\_SQR2\_SQ6\_Pos)            }}
\DoxyCodeLine{1984 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_1                 (0x02UL << ADC\_SQR2\_SQ6\_Pos)            }}
\DoxyCodeLine{1985 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_2                 (0x04UL << ADC\_SQR2\_SQ6\_Pos)            }}
\DoxyCodeLine{1986 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_3                 (0x08UL << ADC\_SQR2\_SQ6\_Pos)            }}
\DoxyCodeLine{1987 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_4                 (0x10UL << ADC\_SQR2\_SQ6\_Pos)            }}
\DoxyCodeLine{1989 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_Pos               (12U)}}
\DoxyCodeLine{1990 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_Msk               (0x1FUL << ADC\_SQR2\_SQ7\_Pos)            }}
\DoxyCodeLine{1991 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7                   ADC\_SQR2\_SQ7\_Msk                        }}
\DoxyCodeLine{1992 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_0                 (0x01UL << ADC\_SQR2\_SQ7\_Pos)            }}
\DoxyCodeLine{1993 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_1                 (0x02UL << ADC\_SQR2\_SQ7\_Pos)            }}
\DoxyCodeLine{1994 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_2                 (0x04UL << ADC\_SQR2\_SQ7\_Pos)            }}
\DoxyCodeLine{1995 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_3                 (0x08UL << ADC\_SQR2\_SQ7\_Pos)            }}
\DoxyCodeLine{1996 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_4                 (0x10UL << ADC\_SQR2\_SQ7\_Pos)            }}
\DoxyCodeLine{1998 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_Pos               (18U)}}
\DoxyCodeLine{1999 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_Msk               (0x1FUL << ADC\_SQR2\_SQ8\_Pos)            }}
\DoxyCodeLine{2000 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8                   ADC\_SQR2\_SQ8\_Msk                        }}
\DoxyCodeLine{2001 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_0                 (0x01UL << ADC\_SQR2\_SQ8\_Pos)            }}
\DoxyCodeLine{2002 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_1                 (0x02UL << ADC\_SQR2\_SQ8\_Pos)            }}
\DoxyCodeLine{2003 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_2                 (0x04UL << ADC\_SQR2\_SQ8\_Pos)            }}
\DoxyCodeLine{2004 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_3                 (0x08UL << ADC\_SQR2\_SQ8\_Pos)            }}
\DoxyCodeLine{2005 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_4                 (0x10UL << ADC\_SQR2\_SQ8\_Pos)            }}
\DoxyCodeLine{2007 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_Pos               (24U)}}
\DoxyCodeLine{2008 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_Msk               (0x1FUL << ADC\_SQR2\_SQ9\_Pos)            }}
\DoxyCodeLine{2009 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9                   ADC\_SQR2\_SQ9\_Msk                        }}
\DoxyCodeLine{2010 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_0                 (0x01UL << ADC\_SQR2\_SQ9\_Pos)            }}
\DoxyCodeLine{2011 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_1                 (0x02UL << ADC\_SQR2\_SQ9\_Pos)            }}
\DoxyCodeLine{2012 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_2                 (0x04UL << ADC\_SQR2\_SQ9\_Pos)            }}
\DoxyCodeLine{2013 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_3                 (0x08UL << ADC\_SQR2\_SQ9\_Pos)            }}
\DoxyCodeLine{2014 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_4                 (0x10UL << ADC\_SQR2\_SQ9\_Pos)            }}
\DoxyCodeLine{2016 \textcolor{comment}{/********************  Bit definition for ADC\_SQR3 register  ******************/}}
\DoxyCodeLine{2017 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_Pos              (0U)}}
\DoxyCodeLine{2018 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_Msk              (0x1FUL << ADC\_SQR3\_SQ10\_Pos)           }}
\DoxyCodeLine{2019 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10                  ADC\_SQR3\_SQ10\_Msk                       }}
\DoxyCodeLine{2020 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_0                (0x01UL << ADC\_SQR3\_SQ10\_Pos)           }}
\DoxyCodeLine{2021 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_1                (0x02UL << ADC\_SQR3\_SQ10\_Pos)           }}
\DoxyCodeLine{2022 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_2                (0x04UL << ADC\_SQR3\_SQ10\_Pos)           }}
\DoxyCodeLine{2023 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_3                (0x08UL << ADC\_SQR3\_SQ10\_Pos)           }}
\DoxyCodeLine{2024 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_4                (0x10UL << ADC\_SQR3\_SQ10\_Pos)           }}
\DoxyCodeLine{2026 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_Pos              (6U)}}
\DoxyCodeLine{2027 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_Msk              (0x1FUL << ADC\_SQR3\_SQ11\_Pos)           }}
\DoxyCodeLine{2028 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11                  ADC\_SQR3\_SQ11\_Msk                       }}
\DoxyCodeLine{2029 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_0                (0x01UL << ADC\_SQR3\_SQ11\_Pos)           }}
\DoxyCodeLine{2030 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_1                (0x02UL << ADC\_SQR3\_SQ11\_Pos)           }}
\DoxyCodeLine{2031 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_2                (0x04UL << ADC\_SQR3\_SQ11\_Pos)           }}
\DoxyCodeLine{2032 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_3                (0x08UL << ADC\_SQR3\_SQ11\_Pos)           }}
\DoxyCodeLine{2033 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_4                (0x10UL << ADC\_SQR3\_SQ11\_Pos)           }}
\DoxyCodeLine{2035 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_Pos              (12U)}}
\DoxyCodeLine{2036 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_Msk              (0x1FUL << ADC\_SQR3\_SQ12\_Pos)           }}
\DoxyCodeLine{2037 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12                  ADC\_SQR3\_SQ12\_Msk                       }}
\DoxyCodeLine{2038 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_0                (0x01UL << ADC\_SQR3\_SQ12\_Pos)           }}
\DoxyCodeLine{2039 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_1                (0x02UL << ADC\_SQR3\_SQ12\_Pos)           }}
\DoxyCodeLine{2040 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_2                (0x04UL << ADC\_SQR3\_SQ12\_Pos)           }}
\DoxyCodeLine{2041 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_3                (0x08UL << ADC\_SQR3\_SQ12\_Pos)           }}
\DoxyCodeLine{2042 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_4                (0x10UL << ADC\_SQR3\_SQ12\_Pos)           }}
\DoxyCodeLine{2044 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_Pos              (18U)}}
\DoxyCodeLine{2045 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_Msk              (0x1FUL << ADC\_SQR3\_SQ13\_Pos)           }}
\DoxyCodeLine{2046 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13                  ADC\_SQR3\_SQ13\_Msk                       }}
\DoxyCodeLine{2047 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_0                (0x01UL << ADC\_SQR3\_SQ13\_Pos)           }}
\DoxyCodeLine{2048 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_1                (0x02UL << ADC\_SQR3\_SQ13\_Pos)           }}
\DoxyCodeLine{2049 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_2                (0x04UL << ADC\_SQR3\_SQ13\_Pos)           }}
\DoxyCodeLine{2050 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_3                (0x08UL << ADC\_SQR3\_SQ13\_Pos)           }}
\DoxyCodeLine{2051 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_4                (0x10UL << ADC\_SQR3\_SQ13\_Pos)           }}
\DoxyCodeLine{2053 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_Pos              (24U)}}
\DoxyCodeLine{2054 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_Msk              (0x1FUL << ADC\_SQR3\_SQ14\_Pos)           }}
\DoxyCodeLine{2055 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14                  ADC\_SQR3\_SQ14\_Msk                       }}
\DoxyCodeLine{2056 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_0                (0x01UL << ADC\_SQR3\_SQ14\_Pos)           }}
\DoxyCodeLine{2057 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_1                (0x02UL << ADC\_SQR3\_SQ14\_Pos)           }}
\DoxyCodeLine{2058 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_2                (0x04UL << ADC\_SQR3\_SQ14\_Pos)           }}
\DoxyCodeLine{2059 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_3                (0x08UL << ADC\_SQR3\_SQ14\_Pos)           }}
\DoxyCodeLine{2060 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_4                (0x10UL << ADC\_SQR3\_SQ14\_Pos)           }}
\DoxyCodeLine{2062 \textcolor{comment}{/********************  Bit definition for ADC\_SQR4 register  ******************/}}
\DoxyCodeLine{2063 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_Pos              (0U)}}
\DoxyCodeLine{2064 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_Msk              (0x1FUL << ADC\_SQR4\_SQ15\_Pos)           }}
\DoxyCodeLine{2065 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15                  ADC\_SQR4\_SQ15\_Msk                       }}
\DoxyCodeLine{2066 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_0                (0x01UL << ADC\_SQR4\_SQ15\_Pos)           }}
\DoxyCodeLine{2067 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_1                (0x02UL << ADC\_SQR4\_SQ15\_Pos)           }}
\DoxyCodeLine{2068 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_2                (0x04UL << ADC\_SQR4\_SQ15\_Pos)           }}
\DoxyCodeLine{2069 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_3                (0x08UL << ADC\_SQR4\_SQ15\_Pos)           }}
\DoxyCodeLine{2070 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_4                (0x10UL << ADC\_SQR4\_SQ15\_Pos)           }}
\DoxyCodeLine{2072 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_Pos              (6U)}}
\DoxyCodeLine{2073 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_Msk              (0x1FUL << ADC\_SQR4\_SQ16\_Pos)           }}
\DoxyCodeLine{2074 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16                  ADC\_SQR4\_SQ16\_Msk                       }}
\DoxyCodeLine{2075 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_0                (0x01UL << ADC\_SQR4\_SQ16\_Pos)           }}
\DoxyCodeLine{2076 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_1                (0x02UL << ADC\_SQR4\_SQ16\_Pos)           }}
\DoxyCodeLine{2077 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_2                (0x04UL << ADC\_SQR4\_SQ16\_Pos)           }}
\DoxyCodeLine{2078 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_3                (0x08UL << ADC\_SQR4\_SQ16\_Pos)           }}
\DoxyCodeLine{2079 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_4                (0x10UL << ADC\_SQR4\_SQ16\_Pos)           }}
\DoxyCodeLine{2081 \textcolor{comment}{/********************  Bit definition for ADC\_DR register  ********************/}}
\DoxyCodeLine{2082 \textcolor{preprocessor}{\#define ADC\_DR\_RDATA\_Pos               (0U)}}
\DoxyCodeLine{2083 \textcolor{preprocessor}{\#define ADC\_DR\_RDATA\_Msk               (0xFFFFUL << ADC\_DR\_RDATA\_Pos)          }}
\DoxyCodeLine{2084 \textcolor{preprocessor}{\#define ADC\_DR\_RDATA                   ADC\_DR\_RDATA\_Msk                        }}
\DoxyCodeLine{2086 \textcolor{comment}{/********************  Bit definition for ADC\_JSQR register  ******************/}}
\DoxyCodeLine{2087 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_Pos                (0U)}}
\DoxyCodeLine{2088 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_Msk                (0x3UL << ADC\_JSQR\_JL\_Pos)              }}
\DoxyCodeLine{2089 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL                    ADC\_JSQR\_JL\_Msk                         }}
\DoxyCodeLine{2090 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_0                  (0x1UL << ADC\_JSQR\_JL\_Pos)              }}
\DoxyCodeLine{2091 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_1                  (0x2UL << ADC\_JSQR\_JL\_Pos)              }}
\DoxyCodeLine{2093 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_Pos           (2U)}}
\DoxyCodeLine{2094 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_Msk           (0x1FUL << ADC\_JSQR\_JEXTSEL\_Pos)        }}
\DoxyCodeLine{2095 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL               ADC\_JSQR\_JEXTSEL\_Msk                    }}
\DoxyCodeLine{2096 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_0             (0x1UL << ADC\_JSQR\_JEXTSEL\_Pos)         }}
\DoxyCodeLine{2097 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_1             (0x2UL << ADC\_JSQR\_JEXTSEL\_Pos)         }}
\DoxyCodeLine{2098 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_2             (0x4UL << ADC\_JSQR\_JEXTSEL\_Pos)         }}
\DoxyCodeLine{2099 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_3             (0x8UL << ADC\_JSQR\_JEXTSEL\_Pos)         }}
\DoxyCodeLine{2100 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_4             (0x10UL << ADC\_JSQR\_JEXTSEL\_Pos)        }}
\DoxyCodeLine{2102 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTEN\_Pos            (7U)}}
\DoxyCodeLine{2103 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTEN\_Msk            (0x3UL << ADC\_JSQR\_JEXTEN\_Pos)          }}
\DoxyCodeLine{2104 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTEN                ADC\_JSQR\_JEXTEN\_Msk                     }}
\DoxyCodeLine{2105 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTEN\_0              (0x1UL << ADC\_JSQR\_JEXTEN\_Pos)          }}
\DoxyCodeLine{2106 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTEN\_1              (0x2UL << ADC\_JSQR\_JEXTEN\_Pos)          }}
\DoxyCodeLine{2108 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_Pos              (9U)}}
\DoxyCodeLine{2109 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_Msk              (0x1FUL << ADC\_JSQR\_JSQ1\_Pos)           }}
\DoxyCodeLine{2110 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1                  ADC\_JSQR\_JSQ1\_Msk                       }}
\DoxyCodeLine{2111 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_0                (0x01UL << ADC\_JSQR\_JSQ1\_Pos)           }}
\DoxyCodeLine{2112 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_1                (0x02UL << ADC\_JSQR\_JSQ1\_Pos)           }}
\DoxyCodeLine{2113 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_2                (0x04UL << ADC\_JSQR\_JSQ1\_Pos)           }}
\DoxyCodeLine{2114 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_3                (0x08UL << ADC\_JSQR\_JSQ1\_Pos)           }}
\DoxyCodeLine{2115 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_4                (0x10UL << ADC\_JSQR\_JSQ1\_Pos)           }}
\DoxyCodeLine{2117 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_Pos              (15U)}}
\DoxyCodeLine{2118 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_Msk              (0x1FUL << ADC\_JSQR\_JSQ2\_Pos)           }}
\DoxyCodeLine{2119 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2                  ADC\_JSQR\_JSQ2\_Msk                       }}
\DoxyCodeLine{2120 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_0                (0x01UL << ADC\_JSQR\_JSQ2\_Pos)           }}
\DoxyCodeLine{2121 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_1                (0x02UL << ADC\_JSQR\_JSQ2\_Pos)           }}
\DoxyCodeLine{2122 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_2                (0x04UL << ADC\_JSQR\_JSQ2\_Pos)           }}
\DoxyCodeLine{2123 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_3                (0x08UL << ADC\_JSQR\_JSQ2\_Pos)           }}
\DoxyCodeLine{2124 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_4                (0x10UL << ADC\_JSQR\_JSQ2\_Pos)           }}
\DoxyCodeLine{2126 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_Pos              (21U)}}
\DoxyCodeLine{2127 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_Msk              (0x1FUL << ADC\_JSQR\_JSQ3\_Pos)           }}
\DoxyCodeLine{2128 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3                  ADC\_JSQR\_JSQ3\_Msk                       }}
\DoxyCodeLine{2129 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_0                (0x01UL << ADC\_JSQR\_JSQ3\_Pos)           }}
\DoxyCodeLine{2130 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_1                (0x02UL << ADC\_JSQR\_JSQ3\_Pos)           }}
\DoxyCodeLine{2131 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_2                (0x04UL << ADC\_JSQR\_JSQ3\_Pos)           }}
\DoxyCodeLine{2132 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_3                (0x08UL << ADC\_JSQR\_JSQ3\_Pos)           }}
\DoxyCodeLine{2133 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_4                (0x10UL << ADC\_JSQR\_JSQ3\_Pos)           }}
\DoxyCodeLine{2135 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_Pos              (27U)}}
\DoxyCodeLine{2136 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_Msk              (0x1FUL << ADC\_JSQR\_JSQ4\_Pos)           }}
\DoxyCodeLine{2137 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4                  ADC\_JSQR\_JSQ4\_Msk                       }}
\DoxyCodeLine{2138 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_0                (0x01UL << ADC\_JSQR\_JSQ4\_Pos)           }}
\DoxyCodeLine{2139 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_1                (0x02UL << ADC\_JSQR\_JSQ4\_Pos)           }}
\DoxyCodeLine{2140 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_2                (0x04UL << ADC\_JSQR\_JSQ4\_Pos)           }}
\DoxyCodeLine{2141 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_3                (0x08UL << ADC\_JSQR\_JSQ4\_Pos)           }}
\DoxyCodeLine{2142 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_4                (0x10UL << ADC\_JSQR\_JSQ4\_Pos)           }}
\DoxyCodeLine{2144 \textcolor{comment}{/********************  Bit definition for ADC\_OFR1 register  ******************/}}
\DoxyCodeLine{2145 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_Pos           (0U)}}
\DoxyCodeLine{2146 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_Msk           (0xFFFUL << ADC\_OFR1\_OFFSET1\_Pos)       }}
\DoxyCodeLine{2147 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1               ADC\_OFR1\_OFFSET1\_Msk                    }}
\DoxyCodeLine{2149 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSETPOS\_Pos         (24U)}}
\DoxyCodeLine{2150 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSETPOS\_Msk         (0x1UL << ADC\_OFR1\_OFFSETPOS\_Pos)       }}
\DoxyCodeLine{2151 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSETPOS             ADC\_OFR1\_OFFSETPOS\_Msk                  }}
\DoxyCodeLine{2152 \textcolor{preprocessor}{\#define ADC\_OFR1\_SATEN\_Pos             (25U)}}
\DoxyCodeLine{2153 \textcolor{preprocessor}{\#define ADC\_OFR1\_SATEN\_Msk             (0x1UL << ADC\_OFR1\_SATEN\_Pos)           }}
\DoxyCodeLine{2154 \textcolor{preprocessor}{\#define ADC\_OFR1\_SATEN                 ADC\_OFR1\_SATEN\_Msk                      }}
\DoxyCodeLine{2156 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_Pos        (26U)}}
\DoxyCodeLine{2157 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_Msk        (0x1FUL << ADC\_OFR1\_OFFSET1\_CH\_Pos)     }}
\DoxyCodeLine{2158 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH            ADC\_OFR1\_OFFSET1\_CH\_Msk                 }}
\DoxyCodeLine{2159 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_0          (0x01UL << ADC\_OFR1\_OFFSET1\_CH\_Pos)     }}
\DoxyCodeLine{2160 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_1          (0x02UL << ADC\_OFR1\_OFFSET1\_CH\_Pos)     }}
\DoxyCodeLine{2161 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_2          (0x04UL << ADC\_OFR1\_OFFSET1\_CH\_Pos)     }}
\DoxyCodeLine{2162 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_3          (0x08UL << ADC\_OFR1\_OFFSET1\_CH\_Pos)     }}
\DoxyCodeLine{2163 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_4          (0x10UL << ADC\_OFR1\_OFFSET1\_CH\_Pos)     }}
\DoxyCodeLine{2165 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_EN\_Pos        (31U)}}
\DoxyCodeLine{2166 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_EN\_Msk        (0x1UL << ADC\_OFR1\_OFFSET1\_EN\_Pos)      }}
\DoxyCodeLine{2167 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_EN            ADC\_OFR1\_OFFSET1\_EN\_Msk                 }}
\DoxyCodeLine{2169 \textcolor{comment}{/********************  Bit definition for ADC\_OFR2 register  ******************/}}
\DoxyCodeLine{2170 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_Pos           (0U)}}
\DoxyCodeLine{2171 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_Msk           (0xFFFUL << ADC\_OFR2\_OFFSET2\_Pos)       }}
\DoxyCodeLine{2172 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2               ADC\_OFR2\_OFFSET2\_Msk                    }}
\DoxyCodeLine{2174 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSETPOS\_Pos         (24U)}}
\DoxyCodeLine{2175 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSETPOS\_Msk         (0x1UL << ADC\_OFR2\_OFFSETPOS\_Pos)       }}
\DoxyCodeLine{2176 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSETPOS             ADC\_OFR2\_OFFSETPOS\_Msk                  }}
\DoxyCodeLine{2177 \textcolor{preprocessor}{\#define ADC\_OFR2\_SATEN\_Pos             (25U)}}
\DoxyCodeLine{2178 \textcolor{preprocessor}{\#define ADC\_OFR2\_SATEN\_Msk             (0x1UL << ADC\_OFR2\_SATEN\_Pos)           }}
\DoxyCodeLine{2179 \textcolor{preprocessor}{\#define ADC\_OFR2\_SATEN                 ADC\_OFR2\_SATEN\_Msk                      }}
\DoxyCodeLine{2181 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_Pos        (26U)}}
\DoxyCodeLine{2182 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_Msk        (0x1FUL << ADC\_OFR2\_OFFSET2\_CH\_Pos)     }}
\DoxyCodeLine{2183 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH            ADC\_OFR2\_OFFSET2\_CH\_Msk                 }}
\DoxyCodeLine{2184 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_0          (0x01UL << ADC\_OFR2\_OFFSET2\_CH\_Pos)     }}
\DoxyCodeLine{2185 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_1          (0x02UL << ADC\_OFR2\_OFFSET2\_CH\_Pos)     }}
\DoxyCodeLine{2186 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_2          (0x04UL << ADC\_OFR2\_OFFSET2\_CH\_Pos)     }}
\DoxyCodeLine{2187 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_3          (0x08UL << ADC\_OFR2\_OFFSET2\_CH\_Pos)     }}
\DoxyCodeLine{2188 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_4          (0x10UL << ADC\_OFR2\_OFFSET2\_CH\_Pos)     }}
\DoxyCodeLine{2190 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_EN\_Pos        (31U)}}
\DoxyCodeLine{2191 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_EN\_Msk        (0x1UL << ADC\_OFR2\_OFFSET2\_EN\_Pos)      }}
\DoxyCodeLine{2192 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_EN            ADC\_OFR2\_OFFSET2\_EN\_Msk                 }}
\DoxyCodeLine{2194 \textcolor{comment}{/********************  Bit definition for ADC\_OFR3 register  ******************/}}
\DoxyCodeLine{2195 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_Pos           (0U)}}
\DoxyCodeLine{2196 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_Msk           (0xFFFUL << ADC\_OFR3\_OFFSET3\_Pos)       }}
\DoxyCodeLine{2197 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3               ADC\_OFR3\_OFFSET3\_Msk                    }}
\DoxyCodeLine{2199 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSETPOS\_Pos         (24U)}}
\DoxyCodeLine{2200 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSETPOS\_Msk         (0x1UL << ADC\_OFR3\_OFFSETPOS\_Pos)       }}
\DoxyCodeLine{2201 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSETPOS             ADC\_OFR3\_OFFSETPOS\_Msk                  }}
\DoxyCodeLine{2202 \textcolor{preprocessor}{\#define ADC\_OFR3\_SATEN\_Pos             (25U)}}
\DoxyCodeLine{2203 \textcolor{preprocessor}{\#define ADC\_OFR3\_SATEN\_Msk             (0x1UL << ADC\_OFR3\_SATEN\_Pos)           }}
\DoxyCodeLine{2204 \textcolor{preprocessor}{\#define ADC\_OFR3\_SATEN                 ADC\_OFR3\_SATEN\_Msk                      }}
\DoxyCodeLine{2206 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_Pos        (26U)}}
\DoxyCodeLine{2207 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_Msk        (0x1FUL << ADC\_OFR3\_OFFSET3\_CH\_Pos)     }}
\DoxyCodeLine{2208 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH            ADC\_OFR3\_OFFSET3\_CH\_Msk                 }}
\DoxyCodeLine{2209 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_0          (0x01UL << ADC\_OFR3\_OFFSET3\_CH\_Pos)     }}
\DoxyCodeLine{2210 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_1          (0x02UL << ADC\_OFR3\_OFFSET3\_CH\_Pos)     }}
\DoxyCodeLine{2211 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_2          (0x04UL << ADC\_OFR3\_OFFSET3\_CH\_Pos)     }}
\DoxyCodeLine{2212 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_3          (0x08UL << ADC\_OFR3\_OFFSET3\_CH\_Pos)     }}
\DoxyCodeLine{2213 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_4          (0x10UL << ADC\_OFR3\_OFFSET3\_CH\_Pos)     }}
\DoxyCodeLine{2215 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_EN\_Pos        (31U)}}
\DoxyCodeLine{2216 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_EN\_Msk        (0x1UL << ADC\_OFR3\_OFFSET3\_EN\_Pos)      }}
\DoxyCodeLine{2217 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_EN            ADC\_OFR3\_OFFSET3\_EN\_Msk                 }}
\DoxyCodeLine{2219 \textcolor{comment}{/********************  Bit definition for ADC\_OFR4 register  ******************/}}
\DoxyCodeLine{2220 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_Pos           (0U)}}
\DoxyCodeLine{2221 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_Msk           (0xFFFUL << ADC\_OFR4\_OFFSET4\_Pos)       }}
\DoxyCodeLine{2222 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4               ADC\_OFR4\_OFFSET4\_Msk                    }}
\DoxyCodeLine{2224 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSETPOS\_Pos         (24U)}}
\DoxyCodeLine{2225 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSETPOS\_Msk         (0x1UL << ADC\_OFR4\_OFFSETPOS\_Pos)       }}
\DoxyCodeLine{2226 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSETPOS             ADC\_OFR4\_OFFSETPOS\_Msk                  }}
\DoxyCodeLine{2227 \textcolor{preprocessor}{\#define ADC\_OFR4\_SATEN\_Pos             (25U)}}
\DoxyCodeLine{2228 \textcolor{preprocessor}{\#define ADC\_OFR4\_SATEN\_Msk             (0x1UL << ADC\_OFR4\_SATEN\_Pos)           }}
\DoxyCodeLine{2229 \textcolor{preprocessor}{\#define ADC\_OFR4\_SATEN                 ADC\_OFR4\_SATEN\_Msk                      }}
\DoxyCodeLine{2231 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_Pos        (26U)}}
\DoxyCodeLine{2232 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_Msk        (0x1FUL << ADC\_OFR4\_OFFSET4\_CH\_Pos)     }}
\DoxyCodeLine{2233 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH            ADC\_OFR4\_OFFSET4\_CH\_Msk                 }}
\DoxyCodeLine{2234 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_0          (0x01UL << ADC\_OFR4\_OFFSET4\_CH\_Pos)     }}
\DoxyCodeLine{2235 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_1          (0x02UL << ADC\_OFR4\_OFFSET4\_CH\_Pos)     }}
\DoxyCodeLine{2236 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_2          (0x04UL << ADC\_OFR4\_OFFSET4\_CH\_Pos)     }}
\DoxyCodeLine{2237 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_3          (0x08UL << ADC\_OFR4\_OFFSET4\_CH\_Pos)     }}
\DoxyCodeLine{2238 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_4          (0x10UL << ADC\_OFR4\_OFFSET4\_CH\_Pos)     }}
\DoxyCodeLine{2240 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_EN\_Pos        (31U)}}
\DoxyCodeLine{2241 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_EN\_Msk        (0x1UL << ADC\_OFR4\_OFFSET4\_EN\_Pos)      }}
\DoxyCodeLine{2242 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_EN            ADC\_OFR4\_OFFSET4\_EN\_Msk                 }}
\DoxyCodeLine{2244 \textcolor{comment}{/********************  Bit definition for ADC\_JDR1 register  ******************/}}
\DoxyCodeLine{2245 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_Pos             (0U)}}
\DoxyCodeLine{2246 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_Msk             (0xFFFFUL << ADC\_JDR1\_JDATA\_Pos)        }}
\DoxyCodeLine{2247 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA                 ADC\_JDR1\_JDATA\_Msk                      }}
\DoxyCodeLine{2249 \textcolor{comment}{/********************  Bit definition for ADC\_JDR2 register  ******************/}}
\DoxyCodeLine{2250 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_Pos             (0U)}}
\DoxyCodeLine{2251 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_Msk             (0xFFFFUL << ADC\_JDR2\_JDATA\_Pos)        }}
\DoxyCodeLine{2252 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA                 ADC\_JDR2\_JDATA\_Msk                      }}
\DoxyCodeLine{2254 \textcolor{comment}{/********************  Bit definition for ADC\_JDR3 register  ******************/}}
\DoxyCodeLine{2255 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_Pos             (0U)}}
\DoxyCodeLine{2256 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_Msk             (0xFFFFUL << ADC\_JDR3\_JDATA\_Pos)        }}
\DoxyCodeLine{2257 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA                 ADC\_JDR3\_JDATA\_Msk                      }}
\DoxyCodeLine{2259 \textcolor{comment}{/********************  Bit definition for ADC\_JDR4 register  ******************/}}
\DoxyCodeLine{2260 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_Pos             (0U)}}
\DoxyCodeLine{2261 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_Msk             (0xFFFFUL << ADC\_JDR4\_JDATA\_Pos)        }}
\DoxyCodeLine{2262 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA                 ADC\_JDR4\_JDATA\_Msk                      }}
\DoxyCodeLine{2264 \textcolor{comment}{/********************  Bit definition for ADC\_AWD2CR register  ****************/}}
\DoxyCodeLine{2265 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_Pos          (0U)}}
\DoxyCodeLine{2266 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_Msk          (0x7FFFFUL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{2267 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH              ADC\_AWD2CR\_AWD2CH\_Msk                   }}
\DoxyCodeLine{2268 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_0            (0x00001UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{2269 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_1            (0x00002UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{2270 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_2            (0x00004UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{2271 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_3            (0x00008UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{2272 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_4            (0x00010UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{2273 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_5            (0x00020UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{2274 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_6            (0x00040UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{2275 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_7            (0x00080UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{2276 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_8            (0x00100UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{2277 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_9            (0x00200UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{2278 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_10           (0x00400UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{2279 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_11           (0x00800UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{2280 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_12           (0x01000UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{2281 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_13           (0x02000UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{2282 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_14           (0x04000UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{2283 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_15           (0x08000UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{2284 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_16           (0x10000UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{2285 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_17           (0x20000UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{2286 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_18           (0x40000UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{2288 \textcolor{comment}{/********************  Bit definition for ADC\_AWD3CR register  ****************/}}
\DoxyCodeLine{2289 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_Pos          (0U)}}
\DoxyCodeLine{2290 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_Msk          (0x7FFFFUL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2291 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH              ADC\_AWD3CR\_AWD3CH\_Msk                   }}
\DoxyCodeLine{2292 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_0            (0x00001UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2293 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_1            (0x00002UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2294 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_2            (0x00004UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2295 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_3            (0x00008UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2296 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_4            (0x00010UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2297 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_5            (0x00020UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2298 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_6            (0x00040UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2299 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_7            (0x00080UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2300 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_8            (0x00100UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2301 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_9            (0x00200UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2302 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_10           (0x00400UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2303 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_11           (0x00800UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2304 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_12           (0x01000UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2305 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_13           (0x02000UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2306 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_14           (0x04000UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2307 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_15           (0x08000UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2308 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_16           (0x10000UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2309 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_17           (0x20000UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2310 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_18           (0x40000UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2312 \textcolor{comment}{/********************  Bit definition for ADC\_DIFSEL register  ****************/}}
\DoxyCodeLine{2313 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_Pos          (0U)}}
\DoxyCodeLine{2314 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_Msk          (0x7FFFFUL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2315 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL              ADC\_DIFSEL\_DIFSEL\_Msk                   }}
\DoxyCodeLine{2316 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_0            (0x00001UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2317 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_1            (0x00002UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2318 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_2            (0x00004UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2319 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_3            (0x00008UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2320 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_4            (0x00010UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2321 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_5            (0x00020UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2322 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_6            (0x00040UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2323 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_7            (0x00080UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2324 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_8            (0x00100UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2325 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_9            (0x00200UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2326 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_10           (0x00400UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2327 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_11           (0x00800UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2328 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_12           (0x01000UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2329 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_13           (0x02000UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2330 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_14           (0x04000UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2331 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_15           (0x08000UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2332 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_16           (0x10000UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2333 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_17           (0x20000UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2334 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_18           (0x40000UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2336 \textcolor{comment}{/********************  Bit definition for ADC\_CALFACT register  ***************/}}
\DoxyCodeLine{2337 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_Pos      (0U)}}
\DoxyCodeLine{2338 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_Msk      (0x7FUL << ADC\_CALFACT\_CALFACT\_S\_Pos)   }}
\DoxyCodeLine{2339 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S          ADC\_CALFACT\_CALFACT\_S\_Msk               }}
\DoxyCodeLine{2340 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_0        (0x01UL << ADC\_CALFACT\_CALFACT\_S\_Pos)   }}
\DoxyCodeLine{2341 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_1        (0x02UL << ADC\_CALFACT\_CALFACT\_S\_Pos)   }}
\DoxyCodeLine{2342 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_2        (0x04UL << ADC\_CALFACT\_CALFACT\_S\_Pos)   }}
\DoxyCodeLine{2343 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_3        (0x08UL << ADC\_CALFACT\_CALFACT\_S\_Pos)   }}
\DoxyCodeLine{2344 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_4        (0x10UL << ADC\_CALFACT\_CALFACT\_S\_Pos)   }}
\DoxyCodeLine{2345 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_5        (0x20UL << ADC\_CALFACT\_CALFACT\_S\_Pos)   }}
\DoxyCodeLine{2346 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_6        (0x40UL << ADC\_CALFACT\_CALFACT\_S\_Pos)   }}
\DoxyCodeLine{2348 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_Pos      (16U)}}
\DoxyCodeLine{2349 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_Msk      (0x7FUL << ADC\_CALFACT\_CALFACT\_D\_Pos)   }}
\DoxyCodeLine{2350 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D          ADC\_CALFACT\_CALFACT\_D\_Msk               }}
\DoxyCodeLine{2351 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_0        (0x01UL << ADC\_CALFACT\_CALFACT\_D\_Pos)   }}
\DoxyCodeLine{2352 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_1        (0x02UL << ADC\_CALFACT\_CALFACT\_D\_Pos)   }}
\DoxyCodeLine{2353 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_2        (0x04UL << ADC\_CALFACT\_CALFACT\_D\_Pos)   }}
\DoxyCodeLine{2354 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_3        (0x08UL << ADC\_CALFACT\_CALFACT\_D\_Pos)   }}
\DoxyCodeLine{2355 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_4        (0x10UL << ADC\_CALFACT\_CALFACT\_D\_Pos)   }}
\DoxyCodeLine{2356 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_5        (0x20UL << ADC\_CALFACT\_CALFACT\_D\_Pos)   }}
\DoxyCodeLine{2357 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_6        (0x40UL << ADC\_CALFACT\_CALFACT\_D\_Pos)   }}
\DoxyCodeLine{2359 \textcolor{comment}{/********************  Bit definition for ADC\_GCOMP register  *****************/}}
\DoxyCodeLine{2360 \textcolor{preprocessor}{\#define ADC\_GCOMP\_GCOMPCOEFF\_Pos       (0U)}}
\DoxyCodeLine{2361 \textcolor{preprocessor}{\#define ADC\_GCOMP\_GCOMPCOEFF\_Msk       (0x3FFFUL << ADC\_GCOMP\_GCOMPCOEFF\_Pos)  }}
\DoxyCodeLine{2362 \textcolor{preprocessor}{\#define ADC\_GCOMP\_GCOMPCOEFF           ADC\_GCOMP\_GCOMPCOEFF\_Msk                }}
\DoxyCodeLine{2364 \textcolor{comment}{/*************************  ADC Common registers  *****************************/}}
\DoxyCodeLine{2365 \textcolor{comment}{/********************  Bit definition for ADC\_CSR register  *******************/}}
\DoxyCodeLine{2366 \textcolor{preprocessor}{\#define ADC\_CSR\_ADRDY\_MST\_Pos          (0U)}}
\DoxyCodeLine{2367 \textcolor{preprocessor}{\#define ADC\_CSR\_ADRDY\_MST\_Msk          (0x1UL << ADC\_CSR\_ADRDY\_MST\_Pos)        }}
\DoxyCodeLine{2368 \textcolor{preprocessor}{\#define ADC\_CSR\_ADRDY\_MST              ADC\_CSR\_ADRDY\_MST\_Msk                   }}
\DoxyCodeLine{2369 \textcolor{preprocessor}{\#define ADC\_CSR\_EOSMP\_MST\_Pos          (1U)}}
\DoxyCodeLine{2370 \textcolor{preprocessor}{\#define ADC\_CSR\_EOSMP\_MST\_Msk          (0x1UL << ADC\_CSR\_EOSMP\_MST\_Pos)        }}
\DoxyCodeLine{2371 \textcolor{preprocessor}{\#define ADC\_CSR\_EOSMP\_MST              ADC\_CSR\_EOSMP\_MST\_Msk                   }}
\DoxyCodeLine{2372 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC\_MST\_Pos            (2U)}}
\DoxyCodeLine{2373 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC\_MST\_Msk            (0x1UL << ADC\_CSR\_EOC\_MST\_Pos)          }}
\DoxyCodeLine{2374 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC\_MST                ADC\_CSR\_EOC\_MST\_Msk                     }}
\DoxyCodeLine{2375 \textcolor{preprocessor}{\#define ADC\_CSR\_EOS\_MST\_Pos            (3U)}}
\DoxyCodeLine{2376 \textcolor{preprocessor}{\#define ADC\_CSR\_EOS\_MST\_Msk            (0x1UL << ADC\_CSR\_EOS\_MST\_Pos)          }}
\DoxyCodeLine{2377 \textcolor{preprocessor}{\#define ADC\_CSR\_EOS\_MST                ADC\_CSR\_EOS\_MST\_Msk                     }}
\DoxyCodeLine{2378 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR\_MST\_Pos            (4U)}}
\DoxyCodeLine{2379 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR\_MST\_Msk            (0x1UL << ADC\_CSR\_OVR\_MST\_Pos)          }}
\DoxyCodeLine{2380 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR\_MST                ADC\_CSR\_OVR\_MST\_Msk                     }}
\DoxyCodeLine{2381 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC\_MST\_Pos           (5U)}}
\DoxyCodeLine{2382 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC\_MST\_Msk           (0x1UL << ADC\_CSR\_JEOC\_MST\_Pos)         }}
\DoxyCodeLine{2383 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC\_MST               ADC\_CSR\_JEOC\_MST\_Msk                    }}
\DoxyCodeLine{2384 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOS\_MST\_Pos           (6U)}}
\DoxyCodeLine{2385 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOS\_MST\_Msk           (0x1UL << ADC\_CSR\_JEOS\_MST\_Pos)         }}
\DoxyCodeLine{2386 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOS\_MST               ADC\_CSR\_JEOS\_MST\_Msk                    }}
\DoxyCodeLine{2387 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_MST\_Pos           (7U)}}
\DoxyCodeLine{2388 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_MST\_Msk           (0x1UL << ADC\_CSR\_AWD1\_MST\_Pos)         }}
\DoxyCodeLine{2389 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_MST               ADC\_CSR\_AWD1\_MST\_Msk                    }}
\DoxyCodeLine{2390 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_MST\_Pos           (8U)}}
\DoxyCodeLine{2391 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_MST\_Msk           (0x1UL << ADC\_CSR\_AWD2\_MST\_Pos)         }}
\DoxyCodeLine{2392 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_MST               ADC\_CSR\_AWD2\_MST\_Msk                    }}
\DoxyCodeLine{2393 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_MST\_Pos           (9U)}}
\DoxyCodeLine{2394 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_MST\_Msk           (0x1UL << ADC\_CSR\_AWD3\_MST\_Pos)         }}
\DoxyCodeLine{2395 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_MST               ADC\_CSR\_AWD3\_MST\_Msk                    }}
\DoxyCodeLine{2396 \textcolor{preprocessor}{\#define ADC\_CSR\_JQOVF\_MST\_Pos          (10U)}}
\DoxyCodeLine{2397 \textcolor{preprocessor}{\#define ADC\_CSR\_JQOVF\_MST\_Msk          (0x1UL << ADC\_CSR\_JQOVF\_MST\_Pos)        }}
\DoxyCodeLine{2398 \textcolor{preprocessor}{\#define ADC\_CSR\_JQOVF\_MST              ADC\_CSR\_JQOVF\_MST\_Msk                   }}
\DoxyCodeLine{2400 \textcolor{preprocessor}{\#define ADC\_CSR\_ADRDY\_SLV\_Pos          (16U)}}
\DoxyCodeLine{2401 \textcolor{preprocessor}{\#define ADC\_CSR\_ADRDY\_SLV\_Msk          (0x1UL << ADC\_CSR\_ADRDY\_SLV\_Pos)        }}
\DoxyCodeLine{2402 \textcolor{preprocessor}{\#define ADC\_CSR\_ADRDY\_SLV              ADC\_CSR\_ADRDY\_SLV\_Msk                   }}
\DoxyCodeLine{2403 \textcolor{preprocessor}{\#define ADC\_CSR\_EOSMP\_SLV\_Pos          (17U)}}
\DoxyCodeLine{2404 \textcolor{preprocessor}{\#define ADC\_CSR\_EOSMP\_SLV\_Msk          (0x1UL << ADC\_CSR\_EOSMP\_SLV\_Pos)        }}
\DoxyCodeLine{2405 \textcolor{preprocessor}{\#define ADC\_CSR\_EOSMP\_SLV              ADC\_CSR\_EOSMP\_SLV\_Msk                   }}
\DoxyCodeLine{2406 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC\_SLV\_Pos            (18U)}}
\DoxyCodeLine{2407 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC\_SLV\_Msk            (0x1UL << ADC\_CSR\_EOC\_SLV\_Pos)          }}
\DoxyCodeLine{2408 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC\_SLV                ADC\_CSR\_EOC\_SLV\_Msk                     }}
\DoxyCodeLine{2409 \textcolor{preprocessor}{\#define ADC\_CSR\_EOS\_SLV\_Pos            (19U)}}
\DoxyCodeLine{2410 \textcolor{preprocessor}{\#define ADC\_CSR\_EOS\_SLV\_Msk            (0x1UL << ADC\_CSR\_EOS\_SLV\_Pos)          }}
\DoxyCodeLine{2411 \textcolor{preprocessor}{\#define ADC\_CSR\_EOS\_SLV                ADC\_CSR\_EOS\_SLV\_Msk                     }}
\DoxyCodeLine{2412 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR\_SLV\_Pos            (20U)}}
\DoxyCodeLine{2413 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR\_SLV\_Msk            (0x1UL << ADC\_CSR\_OVR\_SLV\_Pos)          }}
\DoxyCodeLine{2414 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR\_SLV                ADC\_CSR\_OVR\_SLV\_Msk                     }}
\DoxyCodeLine{2415 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC\_SLV\_Pos           (21U)}}
\DoxyCodeLine{2416 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC\_SLV\_Msk           (0x1UL << ADC\_CSR\_JEOC\_SLV\_Pos)         }}
\DoxyCodeLine{2417 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC\_SLV               ADC\_CSR\_JEOC\_SLV\_Msk                    }}
\DoxyCodeLine{2418 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOS\_SLV\_Pos           (22U)}}
\DoxyCodeLine{2419 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOS\_SLV\_Msk           (0x1UL << ADC\_CSR\_JEOS\_SLV\_Pos)         }}
\DoxyCodeLine{2420 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOS\_SLV               ADC\_CSR\_JEOS\_SLV\_Msk                    }}
\DoxyCodeLine{2421 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_SLV\_Pos           (23U)}}
\DoxyCodeLine{2422 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_SLV\_Msk           (0x1UL << ADC\_CSR\_AWD1\_SLV\_Pos)         }}
\DoxyCodeLine{2423 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_SLV               ADC\_CSR\_AWD1\_SLV\_Msk                    }}
\DoxyCodeLine{2424 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_SLV\_Pos           (24U)}}
\DoxyCodeLine{2425 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_SLV\_Msk           (0x1UL << ADC\_CSR\_AWD2\_SLV\_Pos)         }}
\DoxyCodeLine{2426 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_SLV               ADC\_CSR\_AWD2\_SLV\_Msk                    }}
\DoxyCodeLine{2427 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_SLV\_Pos           (25U)}}
\DoxyCodeLine{2428 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_SLV\_Msk           (0x1UL << ADC\_CSR\_AWD3\_SLV\_Pos)         }}
\DoxyCodeLine{2429 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_SLV               ADC\_CSR\_AWD3\_SLV\_Msk                    }}
\DoxyCodeLine{2430 \textcolor{preprocessor}{\#define ADC\_CSR\_JQOVF\_SLV\_Pos          (26U)}}
\DoxyCodeLine{2431 \textcolor{preprocessor}{\#define ADC\_CSR\_JQOVF\_SLV\_Msk          (0x1UL << ADC\_CSR\_JQOVF\_SLV\_Pos)        }}
\DoxyCodeLine{2432 \textcolor{preprocessor}{\#define ADC\_CSR\_JQOVF\_SLV              ADC\_CSR\_JQOVF\_SLV\_Msk                   }}
\DoxyCodeLine{2434 \textcolor{comment}{/********************  Bit definition for ADC\_CCR register  *******************/}}
\DoxyCodeLine{2435 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_Pos               (0U)}}
\DoxyCodeLine{2436 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_Msk               (0x1FUL << ADC\_CCR\_DUAL\_Pos)            }}
\DoxyCodeLine{2437 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL                   ADC\_CCR\_DUAL\_Msk                        }}
\DoxyCodeLine{2438 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_0                 (0x01UL << ADC\_CCR\_DUAL\_Pos)            }}
\DoxyCodeLine{2439 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_1                 (0x02UL << ADC\_CCR\_DUAL\_Pos)            }}
\DoxyCodeLine{2440 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_2                 (0x04UL << ADC\_CCR\_DUAL\_Pos)            }}
\DoxyCodeLine{2441 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_3                 (0x08UL << ADC\_CCR\_DUAL\_Pos)            }}
\DoxyCodeLine{2442 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_4                 (0x10UL << ADC\_CCR\_DUAL\_Pos)            }}
\DoxyCodeLine{2444 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_Pos              (8U)}}
\DoxyCodeLine{2445 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_Msk              (0xFUL << ADC\_CCR\_DELAY\_Pos)            }}
\DoxyCodeLine{2446 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY                  ADC\_CCR\_DELAY\_Msk                       }}
\DoxyCodeLine{2447 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_0                (0x1UL << ADC\_CCR\_DELAY\_Pos)            }}
\DoxyCodeLine{2448 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_1                (0x2UL << ADC\_CCR\_DELAY\_Pos)            }}
\DoxyCodeLine{2449 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_2                (0x4UL << ADC\_CCR\_DELAY\_Pos)            }}
\DoxyCodeLine{2450 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_3                (0x8UL << ADC\_CCR\_DELAY\_Pos)            }}
\DoxyCodeLine{2452 \textcolor{preprocessor}{\#define ADC\_CCR\_DMACFG\_Pos             (13U)}}
\DoxyCodeLine{2453 \textcolor{preprocessor}{\#define ADC\_CCR\_DMACFG\_Msk             (0x1UL << ADC\_CCR\_DMACFG\_Pos)           }}
\DoxyCodeLine{2454 \textcolor{preprocessor}{\#define ADC\_CCR\_DMACFG                 ADC\_CCR\_DMACFG\_Msk                      }}
\DoxyCodeLine{2456 \textcolor{preprocessor}{\#define ADC\_CCR\_MDMA\_Pos               (14U)}}
\DoxyCodeLine{2457 \textcolor{preprocessor}{\#define ADC\_CCR\_MDMA\_Msk               (0x3UL << ADC\_CCR\_MDMA\_Pos)             }}
\DoxyCodeLine{2458 \textcolor{preprocessor}{\#define ADC\_CCR\_MDMA                   ADC\_CCR\_MDMA\_Msk                        }}
\DoxyCodeLine{2459 \textcolor{preprocessor}{\#define ADC\_CCR\_MDMA\_0                 (0x1UL << ADC\_CCR\_MDMA\_Pos)             }}
\DoxyCodeLine{2460 \textcolor{preprocessor}{\#define ADC\_CCR\_MDMA\_1                 (0x2UL << ADC\_CCR\_MDMA\_Pos)             }}
\DoxyCodeLine{2462 \textcolor{preprocessor}{\#define ADC\_CCR\_CKMODE\_Pos             (16U)}}
\DoxyCodeLine{2463 \textcolor{preprocessor}{\#define ADC\_CCR\_CKMODE\_Msk             (0x3UL << ADC\_CCR\_CKMODE\_Pos)           }}
\DoxyCodeLine{2464 \textcolor{preprocessor}{\#define ADC\_CCR\_CKMODE                 ADC\_CCR\_CKMODE\_Msk                      }}
\DoxyCodeLine{2465 \textcolor{preprocessor}{\#define ADC\_CCR\_CKMODE\_0               (0x1UL << ADC\_CCR\_CKMODE\_Pos)           }}
\DoxyCodeLine{2466 \textcolor{preprocessor}{\#define ADC\_CCR\_CKMODE\_1               (0x2UL << ADC\_CCR\_CKMODE\_Pos)           }}
\DoxyCodeLine{2468 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC\_Pos              (18U)}}
\DoxyCodeLine{2469 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC\_Msk              (0xFUL << ADC\_CCR\_PRESC\_Pos)            }}
\DoxyCodeLine{2470 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC                  ADC\_CCR\_PRESC\_Msk                       }}
\DoxyCodeLine{2471 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC\_0                (0x1UL << ADC\_CCR\_PRESC\_Pos)            }}
\DoxyCodeLine{2472 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC\_1                (0x2UL << ADC\_CCR\_PRESC\_Pos)            }}
\DoxyCodeLine{2473 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC\_2                (0x4UL << ADC\_CCR\_PRESC\_Pos)            }}
\DoxyCodeLine{2474 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC\_3                (0x8UL << ADC\_CCR\_PRESC\_Pos)            }}
\DoxyCodeLine{2476 \textcolor{preprocessor}{\#define ADC\_CCR\_VREFEN\_Pos             (22U)}}
\DoxyCodeLine{2477 \textcolor{preprocessor}{\#define ADC\_CCR\_VREFEN\_Msk             (0x1UL << ADC\_CCR\_VREFEN\_Pos)           }}
\DoxyCodeLine{2478 \textcolor{preprocessor}{\#define ADC\_CCR\_VREFEN                 ADC\_CCR\_VREFEN\_Msk                      }}
\DoxyCodeLine{2479 \textcolor{preprocessor}{\#define ADC\_CCR\_VSENSESEL\_Pos          (23U)}}
\DoxyCodeLine{2480 \textcolor{preprocessor}{\#define ADC\_CCR\_VSENSESEL\_Msk          (0x1UL << ADC\_CCR\_VSENSESEL\_Pos)        }}
\DoxyCodeLine{2481 \textcolor{preprocessor}{\#define ADC\_CCR\_VSENSESEL              ADC\_CCR\_VSENSESEL\_Msk                   }}
\DoxyCodeLine{2482 \textcolor{preprocessor}{\#define ADC\_CCR\_VBATSEL\_Pos            (24U)}}
\DoxyCodeLine{2483 \textcolor{preprocessor}{\#define ADC\_CCR\_VBATSEL\_Msk            (0x1UL << ADC\_CCR\_VBATSEL\_Pos)          }}
\DoxyCodeLine{2484 \textcolor{preprocessor}{\#define ADC\_CCR\_VBATSEL                ADC\_CCR\_VBATSEL\_Msk                     }}
\DoxyCodeLine{2486 \textcolor{comment}{/********************  Bit definition for ADC\_CDR register  *******************/}}
\DoxyCodeLine{2487 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_MST\_Pos          (0U)}}
\DoxyCodeLine{2488 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_MST\_Msk          (0xFFFFUL << ADC\_CDR\_RDATA\_MST\_Pos)     }}
\DoxyCodeLine{2489 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_MST              ADC\_CDR\_RDATA\_MST\_Msk                   }}
\DoxyCodeLine{2491 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_SLV\_Pos          (16U)}}
\DoxyCodeLine{2492 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_SLV\_Msk          (0xFFFFUL << ADC\_CDR\_RDATA\_SLV\_Pos)     }}
\DoxyCodeLine{2493 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_SLV              ADC\_CDR\_RDATA\_SLV\_Msk                   }}
\DoxyCodeLine{2496 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2497 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2498 \textcolor{comment}{/*                      Analog Comparators (COMP)                             */}}
\DoxyCodeLine{2499 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2500 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2501 \textcolor{comment}{/**********************  Bit definition for COMP\_CSR register  ****************/}}
\DoxyCodeLine{2502 \textcolor{preprocessor}{\#define COMP\_CSR\_EN\_Pos            (0U)}}
\DoxyCodeLine{2503 \textcolor{preprocessor}{\#define COMP\_CSR\_EN\_Msk            (0x1UL << COMP\_CSR\_EN\_Pos)                  }}
\DoxyCodeLine{2504 \textcolor{preprocessor}{\#define COMP\_CSR\_EN                COMP\_CSR\_EN\_Msk                             }}
\DoxyCodeLine{2506 \textcolor{preprocessor}{\#define COMP\_CSR\_INMSEL\_Pos        (4U)}}
\DoxyCodeLine{2507 \textcolor{preprocessor}{\#define COMP\_CSR\_INMSEL\_Msk        (0xFUL << COMP\_CSR\_INMSEL\_Pos)              }}
\DoxyCodeLine{2508 \textcolor{preprocessor}{\#define COMP\_CSR\_INMSEL            COMP\_CSR\_INMSEL\_Msk                         }}
\DoxyCodeLine{2509 \textcolor{preprocessor}{\#define COMP\_CSR\_INMSEL\_0          (0x1UL << COMP\_CSR\_INMSEL\_Pos)              }}
\DoxyCodeLine{2510 \textcolor{preprocessor}{\#define COMP\_CSR\_INMSEL\_1          (0x2UL << COMP\_CSR\_INMSEL\_Pos)              }}
\DoxyCodeLine{2511 \textcolor{preprocessor}{\#define COMP\_CSR\_INMSEL\_2          (0x4UL << COMP\_CSR\_INMSEL\_Pos)              }}
\DoxyCodeLine{2512 \textcolor{preprocessor}{\#define COMP\_CSR\_INMSEL\_3          (0x8UL << COMP\_CSR\_INMSEL\_Pos)              }}
\DoxyCodeLine{2514 \textcolor{preprocessor}{\#define COMP\_CSR\_INPSEL\_Pos        (8U)}}
\DoxyCodeLine{2515 \textcolor{preprocessor}{\#define COMP\_CSR\_INPSEL\_Msk        (0x1UL << COMP\_CSR\_INPSEL\_Pos)              }}
\DoxyCodeLine{2516 \textcolor{preprocessor}{\#define COMP\_CSR\_INPSEL            COMP\_CSR\_INPSEL\_Msk                         }}
\DoxyCodeLine{2518 \textcolor{preprocessor}{\#define COMP\_CSR\_POLARITY\_Pos      (15U)}}
\DoxyCodeLine{2519 \textcolor{preprocessor}{\#define COMP\_CSR\_POLARITY\_Msk      (0x1UL << COMP\_CSR\_POLARITY\_Pos)            }}
\DoxyCodeLine{2520 \textcolor{preprocessor}{\#define COMP\_CSR\_POLARITY          COMP\_CSR\_POLARITY\_Msk                       }}
\DoxyCodeLine{2522 \textcolor{preprocessor}{\#define COMP\_CSR\_HYST\_Pos          (16U)}}
\DoxyCodeLine{2523 \textcolor{preprocessor}{\#define COMP\_CSR\_HYST\_Msk          (0x7UL << COMP\_CSR\_HYST\_Pos)                }}
\DoxyCodeLine{2524 \textcolor{preprocessor}{\#define COMP\_CSR\_HYST              COMP\_CSR\_HYST\_Msk                           }}
\DoxyCodeLine{2525 \textcolor{preprocessor}{\#define COMP\_CSR\_HYST\_0            (0x1UL << COMP\_CSR\_HYST\_Pos)                }}
\DoxyCodeLine{2526 \textcolor{preprocessor}{\#define COMP\_CSR\_HYST\_1            (0x2UL << COMP\_CSR\_HYST\_Pos)                }}
\DoxyCodeLine{2527 \textcolor{preprocessor}{\#define COMP\_CSR\_HYST\_2            (0x4UL << COMP\_CSR\_HYST\_Pos)                }}
\DoxyCodeLine{2529 \textcolor{preprocessor}{\#define COMP\_CSR\_BLANKING\_Pos      (19U)}}
\DoxyCodeLine{2530 \textcolor{preprocessor}{\#define COMP\_CSR\_BLANKING\_Msk      (0x7UL << COMP\_CSR\_BLANKING\_Pos)            }}
\DoxyCodeLine{2531 \textcolor{preprocessor}{\#define COMP\_CSR\_BLANKING          COMP\_CSR\_BLANKING\_Msk                       }}
\DoxyCodeLine{2532 \textcolor{preprocessor}{\#define COMP\_CSR\_BLANKING\_0        (0x1UL << COMP\_CSR\_BLANKING\_Pos)            }}
\DoxyCodeLine{2533 \textcolor{preprocessor}{\#define COMP\_CSR\_BLANKING\_1        (0x2UL << COMP\_CSR\_BLANKING\_Pos)            }}
\DoxyCodeLine{2534 \textcolor{preprocessor}{\#define COMP\_CSR\_BLANKING\_2        (0x4UL << COMP\_CSR\_BLANKING\_Pos)            }}
\DoxyCodeLine{2536 \textcolor{preprocessor}{\#define COMP\_CSR\_BRGEN\_Pos         (22U)}}
\DoxyCodeLine{2537 \textcolor{preprocessor}{\#define COMP\_CSR\_BRGEN\_Msk         (0x1UL << COMP\_CSR\_BRGEN\_Pos)               }}
\DoxyCodeLine{2538 \textcolor{preprocessor}{\#define COMP\_CSR\_BRGEN             COMP\_CSR\_BRGEN\_Msk                          }}
\DoxyCodeLine{2540 \textcolor{preprocessor}{\#define COMP\_CSR\_SCALEN\_Pos        (23U)}}
\DoxyCodeLine{2541 \textcolor{preprocessor}{\#define COMP\_CSR\_SCALEN\_Msk        (0x1UL << COMP\_CSR\_SCALEN\_Pos)              }}
\DoxyCodeLine{2542 \textcolor{preprocessor}{\#define COMP\_CSR\_SCALEN            COMP\_CSR\_SCALEN\_Msk                         }}
\DoxyCodeLine{2544 \textcolor{preprocessor}{\#define COMP\_CSR\_VALUE\_Pos         (30U)}}
\DoxyCodeLine{2545 \textcolor{preprocessor}{\#define COMP\_CSR\_VALUE\_Msk         (0x1UL << COMP\_CSR\_VALUE\_Pos)               }}
\DoxyCodeLine{2546 \textcolor{preprocessor}{\#define COMP\_CSR\_VALUE             COMP\_CSR\_VALUE\_Msk                          }}
\DoxyCodeLine{2548 \textcolor{preprocessor}{\#define COMP\_CSR\_LOCK\_Pos          (31U)}}
\DoxyCodeLine{2549 \textcolor{preprocessor}{\#define COMP\_CSR\_LOCK\_Msk          (0x1UL << COMP\_CSR\_LOCK\_Pos)                }}
\DoxyCodeLine{2550 \textcolor{preprocessor}{\#define COMP\_CSR\_LOCK              COMP\_CSR\_LOCK\_Msk                           }}
\DoxyCodeLine{2552 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2553 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2554 \textcolor{comment}{/*                          CORDIC calculation unit                           */}}
\DoxyCodeLine{2555 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2556 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2557 \textcolor{comment}{/*******************  Bit definition for CORDIC\_CSR register  *****************/}}
\DoxyCodeLine{2558 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC\_Pos      (0U)}}
\DoxyCodeLine{2559 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC\_Msk      (0xFUL << CORDIC\_CSR\_FUNC\_Pos)                }}
\DoxyCodeLine{2560 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC          CORDIC\_CSR\_FUNC\_Msk                           }}
\DoxyCodeLine{2561 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC\_0        (0x1UL << CORDIC\_CSR\_FUNC\_Pos)                }}
\DoxyCodeLine{2562 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC\_1        (0x2UL << CORDIC\_CSR\_FUNC\_Pos)                }}
\DoxyCodeLine{2563 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC\_2        (0x4UL << CORDIC\_CSR\_FUNC\_Pos)                }}
\DoxyCodeLine{2564 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC\_3        (0x8UL << CORDIC\_CSR\_FUNC\_Pos)                }}
\DoxyCodeLine{2565 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION\_Pos (4U)}}
\DoxyCodeLine{2566 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION\_Msk (0xFUL << CORDIC\_CSR\_PRECISION\_Pos)           }}
\DoxyCodeLine{2567 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION     CORDIC\_CSR\_PRECISION\_Msk                      }}
\DoxyCodeLine{2568 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION\_0   (0x1UL << CORDIC\_CSR\_PRECISION\_Pos)           }}
\DoxyCodeLine{2569 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION\_1   (0x2UL << CORDIC\_CSR\_PRECISION\_Pos)           }}
\DoxyCodeLine{2570 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION\_2   (0x4UL << CORDIC\_CSR\_PRECISION\_Pos)           }}
\DoxyCodeLine{2571 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION\_3   (0x8UL << CORDIC\_CSR\_PRECISION\_Pos)           }}
\DoxyCodeLine{2572 \textcolor{preprocessor}{\#define CORDIC\_CSR\_SCALE\_Pos     (8U)}}
\DoxyCodeLine{2573 \textcolor{preprocessor}{\#define CORDIC\_CSR\_SCALE\_Msk     (0x7UL << CORDIC\_CSR\_SCALE\_Pos)               }}
\DoxyCodeLine{2574 \textcolor{preprocessor}{\#define CORDIC\_CSR\_SCALE         CORDIC\_CSR\_SCALE\_Msk                          }}
\DoxyCodeLine{2575 \textcolor{preprocessor}{\#define CORDIC\_CSR\_SCALE\_0       (0x1UL << CORDIC\_CSR\_SCALE\_Pos)               }}
\DoxyCodeLine{2576 \textcolor{preprocessor}{\#define CORDIC\_CSR\_SCALE\_1       (0x2UL << CORDIC\_CSR\_SCALE\_Pos)               }}
\DoxyCodeLine{2577 \textcolor{preprocessor}{\#define CORDIC\_CSR\_SCALE\_2       (0x4UL << CORDIC\_CSR\_SCALE\_Pos)               }}
\DoxyCodeLine{2578 \textcolor{preprocessor}{\#define CORDIC\_CSR\_IEN\_Pos       (16U)}}
\DoxyCodeLine{2579 \textcolor{preprocessor}{\#define CORDIC\_CSR\_IEN\_Msk       (0x1UL << CORDIC\_CSR\_IEN\_Pos)                 }}
\DoxyCodeLine{2580 \textcolor{preprocessor}{\#define CORDIC\_CSR\_IEN           CORDIC\_CSR\_IEN\_Msk                            }}
\DoxyCodeLine{2581 \textcolor{preprocessor}{\#define CORDIC\_CSR\_DMAREN\_Pos    (17U)}}
\DoxyCodeLine{2582 \textcolor{preprocessor}{\#define CORDIC\_CSR\_DMAREN\_Msk    (0x1UL << CORDIC\_CSR\_DMAREN\_Pos)              }}
\DoxyCodeLine{2583 \textcolor{preprocessor}{\#define CORDIC\_CSR\_DMAREN        CORDIC\_CSR\_DMAREN\_Msk                         }}
\DoxyCodeLine{2584 \textcolor{preprocessor}{\#define CORDIC\_CSR\_DMAWEN\_Pos    (18U)}}
\DoxyCodeLine{2585 \textcolor{preprocessor}{\#define CORDIC\_CSR\_DMAWEN\_Msk    (0x1UL << CORDIC\_CSR\_DMAWEN\_Pos)              }}
\DoxyCodeLine{2586 \textcolor{preprocessor}{\#define CORDIC\_CSR\_DMAWEN        CORDIC\_CSR\_DMAWEN\_Msk                         }}
\DoxyCodeLine{2587 \textcolor{preprocessor}{\#define CORDIC\_CSR\_NRES\_Pos      (19U)}}
\DoxyCodeLine{2588 \textcolor{preprocessor}{\#define CORDIC\_CSR\_NRES\_Msk      (0x1UL << CORDIC\_CSR\_NRES\_Pos)                }}
\DoxyCodeLine{2589 \textcolor{preprocessor}{\#define CORDIC\_CSR\_NRES          CORDIC\_CSR\_NRES\_Msk                           }}
\DoxyCodeLine{2590 \textcolor{preprocessor}{\#define CORDIC\_CSR\_NARGS\_Pos     (20U)}}
\DoxyCodeLine{2591 \textcolor{preprocessor}{\#define CORDIC\_CSR\_NARGS\_Msk     (0x1UL << CORDIC\_CSR\_NARGS\_Pos)               }}
\DoxyCodeLine{2592 \textcolor{preprocessor}{\#define CORDIC\_CSR\_NARGS         CORDIC\_CSR\_NARGS\_Msk                          }}
\DoxyCodeLine{2593 \textcolor{preprocessor}{\#define CORDIC\_CSR\_RESSIZE\_Pos   (21U)}}
\DoxyCodeLine{2594 \textcolor{preprocessor}{\#define CORDIC\_CSR\_RESSIZE\_Msk   (0x1UL << CORDIC\_CSR\_RESSIZE\_Pos)             }}
\DoxyCodeLine{2595 \textcolor{preprocessor}{\#define CORDIC\_CSR\_RESSIZE       CORDIC\_CSR\_RESSIZE\_Msk                        }}
\DoxyCodeLine{2596 \textcolor{preprocessor}{\#define CORDIC\_CSR\_ARGSIZE\_Pos   (22U)}}
\DoxyCodeLine{2597 \textcolor{preprocessor}{\#define CORDIC\_CSR\_ARGSIZE\_Msk   (0x1UL << CORDIC\_CSR\_ARGSIZE\_Pos)             }}
\DoxyCodeLine{2598 \textcolor{preprocessor}{\#define CORDIC\_CSR\_ARGSIZE       CORDIC\_CSR\_ARGSIZE\_Msk                        }}
\DoxyCodeLine{2599 \textcolor{preprocessor}{\#define CORDIC\_CSR\_RRDY\_Pos      (31U)}}
\DoxyCodeLine{2600 \textcolor{preprocessor}{\#define CORDIC\_CSR\_RRDY\_Msk      (0x1UL << CORDIC\_CSR\_RRDY\_Pos)                }}
\DoxyCodeLine{2601 \textcolor{preprocessor}{\#define CORDIC\_CSR\_RRDY          CORDIC\_CSR\_RRDY\_Msk                           }}
\DoxyCodeLine{2603 \textcolor{comment}{/*******************  Bit definition for CORDIC\_WDATA register  ***************/}}
\DoxyCodeLine{2604 \textcolor{preprocessor}{\#define CORDIC\_WDATA\_ARG\_Pos     (0U)}}
\DoxyCodeLine{2605 \textcolor{preprocessor}{\#define CORDIC\_WDATA\_ARG\_Msk     (0xFFFFFFFFUL << CORDIC\_WDATA\_ARG\_Pos)        }}
\DoxyCodeLine{2606 \textcolor{preprocessor}{\#define CORDIC\_WDATA\_ARG         CORDIC\_WDATA\_ARG\_Msk                          }}
\DoxyCodeLine{2608 \textcolor{comment}{/*******************  Bit definition for CORDIC\_RDATA register  ***************/}}
\DoxyCodeLine{2609 \textcolor{preprocessor}{\#define CORDIC\_RDATA\_RES\_Pos     (0U)}}
\DoxyCodeLine{2610 \textcolor{preprocessor}{\#define CORDIC\_RDATA\_RES\_Msk     (0xFFFFFFFFUL << CORDIC\_RDATA\_RES\_Pos)        }}
\DoxyCodeLine{2611 \textcolor{preprocessor}{\#define CORDIC\_RDATA\_RES         CORDIC\_RDATA\_RES\_Msk                          }}
\DoxyCodeLine{2613 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2614 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2615 \textcolor{comment}{/*                          CRC calculation unit                              */}}
\DoxyCodeLine{2616 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2617 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2618 \textcolor{comment}{/*******************  Bit definition for CRC\_DR register  *********************/}}
\DoxyCodeLine{2619 \textcolor{preprocessor}{\#define CRC\_DR\_DR\_Pos            (0U)}}
\DoxyCodeLine{2620 \textcolor{preprocessor}{\#define CRC\_DR\_DR\_Msk            (0xFFFFFFFFUL << CRC\_DR\_DR\_Pos)               }}
\DoxyCodeLine{2621 \textcolor{preprocessor}{\#define CRC\_DR\_DR                CRC\_DR\_DR\_Msk                                 }}
\DoxyCodeLine{2623 \textcolor{comment}{/*******************  Bit definition for CRC\_IDR register  ********************/}}
\DoxyCodeLine{2624 \textcolor{preprocessor}{\#define CRC\_IDR\_IDR\_Pos          (0U)}}
\DoxyCodeLine{2625 \textcolor{preprocessor}{\#define CRC\_IDR\_IDR\_Msk          (0xFFFFFFFFUL << CRC\_IDR\_IDR\_Pos)             }}
\DoxyCodeLine{2626 \textcolor{preprocessor}{\#define CRC\_IDR\_IDR              CRC\_IDR\_IDR\_Msk                               }}
\DoxyCodeLine{2628 \textcolor{comment}{/********************  Bit definition for CRC\_CR register  ********************/}}
\DoxyCodeLine{2629 \textcolor{preprocessor}{\#define CRC\_CR\_RESET\_Pos         (0U)}}
\DoxyCodeLine{2630 \textcolor{preprocessor}{\#define CRC\_CR\_RESET\_Msk         (0x1UL << CRC\_CR\_RESET\_Pos)                   }}
\DoxyCodeLine{2631 \textcolor{preprocessor}{\#define CRC\_CR\_RESET             CRC\_CR\_RESET\_Msk                              }}
\DoxyCodeLine{2632 \textcolor{preprocessor}{\#define CRC\_CR\_POLYSIZE\_Pos      (3U)}}
\DoxyCodeLine{2633 \textcolor{preprocessor}{\#define CRC\_CR\_POLYSIZE\_Msk      (0x3UL << CRC\_CR\_POLYSIZE\_Pos)                }}
\DoxyCodeLine{2634 \textcolor{preprocessor}{\#define CRC\_CR\_POLYSIZE          CRC\_CR\_POLYSIZE\_Msk                           }}
\DoxyCodeLine{2635 \textcolor{preprocessor}{\#define CRC\_CR\_POLYSIZE\_0        (0x1UL << CRC\_CR\_POLYSIZE\_Pos)                }}
\DoxyCodeLine{2636 \textcolor{preprocessor}{\#define CRC\_CR\_POLYSIZE\_1        (0x2UL << CRC\_CR\_POLYSIZE\_Pos)                }}
\DoxyCodeLine{2637 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_IN\_Pos        (5U)}}
\DoxyCodeLine{2638 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_IN\_Msk        (0x3UL << CRC\_CR\_REV\_IN\_Pos)                  }}
\DoxyCodeLine{2639 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_IN            CRC\_CR\_REV\_IN\_Msk                             }}
\DoxyCodeLine{2640 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_IN\_0          (0x1UL << CRC\_CR\_REV\_IN\_Pos)                  }}
\DoxyCodeLine{2641 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_IN\_1          (0x2UL << CRC\_CR\_REV\_IN\_Pos)                  }}
\DoxyCodeLine{2642 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_OUT\_Pos       (7U)}}
\DoxyCodeLine{2643 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_OUT\_Msk       (0x1UL << CRC\_CR\_REV\_OUT\_Pos)                 }}
\DoxyCodeLine{2644 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_OUT           CRC\_CR\_REV\_OUT\_Msk                            }}
\DoxyCodeLine{2646 \textcolor{comment}{/*******************  Bit definition for CRC\_INIT register  *******************/}}
\DoxyCodeLine{2647 \textcolor{preprocessor}{\#define CRC\_INIT\_INIT\_Pos        (0U)}}
\DoxyCodeLine{2648 \textcolor{preprocessor}{\#define CRC\_INIT\_INIT\_Msk        (0xFFFFFFFFUL << CRC\_INIT\_INIT\_Pos)           }}
\DoxyCodeLine{2649 \textcolor{preprocessor}{\#define CRC\_INIT\_INIT            CRC\_INIT\_INIT\_Msk                             }}
\DoxyCodeLine{2651 \textcolor{comment}{/*******************  Bit definition for CRC\_POL register  ********************/}}
\DoxyCodeLine{2652 \textcolor{preprocessor}{\#define CRC\_POL\_POL\_Pos          (0U)}}
\DoxyCodeLine{2653 \textcolor{preprocessor}{\#define CRC\_POL\_POL\_Msk          (0xFFFFFFFFUL << CRC\_POL\_POL\_Pos)             }}
\DoxyCodeLine{2654 \textcolor{preprocessor}{\#define CRC\_POL\_POL              CRC\_POL\_POL\_Msk                               }}
\DoxyCodeLine{2656 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2657 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2658 \textcolor{comment}{/*                          CRS Clock Recovery System                         */}}
\DoxyCodeLine{2659 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2660 }
\DoxyCodeLine{2661 \textcolor{comment}{/*******************  Bit definition for CRS\_CR register  *********************/}}
\DoxyCodeLine{2662 \textcolor{preprocessor}{\#define CRS\_CR\_SYNCOKIE\_Pos       (0U)}}
\DoxyCodeLine{2663 \textcolor{preprocessor}{\#define CRS\_CR\_SYNCOKIE\_Msk       (0x1UL << CRS\_CR\_SYNCOKIE\_Pos)               }}
\DoxyCodeLine{2664 \textcolor{preprocessor}{\#define CRS\_CR\_SYNCOKIE           CRS\_CR\_SYNCOKIE\_Msk                          }}
\DoxyCodeLine{2665 \textcolor{preprocessor}{\#define CRS\_CR\_SYNCWARNIE\_Pos     (1U)}}
\DoxyCodeLine{2666 \textcolor{preprocessor}{\#define CRS\_CR\_SYNCWARNIE\_Msk     (0x1UL << CRS\_CR\_SYNCWARNIE\_Pos)             }}
\DoxyCodeLine{2667 \textcolor{preprocessor}{\#define CRS\_CR\_SYNCWARNIE         CRS\_CR\_SYNCWARNIE\_Msk                        }}
\DoxyCodeLine{2668 \textcolor{preprocessor}{\#define CRS\_CR\_ERRIE\_Pos          (2U)}}
\DoxyCodeLine{2669 \textcolor{preprocessor}{\#define CRS\_CR\_ERRIE\_Msk          (0x1UL << CRS\_CR\_ERRIE\_Pos)                  }}
\DoxyCodeLine{2670 \textcolor{preprocessor}{\#define CRS\_CR\_ERRIE              CRS\_CR\_ERRIE\_Msk                             }}
\DoxyCodeLine{2671 \textcolor{preprocessor}{\#define CRS\_CR\_ESYNCIE\_Pos        (3U)}}
\DoxyCodeLine{2672 \textcolor{preprocessor}{\#define CRS\_CR\_ESYNCIE\_Msk        (0x1UL << CRS\_CR\_ESYNCIE\_Pos)                }}
\DoxyCodeLine{2673 \textcolor{preprocessor}{\#define CRS\_CR\_ESYNCIE            CRS\_CR\_ESYNCIE\_Msk                           }}
\DoxyCodeLine{2674 \textcolor{preprocessor}{\#define CRS\_CR\_CEN\_Pos            (5U)}}
\DoxyCodeLine{2675 \textcolor{preprocessor}{\#define CRS\_CR\_CEN\_Msk            (0x1UL << CRS\_CR\_CEN\_Pos)                    }}
\DoxyCodeLine{2676 \textcolor{preprocessor}{\#define CRS\_CR\_CEN                CRS\_CR\_CEN\_Msk                               }}
\DoxyCodeLine{2677 \textcolor{preprocessor}{\#define CRS\_CR\_AUTOTRIMEN\_Pos     (6U)}}
\DoxyCodeLine{2678 \textcolor{preprocessor}{\#define CRS\_CR\_AUTOTRIMEN\_Msk     (0x1UL << CRS\_CR\_AUTOTRIMEN\_Pos)             }}
\DoxyCodeLine{2679 \textcolor{preprocessor}{\#define CRS\_CR\_AUTOTRIMEN         CRS\_CR\_AUTOTRIMEN\_Msk                        }}
\DoxyCodeLine{2680 \textcolor{preprocessor}{\#define CRS\_CR\_SWSYNC\_Pos         (7U)}}
\DoxyCodeLine{2681 \textcolor{preprocessor}{\#define CRS\_CR\_SWSYNC\_Msk         (0x1UL << CRS\_CR\_SWSYNC\_Pos)                 }}
\DoxyCodeLine{2682 \textcolor{preprocessor}{\#define CRS\_CR\_SWSYNC             CRS\_CR\_SWSYNC\_Msk                            }}
\DoxyCodeLine{2683 \textcolor{preprocessor}{\#define CRS\_CR\_TRIM\_Pos           (8U)}}
\DoxyCodeLine{2684 \textcolor{preprocessor}{\#define CRS\_CR\_TRIM\_Msk           (0x7FUL << CRS\_CR\_TRIM\_Pos)                  }}
\DoxyCodeLine{2685 \textcolor{preprocessor}{\#define CRS\_CR\_TRIM               CRS\_CR\_TRIM\_Msk                              }}
\DoxyCodeLine{2687 \textcolor{comment}{/*******************  Bit definition for CRS\_CFGR register  *********************/}}
\DoxyCodeLine{2688 \textcolor{preprocessor}{\#define CRS\_CFGR\_RELOAD\_Pos       (0U)}}
\DoxyCodeLine{2689 \textcolor{preprocessor}{\#define CRS\_CFGR\_RELOAD\_Msk       (0xFFFFUL << CRS\_CFGR\_RELOAD\_Pos)            }}
\DoxyCodeLine{2690 \textcolor{preprocessor}{\#define CRS\_CFGR\_RELOAD           CRS\_CFGR\_RELOAD\_Msk                          }}
\DoxyCodeLine{2691 \textcolor{preprocessor}{\#define CRS\_CFGR\_FELIM\_Pos        (16U)}}
\DoxyCodeLine{2692 \textcolor{preprocessor}{\#define CRS\_CFGR\_FELIM\_Msk        (0xFFUL << CRS\_CFGR\_FELIM\_Pos)               }}
\DoxyCodeLine{2693 \textcolor{preprocessor}{\#define CRS\_CFGR\_FELIM            CRS\_CFGR\_FELIM\_Msk                           }}
\DoxyCodeLine{2695 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCDIV\_Pos      (24U)}}
\DoxyCodeLine{2696 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCDIV\_Msk      (0x7UL << CRS\_CFGR\_SYNCDIV\_Pos)              }}
\DoxyCodeLine{2697 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCDIV          CRS\_CFGR\_SYNCDIV\_Msk                         }}
\DoxyCodeLine{2698 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCDIV\_0        (0x1UL << CRS\_CFGR\_SYNCDIV\_Pos)              }}
\DoxyCodeLine{2699 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCDIV\_1        (0x2UL << CRS\_CFGR\_SYNCDIV\_Pos)              }}
\DoxyCodeLine{2700 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCDIV\_2        (0x4UL << CRS\_CFGR\_SYNCDIV\_Pos)              }}
\DoxyCodeLine{2702 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCSRC\_Pos      (28U)}}
\DoxyCodeLine{2703 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCSRC\_Msk      (0x3UL << CRS\_CFGR\_SYNCSRC\_Pos)              }}
\DoxyCodeLine{2704 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCSRC          CRS\_CFGR\_SYNCSRC\_Msk                         }}
\DoxyCodeLine{2705 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCSRC\_0        (0x1UL << CRS\_CFGR\_SYNCSRC\_Pos)              }}
\DoxyCodeLine{2706 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCSRC\_1        (0x2UL << CRS\_CFGR\_SYNCSRC\_Pos)              }}
\DoxyCodeLine{2708 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCPOL\_Pos      (31U)}}
\DoxyCodeLine{2709 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCPOL\_Msk      (0x1UL << CRS\_CFGR\_SYNCPOL\_Pos)              }}
\DoxyCodeLine{2710 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCPOL          CRS\_CFGR\_SYNCPOL\_Msk                         }}
\DoxyCodeLine{2712 \textcolor{comment}{/*******************  Bit definition for CRS\_ISR register  *********************/}}
\DoxyCodeLine{2713 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCOKF\_Pos       (0U)}}
\DoxyCodeLine{2714 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCOKF\_Msk       (0x1UL << CRS\_ISR\_SYNCOKF\_Pos)               }}
\DoxyCodeLine{2715 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCOKF           CRS\_ISR\_SYNCOKF\_Msk                          }}
\DoxyCodeLine{2716 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCWARNF\_Pos     (1U)}}
\DoxyCodeLine{2717 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCWARNF\_Msk     (0x1UL << CRS\_ISR\_SYNCWARNF\_Pos)             }}
\DoxyCodeLine{2718 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCWARNF         CRS\_ISR\_SYNCWARNF\_Msk                        }}
\DoxyCodeLine{2719 \textcolor{preprocessor}{\#define CRS\_ISR\_ERRF\_Pos          (2U)}}
\DoxyCodeLine{2720 \textcolor{preprocessor}{\#define CRS\_ISR\_ERRF\_Msk          (0x1UL << CRS\_ISR\_ERRF\_Pos)                  }}
\DoxyCodeLine{2721 \textcolor{preprocessor}{\#define CRS\_ISR\_ERRF              CRS\_ISR\_ERRF\_Msk                             }}
\DoxyCodeLine{2722 \textcolor{preprocessor}{\#define CRS\_ISR\_ESYNCF\_Pos        (3U)}}
\DoxyCodeLine{2723 \textcolor{preprocessor}{\#define CRS\_ISR\_ESYNCF\_Msk        (0x1UL << CRS\_ISR\_ESYNCF\_Pos)                }}
\DoxyCodeLine{2724 \textcolor{preprocessor}{\#define CRS\_ISR\_ESYNCF            CRS\_ISR\_ESYNCF\_Msk                           }}
\DoxyCodeLine{2725 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCERR\_Pos       (8U)}}
\DoxyCodeLine{2726 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCERR\_Msk       (0x1UL << CRS\_ISR\_SYNCERR\_Pos)               }}
\DoxyCodeLine{2727 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCERR           CRS\_ISR\_SYNCERR\_Msk                          }}
\DoxyCodeLine{2728 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCMISS\_Pos      (9U)}}
\DoxyCodeLine{2729 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCMISS\_Msk      (0x1UL << CRS\_ISR\_SYNCMISS\_Pos)              }}
\DoxyCodeLine{2730 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCMISS          CRS\_ISR\_SYNCMISS\_Msk                         }}
\DoxyCodeLine{2731 \textcolor{preprocessor}{\#define CRS\_ISR\_TRIMOVF\_Pos       (10U)}}
\DoxyCodeLine{2732 \textcolor{preprocessor}{\#define CRS\_ISR\_TRIMOVF\_Msk       (0x1UL << CRS\_ISR\_TRIMOVF\_Pos)               }}
\DoxyCodeLine{2733 \textcolor{preprocessor}{\#define CRS\_ISR\_TRIMOVF           CRS\_ISR\_TRIMOVF\_Msk                          }}
\DoxyCodeLine{2734 \textcolor{preprocessor}{\#define CRS\_ISR\_FEDIR\_Pos         (15U)}}
\DoxyCodeLine{2735 \textcolor{preprocessor}{\#define CRS\_ISR\_FEDIR\_Msk         (0x1UL << CRS\_ISR\_FEDIR\_Pos)                 }}
\DoxyCodeLine{2736 \textcolor{preprocessor}{\#define CRS\_ISR\_FEDIR             CRS\_ISR\_FEDIR\_Msk                            }}
\DoxyCodeLine{2737 \textcolor{preprocessor}{\#define CRS\_ISR\_FECAP\_Pos         (16U)}}
\DoxyCodeLine{2738 \textcolor{preprocessor}{\#define CRS\_ISR\_FECAP\_Msk         (0xFFFFUL << CRS\_ISR\_FECAP\_Pos)              }}
\DoxyCodeLine{2739 \textcolor{preprocessor}{\#define CRS\_ISR\_FECAP             CRS\_ISR\_FECAP\_Msk                            }}
\DoxyCodeLine{2741 \textcolor{comment}{/*******************  Bit definition for CRS\_ICR register  *********************/}}
\DoxyCodeLine{2742 \textcolor{preprocessor}{\#define CRS\_ICR\_SYNCOKC\_Pos       (0U)}}
\DoxyCodeLine{2743 \textcolor{preprocessor}{\#define CRS\_ICR\_SYNCOKC\_Msk       (0x1UL << CRS\_ICR\_SYNCOKC\_Pos)               }}
\DoxyCodeLine{2744 \textcolor{preprocessor}{\#define CRS\_ICR\_SYNCOKC           CRS\_ICR\_SYNCOKC\_Msk                          }}
\DoxyCodeLine{2745 \textcolor{preprocessor}{\#define CRS\_ICR\_SYNCWARNC\_Pos     (1U)}}
\DoxyCodeLine{2746 \textcolor{preprocessor}{\#define CRS\_ICR\_SYNCWARNC\_Msk     (0x1UL << CRS\_ICR\_SYNCWARNC\_Pos)             }}
\DoxyCodeLine{2747 \textcolor{preprocessor}{\#define CRS\_ICR\_SYNCWARNC         CRS\_ICR\_SYNCWARNC\_Msk                        }}
\DoxyCodeLine{2748 \textcolor{preprocessor}{\#define CRS\_ICR\_ERRC\_Pos          (2U)}}
\DoxyCodeLine{2749 \textcolor{preprocessor}{\#define CRS\_ICR\_ERRC\_Msk          (0x1UL << CRS\_ICR\_ERRC\_Pos)                  }}
\DoxyCodeLine{2750 \textcolor{preprocessor}{\#define CRS\_ICR\_ERRC              CRS\_ICR\_ERRC\_Msk                             }}
\DoxyCodeLine{2751 \textcolor{preprocessor}{\#define CRS\_ICR\_ESYNCC\_Pos        (3U)}}
\DoxyCodeLine{2752 \textcolor{preprocessor}{\#define CRS\_ICR\_ESYNCC\_Msk        (0x1UL << CRS\_ICR\_ESYNCC\_Pos)                }}
\DoxyCodeLine{2753 \textcolor{preprocessor}{\#define CRS\_ICR\_ESYNCC            CRS\_ICR\_ESYNCC\_Msk                           }}
\DoxyCodeLine{2755 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2756 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2757 \textcolor{comment}{/*                      Digital to Analog Converter                           */}}
\DoxyCodeLine{2758 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2759 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2760 \textcolor{comment}{/*}}
\DoxyCodeLine{2761 \textcolor{comment}{ * @brief Specific device feature definitions (not present on all devices in the STM32G4 series)}}
\DoxyCodeLine{2762 \textcolor{comment}{ */}}
\DoxyCodeLine{2763 \textcolor{preprocessor}{\#define DAC\_CHANNEL2\_SUPPORT                           }}
\DoxyCodeLine{2765 \textcolor{comment}{/********************  Bit definition for DAC\_CR register  ********************/}}
\DoxyCodeLine{2766 \textcolor{preprocessor}{\#define DAC\_CR\_EN1\_Pos              (0U)}}
\DoxyCodeLine{2767 \textcolor{preprocessor}{\#define DAC\_CR\_EN1\_Msk              (0x1UL << DAC\_CR\_EN1\_Pos)                  }}
\DoxyCodeLine{2768 \textcolor{preprocessor}{\#define DAC\_CR\_EN1                  DAC\_CR\_EN1\_Msk                             }}
\DoxyCodeLine{2769 \textcolor{preprocessor}{\#define DAC\_CR\_TEN1\_Pos             (1U)}}
\DoxyCodeLine{2770 \textcolor{preprocessor}{\#define DAC\_CR\_TEN1\_Msk             (0x1UL << DAC\_CR\_TEN1\_Pos)                 }}
\DoxyCodeLine{2771 \textcolor{preprocessor}{\#define DAC\_CR\_TEN1                 DAC\_CR\_TEN1\_Msk                            }}
\DoxyCodeLine{2773 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_Pos            (2U)}}
\DoxyCodeLine{2774 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_Msk            (0xFUL << DAC\_CR\_TSEL1\_Pos)                }}
\DoxyCodeLine{2775 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1                DAC\_CR\_TSEL1\_Msk                           }}
\DoxyCodeLine{2776 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_0              (0x1UL << DAC\_CR\_TSEL1\_Pos)                }}
\DoxyCodeLine{2777 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_1              (0x2UL << DAC\_CR\_TSEL1\_Pos)                }}
\DoxyCodeLine{2778 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_2              (0x4UL << DAC\_CR\_TSEL1\_Pos)                }}
\DoxyCodeLine{2779 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_3              (0x8UL << DAC\_CR\_TSEL1\_Pos)                }}
\DoxyCodeLine{2781 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1\_Pos            (6U)}}
\DoxyCodeLine{2782 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1\_Msk            (0x3UL << DAC\_CR\_WAVE1\_Pos)                }}
\DoxyCodeLine{2783 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1                DAC\_CR\_WAVE1\_Msk                           }}
\DoxyCodeLine{2784 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1\_0              (0x1UL << DAC\_CR\_WAVE1\_Pos)                }}
\DoxyCodeLine{2785 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1\_1              (0x2UL << DAC\_CR\_WAVE1\_Pos)                }}
\DoxyCodeLine{2787 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_Pos            (8U)}}
\DoxyCodeLine{2788 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_Msk            (0xFUL << DAC\_CR\_MAMP1\_Pos)                }}
\DoxyCodeLine{2789 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1                DAC\_CR\_MAMP1\_Msk                           }}
\DoxyCodeLine{2790 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_0              (0x1UL << DAC\_CR\_MAMP1\_Pos)                }}
\DoxyCodeLine{2791 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_1              (0x2UL << DAC\_CR\_MAMP1\_Pos)                }}
\DoxyCodeLine{2792 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_2              (0x4UL << DAC\_CR\_MAMP1\_Pos)                }}
\DoxyCodeLine{2793 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_3              (0x8UL << DAC\_CR\_MAMP1\_Pos)                }}
\DoxyCodeLine{2795 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN1\_Pos           (12U)}}
\DoxyCodeLine{2796 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN1\_Msk           (0x1UL << DAC\_CR\_DMAEN1\_Pos)               }}
\DoxyCodeLine{2797 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN1               DAC\_CR\_DMAEN1\_Msk                          }}
\DoxyCodeLine{2798 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE1\_Pos        (13U)}}
\DoxyCodeLine{2799 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE1\_Msk        (0x1UL << DAC\_CR\_DMAUDRIE1\_Pos)            }}
\DoxyCodeLine{2800 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE1            DAC\_CR\_DMAUDRIE1\_Msk                       }}
\DoxyCodeLine{2801 \textcolor{preprocessor}{\#define DAC\_CR\_CEN1\_Pos             (14U)}}
\DoxyCodeLine{2802 \textcolor{preprocessor}{\#define DAC\_CR\_CEN1\_Msk             (0x1UL << DAC\_CR\_CEN1\_Pos)                 }}
\DoxyCodeLine{2803 \textcolor{preprocessor}{\#define DAC\_CR\_CEN1                 DAC\_CR\_CEN1\_Msk                            }}
\DoxyCodeLine{2805 \textcolor{preprocessor}{\#define DAC\_CR\_HFSEL\_Pos            (15U)}}
\DoxyCodeLine{2806 \textcolor{preprocessor}{\#define DAC\_CR\_HFSEL\_Msk            (0x1UL << DAC\_CR\_HFSEL\_Pos)                }}
\DoxyCodeLine{2807 \textcolor{preprocessor}{\#define DAC\_CR\_HFSEL                DAC\_CR\_HFSEL\_Msk                           }}
\DoxyCodeLine{2809 \textcolor{preprocessor}{\#define DAC\_CR\_EN2\_Pos              (16U)}}
\DoxyCodeLine{2810 \textcolor{preprocessor}{\#define DAC\_CR\_EN2\_Msk              (0x1UL << DAC\_CR\_EN2\_Pos)                  }}
\DoxyCodeLine{2811 \textcolor{preprocessor}{\#define DAC\_CR\_EN2                  DAC\_CR\_EN2\_Msk                             }}
\DoxyCodeLine{2812 \textcolor{preprocessor}{\#define DAC\_CR\_TEN2\_Pos             (17U)}}
\DoxyCodeLine{2813 \textcolor{preprocessor}{\#define DAC\_CR\_TEN2\_Msk             (0x1UL << DAC\_CR\_TEN2\_Pos)                 }}
\DoxyCodeLine{2814 \textcolor{preprocessor}{\#define DAC\_CR\_TEN2                 DAC\_CR\_TEN2\_Msk                            }}
\DoxyCodeLine{2816 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_Pos            (18U)}}
\DoxyCodeLine{2817 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_Msk            (0xFUL << DAC\_CR\_TSEL2\_Pos)                }}
\DoxyCodeLine{2818 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2                DAC\_CR\_TSEL2\_Msk                           }}
\DoxyCodeLine{2819 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_0              (0x1UL << DAC\_CR\_TSEL2\_Pos)                }}
\DoxyCodeLine{2820 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_1              (0x2UL << DAC\_CR\_TSEL2\_Pos)                }}
\DoxyCodeLine{2821 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_2              (0x4UL << DAC\_CR\_TSEL2\_Pos)                }}
\DoxyCodeLine{2822 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_3              (0x8UL << DAC\_CR\_TSEL2\_Pos)                }}
\DoxyCodeLine{2824 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2\_Pos            (22U)}}
\DoxyCodeLine{2825 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2\_Msk            (0x3UL << DAC\_CR\_WAVE2\_Pos)                }}
\DoxyCodeLine{2826 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2                DAC\_CR\_WAVE2\_Msk                           }}
\DoxyCodeLine{2827 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2\_0              (0x1UL << DAC\_CR\_WAVE2\_Pos)                }}
\DoxyCodeLine{2828 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2\_1              (0x2UL << DAC\_CR\_WAVE2\_Pos)                }}
\DoxyCodeLine{2830 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_Pos            (24U)}}
\DoxyCodeLine{2831 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_Msk            (0xFUL << DAC\_CR\_MAMP2\_Pos)                }}
\DoxyCodeLine{2832 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2                DAC\_CR\_MAMP2\_Msk                           }}
\DoxyCodeLine{2833 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_0              (0x1UL << DAC\_CR\_MAMP2\_Pos)                }}
\DoxyCodeLine{2834 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_1              (0x2UL << DAC\_CR\_MAMP2\_Pos)                }}
\DoxyCodeLine{2835 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_2              (0x4UL << DAC\_CR\_MAMP2\_Pos)                }}
\DoxyCodeLine{2836 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_3              (0x8UL << DAC\_CR\_MAMP2\_Pos)                }}
\DoxyCodeLine{2838 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN2\_Pos           (28U)}}
\DoxyCodeLine{2839 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN2\_Msk           (0x1UL << DAC\_CR\_DMAEN2\_Pos)               }}
\DoxyCodeLine{2840 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN2               DAC\_CR\_DMAEN2\_Msk                          }}
\DoxyCodeLine{2841 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE2\_Pos        (29U)}}
\DoxyCodeLine{2842 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE2\_Msk        (0x1UL << DAC\_CR\_DMAUDRIE2\_Pos)            }}
\DoxyCodeLine{2843 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE2            DAC\_CR\_DMAUDRIE2\_Msk                       }}
\DoxyCodeLine{2844 \textcolor{preprocessor}{\#define DAC\_CR\_CEN2\_Pos             (30U)}}
\DoxyCodeLine{2845 \textcolor{preprocessor}{\#define DAC\_CR\_CEN2\_Msk             (0x1UL << DAC\_CR\_CEN2\_Pos)                 }}
\DoxyCodeLine{2846 \textcolor{preprocessor}{\#define DAC\_CR\_CEN2                 DAC\_CR\_CEN2\_Msk                            }}
\DoxyCodeLine{2848 \textcolor{comment}{/*****************  Bit definition for DAC\_SWTRIGR register  ******************/}}
\DoxyCodeLine{2849 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG1\_Pos     (0U)}}
\DoxyCodeLine{2850 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG1\_Msk     (0x1UL << DAC\_SWTRIGR\_SWTRIG1\_Pos)         }}
\DoxyCodeLine{2851 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG1         DAC\_SWTRIGR\_SWTRIG1\_Msk                    }}
\DoxyCodeLine{2852 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG2\_Pos     (1U)}}
\DoxyCodeLine{2853 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG2\_Msk     (0x1UL << DAC\_SWTRIGR\_SWTRIG2\_Pos)         }}
\DoxyCodeLine{2854 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG2         DAC\_SWTRIGR\_SWTRIG2\_Msk                    }}
\DoxyCodeLine{2855 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIGB1\_Pos    (16U)}}
\DoxyCodeLine{2856 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIGB1\_Msk    (0x1UL << DAC\_SWTRIGR\_SWTRIGB1\_Pos)        }}
\DoxyCodeLine{2857 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIGB1        DAC\_SWTRIGR\_SWTRIGB1\_Msk                   }}
\DoxyCodeLine{2858 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIGB2\_Pos    (17U)}}
\DoxyCodeLine{2859 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIGB2\_Msk    (0x1UL << DAC\_SWTRIGR\_SWTRIGB2\_Pos)        }}
\DoxyCodeLine{2860 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIGB2        DAC\_SWTRIGR\_SWTRIGB2\_Msk                   }}
\DoxyCodeLine{2862 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12R1 register  ******************/}}
\DoxyCodeLine{2863 \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHR\_Pos    (0U)}}
\DoxyCodeLine{2864 \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHR\_Msk    (0xFFFUL << DAC\_DHR12R1\_DACC1DHR\_Pos)      }}
\DoxyCodeLine{2865 \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHR        DAC\_DHR12R1\_DACC1DHR\_Msk                   }}
\DoxyCodeLine{2866 \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHRB\_Pos   (16U)}}
\DoxyCodeLine{2867 \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHRB\_Msk   (0xFFFUL << DAC\_DHR12R1\_DACC1DHRB\_Pos)     }}
\DoxyCodeLine{2868 \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHRB       DAC\_DHR12R1\_DACC1DHRB\_Msk                  }}
\DoxyCodeLine{2870 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12L1 register  ******************/}}
\DoxyCodeLine{2871 \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHR\_Pos    (4U)}}
\DoxyCodeLine{2872 \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHR\_Msk    (0xFFFUL << DAC\_DHR12L1\_DACC1DHR\_Pos)      }}
\DoxyCodeLine{2873 \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHR        DAC\_DHR12L1\_DACC1DHR\_Msk                   }}
\DoxyCodeLine{2874 \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHRB\_Pos   (20U)}}
\DoxyCodeLine{2875 \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHRB\_Msk   (0xFFFUL << DAC\_DHR12L1\_DACC1DHRB\_Pos)     }}
\DoxyCodeLine{2876 \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHRB       DAC\_DHR12L1\_DACC1DHRB\_Msk                  }}
\DoxyCodeLine{2878 \textcolor{comment}{/******************  Bit definition for DAC\_DHR8R1 register  ******************/}}
\DoxyCodeLine{2879 \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHR\_Pos     (0U)}}
\DoxyCodeLine{2880 \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHR\_Msk     (0xFFUL << DAC\_DHR8R1\_DACC1DHR\_Pos)        }}
\DoxyCodeLine{2881 \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHR         DAC\_DHR8R1\_DACC1DHR\_Msk                    }}
\DoxyCodeLine{2882 \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHRB\_Pos    (8U)}}
\DoxyCodeLine{2883 \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHRB\_Msk    (0xFFUL << DAC\_DHR8R1\_DACC1DHRB\_Pos)       }}
\DoxyCodeLine{2884 \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHRB        DAC\_DHR8R1\_DACC1DHRB\_Msk                   }}
\DoxyCodeLine{2886 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12R2 register  ******************/}}
\DoxyCodeLine{2887 \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHR\_Pos    (0U)}}
\DoxyCodeLine{2888 \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHR\_Msk    (0xFFFUL << DAC\_DHR12R2\_DACC2DHR\_Pos)      }}
\DoxyCodeLine{2889 \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHR        DAC\_DHR12R2\_DACC2DHR\_Msk                   }}
\DoxyCodeLine{2890 \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHRB\_Pos   (16U)}}
\DoxyCodeLine{2891 \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHRB\_Msk   (0xFFFUL << DAC\_DHR12R2\_DACC2DHRB\_Pos)     }}
\DoxyCodeLine{2892 \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHRB       DAC\_DHR12R2\_DACC2DHRB\_Msk                  }}
\DoxyCodeLine{2894 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12L2 register  ******************/}}
\DoxyCodeLine{2895 \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHR\_Pos    (4U)}}
\DoxyCodeLine{2896 \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHR\_Msk    (0xFFFUL << DAC\_DHR12L2\_DACC2DHR\_Pos)      }}
\DoxyCodeLine{2897 \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHR        DAC\_DHR12L2\_DACC2DHR\_Msk                   }}
\DoxyCodeLine{2898 \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHRB\_Pos   (20U)}}
\DoxyCodeLine{2899 \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHRB\_Msk   (0xFFFUL << DAC\_DHR12L2\_DACC2DHRB\_Pos)     }}
\DoxyCodeLine{2900 \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHRB       DAC\_DHR12L2\_DACC2DHRB\_Msk                  }}
\DoxyCodeLine{2902 \textcolor{comment}{/******************  Bit definition for DAC\_DHR8R2 register  ******************/}}
\DoxyCodeLine{2903 \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHR\_Pos     (0U)}}
\DoxyCodeLine{2904 \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHR\_Msk     (0xFFUL << DAC\_DHR8R2\_DACC2DHR\_Pos)        }}
\DoxyCodeLine{2905 \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHR         DAC\_DHR8R2\_DACC2DHR\_Msk                    }}
\DoxyCodeLine{2906 \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHRB\_Pos    (8U)}}
\DoxyCodeLine{2907 \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHRB\_Msk    (0xFFUL << DAC\_DHR8R2\_DACC2DHRB\_Pos)       }}
\DoxyCodeLine{2908 \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHRB        DAC\_DHR8R2\_DACC2DHRB\_Msk                   }}
\DoxyCodeLine{2910 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12RD register  ******************/}}
\DoxyCodeLine{2911 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC1DHR\_Pos    (0U)}}
\DoxyCodeLine{2912 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC1DHR\_Msk    (0xFFFUL << DAC\_DHR12RD\_DACC1DHR\_Pos)      }}
\DoxyCodeLine{2913 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC1DHR        DAC\_DHR12RD\_DACC1DHR\_Msk                   }}
\DoxyCodeLine{2914 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC2DHR\_Pos    (16U)}}
\DoxyCodeLine{2915 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC2DHR\_Msk    (0xFFFUL << DAC\_DHR12RD\_DACC2DHR\_Pos)      }}
\DoxyCodeLine{2916 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC2DHR        DAC\_DHR12RD\_DACC2DHR\_Msk                   }}
\DoxyCodeLine{2918 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12LD register  ******************/}}
\DoxyCodeLine{2919 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC1DHR\_Pos    (4U)}}
\DoxyCodeLine{2920 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC1DHR\_Msk    (0xFFFUL << DAC\_DHR12LD\_DACC1DHR\_Pos)      }}
\DoxyCodeLine{2921 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC1DHR        DAC\_DHR12LD\_DACC1DHR\_Msk                   }}
\DoxyCodeLine{2922 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC2DHR\_Pos    (20U)}}
\DoxyCodeLine{2923 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC2DHR\_Msk    (0xFFFUL << DAC\_DHR12LD\_DACC2DHR\_Pos)      }}
\DoxyCodeLine{2924 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC2DHR        DAC\_DHR12LD\_DACC2DHR\_Msk                   }}
\DoxyCodeLine{2926 \textcolor{comment}{/******************  Bit definition for DAC\_DHR8RD register  ******************/}}
\DoxyCodeLine{2927 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC1DHR\_Pos     (0U)}}
\DoxyCodeLine{2928 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC1DHR\_Msk     (0xFFUL << DAC\_DHR8RD\_DACC1DHR\_Pos)        }}
\DoxyCodeLine{2929 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC1DHR         DAC\_DHR8RD\_DACC1DHR\_Msk                    }}
\DoxyCodeLine{2930 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC2DHR\_Pos     (8U)}}
\DoxyCodeLine{2931 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC2DHR\_Msk     (0xFFUL << DAC\_DHR8RD\_DACC2DHR\_Pos)        }}
\DoxyCodeLine{2932 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC2DHR         DAC\_DHR8RD\_DACC2DHR\_Msk                    }}
\DoxyCodeLine{2934 \textcolor{comment}{/*******************  Bit definition for DAC\_DOR1 register  *******************/}}
\DoxyCodeLine{2935 \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DOR\_Pos       (0U)}}
\DoxyCodeLine{2936 \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DOR\_Msk       (0xFFFUL << DAC\_DOR1\_DACC1DOR\_Pos)         }}
\DoxyCodeLine{2937 \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DOR           DAC\_DOR1\_DACC1DOR\_Msk                      }}
\DoxyCodeLine{2938 \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DORB\_Pos      (16U)}}
\DoxyCodeLine{2939 \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DORB\_Msk      (0xFFFUL << DAC\_DOR1\_DACC1DORB\_Pos)        }}
\DoxyCodeLine{2940 \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DORB          DAC\_DOR1\_DACC1DORB\_Msk                     }}
\DoxyCodeLine{2942 \textcolor{comment}{/*******************  Bit definition for DAC\_DOR2 register  *******************/}}
\DoxyCodeLine{2943 \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DOR\_Pos       (0U)}}
\DoxyCodeLine{2944 \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DOR\_Msk       (0xFFFUL << DAC\_DOR2\_DACC2DOR\_Pos)         }}
\DoxyCodeLine{2945 \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DOR           DAC\_DOR2\_DACC2DOR\_Msk                      }}
\DoxyCodeLine{2946 \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DORB\_Pos      (16U)}}
\DoxyCodeLine{2947 \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DORB\_Msk      (0xFFFUL << DAC\_DOR2\_DACC2DORB\_Pos)        }}
\DoxyCodeLine{2948 \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DORB          DAC\_DOR2\_DACC2DORB\_Msk                     }}
\DoxyCodeLine{2950 \textcolor{comment}{/********************  Bit definition for DAC\_SR register  ********************/}}
\DoxyCodeLine{2951 \textcolor{preprocessor}{\#define DAC\_SR\_DAC1RDY\_Pos          (11U)}}
\DoxyCodeLine{2952 \textcolor{preprocessor}{\#define DAC\_SR\_DAC1RDY\_Msk          (0x1UL << DAC\_SR\_DAC1RDY\_Pos)              }}
\DoxyCodeLine{2953 \textcolor{preprocessor}{\#define DAC\_SR\_DAC1RDY              DAC\_SR\_DAC1RDY\_Msk                         }}
\DoxyCodeLine{2954 \textcolor{preprocessor}{\#define DAC\_SR\_DORSTAT1\_Pos         (12U)}}
\DoxyCodeLine{2955 \textcolor{preprocessor}{\#define DAC\_SR\_DORSTAT1\_Msk         (0x1UL << DAC\_SR\_DORSTAT1\_Pos)             }}
\DoxyCodeLine{2956 \textcolor{preprocessor}{\#define DAC\_SR\_DORSTAT1             DAC\_SR\_DORSTAT1\_Msk                        }}
\DoxyCodeLine{2957 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR1\_Pos          (13U)}}
\DoxyCodeLine{2958 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR1\_Msk          (0x1UL << DAC\_SR\_DMAUDR1\_Pos)              }}
\DoxyCodeLine{2959 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR1              DAC\_SR\_DMAUDR1\_Msk                         }}
\DoxyCodeLine{2960 \textcolor{preprocessor}{\#define DAC\_SR\_CAL\_FLAG1\_Pos        (14U)}}
\DoxyCodeLine{2961 \textcolor{preprocessor}{\#define DAC\_SR\_CAL\_FLAG1\_Msk        (0x1UL << DAC\_SR\_CAL\_FLAG1\_Pos)            }}
\DoxyCodeLine{2962 \textcolor{preprocessor}{\#define DAC\_SR\_CAL\_FLAG1            DAC\_SR\_CAL\_FLAG1\_Msk                       }}
\DoxyCodeLine{2963 \textcolor{preprocessor}{\#define DAC\_SR\_BWST1\_Pos            (15U)}}
\DoxyCodeLine{2964 \textcolor{preprocessor}{\#define DAC\_SR\_BWST1\_Msk            (0x1UL << DAC\_SR\_BWST1\_Pos)                }}
\DoxyCodeLine{2965 \textcolor{preprocessor}{\#define DAC\_SR\_BWST1                DAC\_SR\_BWST1\_Msk                           }}
\DoxyCodeLine{2967 \textcolor{preprocessor}{\#define DAC\_SR\_DAC2RDY\_Pos          (27U)}}
\DoxyCodeLine{2968 \textcolor{preprocessor}{\#define DAC\_SR\_DAC2RDY\_Msk          (0x1UL << DAC\_SR\_DAC2RDY\_Pos)              }}
\DoxyCodeLine{2969 \textcolor{preprocessor}{\#define DAC\_SR\_DAC2RDY              DAC\_SR\_DAC2RDY\_Msk                         }}
\DoxyCodeLine{2970 \textcolor{preprocessor}{\#define DAC\_SR\_DORSTAT2\_Pos         (28U)}}
\DoxyCodeLine{2971 \textcolor{preprocessor}{\#define DAC\_SR\_DORSTAT2\_Msk         (0x1UL << DAC\_SR\_DORSTAT2\_Pos)             }}
\DoxyCodeLine{2972 \textcolor{preprocessor}{\#define DAC\_SR\_DORSTAT2             DAC\_SR\_DORSTAT2\_Msk                        }}
\DoxyCodeLine{2973 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR2\_Pos          (29U)}}
\DoxyCodeLine{2974 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR2\_Msk          (0x1UL << DAC\_SR\_DMAUDR2\_Pos)              }}
\DoxyCodeLine{2975 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR2              DAC\_SR\_DMAUDR2\_Msk                         }}
\DoxyCodeLine{2976 \textcolor{preprocessor}{\#define DAC\_SR\_CAL\_FLAG2\_Pos        (30U)}}
\DoxyCodeLine{2977 \textcolor{preprocessor}{\#define DAC\_SR\_CAL\_FLAG2\_Msk        (0x1UL << DAC\_SR\_CAL\_FLAG2\_Pos)            }}
\DoxyCodeLine{2978 \textcolor{preprocessor}{\#define DAC\_SR\_CAL\_FLAG2            DAC\_SR\_CAL\_FLAG2\_Msk                       }}
\DoxyCodeLine{2979 \textcolor{preprocessor}{\#define DAC\_SR\_BWST2\_Pos            (31U)}}
\DoxyCodeLine{2980 \textcolor{preprocessor}{\#define DAC\_SR\_BWST2\_Msk            (0x1UL << DAC\_SR\_BWST2\_Pos)                }}
\DoxyCodeLine{2981 \textcolor{preprocessor}{\#define DAC\_SR\_BWST2                DAC\_SR\_BWST2\_Msk                           }}
\DoxyCodeLine{2983 \textcolor{comment}{/*******************  Bit definition for DAC\_CCR register  ********************/}}
\DoxyCodeLine{2984 \textcolor{preprocessor}{\#define DAC\_CCR\_OTRIM1\_Pos          (0U)}}
\DoxyCodeLine{2985 \textcolor{preprocessor}{\#define DAC\_CCR\_OTRIM1\_Msk          (0x1FUL << DAC\_CCR\_OTRIM1\_Pos)             }}
\DoxyCodeLine{2986 \textcolor{preprocessor}{\#define DAC\_CCR\_OTRIM1              DAC\_CCR\_OTRIM1\_Msk                         }}
\DoxyCodeLine{2987 \textcolor{preprocessor}{\#define DAC\_CCR\_OTRIM2\_Pos          (16U)}}
\DoxyCodeLine{2988 \textcolor{preprocessor}{\#define DAC\_CCR\_OTRIM2\_Msk          (0x1FUL << DAC\_CCR\_OTRIM2\_Pos)             }}
\DoxyCodeLine{2989 \textcolor{preprocessor}{\#define DAC\_CCR\_OTRIM2              DAC\_CCR\_OTRIM2\_Msk                         }}
\DoxyCodeLine{2991 \textcolor{comment}{/*******************  Bit definition for DAC\_MCR register  *******************/}}
\DoxyCodeLine{2992 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE1\_Pos           (0U)}}
\DoxyCodeLine{2993 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE1\_Msk           (0x7UL << DAC\_MCR\_MODE1\_Pos)               }}
\DoxyCodeLine{2994 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE1               DAC\_MCR\_MODE1\_Msk                          }}
\DoxyCodeLine{2995 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE1\_0             (0x1UL << DAC\_MCR\_MODE1\_Pos)               }}
\DoxyCodeLine{2996 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE1\_1             (0x2UL << DAC\_MCR\_MODE1\_Pos)               }}
\DoxyCodeLine{2997 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE1\_2             (0x4UL << DAC\_MCR\_MODE1\_Pos)               }}
\DoxyCodeLine{2999 \textcolor{preprocessor}{\#define DAC\_MCR\_DMADOUBLE1\_Pos      (8U)}}
\DoxyCodeLine{3000 \textcolor{preprocessor}{\#define DAC\_MCR\_DMADOUBLE1\_Msk      (0x1UL << DAC\_MCR\_DMADOUBLE1\_Pos)          }}
\DoxyCodeLine{3001 \textcolor{preprocessor}{\#define DAC\_MCR\_DMADOUBLE1          DAC\_MCR\_DMADOUBLE1\_Msk                     }}
\DoxyCodeLine{3003 \textcolor{preprocessor}{\#define DAC\_MCR\_SINFORMAT1\_Pos      (9U)}}
\DoxyCodeLine{3004 \textcolor{preprocessor}{\#define DAC\_MCR\_SINFORMAT1\_Msk      (0x1UL << DAC\_MCR\_SINFORMAT1\_Pos)          }}
\DoxyCodeLine{3005 \textcolor{preprocessor}{\#define DAC\_MCR\_SINFORMAT1          DAC\_MCR\_SINFORMAT1\_Msk                     }}
\DoxyCodeLine{3007 \textcolor{preprocessor}{\#define DAC\_MCR\_HFSEL\_Pos           (14U)}}
\DoxyCodeLine{3008 \textcolor{preprocessor}{\#define DAC\_MCR\_HFSEL\_Msk           (0x3UL << DAC\_MCR\_HFSEL\_Pos)               }}
\DoxyCodeLine{3009 \textcolor{preprocessor}{\#define DAC\_MCR\_HFSEL               DAC\_MCR\_HFSEL\_Msk                          }}
\DoxyCodeLine{3010 \textcolor{preprocessor}{\#define DAC\_MCR\_HFSEL\_0             (0x1UL << DAC\_MCR\_HFSEL\_Pos)               }}
\DoxyCodeLine{3011 \textcolor{preprocessor}{\#define DAC\_MCR\_HFSEL\_1             (0x2UL << DAC\_MCR\_HFSEL\_Pos)               }}
\DoxyCodeLine{3013 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE2\_Pos           (16U)}}
\DoxyCodeLine{3014 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE2\_Msk           (0x7UL << DAC\_MCR\_MODE2\_Pos)               }}
\DoxyCodeLine{3015 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE2               DAC\_MCR\_MODE2\_Msk                          }}
\DoxyCodeLine{3016 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE2\_0             (0x1UL << DAC\_MCR\_MODE2\_Pos)               }}
\DoxyCodeLine{3017 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE2\_1             (0x2UL << DAC\_MCR\_MODE2\_Pos)               }}
\DoxyCodeLine{3018 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE2\_2             (0x4UL << DAC\_MCR\_MODE2\_Pos)               }}
\DoxyCodeLine{3020 \textcolor{preprocessor}{\#define DAC\_MCR\_DMADOUBLE2\_Pos      (24U)}}
\DoxyCodeLine{3021 \textcolor{preprocessor}{\#define DAC\_MCR\_DMADOUBLE2\_Msk      (0x1UL << DAC\_MCR\_DMADOUBLE2\_Pos)          }}
\DoxyCodeLine{3022 \textcolor{preprocessor}{\#define DAC\_MCR\_DMADOUBLE2          DAC\_MCR\_DMADOUBLE2\_Msk                     }}
\DoxyCodeLine{3024 \textcolor{preprocessor}{\#define DAC\_MCR\_SINFORMAT2\_Pos      (25U)}}
\DoxyCodeLine{3025 \textcolor{preprocessor}{\#define DAC\_MCR\_SINFORMAT2\_Msk      (0x1UL << DAC\_MCR\_SINFORMAT2\_Pos)          }}
\DoxyCodeLine{3026 \textcolor{preprocessor}{\#define DAC\_MCR\_SINFORMAT2          DAC\_MCR\_SINFORMAT2\_Msk                     }}
\DoxyCodeLine{3028 \textcolor{comment}{/******************  Bit definition for DAC\_SHSR1 register  ******************/}}
\DoxyCodeLine{3029 \textcolor{preprocessor}{\#define DAC\_SHSR1\_TSAMPLE1\_Pos      (0U)}}
\DoxyCodeLine{3030 \textcolor{preprocessor}{\#define DAC\_SHSR1\_TSAMPLE1\_Msk      (0x3FFUL << DAC\_SHSR1\_TSAMPLE1\_Pos)        }}
\DoxyCodeLine{3031 \textcolor{preprocessor}{\#define DAC\_SHSR1\_TSAMPLE1          DAC\_SHSR1\_TSAMPLE1\_Msk                     }}
\DoxyCodeLine{3033 \textcolor{comment}{/******************  Bit definition for DAC\_SHSR2 register  ******************/}}
\DoxyCodeLine{3034 \textcolor{preprocessor}{\#define DAC\_SHSR2\_TSAMPLE2\_Pos      (0U)}}
\DoxyCodeLine{3035 \textcolor{preprocessor}{\#define DAC\_SHSR2\_TSAMPLE2\_Msk      (0x3FFUL << DAC\_SHSR2\_TSAMPLE2\_Pos)        }}
\DoxyCodeLine{3036 \textcolor{preprocessor}{\#define DAC\_SHSR2\_TSAMPLE2          DAC\_SHSR2\_TSAMPLE2\_Msk                     }}
\DoxyCodeLine{3038 \textcolor{comment}{/******************  Bit definition for DAC\_SHHR register  ******************/}}
\DoxyCodeLine{3039 \textcolor{preprocessor}{\#define DAC\_SHHR\_THOLD1\_Pos         (0U)}}
\DoxyCodeLine{3040 \textcolor{preprocessor}{\#define DAC\_SHHR\_THOLD1\_Msk         (0x3FFUL << DAC\_SHHR\_THOLD1\_Pos)           }}
\DoxyCodeLine{3041 \textcolor{preprocessor}{\#define DAC\_SHHR\_THOLD1             DAC\_SHHR\_THOLD1\_Msk                        }}
\DoxyCodeLine{3042 \textcolor{preprocessor}{\#define DAC\_SHHR\_THOLD2\_Pos         (16U)}}
\DoxyCodeLine{3043 \textcolor{preprocessor}{\#define DAC\_SHHR\_THOLD2\_Msk         (0x3FFUL << DAC\_SHHR\_THOLD2\_Pos)           }}
\DoxyCodeLine{3044 \textcolor{preprocessor}{\#define DAC\_SHHR\_THOLD2             DAC\_SHHR\_THOLD2\_Msk                        }}
\DoxyCodeLine{3046 \textcolor{comment}{/******************  Bit definition for DAC\_SHRR register  ******************/}}
\DoxyCodeLine{3047 \textcolor{preprocessor}{\#define DAC\_SHRR\_TREFRESH1\_Pos      (0U)}}
\DoxyCodeLine{3048 \textcolor{preprocessor}{\#define DAC\_SHRR\_TREFRESH1\_Msk      (0xFFUL << DAC\_SHRR\_TREFRESH1\_Pos)         }}
\DoxyCodeLine{3049 \textcolor{preprocessor}{\#define DAC\_SHRR\_TREFRESH1          DAC\_SHRR\_TREFRESH1\_Msk                     }}
\DoxyCodeLine{3050 \textcolor{preprocessor}{\#define DAC\_SHRR\_TREFRESH2\_Pos      (16U)}}
\DoxyCodeLine{3051 \textcolor{preprocessor}{\#define DAC\_SHRR\_TREFRESH2\_Msk      (0xFFUL << DAC\_SHRR\_TREFRESH2\_Pos)         }}
\DoxyCodeLine{3052 \textcolor{preprocessor}{\#define DAC\_SHRR\_TREFRESH2          DAC\_SHRR\_TREFRESH2\_Msk                     }}
\DoxyCodeLine{3054 \textcolor{comment}{/******************  Bit definition for DAC\_STR1 register  ******************/}}
\DoxyCodeLine{3055 \textcolor{preprocessor}{\#define DAC\_STR1\_STRSTDATA1\_Pos     (0U)}}
\DoxyCodeLine{3056 \textcolor{preprocessor}{\#define DAC\_STR1\_STRSTDATA1\_Msk     (0xFFFUL << DAC\_STR1\_STRSTDATA1\_Pos)       }}
\DoxyCodeLine{3057 \textcolor{preprocessor}{\#define DAC\_STR1\_STRSTDATA1         DAC\_STR1\_STRSTDATA1\_Msk                    }}
\DoxyCodeLine{3058 \textcolor{preprocessor}{\#define DAC\_STR1\_STDIR1\_Pos         (12U)}}
\DoxyCodeLine{3059 \textcolor{preprocessor}{\#define DAC\_STR1\_STDIR1\_Msk         (0x1UL << DAC\_STR1\_STDIR1\_Pos)             }}
\DoxyCodeLine{3060 \textcolor{preprocessor}{\#define DAC\_STR1\_STDIR1             DAC\_STR1\_STDIR1\_Msk                        }}
\DoxyCodeLine{3062 \textcolor{preprocessor}{\#define DAC\_STR1\_STINCDATA1\_Pos     (16U)}}
\DoxyCodeLine{3063 \textcolor{preprocessor}{\#define DAC\_STR1\_STINCDATA1\_Msk     (0xFFFFUL << DAC\_STR1\_STINCDATA1\_Pos)      }}
\DoxyCodeLine{3064 \textcolor{preprocessor}{\#define DAC\_STR1\_STINCDATA1         DAC\_STR1\_STINCDATA1\_Msk                    }}
\DoxyCodeLine{3066 \textcolor{comment}{/******************  Bit definition for DAC\_STR2 register  ******************/}}
\DoxyCodeLine{3067 \textcolor{preprocessor}{\#define DAC\_STR2\_STRSTDATA2\_Pos     (0U)}}
\DoxyCodeLine{3068 \textcolor{preprocessor}{\#define DAC\_STR2\_STRSTDATA2\_Msk     (0xFFFUL << DAC\_STR2\_STRSTDATA2\_Pos)       }}
\DoxyCodeLine{3069 \textcolor{preprocessor}{\#define DAC\_STR2\_STRSTDATA2         DAC\_STR2\_STRSTDATA2\_Msk                    }}
\DoxyCodeLine{3070 \textcolor{preprocessor}{\#define DAC\_STR2\_STDIR2\_Pos         (12U)}}
\DoxyCodeLine{3071 \textcolor{preprocessor}{\#define DAC\_STR2\_STDIR2\_Msk         (0x1UL << DAC\_STR2\_STDIR2\_Pos)             }}
\DoxyCodeLine{3072 \textcolor{preprocessor}{\#define DAC\_STR2\_STDIR2             DAC\_STR2\_STDIR2\_Msk                        }}
\DoxyCodeLine{3074 \textcolor{preprocessor}{\#define DAC\_STR2\_STINCDATA2\_Pos     (16U)}}
\DoxyCodeLine{3075 \textcolor{preprocessor}{\#define DAC\_STR2\_STINCDATA2\_Msk     (0xFFFFUL << DAC\_STR2\_STINCDATA2\_Pos)      }}
\DoxyCodeLine{3076 \textcolor{preprocessor}{\#define DAC\_STR2\_STINCDATA2         DAC\_STR2\_STINCDATA2\_Msk                    }}
\DoxyCodeLine{3078 \textcolor{comment}{/******************  Bit definition for DAC\_STMODR register  ****************/}}
\DoxyCodeLine{3079 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL1\_Pos (0U)}}
\DoxyCodeLine{3080 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL1\_Msk (0xFUL << DAC\_STMODR\_STRSTTRIGSEL1\_Pos)   }}
\DoxyCodeLine{3081 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL1     DAC\_STMODR\_STRSTTRIGSEL1\_Msk              }}
\DoxyCodeLine{3082 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL1\_0   (0x1UL << DAC\_STMODR\_STRSTTRIGSEL1\_Pos)   }}
\DoxyCodeLine{3083 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL1\_1   (0x2UL << DAC\_STMODR\_STRSTTRIGSEL1\_Pos)   }}
\DoxyCodeLine{3084 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL1\_2   (0x4UL << DAC\_STMODR\_STRSTTRIGSEL1\_Pos)   }}
\DoxyCodeLine{3085 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL1\_3   (0x8UL << DAC\_STMODR\_STRSTTRIGSEL1\_Pos)   }}
\DoxyCodeLine{3087 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL1\_Pos (8U)}}
\DoxyCodeLine{3088 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL1\_Msk (0xFUL << DAC\_STMODR\_STINCTRIGSEL1\_Pos)   }}
\DoxyCodeLine{3089 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL1     DAC\_STMODR\_STINCTRIGSEL1\_Msk              }}
\DoxyCodeLine{3090 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL1\_0   (0x1UL << DAC\_STMODR\_STINCTRIGSEL1\_Pos)   }}
\DoxyCodeLine{3091 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL1\_1   (0x2UL << DAC\_STMODR\_STINCTRIGSEL1\_Pos)   }}
\DoxyCodeLine{3092 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL1\_2   (0x4UL << DAC\_STMODR\_STINCTRIGSEL1\_Pos)   }}
\DoxyCodeLine{3093 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL1\_3   (0x8UL << DAC\_STMODR\_STINCTRIGSEL1\_Pos)   }}
\DoxyCodeLine{3095 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL2\_Pos (16U)}}
\DoxyCodeLine{3096 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL2\_Msk (0xFUL << DAC\_STMODR\_STRSTTRIGSEL2\_Pos)   }}
\DoxyCodeLine{3097 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL2     DAC\_STMODR\_STRSTTRIGSEL2\_Msk              }}
\DoxyCodeLine{3098 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL2\_0   (0x1UL << DAC\_STMODR\_STRSTTRIGSEL2\_Pos)   }}
\DoxyCodeLine{3099 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL2\_1   (0x2UL << DAC\_STMODR\_STRSTTRIGSEL2\_Pos)   }}
\DoxyCodeLine{3100 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL2\_2   (0x4UL << DAC\_STMODR\_STRSTTRIGSEL2\_Pos)   }}
\DoxyCodeLine{3101 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL2\_3   (0x8UL << DAC\_STMODR\_STRSTTRIGSEL2\_Pos)   }}
\DoxyCodeLine{3103 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL2\_Pos (24U)}}
\DoxyCodeLine{3104 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL2\_Msk (0xFUL << DAC\_STMODR\_STINCTRIGSEL2\_Pos)   }}
\DoxyCodeLine{3105 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL2     DAC\_STMODR\_STINCTRIGSEL2\_Msk              }}
\DoxyCodeLine{3106 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL2\_0   (0x1UL << DAC\_STMODR\_STINCTRIGSEL2\_Pos)   }}
\DoxyCodeLine{3107 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL2\_1   (0x2UL << DAC\_STMODR\_STINCTRIGSEL2\_Pos)   }}
\DoxyCodeLine{3108 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL2\_2   (0x4UL << DAC\_STMODR\_STINCTRIGSEL2\_Pos)   }}
\DoxyCodeLine{3109 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL2\_3   (0x8UL << DAC\_STMODR\_STINCTRIGSEL2\_Pos)   }}
\DoxyCodeLine{3111 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3112 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3113 \textcolor{comment}{/*                                 Debug MCU                                  */}}
\DoxyCodeLine{3114 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3115 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3116 \textcolor{comment}{/********************  Bit definition for DBGMCU\_IDCODE register  *************/}}
\DoxyCodeLine{3117 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_DEV\_ID\_Pos               (0U)}}
\DoxyCodeLine{3118 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_DEV\_ID\_Msk               (0xFFFUL << DBGMCU\_IDCODE\_DEV\_ID\_Pos)}}
\DoxyCodeLine{3119 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_DEV\_ID                   DBGMCU\_IDCODE\_DEV\_ID\_Msk}}
\DoxyCodeLine{3120 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_REV\_ID\_Pos               (16U)}}
\DoxyCodeLine{3121 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_REV\_ID\_Msk               (0xFFFFUL << DBGMCU\_IDCODE\_REV\_ID\_Pos)}}
\DoxyCodeLine{3122 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_REV\_ID                   DBGMCU\_IDCODE\_REV\_ID\_Msk}}
\DoxyCodeLine{3123 }
\DoxyCodeLine{3124 \textcolor{comment}{/********************  Bit definition for DBGMCU\_CR register  *****************/}}
\DoxyCodeLine{3125 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_SLEEP\_Pos                (0U)}}
\DoxyCodeLine{3126 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_SLEEP\_Msk                (0x1UL << DBGMCU\_CR\_DBG\_SLEEP\_Pos)}}
\DoxyCodeLine{3127 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_SLEEP                    DBGMCU\_CR\_DBG\_SLEEP\_Msk}}
\DoxyCodeLine{3128 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOP\_Pos                 (1U)}}
\DoxyCodeLine{3129 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOP\_Msk                 (0x1UL << DBGMCU\_CR\_DBG\_STOP\_Pos)}}
\DoxyCodeLine{3130 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOP                     DBGMCU\_CR\_DBG\_STOP\_Msk}}
\DoxyCodeLine{3131 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBY\_Pos              (2U)}}
\DoxyCodeLine{3132 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBY\_Msk              (0x1UL << DBGMCU\_CR\_DBG\_STANDBY\_Pos)}}
\DoxyCodeLine{3133 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBY                  DBGMCU\_CR\_DBG\_STANDBY\_Msk}}
\DoxyCodeLine{3134 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_IOEN\_Pos               (5U)}}
\DoxyCodeLine{3135 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_IOEN\_Msk               (0x1UL << DBGMCU\_CR\_TRACE\_IOEN\_Pos)}}
\DoxyCodeLine{3136 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_IOEN                   DBGMCU\_CR\_TRACE\_IOEN\_Msk}}
\DoxyCodeLine{3137 }
\DoxyCodeLine{3138 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE\_Pos               (6U)}}
\DoxyCodeLine{3139 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE\_Msk               (0x3UL << DBGMCU\_CR\_TRACE\_MODE\_Pos)}}
\DoxyCodeLine{3140 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE                   DBGMCU\_CR\_TRACE\_MODE\_Msk}}
\DoxyCodeLine{3141 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE\_0                 (0x1UL << DBGMCU\_CR\_TRACE\_MODE\_Pos)}}
\DoxyCodeLine{3142 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE\_1                 (0x2UL << DBGMCU\_CR\_TRACE\_MODE\_Pos)}}
\DoxyCodeLine{3144 \textcolor{comment}{/********************  Bit definition for DBGMCU\_APB1FZR1 register  ***********/}}
\DoxyCodeLine{3145 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\_Pos      (0U)}}
\DoxyCodeLine{3146 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\_Pos)}}
\DoxyCodeLine{3147 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP          DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\_Msk}}
\DoxyCodeLine{3148 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\_Pos      (1U)}}
\DoxyCodeLine{3149 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\_Pos)}}
\DoxyCodeLine{3150 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP          DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\_Msk}}
\DoxyCodeLine{3151 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\_Pos      (2U)}}
\DoxyCodeLine{3152 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\_Pos)}}
\DoxyCodeLine{3153 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP          DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\_Msk}}
\DoxyCodeLine{3154 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM5\_STOP\_Pos      (3U)}}
\DoxyCodeLine{3155 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM5\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_TIM5\_STOP\_Pos)}}
\DoxyCodeLine{3156 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM5\_STOP          DBGMCU\_APB1FZR1\_DBG\_TIM5\_STOP\_Msk}}
\DoxyCodeLine{3157 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\_Pos      (4U)}}
\DoxyCodeLine{3158 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\_Pos)}}
\DoxyCodeLine{3159 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP          DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\_Msk}}
\DoxyCodeLine{3160 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\_Pos      (5U)}}
\DoxyCodeLine{3161 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\_Pos)}}
\DoxyCodeLine{3162 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP          DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\_Msk}}
\DoxyCodeLine{3163 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\_Pos       (10U)}}
\DoxyCodeLine{3164 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\_Msk       (0x1UL << DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\_Pos)}}
\DoxyCodeLine{3165 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP           DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\_Msk}}
\DoxyCodeLine{3166 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\_Pos      (11U)}}
\DoxyCodeLine{3167 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\_Pos)}}
\DoxyCodeLine{3168 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP          DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\_Msk}}
\DoxyCodeLine{3169 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\_Pos      (12U)}}
\DoxyCodeLine{3170 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\_Pos)}}
\DoxyCodeLine{3171 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP          DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\_Msk}}
\DoxyCodeLine{3172 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\_Pos      (21U)}}
\DoxyCodeLine{3173 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\_Pos)}}
\DoxyCodeLine{3174 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP          DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\_Msk}}
\DoxyCodeLine{3175 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\_Pos      (22U)}}
\DoxyCodeLine{3176 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\_Pos)}}
\DoxyCodeLine{3177 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP          DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\_Msk}}
\DoxyCodeLine{3178 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\_Pos      (30U)}}
\DoxyCodeLine{3179 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\_Pos)}}
\DoxyCodeLine{3180 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP          DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\_Msk}}
\DoxyCodeLine{3181 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\_Pos    (31U)}}
\DoxyCodeLine{3182 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\_Msk    (0x1UL << DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\_Pos)}}
\DoxyCodeLine{3183 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP        DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\_Msk}}
\DoxyCodeLine{3184 }
\DoxyCodeLine{3185 \textcolor{comment}{/********************  Bit definition for DBGMCU\_APB1FZR2 register  **********/}}
\DoxyCodeLine{3186 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR2\_DBG\_I2C4\_STOP\_Pos      (1U)}}
\DoxyCodeLine{3187 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR2\_DBG\_I2C4\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR2\_DBG\_I2C4\_STOP\_Pos)}}
\DoxyCodeLine{3188 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR2\_DBG\_I2C4\_STOP          DBGMCU\_APB1FZR2\_DBG\_I2C4\_STOP\_Msk}}
\DoxyCodeLine{3189 }
\DoxyCodeLine{3190 \textcolor{comment}{/********************  Bit definition for DBGMCU\_APB2FZ register  ************/}}
\DoxyCodeLine{3191 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\_Pos        (11U)}}
\DoxyCodeLine{3192 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\_Msk        (0x1UL << DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\_Pos)}}
\DoxyCodeLine{3193 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP            DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\_Msk}}
\DoxyCodeLine{3194 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\_Pos        (13U)}}
\DoxyCodeLine{3195 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\_Msk        (0x1UL << DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\_Pos)}}
\DoxyCodeLine{3196 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP            DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\_Msk}}
\DoxyCodeLine{3197 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\_Pos       (16U)}}
\DoxyCodeLine{3198 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\_Msk       (0x1UL << DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\_Pos)}}
\DoxyCodeLine{3199 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP           DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\_Msk}}
\DoxyCodeLine{3200 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\_Pos       (17U)}}
\DoxyCodeLine{3201 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\_Msk       (0x1UL << DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\_Pos)}}
\DoxyCodeLine{3202 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP           DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\_Msk}}
\DoxyCodeLine{3203 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\_Pos       (18U)}}
\DoxyCodeLine{3204 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\_Msk       (0x1UL << DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\_Pos)}}
\DoxyCodeLine{3205 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP           DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\_Msk}}
\DoxyCodeLine{3206 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM20\_STOP\_Pos       (20U)}}
\DoxyCodeLine{3207 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM20\_STOP\_Msk       (0x1UL << DBGMCU\_APB2FZ\_DBG\_TIM20\_STOP\_Pos)}}
\DoxyCodeLine{3208 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM20\_STOP           DBGMCU\_APB2FZ\_DBG\_TIM20\_STOP\_Msk}}
\DoxyCodeLine{3209 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_HRTIM1\_STOP\_Pos      (26U)}}
\DoxyCodeLine{3210 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_HRTIM1\_STOP\_Msk      (0x1UL << DBGMCU\_APB2FZ\_DBG\_HRTIM1\_STOP\_Pos)}}
\DoxyCodeLine{3211 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_HRTIM1\_STOP          DBGMCU\_APB2FZ\_DBG\_HRTIM1\_STOP\_Msk}}
\DoxyCodeLine{3212 }
\DoxyCodeLine{3213 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3214 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3215 \textcolor{comment}{/*                           DMA Controller (DMA)                             */}}
\DoxyCodeLine{3216 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3217 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3218 }
\DoxyCodeLine{3219 \textcolor{comment}{/*******************  Bit definition for DMA\_ISR register  ********************/}}
\DoxyCodeLine{3220 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF1\_Pos       (0U)}}
\DoxyCodeLine{3221 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF1\_Msk       (0x1UL << DMA\_ISR\_GIF1\_Pos)                     }}
\DoxyCodeLine{3222 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF1           DMA\_ISR\_GIF1\_Msk                                }}
\DoxyCodeLine{3223 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF1\_Pos      (1U)}}
\DoxyCodeLine{3224 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF1\_Msk      (0x1UL << DMA\_ISR\_TCIF1\_Pos)                    }}
\DoxyCodeLine{3225 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF1          DMA\_ISR\_TCIF1\_Msk                               }}
\DoxyCodeLine{3226 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF1\_Pos      (2U)}}
\DoxyCodeLine{3227 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF1\_Msk      (0x1UL << DMA\_ISR\_HTIF1\_Pos)                    }}
\DoxyCodeLine{3228 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF1          DMA\_ISR\_HTIF1\_Msk                               }}
\DoxyCodeLine{3229 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF1\_Pos      (3U)}}
\DoxyCodeLine{3230 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF1\_Msk      (0x1UL << DMA\_ISR\_TEIF1\_Pos)                    }}
\DoxyCodeLine{3231 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF1          DMA\_ISR\_TEIF1\_Msk                               }}
\DoxyCodeLine{3232 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF2\_Pos       (4U)}}
\DoxyCodeLine{3233 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF2\_Msk       (0x1UL << DMA\_ISR\_GIF2\_Pos)                     }}
\DoxyCodeLine{3234 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF2           DMA\_ISR\_GIF2\_Msk                                }}
\DoxyCodeLine{3235 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF2\_Pos      (5U)}}
\DoxyCodeLine{3236 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF2\_Msk      (0x1UL << DMA\_ISR\_TCIF2\_Pos)                    }}
\DoxyCodeLine{3237 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF2          DMA\_ISR\_TCIF2\_Msk                               }}
\DoxyCodeLine{3238 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF2\_Pos      (6U)}}
\DoxyCodeLine{3239 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF2\_Msk      (0x1UL << DMA\_ISR\_HTIF2\_Pos)                    }}
\DoxyCodeLine{3240 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF2          DMA\_ISR\_HTIF2\_Msk                               }}
\DoxyCodeLine{3241 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF2\_Pos      (7U)}}
\DoxyCodeLine{3242 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF2\_Msk      (0x1UL << DMA\_ISR\_TEIF2\_Pos)                    }}
\DoxyCodeLine{3243 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF2          DMA\_ISR\_TEIF2\_Msk                               }}
\DoxyCodeLine{3244 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF3\_Pos       (8U)}}
\DoxyCodeLine{3245 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF3\_Msk       (0x1UL << DMA\_ISR\_GIF3\_Pos)                     }}
\DoxyCodeLine{3246 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF3           DMA\_ISR\_GIF3\_Msk                                }}
\DoxyCodeLine{3247 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF3\_Pos      (9U)}}
\DoxyCodeLine{3248 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF3\_Msk      (0x1UL << DMA\_ISR\_TCIF3\_Pos)                    }}
\DoxyCodeLine{3249 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF3          DMA\_ISR\_TCIF3\_Msk                               }}
\DoxyCodeLine{3250 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF3\_Pos      (10U)}}
\DoxyCodeLine{3251 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF3\_Msk      (0x1UL << DMA\_ISR\_HTIF3\_Pos)                    }}
\DoxyCodeLine{3252 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF3          DMA\_ISR\_HTIF3\_Msk                               }}
\DoxyCodeLine{3253 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF3\_Pos      (11U)}}
\DoxyCodeLine{3254 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF3\_Msk      (0x1UL << DMA\_ISR\_TEIF3\_Pos)                    }}
\DoxyCodeLine{3255 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF3          DMA\_ISR\_TEIF3\_Msk                               }}
\DoxyCodeLine{3256 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF4\_Pos       (12U)}}
\DoxyCodeLine{3257 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF4\_Msk       (0x1UL << DMA\_ISR\_GIF4\_Pos)                     }}
\DoxyCodeLine{3258 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF4           DMA\_ISR\_GIF4\_Msk                                }}
\DoxyCodeLine{3259 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF4\_Pos      (13U)}}
\DoxyCodeLine{3260 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF4\_Msk      (0x1UL << DMA\_ISR\_TCIF4\_Pos)                    }}
\DoxyCodeLine{3261 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF4          DMA\_ISR\_TCIF4\_Msk                               }}
\DoxyCodeLine{3262 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF4\_Pos      (14U)}}
\DoxyCodeLine{3263 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF4\_Msk      (0x1UL << DMA\_ISR\_HTIF4\_Pos)                    }}
\DoxyCodeLine{3264 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF4          DMA\_ISR\_HTIF4\_Msk                               }}
\DoxyCodeLine{3265 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF4\_Pos      (15U)}}
\DoxyCodeLine{3266 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF4\_Msk      (0x1UL << DMA\_ISR\_TEIF4\_Pos)                    }}
\DoxyCodeLine{3267 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF4          DMA\_ISR\_TEIF4\_Msk                               }}
\DoxyCodeLine{3268 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF5\_Pos       (16U)}}
\DoxyCodeLine{3269 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF5\_Msk       (0x1UL << DMA\_ISR\_GIF5\_Pos)                     }}
\DoxyCodeLine{3270 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF5           DMA\_ISR\_GIF5\_Msk                                }}
\DoxyCodeLine{3271 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF5\_Pos      (17U)}}
\DoxyCodeLine{3272 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF5\_Msk      (0x1UL << DMA\_ISR\_TCIF5\_Pos)                    }}
\DoxyCodeLine{3273 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF5          DMA\_ISR\_TCIF5\_Msk                               }}
\DoxyCodeLine{3274 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF5\_Pos      (18U)}}
\DoxyCodeLine{3275 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF5\_Msk      (0x1UL << DMA\_ISR\_HTIF5\_Pos)                    }}
\DoxyCodeLine{3276 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF5          DMA\_ISR\_HTIF5\_Msk                               }}
\DoxyCodeLine{3277 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF5\_Pos      (19U)}}
\DoxyCodeLine{3278 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF5\_Msk      (0x1UL << DMA\_ISR\_TEIF5\_Pos)                    }}
\DoxyCodeLine{3279 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF5          DMA\_ISR\_TEIF5\_Msk                               }}
\DoxyCodeLine{3280 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF6\_Pos       (20U)}}
\DoxyCodeLine{3281 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF6\_Msk       (0x1UL << DMA\_ISR\_GIF6\_Pos)                     }}
\DoxyCodeLine{3282 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF6           DMA\_ISR\_GIF6\_Msk                                }}
\DoxyCodeLine{3283 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF6\_Pos      (21U)}}
\DoxyCodeLine{3284 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF6\_Msk      (0x1UL << DMA\_ISR\_TCIF6\_Pos)                    }}
\DoxyCodeLine{3285 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF6          DMA\_ISR\_TCIF6\_Msk                               }}
\DoxyCodeLine{3286 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF6\_Pos      (22U)}}
\DoxyCodeLine{3287 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF6\_Msk      (0x1UL << DMA\_ISR\_HTIF6\_Pos)                    }}
\DoxyCodeLine{3288 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF6          DMA\_ISR\_HTIF6\_Msk                               }}
\DoxyCodeLine{3289 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF6\_Pos      (23U)}}
\DoxyCodeLine{3290 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF6\_Msk      (0x1UL << DMA\_ISR\_TEIF6\_Pos)                    }}
\DoxyCodeLine{3291 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF6          DMA\_ISR\_TEIF6\_Msk                               }}
\DoxyCodeLine{3292 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF7\_Pos       (24U)}}
\DoxyCodeLine{3293 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF7\_Msk       (0x1UL << DMA\_ISR\_GIF7\_Pos)                     }}
\DoxyCodeLine{3294 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF7           DMA\_ISR\_GIF7\_Msk                                }}
\DoxyCodeLine{3295 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF7\_Pos      (25U)}}
\DoxyCodeLine{3296 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF7\_Msk      (0x1UL << DMA\_ISR\_TCIF7\_Pos)                    }}
\DoxyCodeLine{3297 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF7          DMA\_ISR\_TCIF7\_Msk                               }}
\DoxyCodeLine{3298 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF7\_Pos      (26U)}}
\DoxyCodeLine{3299 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF7\_Msk      (0x1UL << DMA\_ISR\_HTIF7\_Pos)                    }}
\DoxyCodeLine{3300 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF7          DMA\_ISR\_HTIF7\_Msk                               }}
\DoxyCodeLine{3301 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF7\_Pos      (27U)}}
\DoxyCodeLine{3302 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF7\_Msk      (0x1UL << DMA\_ISR\_TEIF7\_Pos)                    }}
\DoxyCodeLine{3303 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF7          DMA\_ISR\_TEIF7\_Msk                               }}
\DoxyCodeLine{3304 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF8\_Pos       (28U)}}
\DoxyCodeLine{3305 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF8\_Msk       (0x1UL << DMA\_ISR\_GIF8\_Pos)                     }}
\DoxyCodeLine{3306 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF8           DMA\_ISR\_GIF8\_Msk                                }}
\DoxyCodeLine{3307 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF8\_Pos      (29U)}}
\DoxyCodeLine{3308 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF8\_Msk      (0x1UL << DMA\_ISR\_TCIF8\_Pos)                    }}
\DoxyCodeLine{3309 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF8          DMA\_ISR\_TCIF8\_Msk                               }}
\DoxyCodeLine{3310 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF8\_Pos      (30U)}}
\DoxyCodeLine{3311 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF8\_Msk      (0x1UL << DMA\_ISR\_HTIF8\_Pos)                    }}
\DoxyCodeLine{3312 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF8          DMA\_ISR\_HTIF8\_Msk                               }}
\DoxyCodeLine{3313 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF8\_Pos      (31U)}}
\DoxyCodeLine{3314 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF8\_Msk      (0x1UL << DMA\_ISR\_TEIF8\_Pos)                    }}
\DoxyCodeLine{3315 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF8          DMA\_ISR\_TEIF8\_Msk                               }}
\DoxyCodeLine{3317 \textcolor{comment}{/*******************  Bit definition for DMA\_IFCR register  *******************/}}
\DoxyCodeLine{3318 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF1\_Pos     (0U)}}
\DoxyCodeLine{3319 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF1\_Msk     (0x1UL << DMA\_IFCR\_CGIF1\_Pos)                   }}
\DoxyCodeLine{3320 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF1         DMA\_IFCR\_CGIF1\_Msk                              }}
\DoxyCodeLine{3321 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF1\_Pos    (1U)}}
\DoxyCodeLine{3322 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF1\_Msk    (0x1UL << DMA\_IFCR\_CTCIF1\_Pos)                  }}
\DoxyCodeLine{3323 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF1        DMA\_IFCR\_CTCIF1\_Msk                             }}
\DoxyCodeLine{3324 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF1\_Pos    (2U)}}
\DoxyCodeLine{3325 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF1\_Msk    (0x1UL << DMA\_IFCR\_CHTIF1\_Pos)                  }}
\DoxyCodeLine{3326 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF1        DMA\_IFCR\_CHTIF1\_Msk                             }}
\DoxyCodeLine{3327 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF1\_Pos    (3U)}}
\DoxyCodeLine{3328 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF1\_Msk    (0x1UL << DMA\_IFCR\_CTEIF1\_Pos)                  }}
\DoxyCodeLine{3329 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF1        DMA\_IFCR\_CTEIF1\_Msk                             }}
\DoxyCodeLine{3330 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF2\_Pos     (4U)}}
\DoxyCodeLine{3331 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF2\_Msk     (0x1UL << DMA\_IFCR\_CGIF2\_Pos)                   }}
\DoxyCodeLine{3332 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF2         DMA\_IFCR\_CGIF2\_Msk                              }}
\DoxyCodeLine{3333 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF2\_Pos    (5U)}}
\DoxyCodeLine{3334 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF2\_Msk    (0x1UL << DMA\_IFCR\_CTCIF2\_Pos)                  }}
\DoxyCodeLine{3335 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF2        DMA\_IFCR\_CTCIF2\_Msk                             }}
\DoxyCodeLine{3336 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF2\_Pos    (6U)}}
\DoxyCodeLine{3337 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF2\_Msk    (0x1UL << DMA\_IFCR\_CHTIF2\_Pos)                  }}
\DoxyCodeLine{3338 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF2        DMA\_IFCR\_CHTIF2\_Msk                             }}
\DoxyCodeLine{3339 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF2\_Pos    (7U)}}
\DoxyCodeLine{3340 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF2\_Msk    (0x1UL << DMA\_IFCR\_CTEIF2\_Pos)                  }}
\DoxyCodeLine{3341 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF2        DMA\_IFCR\_CTEIF2\_Msk                             }}
\DoxyCodeLine{3342 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF3\_Pos     (8U)}}
\DoxyCodeLine{3343 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF3\_Msk     (0x1UL << DMA\_IFCR\_CGIF3\_Pos)                   }}
\DoxyCodeLine{3344 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF3         DMA\_IFCR\_CGIF3\_Msk                              }}
\DoxyCodeLine{3345 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF3\_Pos    (9U)}}
\DoxyCodeLine{3346 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF3\_Msk    (0x1UL << DMA\_IFCR\_CTCIF3\_Pos)                  }}
\DoxyCodeLine{3347 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF3        DMA\_IFCR\_CTCIF3\_Msk                             }}
\DoxyCodeLine{3348 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF3\_Pos    (10U)}}
\DoxyCodeLine{3349 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF3\_Msk    (0x1UL << DMA\_IFCR\_CHTIF3\_Pos)                  }}
\DoxyCodeLine{3350 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF3        DMA\_IFCR\_CHTIF3\_Msk                             }}
\DoxyCodeLine{3351 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF3\_Pos    (11U)}}
\DoxyCodeLine{3352 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF3\_Msk    (0x1UL << DMA\_IFCR\_CTEIF3\_Pos)                  }}
\DoxyCodeLine{3353 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF3        DMA\_IFCR\_CTEIF3\_Msk                             }}
\DoxyCodeLine{3354 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF4\_Pos     (12U)}}
\DoxyCodeLine{3355 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF4\_Msk     (0x1UL << DMA\_IFCR\_CGIF4\_Pos)                   }}
\DoxyCodeLine{3356 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF4         DMA\_IFCR\_CGIF4\_Msk                              }}
\DoxyCodeLine{3357 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF4\_Pos    (13U)}}
\DoxyCodeLine{3358 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF4\_Msk    (0x1UL << DMA\_IFCR\_CTCIF4\_Pos)                  }}
\DoxyCodeLine{3359 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF4        DMA\_IFCR\_CTCIF4\_Msk                             }}
\DoxyCodeLine{3360 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF4\_Pos    (14U)}}
\DoxyCodeLine{3361 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF4\_Msk    (0x1UL << DMA\_IFCR\_CHTIF4\_Pos)                  }}
\DoxyCodeLine{3362 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF4        DMA\_IFCR\_CHTIF4\_Msk                             }}
\DoxyCodeLine{3363 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF4\_Pos    (15U)}}
\DoxyCodeLine{3364 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF4\_Msk    (0x1UL << DMA\_IFCR\_CTEIF4\_Pos)                  }}
\DoxyCodeLine{3365 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF4        DMA\_IFCR\_CTEIF4\_Msk                             }}
\DoxyCodeLine{3366 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF5\_Pos     (16U)}}
\DoxyCodeLine{3367 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF5\_Msk     (0x1UL << DMA\_IFCR\_CGIF5\_Pos)                   }}
\DoxyCodeLine{3368 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF5         DMA\_IFCR\_CGIF5\_Msk                              }}
\DoxyCodeLine{3369 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF5\_Pos    (17U)}}
\DoxyCodeLine{3370 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF5\_Msk    (0x1UL << DMA\_IFCR\_CTCIF5\_Pos)                  }}
\DoxyCodeLine{3371 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF5        DMA\_IFCR\_CTCIF5\_Msk                             }}
\DoxyCodeLine{3372 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF5\_Pos    (18U)}}
\DoxyCodeLine{3373 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF5\_Msk    (0x1UL << DMA\_IFCR\_CHTIF5\_Pos)                  }}
\DoxyCodeLine{3374 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF5        DMA\_IFCR\_CHTIF5\_Msk                             }}
\DoxyCodeLine{3375 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF5\_Pos    (19U)}}
\DoxyCodeLine{3376 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF5\_Msk    (0x1UL << DMA\_IFCR\_CTEIF5\_Pos)                  }}
\DoxyCodeLine{3377 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF5        DMA\_IFCR\_CTEIF5\_Msk                             }}
\DoxyCodeLine{3378 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF6\_Pos     (20U)}}
\DoxyCodeLine{3379 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF6\_Msk     (0x1UL << DMA\_IFCR\_CGIF6\_Pos)                   }}
\DoxyCodeLine{3380 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF6         DMA\_IFCR\_CGIF6\_Msk                              }}
\DoxyCodeLine{3381 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF6\_Pos    (21U)}}
\DoxyCodeLine{3382 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF6\_Msk    (0x1UL << DMA\_IFCR\_CTCIF6\_Pos)                  }}
\DoxyCodeLine{3383 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF6        DMA\_IFCR\_CTCIF6\_Msk                             }}
\DoxyCodeLine{3384 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF6\_Pos    (22U)}}
\DoxyCodeLine{3385 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF6\_Msk    (0x1UL << DMA\_IFCR\_CHTIF6\_Pos)                  }}
\DoxyCodeLine{3386 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF6        DMA\_IFCR\_CHTIF6\_Msk                             }}
\DoxyCodeLine{3387 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF6\_Pos    (23U)}}
\DoxyCodeLine{3388 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF6\_Msk    (0x1UL << DMA\_IFCR\_CTEIF6\_Pos)                  }}
\DoxyCodeLine{3389 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF6        DMA\_IFCR\_CTEIF6\_Msk                             }}
\DoxyCodeLine{3390 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF7\_Pos     (24U)}}
\DoxyCodeLine{3391 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF7\_Msk     (0x1UL << DMA\_IFCR\_CGIF7\_Pos)                   }}
\DoxyCodeLine{3392 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF7         DMA\_IFCR\_CGIF7\_Msk                              }}
\DoxyCodeLine{3393 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF7\_Pos    (25U)}}
\DoxyCodeLine{3394 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF7\_Msk    (0x1UL << DMA\_IFCR\_CTCIF7\_Pos)                  }}
\DoxyCodeLine{3395 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF7        DMA\_IFCR\_CTCIF7\_Msk                             }}
\DoxyCodeLine{3396 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF7\_Pos    (26U)}}
\DoxyCodeLine{3397 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF7\_Msk    (0x1UL << DMA\_IFCR\_CHTIF7\_Pos)                  }}
\DoxyCodeLine{3398 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF7        DMA\_IFCR\_CHTIF7\_Msk                             }}
\DoxyCodeLine{3399 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF7\_Pos    (27U)}}
\DoxyCodeLine{3400 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF7\_Msk    (0x1UL << DMA\_IFCR\_CTEIF7\_Pos)                  }}
\DoxyCodeLine{3401 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF7        DMA\_IFCR\_CTEIF7\_Msk                             }}
\DoxyCodeLine{3402 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF8\_Pos     (28U)}}
\DoxyCodeLine{3403 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF8\_Msk     (0x1UL << DMA\_IFCR\_CGIF8\_Pos)                   }}
\DoxyCodeLine{3404 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF8         DMA\_IFCR\_CGIF8\_Msk                              }}
\DoxyCodeLine{3405 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF8\_Pos    (29U)}}
\DoxyCodeLine{3406 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF8\_Msk    (0x1UL << DMA\_IFCR\_CTCIF8\_Pos)                  }}
\DoxyCodeLine{3407 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF8        DMA\_IFCR\_CTCIF8\_Msk                             }}
\DoxyCodeLine{3408 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF8\_Pos    (30U)}}
\DoxyCodeLine{3409 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF8\_Msk    (0x1UL << DMA\_IFCR\_CHTIF8\_Pos)                  }}
\DoxyCodeLine{3410 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF8        DMA\_IFCR\_CHTIF8\_Msk                             }}
\DoxyCodeLine{3411 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF8\_Pos    (31U)}}
\DoxyCodeLine{3412 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF8\_Msk    (0x1UL << DMA\_IFCR\_CTEIF8\_Pos)                  }}
\DoxyCodeLine{3413 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF8        DMA\_IFCR\_CTEIF8\_Msk                             }}
\DoxyCodeLine{3415 \textcolor{comment}{/*******************  Bit definition for DMA\_CCR register  ********************/}}
\DoxyCodeLine{3416 \textcolor{preprocessor}{\#define DMA\_CCR\_EN\_Pos         (0U)}}
\DoxyCodeLine{3417 \textcolor{preprocessor}{\#define DMA\_CCR\_EN\_Msk         (0x1UL << DMA\_CCR\_EN\_Pos)                       }}
\DoxyCodeLine{3418 \textcolor{preprocessor}{\#define DMA\_CCR\_EN             DMA\_CCR\_EN\_Msk                                  }}
\DoxyCodeLine{3419 \textcolor{preprocessor}{\#define DMA\_CCR\_TCIE\_Pos       (1U)}}
\DoxyCodeLine{3420 \textcolor{preprocessor}{\#define DMA\_CCR\_TCIE\_Msk       (0x1UL << DMA\_CCR\_TCIE\_Pos)                     }}
\DoxyCodeLine{3421 \textcolor{preprocessor}{\#define DMA\_CCR\_TCIE           DMA\_CCR\_TCIE\_Msk                                }}
\DoxyCodeLine{3422 \textcolor{preprocessor}{\#define DMA\_CCR\_HTIE\_Pos       (2U)}}
\DoxyCodeLine{3423 \textcolor{preprocessor}{\#define DMA\_CCR\_HTIE\_Msk       (0x1UL << DMA\_CCR\_HTIE\_Pos)                     }}
\DoxyCodeLine{3424 \textcolor{preprocessor}{\#define DMA\_CCR\_HTIE           DMA\_CCR\_HTIE\_Msk                                }}
\DoxyCodeLine{3425 \textcolor{preprocessor}{\#define DMA\_CCR\_TEIE\_Pos       (3U)}}
\DoxyCodeLine{3426 \textcolor{preprocessor}{\#define DMA\_CCR\_TEIE\_Msk       (0x1UL << DMA\_CCR\_TEIE\_Pos)                     }}
\DoxyCodeLine{3427 \textcolor{preprocessor}{\#define DMA\_CCR\_TEIE           DMA\_CCR\_TEIE\_Msk                                }}
\DoxyCodeLine{3428 \textcolor{preprocessor}{\#define DMA\_CCR\_DIR\_Pos        (4U)}}
\DoxyCodeLine{3429 \textcolor{preprocessor}{\#define DMA\_CCR\_DIR\_Msk        (0x1UL << DMA\_CCR\_DIR\_Pos)                      }}
\DoxyCodeLine{3430 \textcolor{preprocessor}{\#define DMA\_CCR\_DIR            DMA\_CCR\_DIR\_Msk                                 }}
\DoxyCodeLine{3431 \textcolor{preprocessor}{\#define DMA\_CCR\_CIRC\_Pos       (5U)}}
\DoxyCodeLine{3432 \textcolor{preprocessor}{\#define DMA\_CCR\_CIRC\_Msk       (0x1UL << DMA\_CCR\_CIRC\_Pos)                     }}
\DoxyCodeLine{3433 \textcolor{preprocessor}{\#define DMA\_CCR\_CIRC           DMA\_CCR\_CIRC\_Msk                                }}
\DoxyCodeLine{3434 \textcolor{preprocessor}{\#define DMA\_CCR\_PINC\_Pos       (6U)}}
\DoxyCodeLine{3435 \textcolor{preprocessor}{\#define DMA\_CCR\_PINC\_Msk       (0x1UL << DMA\_CCR\_PINC\_Pos)                     }}
\DoxyCodeLine{3436 \textcolor{preprocessor}{\#define DMA\_CCR\_PINC           DMA\_CCR\_PINC\_Msk                                }}
\DoxyCodeLine{3437 \textcolor{preprocessor}{\#define DMA\_CCR\_MINC\_Pos       (7U)}}
\DoxyCodeLine{3438 \textcolor{preprocessor}{\#define DMA\_CCR\_MINC\_Msk       (0x1UL << DMA\_CCR\_MINC\_Pos)                     }}
\DoxyCodeLine{3439 \textcolor{preprocessor}{\#define DMA\_CCR\_MINC           DMA\_CCR\_MINC\_Msk                                }}
\DoxyCodeLine{3441 \textcolor{preprocessor}{\#define DMA\_CCR\_PSIZE\_Pos      (8U)}}
\DoxyCodeLine{3442 \textcolor{preprocessor}{\#define DMA\_CCR\_PSIZE\_Msk      (0x3UL << DMA\_CCR\_PSIZE\_Pos)                    }}
\DoxyCodeLine{3443 \textcolor{preprocessor}{\#define DMA\_CCR\_PSIZE          DMA\_CCR\_PSIZE\_Msk                               }}
\DoxyCodeLine{3444 \textcolor{preprocessor}{\#define DMA\_CCR\_PSIZE\_0        (0x1UL << DMA\_CCR\_PSIZE\_Pos)                    }}
\DoxyCodeLine{3445 \textcolor{preprocessor}{\#define DMA\_CCR\_PSIZE\_1        (0x2UL << DMA\_CCR\_PSIZE\_Pos)                    }}
\DoxyCodeLine{3447 \textcolor{preprocessor}{\#define DMA\_CCR\_MSIZE\_Pos      (10U)}}
\DoxyCodeLine{3448 \textcolor{preprocessor}{\#define DMA\_CCR\_MSIZE\_Msk      (0x3UL << DMA\_CCR\_MSIZE\_Pos)                    }}
\DoxyCodeLine{3449 \textcolor{preprocessor}{\#define DMA\_CCR\_MSIZE          DMA\_CCR\_MSIZE\_Msk                               }}
\DoxyCodeLine{3450 \textcolor{preprocessor}{\#define DMA\_CCR\_MSIZE\_0        (0x1UL << DMA\_CCR\_MSIZE\_Pos)                    }}
\DoxyCodeLine{3451 \textcolor{preprocessor}{\#define DMA\_CCR\_MSIZE\_1        (0x2UL << DMA\_CCR\_MSIZE\_Pos)                    }}
\DoxyCodeLine{3453 \textcolor{preprocessor}{\#define DMA\_CCR\_PL\_Pos         (12U)}}
\DoxyCodeLine{3454 \textcolor{preprocessor}{\#define DMA\_CCR\_PL\_Msk         (0x3UL << DMA\_CCR\_PL\_Pos)                       }}
\DoxyCodeLine{3455 \textcolor{preprocessor}{\#define DMA\_CCR\_PL             DMA\_CCR\_PL\_Msk                                  }}
\DoxyCodeLine{3456 \textcolor{preprocessor}{\#define DMA\_CCR\_PL\_0           (0x1UL << DMA\_CCR\_PL\_Pos)                       }}
\DoxyCodeLine{3457 \textcolor{preprocessor}{\#define DMA\_CCR\_PL\_1           (0x2UL << DMA\_CCR\_PL\_Pos)                       }}
\DoxyCodeLine{3459 \textcolor{preprocessor}{\#define DMA\_CCR\_MEM2MEM\_Pos    (14U)}}
\DoxyCodeLine{3460 \textcolor{preprocessor}{\#define DMA\_CCR\_MEM2MEM\_Msk    (0x1UL << DMA\_CCR\_MEM2MEM\_Pos)                  }}
\DoxyCodeLine{3461 \textcolor{preprocessor}{\#define DMA\_CCR\_MEM2MEM        DMA\_CCR\_MEM2MEM\_Msk                             }}
\DoxyCodeLine{3463 \textcolor{comment}{/******************  Bit definition for DMA\_CNDTR register  *******************/}}
\DoxyCodeLine{3464 \textcolor{preprocessor}{\#define DMA\_CNDTR\_NDT\_Pos      (0U)}}
\DoxyCodeLine{3465 \textcolor{preprocessor}{\#define DMA\_CNDTR\_NDT\_Msk      (0xFFFFUL << DMA\_CNDTR\_NDT\_Pos)                 }}
\DoxyCodeLine{3466 \textcolor{preprocessor}{\#define DMA\_CNDTR\_NDT          DMA\_CNDTR\_NDT\_Msk                               }}
\DoxyCodeLine{3468 \textcolor{comment}{/******************  Bit definition for DMA\_CPAR register  ********************/}}
\DoxyCodeLine{3469 \textcolor{preprocessor}{\#define DMA\_CPAR\_PA\_Pos        (0U)}}
\DoxyCodeLine{3470 \textcolor{preprocessor}{\#define DMA\_CPAR\_PA\_Msk        (0xFFFFFFFFUL << DMA\_CPAR\_PA\_Pos)               }}
\DoxyCodeLine{3471 \textcolor{preprocessor}{\#define DMA\_CPAR\_PA            DMA\_CPAR\_PA\_Msk                                 }}
\DoxyCodeLine{3473 \textcolor{comment}{/******************  Bit definition for DMA\_CMAR register  ********************/}}
\DoxyCodeLine{3474 \textcolor{preprocessor}{\#define DMA\_CMAR\_MA\_Pos        (0U)}}
\DoxyCodeLine{3475 \textcolor{preprocessor}{\#define DMA\_CMAR\_MA\_Msk        (0xFFFFFFFFUL << DMA\_CMAR\_MA\_Pos)               }}
\DoxyCodeLine{3476 \textcolor{preprocessor}{\#define DMA\_CMAR\_MA            DMA\_CMAR\_MA\_Msk                                 }}
\DoxyCodeLine{3478 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3479 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3480 \textcolor{comment}{/*                             DMAMUX Controller                              */}}
\DoxyCodeLine{3481 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3482 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3483 }
\DoxyCodeLine{3484 \textcolor{comment}{/********************  Bits definition for DMAMUX\_CxCR register  **************/}}
\DoxyCodeLine{3485 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_Pos                    (0U)}}
\DoxyCodeLine{3486 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_Msk                    (0xFFUL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{3487 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID                        DMAMUX\_CxCR\_DMAREQ\_ID\_Msk}}
\DoxyCodeLine{3488 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_0                      (0x01UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{3489 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_1                      (0x02UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{3490 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_2                      (0x04UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{3491 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_3                      (0x08UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{3492 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_4                      (0x10UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{3493 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_5                      (0x20UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{3494 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_6                      (0x40UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{3495 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_7                      (0x80UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{3497 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SOIE\_Pos                         (8U)}}
\DoxyCodeLine{3498 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SOIE\_Msk                         (0x1UL << DMAMUX\_CxCR\_SOIE\_Pos)}}
\DoxyCodeLine{3499 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SOIE                             DMAMUX\_CxCR\_SOIE\_Msk}}
\DoxyCodeLine{3500 }
\DoxyCodeLine{3501 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_EGE\_Pos                          (9U)}}
\DoxyCodeLine{3502 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_EGE\_Msk                          (0x1UL << DMAMUX\_CxCR\_EGE\_Pos)}}
\DoxyCodeLine{3503 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_EGE                              DMAMUX\_CxCR\_EGE\_Msk}}
\DoxyCodeLine{3504 }
\DoxyCodeLine{3505 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SE\_Pos                           (16U)}}
\DoxyCodeLine{3506 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SE\_Msk                           (0x1UL << DMAMUX\_CxCR\_SE\_Pos)}}
\DoxyCodeLine{3507 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SE                               DMAMUX\_CxCR\_SE\_Msk}}
\DoxyCodeLine{3508 }
\DoxyCodeLine{3509 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SPOL\_Pos                         (17U)}}
\DoxyCodeLine{3510 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SPOL\_Msk                         (0x3UL << DMAMUX\_CxCR\_SPOL\_Pos)}}
\DoxyCodeLine{3511 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SPOL                             DMAMUX\_CxCR\_SPOL\_Msk}}
\DoxyCodeLine{3512 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SPOL\_0                           (0x1UL << DMAMUX\_CxCR\_SPOL\_Pos)}}
\DoxyCodeLine{3513 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SPOL\_1                           (0x2UL << DMAMUX\_CxCR\_SPOL\_Pos)}}
\DoxyCodeLine{3515 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_Pos                        (19U)}}
\DoxyCodeLine{3516 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_Msk                        (0x1FUL << DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{3517 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ                            DMAMUX\_CxCR\_NBREQ\_Msk}}
\DoxyCodeLine{3518 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_0                          (0x01UL << DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{3519 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_1                          (0x02UL << DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{3520 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_2                          (0x04UL << DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{3521 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_3                          (0x08UL << DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{3522 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_4                          (0x10UL << DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{3524 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_Pos                      (24U)}}
\DoxyCodeLine{3525 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_Msk                      (0x1FUL << DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{3526 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID                          DMAMUX\_CxCR\_SYNC\_ID\_Msk}}
\DoxyCodeLine{3527 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_0                        (0x01UL << DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{3528 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_1                        (0x02UL << DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{3529 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_2                        (0x04UL << DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{3530 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_3                        (0x08UL << DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{3531 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_4                        (0x10UL << DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{3533 \textcolor{comment}{/********************  Bits definition for DMAMUX\_CSR register  ****************/}}
\DoxyCodeLine{3534 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF0\_Pos                          (0U)}}
\DoxyCodeLine{3535 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF0\_Msk                          (0x1UL << DMAMUX\_CSR\_SOF0\_Pos)}}
\DoxyCodeLine{3536 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF0                              DMAMUX\_CSR\_SOF0\_Msk}}
\DoxyCodeLine{3537 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF1\_Pos                          (1U)}}
\DoxyCodeLine{3538 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF1\_Msk                          (0x1UL << DMAMUX\_CSR\_SOF1\_Pos)}}
\DoxyCodeLine{3539 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF1                              DMAMUX\_CSR\_SOF1\_Msk}}
\DoxyCodeLine{3540 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF2\_Pos                          (2U)}}
\DoxyCodeLine{3541 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF2\_Msk                          (0x1UL << DMAMUX\_CSR\_SOF2\_Pos)}}
\DoxyCodeLine{3542 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF2                              DMAMUX\_CSR\_SOF2\_Msk}}
\DoxyCodeLine{3543 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF3\_Pos                          (3U)}}
\DoxyCodeLine{3544 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF3\_Msk                          (0x1UL << DMAMUX\_CSR\_SOF3\_Pos)}}
\DoxyCodeLine{3545 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF3                              DMAMUX\_CSR\_SOF3\_Msk}}
\DoxyCodeLine{3546 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF4\_Pos                          (4U)}}
\DoxyCodeLine{3547 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF4\_Msk                          (0x1UL << DMAMUX\_CSR\_SOF4\_Pos)}}
\DoxyCodeLine{3548 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF4                              DMAMUX\_CSR\_SOF4\_Msk}}
\DoxyCodeLine{3549 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF5\_Pos                          (5U)}}
\DoxyCodeLine{3550 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF5\_Msk                          (0x1UL << DMAMUX\_CSR\_SOF5\_Pos)}}
\DoxyCodeLine{3551 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF5                              DMAMUX\_CSR\_SOF5\_Msk}}
\DoxyCodeLine{3552 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF6\_Pos                          (6U)}}
\DoxyCodeLine{3553 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF6\_Msk                          (0x1UL << DMAMUX\_CSR\_SOF6\_Pos)}}
\DoxyCodeLine{3554 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF6                              DMAMUX\_CSR\_SOF6\_Msk}}
\DoxyCodeLine{3555 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF7\_Pos                          (7U)}}
\DoxyCodeLine{3556 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF7\_Msk                          (0x1UL << DMAMUX\_CSR\_SOF7\_Pos)}}
\DoxyCodeLine{3557 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF7                              DMAMUX\_CSR\_SOF7\_Msk}}
\DoxyCodeLine{3558 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF8\_Pos                          (8U)}}
\DoxyCodeLine{3559 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF8\_Msk                          (0x1UL << DMAMUX\_CSR\_SOF8\_Pos)}}
\DoxyCodeLine{3560 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF8                              DMAMUX\_CSR\_SOF8\_Msk}}
\DoxyCodeLine{3561 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF9\_Pos                          (9U)}}
\DoxyCodeLine{3562 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF9\_Msk                          (0x1UL << DMAMUX\_CSR\_SOF9\_Pos)}}
\DoxyCodeLine{3563 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF9                              DMAMUX\_CSR\_SOF9\_Msk}}
\DoxyCodeLine{3564 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF10\_Pos                         (10U)}}
\DoxyCodeLine{3565 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF10\_Msk                         (0x1UL << DMAMUX\_CSR\_SOF10\_Pos)}}
\DoxyCodeLine{3566 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF10                             DMAMUX\_CSR\_SOF10\_Msk}}
\DoxyCodeLine{3567 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF11\_Pos                         (11U)}}
\DoxyCodeLine{3568 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF11\_Msk                         (0x1UL << DMAMUX\_CSR\_SOF11\_Pos)}}
\DoxyCodeLine{3569 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF11                              DMAMUX\_CSR\_SOF11\_Msk}}
\DoxyCodeLine{3570 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF12\_Pos                         (12U)}}
\DoxyCodeLine{3571 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF12\_Msk                         (0x1UL << DMAMUX\_CSR\_SOF12\_Pos)}}
\DoxyCodeLine{3572 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF12                             DMAMUX\_CSR\_SOF12\_Msk}}
\DoxyCodeLine{3573 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF13\_Pos                         (13U)}}
\DoxyCodeLine{3574 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF13\_Msk                         (0x1UL << DMAMUX\_CSR\_SOF13\_Pos)}}
\DoxyCodeLine{3575 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF13                             DMAMUX\_CSR\_SOF13\_Msk}}
\DoxyCodeLine{3576 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF14\_Pos                         (14U)}}
\DoxyCodeLine{3577 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF14\_Msk                         (0x1UL << DMAMUX\_CSR\_SOF14\_Pos)}}
\DoxyCodeLine{3578 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF14                             DMAMUX\_CSR\_SOF14\_Msk}}
\DoxyCodeLine{3579 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF15\_Pos                         (15U)}}
\DoxyCodeLine{3580 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF15\_Msk                         (0x1UL << DMAMUX\_CSR\_SOF15\_Pos)}}
\DoxyCodeLine{3581 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF15                             DMAMUX\_CSR\_SOF15\_Msk}}
\DoxyCodeLine{3582 }
\DoxyCodeLine{3583 \textcolor{comment}{/********************  Bits definition for DMAMUX\_CFR register  ****************/}}
\DoxyCodeLine{3584 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF0\_Pos                         (0U)}}
\DoxyCodeLine{3585 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF0\_Msk                         (0x1UL << DMAMUX\_CFR\_CSOF0\_Pos)}}
\DoxyCodeLine{3586 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF0                             DMAMUX\_CFR\_CSOF0\_Msk}}
\DoxyCodeLine{3587 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF1\_Pos                         (1U)}}
\DoxyCodeLine{3588 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF1\_Msk                         (0x1UL << DMAMUX\_CFR\_CSOF1\_Pos)}}
\DoxyCodeLine{3589 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF1                             DMAMUX\_CFR\_CSOF1\_Msk}}
\DoxyCodeLine{3590 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF2\_Pos                         (2U)}}
\DoxyCodeLine{3591 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF2\_Msk                         (0x1UL << DMAMUX\_CFR\_CSOF2\_Pos)}}
\DoxyCodeLine{3592 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF2                             DMAMUX\_CFR\_CSOF2\_Msk}}
\DoxyCodeLine{3593 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF3\_Pos                         (3U)}}
\DoxyCodeLine{3594 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF3\_Msk                         (0x1UL << DMAMUX\_CFR\_CSOF3\_Pos)}}
\DoxyCodeLine{3595 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF3                             DMAMUX\_CFR\_CSOF3\_Msk}}
\DoxyCodeLine{3596 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF4\_Pos                         (4U)}}
\DoxyCodeLine{3597 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF4\_Msk                         (0x1UL << DMAMUX\_CFR\_CSOF4\_Pos)}}
\DoxyCodeLine{3598 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF4                             DMAMUX\_CFR\_CSOF4\_Msk}}
\DoxyCodeLine{3599 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF5\_Pos                         (5U)}}
\DoxyCodeLine{3600 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF5\_Msk                         (0x1UL << DMAMUX\_CFR\_CSOF5\_Pos)}}
\DoxyCodeLine{3601 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF5                             DMAMUX\_CFR\_CSOF5\_Msk}}
\DoxyCodeLine{3602 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF6\_Pos                         (6U)}}
\DoxyCodeLine{3603 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF6\_Msk                         (0x1UL << DMAMUX\_CFR\_CSOF6\_Pos)}}
\DoxyCodeLine{3604 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF6                             DMAMUX\_CFR\_CSOF6\_Msk}}
\DoxyCodeLine{3605 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF7\_Pos                         (7U)}}
\DoxyCodeLine{3606 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF7\_Msk                         (0x1UL << DMAMUX\_CFR\_CSOF7\_Pos)}}
\DoxyCodeLine{3607 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF7                             DMAMUX\_CFR\_CSOF7\_Msk}}
\DoxyCodeLine{3608 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF8\_Pos                         (8U)}}
\DoxyCodeLine{3609 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF8\_Msk                         (0x1UL << DMAMUX\_CFR\_CSOF8\_Pos)}}
\DoxyCodeLine{3610 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF8                             DMAMUX\_CFR\_CSOF8\_Msk}}
\DoxyCodeLine{3611 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF9\_Pos                         (9U)}}
\DoxyCodeLine{3612 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF9\_Msk                         (0x1UL << DMAMUX\_CFR\_CSOF9\_Pos)}}
\DoxyCodeLine{3613 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF9                             DMAMUX\_CFR\_CSOF9\_Msk}}
\DoxyCodeLine{3614 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF10\_Pos                        (10U)}}
\DoxyCodeLine{3615 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF10\_Msk                        (0x1UL << DMAMUX\_CFR\_CSOF10\_Pos)}}
\DoxyCodeLine{3616 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF10                            DMAMUX\_CFR\_CSOF10\_Msk}}
\DoxyCodeLine{3617 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF11\_Pos                        (11U)}}
\DoxyCodeLine{3618 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF11\_Msk                        (0x1UL << DMAMUX\_CFR\_CSOF11\_Pos)}}
\DoxyCodeLine{3619 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF11                            DMAMUX\_CFR\_CSOF11\_Msk}}
\DoxyCodeLine{3620 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF12\_Pos                        (12U)}}
\DoxyCodeLine{3621 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF12\_Msk                        (0x1UL << DMAMUX\_CFR\_CSOF12\_Pos)}}
\DoxyCodeLine{3622 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF12                            DMAMUX\_CFR\_CSOF12\_Msk}}
\DoxyCodeLine{3623 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF13\_Pos                        (13U)}}
\DoxyCodeLine{3624 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF13\_Msk                        (0x1UL << DMAMUX\_CFR\_CSOF13\_Pos)}}
\DoxyCodeLine{3625 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF13                            DMAMUX\_CFR\_CSOF13\_Msk}}
\DoxyCodeLine{3626 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF14\_Pos                        (14U)}}
\DoxyCodeLine{3627 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF14\_Msk                        (0x1UL << DMAMUX\_CFR\_CSOF14\_Pos)}}
\DoxyCodeLine{3628 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF14                            DMAMUX\_CFR\_CSOF14\_Msk}}
\DoxyCodeLine{3629 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF15\_Pos                        (15U)}}
\DoxyCodeLine{3630 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF15\_Msk                        (0x1UL << DMAMUX\_CFR\_CSOF15\_Pos)}}
\DoxyCodeLine{3631 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF15                            DMAMUX\_CFR\_CSOF15\_Msk}}
\DoxyCodeLine{3632 }
\DoxyCodeLine{3633 \textcolor{comment}{/********************  Bits definition for DMAMUX\_RGxCR register  ************/}}
\DoxyCodeLine{3634 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_Pos                      (0U)}}
\DoxyCodeLine{3635 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_Msk                      (0x1FUL << DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{3636 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID                          DMAMUX\_RGxCR\_SIG\_ID\_Msk}}
\DoxyCodeLine{3637 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_0                        (0x01UL << DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{3638 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_1                        (0x02UL << DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{3639 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_2                        (0x04UL << DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{3640 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_3                        (0x08UL << DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{3641 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_4                        (0x10UL << DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{3643 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_OIE\_Pos                         (8U)}}
\DoxyCodeLine{3644 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_OIE\_Msk                         (0x1UL << DMAMUX\_RGxCR\_OIE\_Pos)}}
\DoxyCodeLine{3645 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_OIE                             DMAMUX\_RGxCR\_OIE\_Msk}}
\DoxyCodeLine{3646 }
\DoxyCodeLine{3647 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GE\_Pos                          (16U)}}
\DoxyCodeLine{3648 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GE\_Msk                          (0x1UL << DMAMUX\_RGxCR\_GE\_Pos)}}
\DoxyCodeLine{3649 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GE                              DMAMUX\_RGxCR\_GE\_Msk}}
\DoxyCodeLine{3650 }
\DoxyCodeLine{3651 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GPOL\_Pos                        (17U)}}
\DoxyCodeLine{3652 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GPOL\_Msk                        (0x3UL << DMAMUX\_RGxCR\_GPOL\_Pos)}}
\DoxyCodeLine{3653 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GPOL                            DMAMUX\_RGxCR\_GPOL\_Msk}}
\DoxyCodeLine{3654 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GPOL\_0                          (0x1UL << DMAMUX\_RGxCR\_GPOL\_Pos)}}
\DoxyCodeLine{3655 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GPOL\_1                          (0x2UL << DMAMUX\_RGxCR\_GPOL\_Pos)}}
\DoxyCodeLine{3657 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_Pos                      (19U)}}
\DoxyCodeLine{3658 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_Msk                      (0x1FUL << DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{3659 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ                          DMAMUX\_RGxCR\_GNBREQ\_Msk}}
\DoxyCodeLine{3660 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_0                        (0x01UL << DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{3661 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_1                        (0x02UL << DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{3662 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_2                        (0x04UL << DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{3663 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_3                        (0x08UL << DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{3664 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_4                        (0x10UL << DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{3666 \textcolor{comment}{/********************  Bits definition for DMAMUX\_RGSR register  **************/}}
\DoxyCodeLine{3667 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF0\_Pos                          (0U)}}
\DoxyCodeLine{3668 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF0\_Msk                          (0x1UL << DMAMUX\_RGSR\_OF0\_Pos)}}
\DoxyCodeLine{3669 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF0                              DMAMUX\_RGSR\_OF0\_Msk}}
\DoxyCodeLine{3670 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF1\_Pos                          (1U)}}
\DoxyCodeLine{3671 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF1\_Msk                          (0x1UL << DMAMUX\_RGSR\_OF1\_Pos)}}
\DoxyCodeLine{3672 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF1                              DMAMUX\_RGSR\_OF1\_Msk}}
\DoxyCodeLine{3673 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF2\_Pos                          (2U)}}
\DoxyCodeLine{3674 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF2\_Msk                          (0x1UL << DMAMUX\_RGSR\_OF2\_Pos)}}
\DoxyCodeLine{3675 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF2                              DMAMUX\_RGSR\_OF2\_Msk}}
\DoxyCodeLine{3676 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF3\_Pos                          (3U)}}
\DoxyCodeLine{3677 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF3\_Msk                          (0x1UL << DMAMUX\_RGSR\_OF3\_Pos)}}
\DoxyCodeLine{3678 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF3                              DMAMUX\_RGSR\_OF3\_Msk}}
\DoxyCodeLine{3679 }
\DoxyCodeLine{3680 \textcolor{comment}{/********************  Bits definition for DMAMUX\_RGCFR register  ************/}}
\DoxyCodeLine{3681 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF0\_Pos                        (0U)}}
\DoxyCodeLine{3682 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF0\_Msk                        (0x1UL << DMAMUX\_RGCFR\_COF0\_Pos)}}
\DoxyCodeLine{3683 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF0                            DMAMUX\_RGCFR\_COF0\_Msk}}
\DoxyCodeLine{3684 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF1\_Pos                        (1U)}}
\DoxyCodeLine{3685 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF1\_Msk                        (0x1UL << DMAMUX\_RGCFR\_COF1\_Pos)}}
\DoxyCodeLine{3686 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF1                            DMAMUX\_RGCFR\_COF1\_Msk}}
\DoxyCodeLine{3687 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF2\_Pos                        (2U)}}
\DoxyCodeLine{3688 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF2\_Msk                        (0x1UL << DMAMUX\_RGCFR\_COF2\_Pos)}}
\DoxyCodeLine{3689 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF2                            DMAMUX\_RGCFR\_COF2\_Msk}}
\DoxyCodeLine{3690 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF3\_Pos                        (3U)}}
\DoxyCodeLine{3691 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF3\_Msk                        (0x1UL << DMAMUX\_RGCFR\_COF3\_Pos)}}
\DoxyCodeLine{3692 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF3                            DMAMUX\_RGCFR\_COF3\_Msk}}
\DoxyCodeLine{3693 }
\DoxyCodeLine{3694 \textcolor{comment}{/******************** Bits definition for DMAMUX\_IPHW\_CFGR2  ******************/}}
\DoxyCodeLine{3695 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ0\_Pos       (0U)}}
\DoxyCodeLine{3696 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ0\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ0\_Pos)}}
\DoxyCodeLine{3697 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ0           DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ0\_Msk}}
\DoxyCodeLine{3698 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ1\_Pos       (1U)}}
\DoxyCodeLine{3699 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ1\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ1\_Pos)}}
\DoxyCodeLine{3700 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ1           DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ1\_Msk}}
\DoxyCodeLine{3701 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ2\_Pos       (2U)}}
\DoxyCodeLine{3702 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ2\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ2\_Pos)}}
\DoxyCodeLine{3703 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ2           DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ2\_Msk}}
\DoxyCodeLine{3704 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ3\_Pos       (3U)}}
\DoxyCodeLine{3705 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ3\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ3\_Pos)}}
\DoxyCodeLine{3706 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ3           DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ3\_Msk}}
\DoxyCodeLine{3707 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ4\_Pos       (4U)}}
\DoxyCodeLine{3708 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ4\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ4\_Pos)}}
\DoxyCodeLine{3709 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ4           DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ4\_Msk}}
\DoxyCodeLine{3710 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ5\_Pos       (5U)}}
\DoxyCodeLine{3711 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ5\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ5\_Pos)}}
\DoxyCodeLine{3712 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ5           DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ5\_Msk}}
\DoxyCodeLine{3713 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ6\_Pos       (6U)}}
\DoxyCodeLine{3714 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ6\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ6\_Pos)}}
\DoxyCodeLine{3715 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ6           DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ6\_Msk}}
\DoxyCodeLine{3716 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ7\_Pos       (7U)}}
\DoxyCodeLine{3717 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ7\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ7\_Pos)}}
\DoxyCodeLine{3718 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ7           DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ7\_Msk}}
\DoxyCodeLine{3719 }
\DoxyCodeLine{3720 \textcolor{comment}{/******************** Bits definition for DMAMUX\_IPHW\_CFGR1  ******************/}}
\DoxyCodeLine{3721 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS0\_Pos       (0U)}}
\DoxyCodeLine{3722 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS0\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS0\_Pos)}}
\DoxyCodeLine{3723 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS0           DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS0\_Msk}}
\DoxyCodeLine{3724 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS1\_Pos       (1U)}}
\DoxyCodeLine{3725 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS1\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS1\_Pos)}}
\DoxyCodeLine{3726 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS1           DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS1\_Msk}}
\DoxyCodeLine{3727 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS2\_Pos       (2U)}}
\DoxyCodeLine{3728 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS2\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS2\_Pos)}}
\DoxyCodeLine{3729 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS2           DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS2\_Msk}}
\DoxyCodeLine{3730 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS3\_Pos       (3U)}}
\DoxyCodeLine{3731 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS3\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS3\_Pos)}}
\DoxyCodeLine{3732 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS3           DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS3\_Msk}}
\DoxyCodeLine{3733 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS4\_Pos       (4U)}}
\DoxyCodeLine{3734 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS4\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS4\_Pos)}}
\DoxyCodeLine{3735 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS4           DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS4\_Msk}}
\DoxyCodeLine{3736 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS5\_Pos       (5U)}}
\DoxyCodeLine{3737 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS5\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS5\_Pos)}}
\DoxyCodeLine{3738 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS5           DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS5\_Msk}}
\DoxyCodeLine{3739 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS6\_Pos       (6U)}}
\DoxyCodeLine{3740 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS6\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS6\_Pos)}}
\DoxyCodeLine{3741 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS6           DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS6\_Msk}}
\DoxyCodeLine{3742 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS7\_Pos       (7U)}}
\DoxyCodeLine{3743 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS7\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS7\_Pos)}}
\DoxyCodeLine{3744 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS7           DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS7\_Msk}}
\DoxyCodeLine{3745 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ0\_Pos    (8U)}}
\DoxyCodeLine{3746 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ0\_Msk    (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ0\_Pos)}}
\DoxyCodeLine{3747 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ0        DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ0\_Msk}}
\DoxyCodeLine{3748 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ1\_Pos    (9U)}}
\DoxyCodeLine{3749 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ1\_Msk    (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ1\_Pos)}}
\DoxyCodeLine{3750 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ1        DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ1\_Msk}}
\DoxyCodeLine{3751 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ2\_Pos    (10U)}}
\DoxyCodeLine{3752 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ2\_Msk    (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ2\_Pos)}}
\DoxyCodeLine{3753 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ2        DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ2\_Msk}}
\DoxyCodeLine{3754 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ3\_Pos    (11U)}}
\DoxyCodeLine{3755 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ3\_Msk    (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ3\_Pos)}}
\DoxyCodeLine{3756 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ3        DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ3\_Msk}}
\DoxyCodeLine{3757 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ4\_Pos    (12U)}}
\DoxyCodeLine{3758 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ4\_Msk    (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ4\_Pos)}}
\DoxyCodeLine{3759 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ4        DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ4\_Msk}}
\DoxyCodeLine{3760 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ5\_Pos    (13U)}}
\DoxyCodeLine{3761 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ5\_Msk    (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ5\_Pos)}}
\DoxyCodeLine{3762 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ5        DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ5\_Msk}}
\DoxyCodeLine{3763 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ6\_Pos    (14U)}}
\DoxyCodeLine{3764 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ6\_Msk    (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ6\_Pos)}}
\DoxyCodeLine{3765 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ6        DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ6\_Msk}}
\DoxyCodeLine{3766 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ7\_Pos    (15U)}}
\DoxyCodeLine{3767 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ7\_Msk    (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ7\_Pos)}}
\DoxyCodeLine{3768 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ7        DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ7\_Msk}}
\DoxyCodeLine{3769 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG0\_Pos          (16U)}}
\DoxyCodeLine{3770 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG0\_Msk          (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG0\_Pos)}}
\DoxyCodeLine{3771 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG0              DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG0\_Msk}}
\DoxyCodeLine{3772 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG1\_Pos          (17U)}}
\DoxyCodeLine{3773 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG1\_Msk          (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG1\_Pos)}}
\DoxyCodeLine{3774 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG1              DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG1\_Msk}}
\DoxyCodeLine{3775 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG2\_Pos          (18U)}}
\DoxyCodeLine{3776 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG2\_Msk          (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG2\_Pos)}}
\DoxyCodeLine{3777 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG2              DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG2\_Msk}}
\DoxyCodeLine{3778 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG3\_Pos          (19U)}}
\DoxyCodeLine{3779 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG3\_Msk          (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG3\_Pos)}}
\DoxyCodeLine{3780 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG3              DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG3\_Msk}}
\DoxyCodeLine{3781 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG4\_Pos          (20U)}}
\DoxyCodeLine{3782 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG4\_Msk          (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG4\_Pos)}}
\DoxyCodeLine{3783 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG4              DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG4\_Msk}}
\DoxyCodeLine{3784 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG5\_Pos          (21U)}}
\DoxyCodeLine{3785 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG5\_Msk          (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG5\_Pos)}}
\DoxyCodeLine{3786 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG5              DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG5\_Msk}}
\DoxyCodeLine{3787 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG6\_Pos          (22U)}}
\DoxyCodeLine{3788 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG6\_Msk          (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG6\_Pos)}}
\DoxyCodeLine{3789 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG6              DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG6\_Msk}}
\DoxyCodeLine{3790 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG7\_Pos          (23U)}}
\DoxyCodeLine{3791 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG7\_Msk          (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG7\_Pos)}}
\DoxyCodeLine{3792 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG7              DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG7\_Msk}}
\DoxyCodeLine{3793 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN0\_Pos        (24U)}}
\DoxyCodeLine{3794 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN0\_Msk        (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN0\_Pos)}}
\DoxyCodeLine{3795 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN0            DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN0\_Msk}}
\DoxyCodeLine{3796 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN1\_Pos        (25U)}}
\DoxyCodeLine{3797 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN1\_Msk        (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN1\_Pos)}}
\DoxyCodeLine{3798 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN1            DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN1\_Msk}}
\DoxyCodeLine{3799 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN2\_Pos        (26U)}}
\DoxyCodeLine{3800 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN2\_Msk        (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN2\_Pos)}}
\DoxyCodeLine{3801 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN2            DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN2\_Msk}}
\DoxyCodeLine{3802 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN3\_Pos        (27U)}}
\DoxyCodeLine{3803 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN3\_Msk        (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN3\_Pos)}}
\DoxyCodeLine{3804 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN3            DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN3\_Msk}}
\DoxyCodeLine{3805 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN4\_Pos        (28U)}}
\DoxyCodeLine{3806 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN4\_Msk        (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN4\_Pos)}}
\DoxyCodeLine{3807 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN4            DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN4\_Msk}}
\DoxyCodeLine{3808 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN5\_Pos        (29U)}}
\DoxyCodeLine{3809 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN5\_Msk        (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN5\_Pos)}}
\DoxyCodeLine{3810 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN5            DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN5\_Msk}}
\DoxyCodeLine{3811 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN6\_Pos        (30U)}}
\DoxyCodeLine{3812 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN6\_Msk        (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN6\_Pos)}}
\DoxyCodeLine{3813 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN6            DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN6\_Msk}}
\DoxyCodeLine{3814 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN7\_Pos        (31U)}}
\DoxyCodeLine{3815 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN7\_Msk        (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN7\_Pos)}}
\DoxyCodeLine{3816 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN7            DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN7\_Msk}}
\DoxyCodeLine{3817 }
\DoxyCodeLine{3818 }
\DoxyCodeLine{3819 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3820 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3821 \textcolor{comment}{/*                    External Interrupt/Event Controller                     */}}
\DoxyCodeLine{3822 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3823 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3824 \textcolor{comment}{/*******************  Bit definition for EXTI\_IMR1 register  ******************/}}
\DoxyCodeLine{3825 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM0\_Pos        (0U)}}
\DoxyCodeLine{3826 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM0\_Msk        (0x1UL << EXTI\_IMR1\_IM0\_Pos)                  }}
\DoxyCodeLine{3827 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM0            EXTI\_IMR1\_IM0\_Msk                             }}
\DoxyCodeLine{3828 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM1\_Pos        (1U)}}
\DoxyCodeLine{3829 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM1\_Msk        (0x1UL << EXTI\_IMR1\_IM1\_Pos)                  }}
\DoxyCodeLine{3830 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM1            EXTI\_IMR1\_IM1\_Msk                             }}
\DoxyCodeLine{3831 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM2\_Pos        (2U)}}
\DoxyCodeLine{3832 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM2\_Msk        (0x1UL << EXTI\_IMR1\_IM2\_Pos)                  }}
\DoxyCodeLine{3833 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM2            EXTI\_IMR1\_IM2\_Msk                             }}
\DoxyCodeLine{3834 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM3\_Pos        (3U)}}
\DoxyCodeLine{3835 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM3\_Msk        (0x1UL << EXTI\_IMR1\_IM3\_Pos)                  }}
\DoxyCodeLine{3836 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM3            EXTI\_IMR1\_IM3\_Msk                             }}
\DoxyCodeLine{3837 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM4\_Pos        (4U)}}
\DoxyCodeLine{3838 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM4\_Msk        (0x1UL << EXTI\_IMR1\_IM4\_Pos)                  }}
\DoxyCodeLine{3839 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM4            EXTI\_IMR1\_IM4\_Msk                             }}
\DoxyCodeLine{3840 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM5\_Pos        (5U)}}
\DoxyCodeLine{3841 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM5\_Msk        (0x1UL << EXTI\_IMR1\_IM5\_Pos)                  }}
\DoxyCodeLine{3842 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM5            EXTI\_IMR1\_IM5\_Msk                             }}
\DoxyCodeLine{3843 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM6\_Pos        (6U)}}
\DoxyCodeLine{3844 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM6\_Msk        (0x1UL << EXTI\_IMR1\_IM6\_Pos)                  }}
\DoxyCodeLine{3845 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM6            EXTI\_IMR1\_IM6\_Msk                             }}
\DoxyCodeLine{3846 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM7\_Pos        (7U)}}
\DoxyCodeLine{3847 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM7\_Msk        (0x1UL << EXTI\_IMR1\_IM7\_Pos)                  }}
\DoxyCodeLine{3848 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM7            EXTI\_IMR1\_IM7\_Msk                             }}
\DoxyCodeLine{3849 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM8\_Pos        (8U)}}
\DoxyCodeLine{3850 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM8\_Msk        (0x1UL << EXTI\_IMR1\_IM8\_Pos)                  }}
\DoxyCodeLine{3851 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM8            EXTI\_IMR1\_IM8\_Msk                             }}
\DoxyCodeLine{3852 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM9\_Pos        (9U)}}
\DoxyCodeLine{3853 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM9\_Msk        (0x1UL << EXTI\_IMR1\_IM9\_Pos)                  }}
\DoxyCodeLine{3854 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM9            EXTI\_IMR1\_IM9\_Msk                             }}
\DoxyCodeLine{3855 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM10\_Pos       (10U)}}
\DoxyCodeLine{3856 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM10\_Msk       (0x1UL << EXTI\_IMR1\_IM10\_Pos)                 }}
\DoxyCodeLine{3857 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM10           EXTI\_IMR1\_IM10\_Msk                            }}
\DoxyCodeLine{3858 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM11\_Pos       (11U)}}
\DoxyCodeLine{3859 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM11\_Msk       (0x1UL << EXTI\_IMR1\_IM11\_Pos)                 }}
\DoxyCodeLine{3860 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM11           EXTI\_IMR1\_IM11\_Msk                            }}
\DoxyCodeLine{3861 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM12\_Pos       (12U)}}
\DoxyCodeLine{3862 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM12\_Msk       (0x1UL << EXTI\_IMR1\_IM12\_Pos)                 }}
\DoxyCodeLine{3863 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM12           EXTI\_IMR1\_IM12\_Msk                            }}
\DoxyCodeLine{3864 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM13\_Pos       (13U)}}
\DoxyCodeLine{3865 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM13\_Msk       (0x1UL << EXTI\_IMR1\_IM13\_Pos)                 }}
\DoxyCodeLine{3866 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM13           EXTI\_IMR1\_IM13\_Msk                            }}
\DoxyCodeLine{3867 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM14\_Pos       (14U)}}
\DoxyCodeLine{3868 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM14\_Msk       (0x1UL << EXTI\_IMR1\_IM14\_Pos)                 }}
\DoxyCodeLine{3869 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM14           EXTI\_IMR1\_IM14\_Msk                            }}
\DoxyCodeLine{3870 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM15\_Pos       (15U)}}
\DoxyCodeLine{3871 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM15\_Msk       (0x1UL << EXTI\_IMR1\_IM15\_Pos)                 }}
\DoxyCodeLine{3872 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM15           EXTI\_IMR1\_IM15\_Msk                            }}
\DoxyCodeLine{3873 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM16\_Pos       (16U)}}
\DoxyCodeLine{3874 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM16\_Msk       (0x1UL << EXTI\_IMR1\_IM16\_Pos)                 }}
\DoxyCodeLine{3875 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM16           EXTI\_IMR1\_IM16\_Msk                            }}
\DoxyCodeLine{3876 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM17\_Pos       (17U)}}
\DoxyCodeLine{3877 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM17\_Msk       (0x1UL << EXTI\_IMR1\_IM17\_Pos)                 }}
\DoxyCodeLine{3878 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM17           EXTI\_IMR1\_IM17\_Msk                            }}
\DoxyCodeLine{3879 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM18\_Pos       (18U)}}
\DoxyCodeLine{3880 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM18\_Msk       (0x1UL << EXTI\_IMR1\_IM18\_Pos)                 }}
\DoxyCodeLine{3881 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM18           EXTI\_IMR1\_IM18\_Msk                            }}
\DoxyCodeLine{3882 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM19\_Pos       (19U)}}
\DoxyCodeLine{3883 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM19\_Msk       (0x1UL << EXTI\_IMR1\_IM19\_Pos)                 }}
\DoxyCodeLine{3884 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM19           EXTI\_IMR1\_IM19\_Msk                            }}
\DoxyCodeLine{3885 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM20\_Pos       (20U)}}
\DoxyCodeLine{3886 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM20\_Msk       (0x1UL << EXTI\_IMR1\_IM20\_Pos)                 }}
\DoxyCodeLine{3887 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM20           EXTI\_IMR1\_IM20\_Msk                            }}
\DoxyCodeLine{3888 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM21\_Pos       (21U)}}
\DoxyCodeLine{3889 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM21\_Msk       (0x1UL << EXTI\_IMR1\_IM21\_Pos)                 }}
\DoxyCodeLine{3890 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM21           EXTI\_IMR1\_IM21\_Msk                            }}
\DoxyCodeLine{3891 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM22\_Pos       (22U)}}
\DoxyCodeLine{3892 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM22\_Msk       (0x1UL << EXTI\_IMR1\_IM22\_Pos)                 }}
\DoxyCodeLine{3893 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM22           EXTI\_IMR1\_IM22\_Msk                            }}
\DoxyCodeLine{3894 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM23\_Pos       (23U)}}
\DoxyCodeLine{3895 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM23\_Msk       (0x1UL << EXTI\_IMR1\_IM23\_Pos)                 }}
\DoxyCodeLine{3896 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM23           EXTI\_IMR1\_IM23\_Msk                            }}
\DoxyCodeLine{3897 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM24\_Pos       (24U)}}
\DoxyCodeLine{3898 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM24\_Msk       (0x1UL << EXTI\_IMR1\_IM24\_Pos)                 }}
\DoxyCodeLine{3899 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM24           EXTI\_IMR1\_IM24\_Msk                            }}
\DoxyCodeLine{3900 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM25\_Pos       (25U)}}
\DoxyCodeLine{3901 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM25\_Msk       (0x1UL << EXTI\_IMR1\_IM25\_Pos)                 }}
\DoxyCodeLine{3902 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM25           EXTI\_IMR1\_IM25\_Msk                            }}
\DoxyCodeLine{3903 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM26\_Pos       (26U)}}
\DoxyCodeLine{3904 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM26\_Msk       (0x1UL << EXTI\_IMR1\_IM26\_Pos)                 }}
\DoxyCodeLine{3905 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM26           EXTI\_IMR1\_IM26\_Msk                            }}
\DoxyCodeLine{3906 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM27\_Pos       (27U)}}
\DoxyCodeLine{3907 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM27\_Msk       (0x1UL << EXTI\_IMR1\_IM27\_Pos)                 }}
\DoxyCodeLine{3908 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM27           EXTI\_IMR1\_IM27\_Msk                            }}
\DoxyCodeLine{3909 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM28\_Pos       (28U)}}
\DoxyCodeLine{3910 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM28\_Msk       (0x1UL << EXTI\_IMR1\_IM28\_Pos)                 }}
\DoxyCodeLine{3911 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM28           EXTI\_IMR1\_IM28\_Msk                            }}
\DoxyCodeLine{3912 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM29\_Pos       (29U)}}
\DoxyCodeLine{3913 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM29\_Msk       (0x1UL << EXTI\_IMR1\_IM29\_Pos)                 }}
\DoxyCodeLine{3914 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM29           EXTI\_IMR1\_IM29\_Msk                            }}
\DoxyCodeLine{3915 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM30\_Pos       (30U)}}
\DoxyCodeLine{3916 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM30\_Msk       (0x1UL << EXTI\_IMR1\_IM30\_Pos)                 }}
\DoxyCodeLine{3917 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM30           EXTI\_IMR1\_IM30\_Msk                            }}
\DoxyCodeLine{3918 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM31\_Pos       (31U)}}
\DoxyCodeLine{3919 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM31\_Msk       (0x1UL << EXTI\_IMR1\_IM31\_Pos)                 }}
\DoxyCodeLine{3920 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM31           EXTI\_IMR1\_IM31\_Msk                            }}
\DoxyCodeLine{3921 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM\_Pos         (0U)}}
\DoxyCodeLine{3922 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM\_Msk         (0xFFFFFFFFUL << EXTI\_IMR1\_IM\_Pos)            }}
\DoxyCodeLine{3923 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM             EXTI\_IMR1\_IM\_Msk                              }}
\DoxyCodeLine{3925 \textcolor{comment}{/*******************  Bit definition for EXTI\_EMR1 register  ******************/}}
\DoxyCodeLine{3926 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM0\_Pos        (0U)}}
\DoxyCodeLine{3927 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM0\_Msk        (0x1UL << EXTI\_EMR1\_EM0\_Pos)                  }}
\DoxyCodeLine{3928 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM0            EXTI\_EMR1\_EM0\_Msk                             }}
\DoxyCodeLine{3929 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM1\_Pos        (1U)}}
\DoxyCodeLine{3930 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM1\_Msk        (0x1UL << EXTI\_EMR1\_EM1\_Pos)                  }}
\DoxyCodeLine{3931 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM1            EXTI\_EMR1\_EM1\_Msk                             }}
\DoxyCodeLine{3932 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM2\_Pos        (2U)}}
\DoxyCodeLine{3933 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM2\_Msk        (0x1UL << EXTI\_EMR1\_EM2\_Pos)                  }}
\DoxyCodeLine{3934 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM2            EXTI\_EMR1\_EM2\_Msk                             }}
\DoxyCodeLine{3935 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM3\_Pos        (3U)}}
\DoxyCodeLine{3936 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM3\_Msk        (0x1UL << EXTI\_EMR1\_EM3\_Pos)                  }}
\DoxyCodeLine{3937 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM3            EXTI\_EMR1\_EM3\_Msk                             }}
\DoxyCodeLine{3938 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM4\_Pos        (4U)}}
\DoxyCodeLine{3939 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM4\_Msk        (0x1UL << EXTI\_EMR1\_EM4\_Pos)                  }}
\DoxyCodeLine{3940 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM4            EXTI\_EMR1\_EM4\_Msk                             }}
\DoxyCodeLine{3941 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM5\_Pos        (5U)}}
\DoxyCodeLine{3942 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM5\_Msk        (0x1UL << EXTI\_EMR1\_EM5\_Pos)                  }}
\DoxyCodeLine{3943 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM5            EXTI\_EMR1\_EM5\_Msk                             }}
\DoxyCodeLine{3944 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM6\_Pos        (6U)}}
\DoxyCodeLine{3945 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM6\_Msk        (0x1UL << EXTI\_EMR1\_EM6\_Pos)                  }}
\DoxyCodeLine{3946 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM6            EXTI\_EMR1\_EM6\_Msk                             }}
\DoxyCodeLine{3947 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM7\_Pos        (7U)}}
\DoxyCodeLine{3948 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM7\_Msk        (0x1UL << EXTI\_EMR1\_EM7\_Pos)                  }}
\DoxyCodeLine{3949 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM7            EXTI\_EMR1\_EM7\_Msk                             }}
\DoxyCodeLine{3950 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM8\_Pos        (8U)}}
\DoxyCodeLine{3951 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM8\_Msk        (0x1UL << EXTI\_EMR1\_EM8\_Pos)                  }}
\DoxyCodeLine{3952 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM8            EXTI\_EMR1\_EM8\_Msk                             }}
\DoxyCodeLine{3953 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM9\_Pos        (9U)}}
\DoxyCodeLine{3954 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM9\_Msk        (0x1UL << EXTI\_EMR1\_EM9\_Pos)                  }}
\DoxyCodeLine{3955 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM9            EXTI\_EMR1\_EM9\_Msk                             }}
\DoxyCodeLine{3956 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM10\_Pos       (10U)}}
\DoxyCodeLine{3957 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM10\_Msk       (0x1UL << EXTI\_EMR1\_EM10\_Pos)                 }}
\DoxyCodeLine{3958 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM10           EXTI\_EMR1\_EM10\_Msk                            }}
\DoxyCodeLine{3959 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM11\_Pos       (11U)}}
\DoxyCodeLine{3960 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM11\_Msk       (0x1UL << EXTI\_EMR1\_EM11\_Pos)                 }}
\DoxyCodeLine{3961 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM11           EXTI\_EMR1\_EM11\_Msk                            }}
\DoxyCodeLine{3962 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM12\_Pos       (12U)}}
\DoxyCodeLine{3963 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM12\_Msk       (0x1UL << EXTI\_EMR1\_EM12\_Pos)                 }}
\DoxyCodeLine{3964 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM12           EXTI\_EMR1\_EM12\_Msk                            }}
\DoxyCodeLine{3965 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM13\_Pos       (13U)}}
\DoxyCodeLine{3966 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM13\_Msk       (0x1UL << EXTI\_EMR1\_EM13\_Pos)                 }}
\DoxyCodeLine{3967 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM13           EXTI\_EMR1\_EM13\_Msk                            }}
\DoxyCodeLine{3968 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM14\_Pos       (14U)}}
\DoxyCodeLine{3969 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM14\_Msk       (0x1UL << EXTI\_EMR1\_EM14\_Pos)                 }}
\DoxyCodeLine{3970 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM14           EXTI\_EMR1\_EM14\_Msk                            }}
\DoxyCodeLine{3971 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM15\_Pos       (15U)}}
\DoxyCodeLine{3972 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM15\_Msk       (0x1UL << EXTI\_EMR1\_EM15\_Pos)                 }}
\DoxyCodeLine{3973 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM15           EXTI\_EMR1\_EM15\_Msk                            }}
\DoxyCodeLine{3974 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM16\_Pos       (16U)}}
\DoxyCodeLine{3975 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM16\_Msk       (0x1UL << EXTI\_EMR1\_EM16\_Pos)                 }}
\DoxyCodeLine{3976 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM16           EXTI\_EMR1\_EM16\_Msk                            }}
\DoxyCodeLine{3977 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM17\_Pos       (17U)}}
\DoxyCodeLine{3978 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM17\_Msk       (0x1UL << EXTI\_EMR1\_EM17\_Pos)                 }}
\DoxyCodeLine{3979 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM17           EXTI\_EMR1\_EM17\_Msk                            }}
\DoxyCodeLine{3980 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM18\_Pos       (18U)}}
\DoxyCodeLine{3981 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM18\_Msk       (0x1UL << EXTI\_EMR1\_EM18\_Pos)                 }}
\DoxyCodeLine{3982 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM18           EXTI\_EMR1\_EM18\_Msk                            }}
\DoxyCodeLine{3983 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM19\_Pos       (19U)}}
\DoxyCodeLine{3984 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM19\_Msk       (0x1UL << EXTI\_EMR1\_EM19\_Pos)                 }}
\DoxyCodeLine{3985 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM19           EXTI\_EMR1\_EM19\_Msk                            }}
\DoxyCodeLine{3986 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM20\_Pos       (20U)}}
\DoxyCodeLine{3987 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM20\_Msk       (0x1UL << EXTI\_EMR1\_EM20\_Pos)                 }}
\DoxyCodeLine{3988 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM20           EXTI\_EMR1\_EM20\_Msk                            }}
\DoxyCodeLine{3989 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM21\_Pos       (21U)}}
\DoxyCodeLine{3990 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM21\_Msk       (0x1UL << EXTI\_EMR1\_EM21\_Pos)                 }}
\DoxyCodeLine{3991 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM21           EXTI\_EMR1\_EM21\_Msk                            }}
\DoxyCodeLine{3992 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM22\_Pos       (22U)}}
\DoxyCodeLine{3993 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM22\_Msk       (0x1UL << EXTI\_EMR1\_EM22\_Pos)                 }}
\DoxyCodeLine{3994 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM22           EXTI\_EMR1\_EM22\_Msk                            }}
\DoxyCodeLine{3995 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM23\_Pos       (23U)}}
\DoxyCodeLine{3996 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM23\_Msk       (0x1UL << EXTI\_EMR1\_EM23\_Pos)                 }}
\DoxyCodeLine{3997 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM23           EXTI\_EMR1\_EM23\_Msk                            }}
\DoxyCodeLine{3998 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM24\_Pos       (24U)}}
\DoxyCodeLine{3999 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM24\_Msk       (0x1UL << EXTI\_EMR1\_EM24\_Pos)                 }}
\DoxyCodeLine{4000 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM24           EXTI\_EMR1\_EM24\_Msk                            }}
\DoxyCodeLine{4001 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM25\_Pos       (25U)}}
\DoxyCodeLine{4002 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM25\_Msk       (0x1UL << EXTI\_EMR1\_EM25\_Pos)                 }}
\DoxyCodeLine{4003 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM25           EXTI\_EMR1\_EM25\_Msk                            }}
\DoxyCodeLine{4004 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM26\_Pos       (26U)}}
\DoxyCodeLine{4005 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM26\_Msk       (0x1UL << EXTI\_EMR1\_EM26\_Pos)                 }}
\DoxyCodeLine{4006 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM26           EXTI\_EMR1\_EM26\_Msk                            }}
\DoxyCodeLine{4007 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM27\_Pos       (27U)}}
\DoxyCodeLine{4008 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM27\_Msk       (0x1UL << EXTI\_EMR1\_EM27\_Pos)                 }}
\DoxyCodeLine{4009 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM27           EXTI\_EMR1\_EM27\_Msk                            }}
\DoxyCodeLine{4010 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM28\_Pos       (28U)}}
\DoxyCodeLine{4011 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM28\_Msk       (0x1UL << EXTI\_EMR1\_EM28\_Pos)                 }}
\DoxyCodeLine{4012 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM28           EXTI\_EMR1\_EM28\_Msk                            }}
\DoxyCodeLine{4013 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM29\_Pos       (29U)}}
\DoxyCodeLine{4014 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM29\_Msk       (0x1UL << EXTI\_EMR1\_EM29\_Pos)                 }}
\DoxyCodeLine{4015 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM29           EXTI\_EMR1\_EM29\_Msk                            }}
\DoxyCodeLine{4016 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM30\_Pos       (30U)}}
\DoxyCodeLine{4017 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM30\_Msk       (0x1UL << EXTI\_EMR1\_EM30\_Pos)                 }}
\DoxyCodeLine{4018 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM30           EXTI\_EMR1\_EM30\_Msk                            }}
\DoxyCodeLine{4019 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM31\_Pos       (31U)}}
\DoxyCodeLine{4020 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM31\_Msk       (0x1UL << EXTI\_EMR1\_EM31\_Pos)                 }}
\DoxyCodeLine{4021 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM31           EXTI\_EMR1\_EM31\_Msk                            }}
\DoxyCodeLine{4023 \textcolor{comment}{/******************  Bit definition for EXTI\_RTSR1 register  ******************/}}
\DoxyCodeLine{4024 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT0\_Pos       (0U)}}
\DoxyCodeLine{4025 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT0\_Msk       (0x1UL << EXTI\_RTSR1\_RT0\_Pos)                 }}
\DoxyCodeLine{4026 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT0           EXTI\_RTSR1\_RT0\_Msk                            }}
\DoxyCodeLine{4027 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT1\_Pos       (1U)}}
\DoxyCodeLine{4028 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT1\_Msk       (0x1UL << EXTI\_RTSR1\_RT1\_Pos)                 }}
\DoxyCodeLine{4029 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT1           EXTI\_RTSR1\_RT1\_Msk                            }}
\DoxyCodeLine{4030 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT2\_Pos       (2U)}}
\DoxyCodeLine{4031 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT2\_Msk       (0x1UL << EXTI\_RTSR1\_RT2\_Pos)                 }}
\DoxyCodeLine{4032 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT2           EXTI\_RTSR1\_RT2\_Msk                            }}
\DoxyCodeLine{4033 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT3\_Pos       (3U)}}
\DoxyCodeLine{4034 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT3\_Msk       (0x1UL << EXTI\_RTSR1\_RT3\_Pos)                 }}
\DoxyCodeLine{4035 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT3           EXTI\_RTSR1\_RT3\_Msk                            }}
\DoxyCodeLine{4036 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT4\_Pos       (4U)}}
\DoxyCodeLine{4037 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT4\_Msk       (0x1UL << EXTI\_RTSR1\_RT4\_Pos)                 }}
\DoxyCodeLine{4038 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT4           EXTI\_RTSR1\_RT4\_Msk                            }}
\DoxyCodeLine{4039 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT5\_Pos       (5U)}}
\DoxyCodeLine{4040 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT5\_Msk       (0x1UL << EXTI\_RTSR1\_RT5\_Pos)                 }}
\DoxyCodeLine{4041 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT5           EXTI\_RTSR1\_RT5\_Msk                            }}
\DoxyCodeLine{4042 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT6\_Pos       (6U)}}
\DoxyCodeLine{4043 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT6\_Msk       (0x1UL << EXTI\_RTSR1\_RT6\_Pos)                 }}
\DoxyCodeLine{4044 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT6           EXTI\_RTSR1\_RT6\_Msk                            }}
\DoxyCodeLine{4045 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT7\_Pos       (7U)}}
\DoxyCodeLine{4046 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT7\_Msk       (0x1UL << EXTI\_RTSR1\_RT7\_Pos)                 }}
\DoxyCodeLine{4047 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT7           EXTI\_RTSR1\_RT7\_Msk                            }}
\DoxyCodeLine{4048 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT8\_Pos       (8U)}}
\DoxyCodeLine{4049 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT8\_Msk       (0x1UL << EXTI\_RTSR1\_RT8\_Pos)                 }}
\DoxyCodeLine{4050 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT8           EXTI\_RTSR1\_RT8\_Msk                            }}
\DoxyCodeLine{4051 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT9\_Pos       (9U)}}
\DoxyCodeLine{4052 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT9\_Msk       (0x1UL << EXTI\_RTSR1\_RT9\_Pos)                 }}
\DoxyCodeLine{4053 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT9           EXTI\_RTSR1\_RT9\_Msk                            }}
\DoxyCodeLine{4054 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT10\_Pos      (10U)}}
\DoxyCodeLine{4055 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT10\_Msk      (0x1UL << EXTI\_RTSR1\_RT10\_Pos)                }}
\DoxyCodeLine{4056 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT10          EXTI\_RTSR1\_RT10\_Msk                           }}
\DoxyCodeLine{4057 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT11\_Pos      (11U)}}
\DoxyCodeLine{4058 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT11\_Msk      (0x1UL << EXTI\_RTSR1\_RT11\_Pos)                }}
\DoxyCodeLine{4059 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT11          EXTI\_RTSR1\_RT11\_Msk                           }}
\DoxyCodeLine{4060 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT12\_Pos      (12U)}}
\DoxyCodeLine{4061 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT12\_Msk      (0x1UL << EXTI\_RTSR1\_RT12\_Pos)                }}
\DoxyCodeLine{4062 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT12          EXTI\_RTSR1\_RT12\_Msk                           }}
\DoxyCodeLine{4063 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT13\_Pos      (13U)}}
\DoxyCodeLine{4064 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT13\_Msk      (0x1UL << EXTI\_RTSR1\_RT13\_Pos)                }}
\DoxyCodeLine{4065 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT13          EXTI\_RTSR1\_RT13\_Msk                           }}
\DoxyCodeLine{4066 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT14\_Pos      (14U)}}
\DoxyCodeLine{4067 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT14\_Msk      (0x1UL << EXTI\_RTSR1\_RT14\_Pos)                }}
\DoxyCodeLine{4068 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT14          EXTI\_RTSR1\_RT14\_Msk                           }}
\DoxyCodeLine{4069 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT15\_Pos      (15U)}}
\DoxyCodeLine{4070 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT15\_Msk      (0x1UL << EXTI\_RTSR1\_RT15\_Pos)                }}
\DoxyCodeLine{4071 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT15          EXTI\_RTSR1\_RT15\_Msk                           }}
\DoxyCodeLine{4072 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT16\_Pos      (16U)}}
\DoxyCodeLine{4073 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT16\_Msk      (0x1UL << EXTI\_RTSR1\_RT16\_Pos)                }}
\DoxyCodeLine{4074 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT16          EXTI\_RTSR1\_RT16\_Msk                           }}
\DoxyCodeLine{4075 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT17\_Pos      (17U)}}
\DoxyCodeLine{4076 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT17\_Msk      (0x1UL << EXTI\_RTSR1\_RT17\_Pos)                }}
\DoxyCodeLine{4077 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT17          EXTI\_RTSR1\_RT17\_Msk                           }}
\DoxyCodeLine{4078 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT19\_Pos      (19U)}}
\DoxyCodeLine{4079 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT19\_Msk      (0x1UL << EXTI\_RTSR1\_RT19\_Pos)                }}
\DoxyCodeLine{4080 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT19          EXTI\_RTSR1\_RT19\_Msk                           }}
\DoxyCodeLine{4081 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT20\_Pos      (20U)}}
\DoxyCodeLine{4082 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT20\_Msk      (0x1UL << EXTI\_RTSR1\_RT20\_Pos)                }}
\DoxyCodeLine{4083 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT20          EXTI\_RTSR1\_RT20\_Msk                           }}
\DoxyCodeLine{4084 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT21\_Pos      (21U)}}
\DoxyCodeLine{4085 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT21\_Msk      (0x1UL << EXTI\_RTSR1\_RT21\_Pos)                }}
\DoxyCodeLine{4086 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT21          EXTI\_RTSR1\_RT21\_Msk                           }}
\DoxyCodeLine{4087 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT22\_Pos      (22U)}}
\DoxyCodeLine{4088 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT22\_Msk      (0x1UL << EXTI\_RTSR1\_RT22\_Pos)                }}
\DoxyCodeLine{4089 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT22          EXTI\_RTSR1\_RT22\_Msk                           }}
\DoxyCodeLine{4090 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT29\_Pos      (29U)}}
\DoxyCodeLine{4091 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT29\_Msk      (0x1UL << EXTI\_RTSR1\_RT29\_Pos)                }}
\DoxyCodeLine{4092 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT29          EXTI\_RTSR1\_RT29\_Msk                           }}
\DoxyCodeLine{4093 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT30\_Pos      (30U)}}
\DoxyCodeLine{4094 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT30\_Msk      (0x1UL << EXTI\_RTSR1\_RT30\_Pos)                }}
\DoxyCodeLine{4095 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT30          EXTI\_RTSR1\_RT30\_Msk                           }}
\DoxyCodeLine{4096 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT31\_Pos      (31U)}}
\DoxyCodeLine{4097 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT31\_Msk      (0x1UL << EXTI\_RTSR1\_RT31\_Pos)                }}
\DoxyCodeLine{4098 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT31          EXTI\_RTSR1\_RT31\_Msk                           }}
\DoxyCodeLine{4100 \textcolor{comment}{/******************  Bit definition for EXTI\_FTSR1 register  ******************/}}
\DoxyCodeLine{4101 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT0\_Pos       (0U)}}
\DoxyCodeLine{4102 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT0\_Msk       (0x1UL << EXTI\_FTSR1\_FT0\_Pos)                 }}
\DoxyCodeLine{4103 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT0           EXTI\_FTSR1\_FT0\_Msk                            }}
\DoxyCodeLine{4104 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT1\_Pos       (1U)}}
\DoxyCodeLine{4105 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT1\_Msk       (0x1UL << EXTI\_FTSR1\_FT1\_Pos)                 }}
\DoxyCodeLine{4106 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT1           EXTI\_FTSR1\_FT1\_Msk                            }}
\DoxyCodeLine{4107 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT2\_Pos       (2U)}}
\DoxyCodeLine{4108 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT2\_Msk       (0x1UL << EXTI\_FTSR1\_FT2\_Pos)                 }}
\DoxyCodeLine{4109 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT2           EXTI\_FTSR1\_FT2\_Msk                            }}
\DoxyCodeLine{4110 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT3\_Pos       (3U)}}
\DoxyCodeLine{4111 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT3\_Msk       (0x1UL << EXTI\_FTSR1\_FT3\_Pos)                 }}
\DoxyCodeLine{4112 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT3           EXTI\_FTSR1\_FT3\_Msk                            }}
\DoxyCodeLine{4113 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT4\_Pos       (4U)}}
\DoxyCodeLine{4114 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT4\_Msk       (0x1UL << EXTI\_FTSR1\_FT4\_Pos)                 }}
\DoxyCodeLine{4115 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT4           EXTI\_FTSR1\_FT4\_Msk                            }}
\DoxyCodeLine{4116 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT5\_Pos       (5U)}}
\DoxyCodeLine{4117 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT5\_Msk       (0x1UL << EXTI\_FTSR1\_FT5\_Pos)                 }}
\DoxyCodeLine{4118 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT5           EXTI\_FTSR1\_FT5\_Msk                            }}
\DoxyCodeLine{4119 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT6\_Pos       (6U)}}
\DoxyCodeLine{4120 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT6\_Msk       (0x1UL << EXTI\_FTSR1\_FT6\_Pos)                 }}
\DoxyCodeLine{4121 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT6           EXTI\_FTSR1\_FT6\_Msk                            }}
\DoxyCodeLine{4122 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT7\_Pos       (7U)}}
\DoxyCodeLine{4123 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT7\_Msk       (0x1UL << EXTI\_FTSR1\_FT7\_Pos)                 }}
\DoxyCodeLine{4124 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT7           EXTI\_FTSR1\_FT7\_Msk                            }}
\DoxyCodeLine{4125 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT8\_Pos       (8U)}}
\DoxyCodeLine{4126 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT8\_Msk       (0x1UL << EXTI\_FTSR1\_FT8\_Pos)                 }}
\DoxyCodeLine{4127 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT8           EXTI\_FTSR1\_FT8\_Msk                            }}
\DoxyCodeLine{4128 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT9\_Pos       (9U)}}
\DoxyCodeLine{4129 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT9\_Msk       (0x1UL << EXTI\_FTSR1\_FT9\_Pos)                 }}
\DoxyCodeLine{4130 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT9           EXTI\_FTSR1\_FT9\_Msk                            }}
\DoxyCodeLine{4131 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT10\_Pos      (10U)}}
\DoxyCodeLine{4132 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT10\_Msk      (0x1UL << EXTI\_FTSR1\_FT10\_Pos)                }}
\DoxyCodeLine{4133 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT10          EXTI\_FTSR1\_FT10\_Msk                           }}
\DoxyCodeLine{4134 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT11\_Pos      (11U)}}
\DoxyCodeLine{4135 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT11\_Msk      (0x1UL << EXTI\_FTSR1\_FT11\_Pos)                }}
\DoxyCodeLine{4136 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT11          EXTI\_FTSR1\_FT11\_Msk                           }}
\DoxyCodeLine{4137 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT12\_Pos      (12U)}}
\DoxyCodeLine{4138 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT12\_Msk      (0x1UL << EXTI\_FTSR1\_FT12\_Pos)                }}
\DoxyCodeLine{4139 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT12          EXTI\_FTSR1\_FT12\_Msk                           }}
\DoxyCodeLine{4140 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT13\_Pos      (13U)}}
\DoxyCodeLine{4141 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT13\_Msk      (0x1UL << EXTI\_FTSR1\_FT13\_Pos)                }}
\DoxyCodeLine{4142 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT13          EXTI\_FTSR1\_FT13\_Msk                           }}
\DoxyCodeLine{4143 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT14\_Pos      (14U)}}
\DoxyCodeLine{4144 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT14\_Msk      (0x1UL << EXTI\_FTSR1\_FT14\_Pos)                }}
\DoxyCodeLine{4145 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT14          EXTI\_FTSR1\_FT14\_Msk                           }}
\DoxyCodeLine{4146 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT15\_Pos      (15U)}}
\DoxyCodeLine{4147 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT15\_Msk      (0x1UL << EXTI\_FTSR1\_FT15\_Pos)                }}
\DoxyCodeLine{4148 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT15          EXTI\_FTSR1\_FT15\_Msk                           }}
\DoxyCodeLine{4149 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT16\_Pos      (16U)}}
\DoxyCodeLine{4150 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT16\_Msk      (0x1UL << EXTI\_FTSR1\_FT16\_Pos)                }}
\DoxyCodeLine{4151 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT16          EXTI\_FTSR1\_FT16\_Msk                           }}
\DoxyCodeLine{4152 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT17\_Pos      (17U)}}
\DoxyCodeLine{4153 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT17\_Msk      (0x1UL << EXTI\_FTSR1\_FT17\_Pos)                }}
\DoxyCodeLine{4154 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT17          EXTI\_FTSR1\_FT17\_Msk                           }}
\DoxyCodeLine{4155 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT19\_Pos      (19U)}}
\DoxyCodeLine{4156 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT19\_Msk      (0x1UL << EXTI\_FTSR1\_FT19\_Pos)                }}
\DoxyCodeLine{4157 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT19          EXTI\_FTSR1\_FT19\_Msk                           }}
\DoxyCodeLine{4158 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT20\_Pos      (20U)}}
\DoxyCodeLine{4159 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT20\_Msk      (0x1UL << EXTI\_FTSR1\_FT20\_Pos)                }}
\DoxyCodeLine{4160 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT20          EXTI\_FTSR1\_FT20\_Msk                           }}
\DoxyCodeLine{4161 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT21\_Pos      (21U)}}
\DoxyCodeLine{4162 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT21\_Msk      (0x1UL << EXTI\_FTSR1\_FT21\_Pos)                }}
\DoxyCodeLine{4163 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT21          EXTI\_FTSR1\_FT21\_Msk                           }}
\DoxyCodeLine{4164 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT22\_Pos      (22U)}}
\DoxyCodeLine{4165 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT22\_Msk      (0x1UL << EXTI\_FTSR1\_FT22\_Pos)                }}
\DoxyCodeLine{4166 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT22          EXTI\_FTSR1\_FT22\_Msk                           }}
\DoxyCodeLine{4167 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT29\_Pos      (29U)}}
\DoxyCodeLine{4168 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT29\_Msk      (0x1UL << EXTI\_FTSR1\_FT29\_Pos)                }}
\DoxyCodeLine{4169 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT29          EXTI\_FTSR1\_FT29\_Msk                           }}
\DoxyCodeLine{4170 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT30\_Pos      (30U)}}
\DoxyCodeLine{4171 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT30\_Msk      (0x1UL << EXTI\_FTSR1\_FT30\_Pos)                }}
\DoxyCodeLine{4172 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT30          EXTI\_FTSR1\_FT30\_Msk                           }}
\DoxyCodeLine{4173 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT31\_Pos      (31U)}}
\DoxyCodeLine{4174 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT31\_Msk      (0x1UL << EXTI\_FTSR1\_FT31\_Pos)                }}
\DoxyCodeLine{4175 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT31          EXTI\_FTSR1\_FT31\_Msk                           }}
\DoxyCodeLine{4177 \textcolor{comment}{/******************  Bit definition for EXTI\_SWIER1 register  *****************/}}
\DoxyCodeLine{4178 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI0\_Pos     (0U)}}
\DoxyCodeLine{4179 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI0\_Msk     (0x1UL << EXTI\_SWIER1\_SWI0\_Pos)               }}
\DoxyCodeLine{4180 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI0         EXTI\_SWIER1\_SWI0\_Msk                          }}
\DoxyCodeLine{4181 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI1\_Pos     (1U)}}
\DoxyCodeLine{4182 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI1\_Msk     (0x1UL << EXTI\_SWIER1\_SWI1\_Pos)               }}
\DoxyCodeLine{4183 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI1         EXTI\_SWIER1\_SWI1\_Msk                          }}
\DoxyCodeLine{4184 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI2\_Pos     (2U)}}
\DoxyCodeLine{4185 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI2\_Msk     (0x1UL << EXTI\_SWIER1\_SWI2\_Pos)               }}
\DoxyCodeLine{4186 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI2         EXTI\_SWIER1\_SWI2\_Msk                          }}
\DoxyCodeLine{4187 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI3\_Pos     (3U)}}
\DoxyCodeLine{4188 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI3\_Msk     (0x1UL << EXTI\_SWIER1\_SWI3\_Pos)               }}
\DoxyCodeLine{4189 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI3         EXTI\_SWIER1\_SWI3\_Msk                          }}
\DoxyCodeLine{4190 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI4\_Pos     (4U)}}
\DoxyCodeLine{4191 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI4\_Msk     (0x1UL << EXTI\_SWIER1\_SWI4\_Pos)               }}
\DoxyCodeLine{4192 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI4         EXTI\_SWIER1\_SWI4\_Msk                          }}
\DoxyCodeLine{4193 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI5\_Pos     (5U)}}
\DoxyCodeLine{4194 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI5\_Msk     (0x1UL << EXTI\_SWIER1\_SWI5\_Pos)               }}
\DoxyCodeLine{4195 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI5         EXTI\_SWIER1\_SWI5\_Msk                          }}
\DoxyCodeLine{4196 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI6\_Pos     (6U)}}
\DoxyCodeLine{4197 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI6\_Msk     (0x1UL << EXTI\_SWIER1\_SWI6\_Pos)               }}
\DoxyCodeLine{4198 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI6         EXTI\_SWIER1\_SWI6\_Msk                          }}
\DoxyCodeLine{4199 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI7\_Pos     (7U)}}
\DoxyCodeLine{4200 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI7\_Msk     (0x1UL << EXTI\_SWIER1\_SWI7\_Pos)               }}
\DoxyCodeLine{4201 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI7         EXTI\_SWIER1\_SWI7\_Msk                          }}
\DoxyCodeLine{4202 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI8\_Pos     (8U)}}
\DoxyCodeLine{4203 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI8\_Msk     (0x1UL << EXTI\_SWIER1\_SWI8\_Pos)               }}
\DoxyCodeLine{4204 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI8         EXTI\_SWIER1\_SWI8\_Msk                          }}
\DoxyCodeLine{4205 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI9\_Pos     (9U)}}
\DoxyCodeLine{4206 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI9\_Msk     (0x1UL << EXTI\_SWIER1\_SWI9\_Pos)               }}
\DoxyCodeLine{4207 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI9         EXTI\_SWIER1\_SWI9\_Msk                          }}
\DoxyCodeLine{4208 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI10\_Pos    (10U)}}
\DoxyCodeLine{4209 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI10\_Msk    (0x1UL << EXTI\_SWIER1\_SWI10\_Pos)              }}
\DoxyCodeLine{4210 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI10        EXTI\_SWIER1\_SWI10\_Msk                         }}
\DoxyCodeLine{4211 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI11\_Pos    (11U)}}
\DoxyCodeLine{4212 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI11\_Msk    (0x1UL << EXTI\_SWIER1\_SWI11\_Pos)              }}
\DoxyCodeLine{4213 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI11        EXTI\_SWIER1\_SWI11\_Msk                         }}
\DoxyCodeLine{4214 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI12\_Pos    (12U)}}
\DoxyCodeLine{4215 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI12\_Msk    (0x1UL << EXTI\_SWIER1\_SWI12\_Pos)              }}
\DoxyCodeLine{4216 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI12        EXTI\_SWIER1\_SWI12\_Msk                         }}
\DoxyCodeLine{4217 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI13\_Pos    (13U)}}
\DoxyCodeLine{4218 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI13\_Msk    (0x1UL << EXTI\_SWIER1\_SWI13\_Pos)              }}
\DoxyCodeLine{4219 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI13        EXTI\_SWIER1\_SWI13\_Msk                         }}
\DoxyCodeLine{4220 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI14\_Pos    (14U)}}
\DoxyCodeLine{4221 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI14\_Msk    (0x1UL << EXTI\_SWIER1\_SWI14\_Pos)              }}
\DoxyCodeLine{4222 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI14        EXTI\_SWIER1\_SWI14\_Msk                         }}
\DoxyCodeLine{4223 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI15\_Pos    (15U)}}
\DoxyCodeLine{4224 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI15\_Msk    (0x1UL << EXTI\_SWIER1\_SWI15\_Pos)              }}
\DoxyCodeLine{4225 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI15        EXTI\_SWIER1\_SWI15\_Msk                         }}
\DoxyCodeLine{4226 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI16\_Pos    (16U)}}
\DoxyCodeLine{4227 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI16\_Msk    (0x1UL << EXTI\_SWIER1\_SWI16\_Pos)              }}
\DoxyCodeLine{4228 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI16        EXTI\_SWIER1\_SWI16\_Msk                         }}
\DoxyCodeLine{4229 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI17\_Pos    (17U)}}
\DoxyCodeLine{4230 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI17\_Msk    (0x1UL << EXTI\_SWIER1\_SWI17\_Pos)              }}
\DoxyCodeLine{4231 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI17        EXTI\_SWIER1\_SWI17\_Msk                         }}
\DoxyCodeLine{4232 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI19\_Pos    (19U)}}
\DoxyCodeLine{4233 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI19\_Msk    (0x1UL << EXTI\_SWIER1\_SWI19\_Pos)              }}
\DoxyCodeLine{4234 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI19        EXTI\_SWIER1\_SWI19\_Msk                         }}
\DoxyCodeLine{4235 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI20\_Pos    (20U)}}
\DoxyCodeLine{4236 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI20\_Msk    (0x1UL << EXTI\_SWIER1\_SWI20\_Pos)              }}
\DoxyCodeLine{4237 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI20        EXTI\_SWIER1\_SWI20\_Msk                         }}
\DoxyCodeLine{4238 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI21\_Pos    (21U)}}
\DoxyCodeLine{4239 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI21\_Msk    (0x1UL << EXTI\_SWIER1\_SWI21\_Pos)              }}
\DoxyCodeLine{4240 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI21        EXTI\_SWIER1\_SWI21\_Msk                         }}
\DoxyCodeLine{4241 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI22\_Pos    (22U)}}
\DoxyCodeLine{4242 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI22\_Msk    (0x1UL << EXTI\_SWIER1\_SWI22\_Pos)              }}
\DoxyCodeLine{4243 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI22        EXTI\_SWIER1\_SWI22\_Msk                         }}
\DoxyCodeLine{4244 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI29\_Pos    (29U)}}
\DoxyCodeLine{4245 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI29\_Msk    (0x1UL << EXTI\_SWIER1\_SWI29\_Pos)              }}
\DoxyCodeLine{4246 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI29        EXTI\_SWIER1\_SWI29\_Msk                         }}
\DoxyCodeLine{4247 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI30\_Pos    (30U)}}
\DoxyCodeLine{4248 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI30\_Msk    (0x1UL << EXTI\_SWIER1\_SWI30\_Pos)              }}
\DoxyCodeLine{4249 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI30        EXTI\_SWIER1\_SWI30\_Msk                         }}
\DoxyCodeLine{4250 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI31\_Pos    (31U)}}
\DoxyCodeLine{4251 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI31\_Msk    (0x1UL << EXTI\_SWIER1\_SWI31\_Pos)              }}
\DoxyCodeLine{4252 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI31        EXTI\_SWIER1\_SWI31\_Msk                         }}
\DoxyCodeLine{4254 \textcolor{comment}{/*******************  Bit definition for EXTI\_PR1 register  *******************/}}
\DoxyCodeLine{4255 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF0\_Pos        (0U)}}
\DoxyCodeLine{4256 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF0\_Msk        (0x1UL << EXTI\_PR1\_PIF0\_Pos)                  }}
\DoxyCodeLine{4257 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF0            EXTI\_PR1\_PIF0\_Msk                             }}
\DoxyCodeLine{4258 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF1\_Pos        (1U)}}
\DoxyCodeLine{4259 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF1\_Msk        (0x1UL << EXTI\_PR1\_PIF1\_Pos)                  }}
\DoxyCodeLine{4260 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF1            EXTI\_PR1\_PIF1\_Msk                             }}
\DoxyCodeLine{4261 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF2\_Pos        (2U)}}
\DoxyCodeLine{4262 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF2\_Msk        (0x1UL << EXTI\_PR1\_PIF2\_Pos)                  }}
\DoxyCodeLine{4263 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF2            EXTI\_PR1\_PIF2\_Msk                             }}
\DoxyCodeLine{4264 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF3\_Pos        (3U)}}
\DoxyCodeLine{4265 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF3\_Msk        (0x1UL << EXTI\_PR1\_PIF3\_Pos)                  }}
\DoxyCodeLine{4266 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF3            EXTI\_PR1\_PIF3\_Msk                             }}
\DoxyCodeLine{4267 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF4\_Pos        (4U)}}
\DoxyCodeLine{4268 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF4\_Msk        (0x1UL << EXTI\_PR1\_PIF4\_Pos)                  }}
\DoxyCodeLine{4269 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF4            EXTI\_PR1\_PIF4\_Msk                             }}
\DoxyCodeLine{4270 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF5\_Pos        (5U)}}
\DoxyCodeLine{4271 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF5\_Msk        (0x1UL << EXTI\_PR1\_PIF5\_Pos)                  }}
\DoxyCodeLine{4272 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF5            EXTI\_PR1\_PIF5\_Msk                             }}
\DoxyCodeLine{4273 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF6\_Pos        (6U)}}
\DoxyCodeLine{4274 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF6\_Msk        (0x1UL << EXTI\_PR1\_PIF6\_Pos)                  }}
\DoxyCodeLine{4275 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF6            EXTI\_PR1\_PIF6\_Msk                             }}
\DoxyCodeLine{4276 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF7\_Pos        (7U)}}
\DoxyCodeLine{4277 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF7\_Msk        (0x1UL << EXTI\_PR1\_PIF7\_Pos)                  }}
\DoxyCodeLine{4278 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF7            EXTI\_PR1\_PIF7\_Msk                             }}
\DoxyCodeLine{4279 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF8\_Pos        (8U)}}
\DoxyCodeLine{4280 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF8\_Msk        (0x1UL << EXTI\_PR1\_PIF8\_Pos)                  }}
\DoxyCodeLine{4281 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF8            EXTI\_PR1\_PIF8\_Msk                             }}
\DoxyCodeLine{4282 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF9\_Pos        (9U)}}
\DoxyCodeLine{4283 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF9\_Msk        (0x1UL << EXTI\_PR1\_PIF9\_Pos)                  }}
\DoxyCodeLine{4284 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF9            EXTI\_PR1\_PIF9\_Msk                             }}
\DoxyCodeLine{4285 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF10\_Pos       (10U)}}
\DoxyCodeLine{4286 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF10\_Msk       (0x1UL << EXTI\_PR1\_PIF10\_Pos)                 }}
\DoxyCodeLine{4287 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF10           EXTI\_PR1\_PIF10\_Msk                            }}
\DoxyCodeLine{4288 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF11\_Pos       (11U)}}
\DoxyCodeLine{4289 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF11\_Msk       (0x1UL << EXTI\_PR1\_PIF11\_Pos)                 }}
\DoxyCodeLine{4290 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF11           EXTI\_PR1\_PIF11\_Msk                            }}
\DoxyCodeLine{4291 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF12\_Pos       (12U)}}
\DoxyCodeLine{4292 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF12\_Msk       (0x1UL << EXTI\_PR1\_PIF12\_Pos)                 }}
\DoxyCodeLine{4293 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF12           EXTI\_PR1\_PIF12\_Msk                            }}
\DoxyCodeLine{4294 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF13\_Pos       (13U)}}
\DoxyCodeLine{4295 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF13\_Msk       (0x1UL << EXTI\_PR1\_PIF13\_Pos)                 }}
\DoxyCodeLine{4296 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF13           EXTI\_PR1\_PIF13\_Msk                            }}
\DoxyCodeLine{4297 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF14\_Pos       (14U)}}
\DoxyCodeLine{4298 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF14\_Msk       (0x1UL << EXTI\_PR1\_PIF14\_Pos)                 }}
\DoxyCodeLine{4299 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF14           EXTI\_PR1\_PIF14\_Msk                            }}
\DoxyCodeLine{4300 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF15\_Pos       (15U)}}
\DoxyCodeLine{4301 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF15\_Msk       (0x1UL << EXTI\_PR1\_PIF15\_Pos)                 }}
\DoxyCodeLine{4302 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF15           EXTI\_PR1\_PIF15\_Msk                            }}
\DoxyCodeLine{4303 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF16\_Pos       (16U)}}
\DoxyCodeLine{4304 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF16\_Msk       (0x1UL << EXTI\_PR1\_PIF16\_Pos)                 }}
\DoxyCodeLine{4305 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF16           EXTI\_PR1\_PIF16\_Msk                            }}
\DoxyCodeLine{4306 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF17\_Pos       (17U)}}
\DoxyCodeLine{4307 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF17\_Msk       (0x1UL << EXTI\_PR1\_PIF17\_Pos)                 }}
\DoxyCodeLine{4308 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF17           EXTI\_PR1\_PIF17\_Msk                            }}
\DoxyCodeLine{4309 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF19\_Pos       (19U)}}
\DoxyCodeLine{4310 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF19\_Msk       (0x1UL << EXTI\_PR1\_PIF19\_Pos)                 }}
\DoxyCodeLine{4311 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF19           EXTI\_PR1\_PIF19\_Msk                            }}
\DoxyCodeLine{4312 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF20\_Pos       (20U)}}
\DoxyCodeLine{4313 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF20\_Msk       (0x1UL << EXTI\_PR1\_PIF20\_Pos)                 }}
\DoxyCodeLine{4314 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF20           EXTI\_PR1\_PIF20\_Msk                            }}
\DoxyCodeLine{4315 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF21\_Pos       (21U)}}
\DoxyCodeLine{4316 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF21\_Msk       (0x1UL << EXTI\_PR1\_PIF21\_Pos)                 }}
\DoxyCodeLine{4317 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF21           EXTI\_PR1\_PIF21\_Msk                            }}
\DoxyCodeLine{4318 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF22\_Pos       (22U)}}
\DoxyCodeLine{4319 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF22\_Msk       (0x1UL << EXTI\_PR1\_PIF22\_Pos)                 }}
\DoxyCodeLine{4320 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF22           EXTI\_PR1\_PIF22\_Msk                            }}
\DoxyCodeLine{4321 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF29\_Pos       (29U)}}
\DoxyCodeLine{4322 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF29\_Msk       (0x1UL << EXTI\_PR1\_PIF29\_Pos)                 }}
\DoxyCodeLine{4323 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF29           EXTI\_PR1\_PIF29\_Msk                            }}
\DoxyCodeLine{4324 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF30\_Pos       (30U)}}
\DoxyCodeLine{4325 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF30\_Msk       (0x1UL << EXTI\_PR1\_PIF30\_Pos)                 }}
\DoxyCodeLine{4326 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF30           EXTI\_PR1\_PIF30\_Msk                            }}
\DoxyCodeLine{4327 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF31\_Pos       (31U)}}
\DoxyCodeLine{4328 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF31\_Msk       (0x1UL << EXTI\_PR1\_PIF31\_Pos)                 }}
\DoxyCodeLine{4329 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF31           EXTI\_PR1\_PIF31\_Msk                            }}
\DoxyCodeLine{4331 \textcolor{comment}{/*******************  Bit definition for EXTI\_IMR2 register  ******************/}}
\DoxyCodeLine{4332 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM32\_Pos       (0U)}}
\DoxyCodeLine{4333 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM32\_Msk       (0x1UL << EXTI\_IMR2\_IM32\_Pos)                 }}
\DoxyCodeLine{4334 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM32           EXTI\_IMR2\_IM32\_Msk                            }}
\DoxyCodeLine{4335 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM33\_Pos       (1U)}}
\DoxyCodeLine{4336 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM33\_Msk       (0x1UL << EXTI\_IMR2\_IM33\_Pos)                 }}
\DoxyCodeLine{4337 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM33           EXTI\_IMR2\_IM33\_Msk                            }}
\DoxyCodeLine{4338 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM34\_Pos       (2U)}}
\DoxyCodeLine{4339 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM34\_Msk       (0x1UL << EXTI\_IMR2\_IM34\_Pos)                 }}
\DoxyCodeLine{4340 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM34           EXTI\_IMR2\_IM34\_Msk                            }}
\DoxyCodeLine{4341 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM35\_Pos       (3U)}}
\DoxyCodeLine{4342 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM35\_Msk       (0x1UL << EXTI\_IMR2\_IM35\_Pos)                 }}
\DoxyCodeLine{4343 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM35           EXTI\_IMR2\_IM35\_Msk                            }}
\DoxyCodeLine{4344 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM36\_Pos       (4U)}}
\DoxyCodeLine{4345 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM36\_Msk       (0x1UL << EXTI\_IMR2\_IM36\_Pos)                 }}
\DoxyCodeLine{4346 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM36           EXTI\_IMR2\_IM36\_Msk                            }}
\DoxyCodeLine{4347 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM37\_Pos       (5U)}}
\DoxyCodeLine{4348 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM37\_Msk       (0x1UL << EXTI\_IMR2\_IM37\_Pos)                 }}
\DoxyCodeLine{4349 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM37           EXTI\_IMR2\_IM37\_Msk                            }}
\DoxyCodeLine{4350 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM38\_Pos       (6U)}}
\DoxyCodeLine{4351 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM38\_Msk       (0x1UL << EXTI\_IMR2\_IM38\_Pos)                 }}
\DoxyCodeLine{4352 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM38           EXTI\_IMR2\_IM38\_Msk                            }}
\DoxyCodeLine{4353 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM39\_Pos       (7U)}}
\DoxyCodeLine{4354 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM39\_Msk       (0x1UL << EXTI\_IMR2\_IM39\_Pos)                 }}
\DoxyCodeLine{4355 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM39           EXTI\_IMR2\_IM39\_Msk                            }}
\DoxyCodeLine{4356 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM40\_Pos       (8U)}}
\DoxyCodeLine{4357 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM40\_Msk       (0x1UL << EXTI\_IMR2\_IM40\_Pos)                 }}
\DoxyCodeLine{4358 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM40           EXTI\_IMR2\_IM40\_Msk                            }}
\DoxyCodeLine{4359 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM41\_Pos       (9U)}}
\DoxyCodeLine{4360 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM41\_Msk       (0x1UL << EXTI\_IMR2\_IM41\_Pos)                 }}
\DoxyCodeLine{4361 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM41           EXTI\_IMR2\_IM41\_Msk                            }}
\DoxyCodeLine{4362 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM42\_Pos       (10U)}}
\DoxyCodeLine{4363 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM42\_Msk       (0x1UL << EXTI\_IMR2\_IM42\_Pos)                 }}
\DoxyCodeLine{4364 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM42           EXTI\_IMR2\_IM42\_Msk                            }}
\DoxyCodeLine{4365 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM\_Pos         (0U)}}
\DoxyCodeLine{4366 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM\_Msk         (0x7FFUL << EXTI\_IMR2\_IM\_Pos)                 }}
\DoxyCodeLine{4367 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM             EXTI\_IMR2\_IM\_Msk                              }}
\DoxyCodeLine{4369 \textcolor{comment}{/*******************  Bit definition for EXTI\_EMR2 register  ******************/}}
\DoxyCodeLine{4370 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM32\_Pos       (0U)}}
\DoxyCodeLine{4371 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM32\_Msk       (0x1UL << EXTI\_EMR2\_EM32\_Pos)                 }}
\DoxyCodeLine{4372 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM32           EXTI\_EMR2\_EM32\_Msk                            }}
\DoxyCodeLine{4373 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM33\_Pos       (1U)}}
\DoxyCodeLine{4374 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM33\_Msk       (0x1UL << EXTI\_EMR2\_EM33\_Pos)                 }}
\DoxyCodeLine{4375 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM33           EXTI\_EMR2\_EM33\_Msk                            }}
\DoxyCodeLine{4376 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM34\_Pos       (2U)}}
\DoxyCodeLine{4377 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM34\_Msk       (0x1UL << EXTI\_EMR2\_EM34\_Pos)                 }}
\DoxyCodeLine{4378 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM34           EXTI\_EMR2\_EM34\_Msk                            }}
\DoxyCodeLine{4379 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM35\_Pos       (3U)}}
\DoxyCodeLine{4380 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM35\_Msk       (0x1UL << EXTI\_EMR2\_EM35\_Pos)                 }}
\DoxyCodeLine{4381 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM35           EXTI\_EMR2\_EM35\_Msk                            }}
\DoxyCodeLine{4382 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM36\_Pos       (4U)}}
\DoxyCodeLine{4383 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM36\_Msk       (0x1UL << EXTI\_EMR2\_EM36\_Pos)                 }}
\DoxyCodeLine{4384 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM36           EXTI\_EMR2\_EM36\_Msk                            }}
\DoxyCodeLine{4385 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM37\_Pos       (5U)}}
\DoxyCodeLine{4386 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM37\_Msk       (0x1UL << EXTI\_EMR2\_EM37\_Pos)                 }}
\DoxyCodeLine{4387 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM37           EXTI\_EMR2\_EM37\_Msk                            }}
\DoxyCodeLine{4388 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM38\_Pos       (6U)}}
\DoxyCodeLine{4389 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM38\_Msk       (0x1UL << EXTI\_EMR2\_EM38\_Pos)                 }}
\DoxyCodeLine{4390 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM38           EXTI\_EMR2\_EM38\_Msk                            }}
\DoxyCodeLine{4391 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM39\_Pos       (7U)}}
\DoxyCodeLine{4392 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM39\_Msk       (0x1UL << EXTI\_EMR2\_EM39\_Pos)                 }}
\DoxyCodeLine{4393 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM39           EXTI\_EMR2\_EM39\_Msk                            }}
\DoxyCodeLine{4394 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM40\_Pos       (8U)}}
\DoxyCodeLine{4395 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM40\_Msk       (0x1UL << EXTI\_EMR2\_EM40\_Pos)                 }}
\DoxyCodeLine{4396 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM40           EXTI\_EMR2\_EM40\_Msk                            }}
\DoxyCodeLine{4397 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM41\_Pos       (9U)}}
\DoxyCodeLine{4398 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM41\_Msk       (0x1UL << EXTI\_EMR2\_EM41\_Pos)                 }}
\DoxyCodeLine{4399 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM41           EXTI\_EMR2\_EM41\_Msk                            }}
\DoxyCodeLine{4400 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM42\_Pos       (10U)}}
\DoxyCodeLine{4401 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM42\_Msk       (0x1UL << EXTI\_EMR2\_EM42\_Pos)                 }}
\DoxyCodeLine{4402 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM42           EXTI\_EMR2\_EM42\_Msk                            }}
\DoxyCodeLine{4403 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM\_Pos         (0U)}}
\DoxyCodeLine{4404 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM\_Msk         (0x7FFUL << EXTI\_EMR2\_EM\_Pos)                 }}
\DoxyCodeLine{4405 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM             EXTI\_EMR2\_EM\_Msk                              }}
\DoxyCodeLine{4407 \textcolor{comment}{/******************  Bit definition for EXTI\_RTSR2 register  ******************/}}
\DoxyCodeLine{4408 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT32\_Pos      (0U)}}
\DoxyCodeLine{4409 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT32\_Msk      (0x1UL << EXTI\_RTSR2\_RT32\_Pos)                }}
\DoxyCodeLine{4410 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT32          EXTI\_RTSR2\_RT32\_Msk                           }}
\DoxyCodeLine{4411 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT33\_Pos      (1U)}}
\DoxyCodeLine{4412 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT33\_Msk      (0x1UL << EXTI\_RTSR2\_RT33\_Pos)                }}
\DoxyCodeLine{4413 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT33          EXTI\_RTSR2\_RT33\_Msk                           }}
\DoxyCodeLine{4414 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT38\_Pos      (6U)}}
\DoxyCodeLine{4415 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT38\_Msk      (0x1UL << EXTI\_RTSR2\_RT38\_Pos)                }}
\DoxyCodeLine{4416 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT38          EXTI\_RTSR2\_RT38\_Msk                           }}
\DoxyCodeLine{4417 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT39\_Pos      (7U)}}
\DoxyCodeLine{4418 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT39\_Msk      (0x1UL << EXTI\_RTSR2\_RT39\_Pos)                }}
\DoxyCodeLine{4419 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT39          EXTI\_RTSR2\_RT39\_Msk                           }}
\DoxyCodeLine{4420 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT40\_Pos      (8U)}}
\DoxyCodeLine{4421 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT40\_Msk      (0x1UL << EXTI\_RTSR2\_RT40\_Pos)                }}
\DoxyCodeLine{4422 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT40          EXTI\_RTSR2\_RT40\_Msk                           }}
\DoxyCodeLine{4423 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT41\_Pos      (9U)}}
\DoxyCodeLine{4424 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT41\_Msk      (0x1UL << EXTI\_RTSR2\_RT41\_Pos)                }}
\DoxyCodeLine{4425 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT41          EXTI\_RTSR2\_RT41\_Msk                           }}
\DoxyCodeLine{4427 \textcolor{comment}{/******************  Bit definition for EXTI\_FTSR2 register  ******************/}}
\DoxyCodeLine{4428 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT32\_Pos      (0U)}}
\DoxyCodeLine{4429 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT32\_Msk      (0x1UL << EXTI\_FTSR2\_FT32\_Pos)                }}
\DoxyCodeLine{4430 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT32          EXTI\_FTSR2\_FT32\_Msk                           }}
\DoxyCodeLine{4431 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT33\_Pos      (1U)}}
\DoxyCodeLine{4432 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT33\_Msk      (0x1UL << EXTI\_FTSR2\_FT33\_Pos)                }}
\DoxyCodeLine{4433 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT33          EXTI\_FTSR2\_FT33\_Msk                           }}
\DoxyCodeLine{4434 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT38\_Pos      (6U)}}
\DoxyCodeLine{4435 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT38\_Msk      (0x1UL << EXTI\_FTSR2\_FT38\_Pos)                }}
\DoxyCodeLine{4436 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT38          EXTI\_FTSR2\_FT38\_Msk                           }}
\DoxyCodeLine{4437 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT39\_Pos      (7U)}}
\DoxyCodeLine{4438 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT39\_Msk      (0x1UL << EXTI\_FTSR2\_FT39\_Pos)                }}
\DoxyCodeLine{4439 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT39          EXTI\_FTSR2\_FT39\_Msk                           }}
\DoxyCodeLine{4440 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT40\_Pos      (8U)}}
\DoxyCodeLine{4441 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT40\_Msk      (0x1UL << EXTI\_FTSR2\_FT40\_Pos)                }}
\DoxyCodeLine{4442 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT40          EXTI\_FTSR2\_FT40\_Msk                           }}
\DoxyCodeLine{4443 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT41\_Pos      (9U)}}
\DoxyCodeLine{4444 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT41\_Msk      (0x1UL << EXTI\_FTSR2\_FT41\_Pos)                }}
\DoxyCodeLine{4445 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT41          EXTI\_FTSR2\_FT41\_Msk                           }}
\DoxyCodeLine{4447 \textcolor{comment}{/******************  Bit definition for EXTI\_SWIER2 register  *****************/}}
\DoxyCodeLine{4448 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI32\_Pos    (0U)}}
\DoxyCodeLine{4449 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI32\_Msk    (0x1UL << EXTI\_SWIER2\_SWI32\_Pos)              }}
\DoxyCodeLine{4450 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI32        EXTI\_SWIER2\_SWI32\_Msk                         }}
\DoxyCodeLine{4451 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI33\_Pos    (1U)}}
\DoxyCodeLine{4452 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI33\_Msk    (0x1UL << EXTI\_SWIER2\_SWI33\_Pos)              }}
\DoxyCodeLine{4453 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI33        EXTI\_SWIER2\_SWI33\_Msk                         }}
\DoxyCodeLine{4454 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI38\_Pos    (6U)}}
\DoxyCodeLine{4455 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI38\_Msk    (0x1UL << EXTI\_SWIER2\_SWI38\_Pos)              }}
\DoxyCodeLine{4456 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI38        EXTI\_SWIER2\_SWI38\_Msk                         }}
\DoxyCodeLine{4457 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI39\_Pos    (7U)}}
\DoxyCodeLine{4458 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI39\_Msk    (0x1UL << EXTI\_SWIER2\_SWI39\_Pos)              }}
\DoxyCodeLine{4459 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI39        EXTI\_SWIER2\_SWI39\_Msk                         }}
\DoxyCodeLine{4460 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI40\_Pos    (8U)}}
\DoxyCodeLine{4461 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI40\_Msk    (0x1UL << EXTI\_SWIER2\_SWI40\_Pos)              }}
\DoxyCodeLine{4462 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI40        EXTI\_SWIER2\_SWI40\_Msk                         }}
\DoxyCodeLine{4463 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI41\_Pos    (9U)}}
\DoxyCodeLine{4464 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI41\_Msk    (0x1UL << EXTI\_SWIER2\_SWI41\_Pos)              }}
\DoxyCodeLine{4465 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI41        EXTI\_SWIER2\_SWI41\_Msk                         }}
\DoxyCodeLine{4467 \textcolor{comment}{/*******************  Bit definition for EXTI\_PR2 register  *******************/}}
\DoxyCodeLine{4468 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF32\_Pos       (0U)}}
\DoxyCodeLine{4469 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF32\_Msk       (0x1UL << EXTI\_PR2\_PIF32\_Pos)                 }}
\DoxyCodeLine{4470 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF32           EXTI\_PR2\_PIF32\_Msk                            }}
\DoxyCodeLine{4471 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF33\_Pos       (1U)}}
\DoxyCodeLine{4472 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF33\_Msk       (0x1UL << EXTI\_PR2\_PIF33\_Pos)                 }}
\DoxyCodeLine{4473 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF33           EXTI\_PR2\_PIF33\_Msk                            }}
\DoxyCodeLine{4474 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF38\_Pos       (6U)}}
\DoxyCodeLine{4475 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF38\_Msk       (0x1UL << EXTI\_PR2\_PIF38\_Pos)                 }}
\DoxyCodeLine{4476 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF38           EXTI\_PR2\_PIF38\_Msk                            }}
\DoxyCodeLine{4477 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF39\_Pos       (7U)}}
\DoxyCodeLine{4478 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF39\_Msk       (0x1UL << EXTI\_PR2\_PIF39\_Pos)                 }}
\DoxyCodeLine{4479 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF39           EXTI\_PR2\_PIF39\_Msk                            }}
\DoxyCodeLine{4480 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF40\_Pos       (8U)}}
\DoxyCodeLine{4481 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF40\_Msk       (0x1UL << EXTI\_PR2\_PIF40\_Pos)                 }}
\DoxyCodeLine{4482 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF40           EXTI\_PR2\_PIF40\_Msk                            }}
\DoxyCodeLine{4483 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF41\_Pos       (9U)}}
\DoxyCodeLine{4484 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF41\_Msk       (0x1UL << EXTI\_PR2\_PIF41\_Pos)                 }}
\DoxyCodeLine{4485 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF41           EXTI\_PR2\_PIF41\_Msk                            }}
\DoxyCodeLine{4487 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{4488 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{4489 \textcolor{comment}{/*                 Flexible Datarate Controller Area Network                  */}}
\DoxyCodeLine{4490 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{4491 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{4493 \textcolor{comment}{/*****************  Bit definition for FDCAN\_CREL register  *******************/}}
\DoxyCodeLine{4494 \textcolor{preprocessor}{\#define FDCAN\_CREL\_DAY\_Pos        (0U)}}
\DoxyCodeLine{4495 \textcolor{preprocessor}{\#define FDCAN\_CREL\_DAY\_Msk        (0xFFUL << FDCAN\_CREL\_DAY\_Pos)               }}
\DoxyCodeLine{4496 \textcolor{preprocessor}{\#define FDCAN\_CREL\_DAY            FDCAN\_CREL\_DAY\_Msk                           }}
\DoxyCodeLine{4497 \textcolor{preprocessor}{\#define FDCAN\_CREL\_MON\_Pos        (8U)}}
\DoxyCodeLine{4498 \textcolor{preprocessor}{\#define FDCAN\_CREL\_MON\_Msk        (0xFFUL << FDCAN\_CREL\_MON\_Pos)               }}
\DoxyCodeLine{4499 \textcolor{preprocessor}{\#define FDCAN\_CREL\_MON            FDCAN\_CREL\_MON\_Msk                           }}
\DoxyCodeLine{4500 \textcolor{preprocessor}{\#define FDCAN\_CREL\_YEAR\_Pos       (16U)}}
\DoxyCodeLine{4501 \textcolor{preprocessor}{\#define FDCAN\_CREL\_YEAR\_Msk       (0xFUL << FDCAN\_CREL\_YEAR\_Pos)               }}
\DoxyCodeLine{4502 \textcolor{preprocessor}{\#define FDCAN\_CREL\_YEAR           FDCAN\_CREL\_YEAR\_Msk                          }}
\DoxyCodeLine{4503 \textcolor{preprocessor}{\#define FDCAN\_CREL\_SUBSTEP\_Pos    (20U)}}
\DoxyCodeLine{4504 \textcolor{preprocessor}{\#define FDCAN\_CREL\_SUBSTEP\_Msk    (0xFUL << FDCAN\_CREL\_SUBSTEP\_Pos)            }}
\DoxyCodeLine{4505 \textcolor{preprocessor}{\#define FDCAN\_CREL\_SUBSTEP        FDCAN\_CREL\_SUBSTEP\_Msk                       }}
\DoxyCodeLine{4506 \textcolor{preprocessor}{\#define FDCAN\_CREL\_STEP\_Pos       (24U)}}
\DoxyCodeLine{4507 \textcolor{preprocessor}{\#define FDCAN\_CREL\_STEP\_Msk       (0xFUL << FDCAN\_CREL\_STEP\_Pos)               }}
\DoxyCodeLine{4508 \textcolor{preprocessor}{\#define FDCAN\_CREL\_STEP           FDCAN\_CREL\_STEP\_Msk                          }}
\DoxyCodeLine{4509 \textcolor{preprocessor}{\#define FDCAN\_CREL\_REL\_Pos        (28U)}}
\DoxyCodeLine{4510 \textcolor{preprocessor}{\#define FDCAN\_CREL\_REL\_Msk        (0xFUL << FDCAN\_CREL\_REL\_Pos)                }}
\DoxyCodeLine{4511 \textcolor{preprocessor}{\#define FDCAN\_CREL\_REL            FDCAN\_CREL\_REL\_Msk                           }}
\DoxyCodeLine{4513 \textcolor{comment}{/*****************  Bit definition for FDCAN\_ENDN register  *******************/}}
\DoxyCodeLine{4514 \textcolor{preprocessor}{\#define FDCAN\_ENDN\_ETV\_Pos        (0U)}}
\DoxyCodeLine{4515 \textcolor{preprocessor}{\#define FDCAN\_ENDN\_ETV\_Msk        (0xFFFFFFFFUL << FDCAN\_ENDN\_ETV\_Pos)         }}
\DoxyCodeLine{4516 \textcolor{preprocessor}{\#define FDCAN\_ENDN\_ETV            FDCAN\_ENDN\_ETV\_Msk                           }}
\DoxyCodeLine{4518 \textcolor{comment}{/*****************  Bit definition for FDCAN\_DBTP register  *******************/}}
\DoxyCodeLine{4519 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DSJW\_Pos       (0U)}}
\DoxyCodeLine{4520 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DSJW\_Msk       (0xFUL << FDCAN\_DBTP\_DSJW\_Pos)               }}
\DoxyCodeLine{4521 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DSJW           FDCAN\_DBTP\_DSJW\_Msk                          }}
\DoxyCodeLine{4522 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DTSEG2\_Pos     (4U)}}
\DoxyCodeLine{4523 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DTSEG2\_Msk     (0xFUL << FDCAN\_DBTP\_DTSEG2\_Pos)             }}
\DoxyCodeLine{4524 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DTSEG2         FDCAN\_DBTP\_DTSEG2\_Msk                        }}
\DoxyCodeLine{4525 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DTSEG1\_Pos     (8U)}}
\DoxyCodeLine{4526 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DTSEG1\_Msk     (0x1FUL << FDCAN\_DBTP\_DTSEG1\_Pos)            }}
\DoxyCodeLine{4527 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DTSEG1         FDCAN\_DBTP\_DTSEG1\_Msk                        }}
\DoxyCodeLine{4528 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DBRP\_Pos       (16U)}}
\DoxyCodeLine{4529 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DBRP\_Msk       (0x1FUL << FDCAN\_DBTP\_DBRP\_Pos)              }}
\DoxyCodeLine{4530 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DBRP           FDCAN\_DBTP\_DBRP\_Msk                          }}
\DoxyCodeLine{4531 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_TDC\_Pos        (23U)}}
\DoxyCodeLine{4532 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_TDC\_Msk        (0x1UL << FDCAN\_DBTP\_TDC\_Pos)                }}
\DoxyCodeLine{4533 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_TDC            FDCAN\_DBTP\_TDC\_Msk                           }}
\DoxyCodeLine{4535 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TEST register  *******************/}}
\DoxyCodeLine{4536 \textcolor{preprocessor}{\#define FDCAN\_TEST\_LBCK\_Pos       (4U)}}
\DoxyCodeLine{4537 \textcolor{preprocessor}{\#define FDCAN\_TEST\_LBCK\_Msk       (0x1UL << FDCAN\_TEST\_LBCK\_Pos)               }}
\DoxyCodeLine{4538 \textcolor{preprocessor}{\#define FDCAN\_TEST\_LBCK           FDCAN\_TEST\_LBCK\_Msk                          }}
\DoxyCodeLine{4539 \textcolor{preprocessor}{\#define FDCAN\_TEST\_TX\_Pos         (5U)}}
\DoxyCodeLine{4540 \textcolor{preprocessor}{\#define FDCAN\_TEST\_TX\_Msk         (0x3UL << FDCAN\_TEST\_TX\_Pos)                 }}
\DoxyCodeLine{4541 \textcolor{preprocessor}{\#define FDCAN\_TEST\_TX             FDCAN\_TEST\_TX\_Msk                            }}
\DoxyCodeLine{4542 \textcolor{preprocessor}{\#define FDCAN\_TEST\_RX\_Pos         (7U)}}
\DoxyCodeLine{4543 \textcolor{preprocessor}{\#define FDCAN\_TEST\_RX\_Msk         (0x1UL << FDCAN\_TEST\_RX\_Pos)                 }}
\DoxyCodeLine{4544 \textcolor{preprocessor}{\#define FDCAN\_TEST\_RX             FDCAN\_TEST\_RX\_Msk                            }}
\DoxyCodeLine{4546 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RWD register  ********************/}}
\DoxyCodeLine{4547 \textcolor{preprocessor}{\#define FDCAN\_RWD\_WDC\_Pos         (0U)}}
\DoxyCodeLine{4548 \textcolor{preprocessor}{\#define FDCAN\_RWD\_WDC\_Msk         (0xFFUL << FDCAN\_RWD\_WDC\_Pos)                }}
\DoxyCodeLine{4549 \textcolor{preprocessor}{\#define FDCAN\_RWD\_WDC             FDCAN\_RWD\_WDC\_Msk                            }}
\DoxyCodeLine{4550 \textcolor{preprocessor}{\#define FDCAN\_RWD\_WDV\_Pos         (8U)}}
\DoxyCodeLine{4551 \textcolor{preprocessor}{\#define FDCAN\_RWD\_WDV\_Msk         (0xFFUL << FDCAN\_RWD\_WDV\_Pos)                }}
\DoxyCodeLine{4552 \textcolor{preprocessor}{\#define FDCAN\_RWD\_WDV             FDCAN\_RWD\_WDV\_Msk                            }}
\DoxyCodeLine{4554 \textcolor{comment}{/*****************  Bit definition for FDCAN\_CCCR register  ********************/}}
\DoxyCodeLine{4555 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_INIT\_Pos       (0U)}}
\DoxyCodeLine{4556 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_INIT\_Msk       (0x1UL << FDCAN\_CCCR\_INIT\_Pos)               }}
\DoxyCodeLine{4557 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_INIT           FDCAN\_CCCR\_INIT\_Msk                          }}
\DoxyCodeLine{4558 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CCE\_Pos        (1U)}}
\DoxyCodeLine{4559 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CCE\_Msk        (0x1UL << FDCAN\_CCCR\_CCE\_Pos)                }}
\DoxyCodeLine{4560 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CCE            FDCAN\_CCCR\_CCE\_Msk                           }}
\DoxyCodeLine{4561 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_ASM\_Pos        (2U)}}
\DoxyCodeLine{4562 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_ASM\_Msk        (0x1UL << FDCAN\_CCCR\_ASM\_Pos)                }}
\DoxyCodeLine{4563 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_ASM            FDCAN\_CCCR\_ASM\_Msk                           }}
\DoxyCodeLine{4564 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CSA\_Pos        (3U)}}
\DoxyCodeLine{4565 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CSA\_Msk        (0x1UL << FDCAN\_CCCR\_CSA\_Pos)                }}
\DoxyCodeLine{4566 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CSA            FDCAN\_CCCR\_CSA\_Msk                           }}
\DoxyCodeLine{4567 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CSR\_Pos        (4U)}}
\DoxyCodeLine{4568 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CSR\_Msk        (0x1UL << FDCAN\_CCCR\_CSR\_Pos)                }}
\DoxyCodeLine{4569 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CSR            FDCAN\_CCCR\_CSR\_Msk                           }}
\DoxyCodeLine{4570 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_MON\_Pos        (5U)}}
\DoxyCodeLine{4571 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_MON\_Msk        (0x1UL << FDCAN\_CCCR\_MON\_Pos)                }}
\DoxyCodeLine{4572 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_MON            FDCAN\_CCCR\_MON\_Msk                           }}
\DoxyCodeLine{4573 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_DAR\_Pos        (6U)}}
\DoxyCodeLine{4574 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_DAR\_Msk        (0x1UL << FDCAN\_CCCR\_DAR\_Pos)                }}
\DoxyCodeLine{4575 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_DAR            FDCAN\_CCCR\_DAR\_Msk                           }}
\DoxyCodeLine{4576 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_TEST\_Pos       (7U)}}
\DoxyCodeLine{4577 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_TEST\_Msk       (0x1UL << FDCAN\_CCCR\_TEST\_Pos)               }}
\DoxyCodeLine{4578 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_TEST           FDCAN\_CCCR\_TEST\_Msk                          }}
\DoxyCodeLine{4579 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_FDOE\_Pos       (8U)}}
\DoxyCodeLine{4580 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_FDOE\_Msk       (0x1UL << FDCAN\_CCCR\_FDOE\_Pos)               }}
\DoxyCodeLine{4581 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_FDOE           FDCAN\_CCCR\_FDOE\_Msk                          }}
\DoxyCodeLine{4582 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_BRSE\_Pos       (9U)}}
\DoxyCodeLine{4583 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_BRSE\_Msk       (0x1UL << FDCAN\_CCCR\_BRSE\_Pos)               }}
\DoxyCodeLine{4584 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_BRSE           FDCAN\_CCCR\_BRSE\_Msk                          }}
\DoxyCodeLine{4585 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_PXHD\_Pos       (12U)}}
\DoxyCodeLine{4586 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_PXHD\_Msk       (0x1UL << FDCAN\_CCCR\_PXHD\_Pos)               }}
\DoxyCodeLine{4587 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_PXHD           FDCAN\_CCCR\_PXHD\_Msk                          }}
\DoxyCodeLine{4588 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_EFBI\_Pos       (13U)}}
\DoxyCodeLine{4589 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_EFBI\_Msk       (0x1UL << FDCAN\_CCCR\_EFBI\_Pos)               }}
\DoxyCodeLine{4590 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_EFBI           FDCAN\_CCCR\_EFBI\_Msk                          }}
\DoxyCodeLine{4591 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_TXP\_Pos        (14U)}}
\DoxyCodeLine{4592 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_TXP\_Msk        (0x1UL << FDCAN\_CCCR\_TXP\_Pos)                }}
\DoxyCodeLine{4593 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_TXP            FDCAN\_CCCR\_TXP\_Msk                           }}
\DoxyCodeLine{4594 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_NISO\_Pos       (15U)}}
\DoxyCodeLine{4595 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_NISO\_Msk       (0x1UL << FDCAN\_CCCR\_NISO\_Pos)               }}
\DoxyCodeLine{4596 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_NISO           FDCAN\_CCCR\_NISO\_Msk                          }}
\DoxyCodeLine{4598 \textcolor{comment}{/*****************  Bit definition for FDCAN\_NBTP register  ********************/}}
\DoxyCodeLine{4599 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NTSEG2\_Pos     (0U)}}
\DoxyCodeLine{4600 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NTSEG2\_Msk     (0x7FUL << FDCAN\_NBTP\_NTSEG2\_Pos)            }}
\DoxyCodeLine{4601 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NTSEG2         FDCAN\_NBTP\_NTSEG2\_Msk                        }}
\DoxyCodeLine{4602 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NTSEG1\_Pos     (8U)}}
\DoxyCodeLine{4603 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NTSEG1\_Msk     (0xFFUL << FDCAN\_NBTP\_NTSEG1\_Pos)            }}
\DoxyCodeLine{4604 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NTSEG1         FDCAN\_NBTP\_NTSEG1\_Msk                        }}
\DoxyCodeLine{4605 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NBRP\_Pos       (16U)}}
\DoxyCodeLine{4606 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NBRP\_Msk       (0x1FFUL << FDCAN\_NBTP\_NBRP\_Pos)             }}
\DoxyCodeLine{4607 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NBRP           FDCAN\_NBTP\_NBRP\_Msk                          }}
\DoxyCodeLine{4608 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NSJW\_Pos       (25U)}}
\DoxyCodeLine{4609 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NSJW\_Msk       (0x7FUL << FDCAN\_NBTP\_NSJW\_Pos)              }}
\DoxyCodeLine{4610 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NSJW           FDCAN\_NBTP\_NSJW\_Msk                          }}
\DoxyCodeLine{4612 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TSCC register  ********************/}}
\DoxyCodeLine{4613 \textcolor{preprocessor}{\#define FDCAN\_TSCC\_TSS\_Pos        (0U)}}
\DoxyCodeLine{4614 \textcolor{preprocessor}{\#define FDCAN\_TSCC\_TSS\_Msk        (0x3UL << FDCAN\_TSCC\_TSS\_Pos)                }}
\DoxyCodeLine{4615 \textcolor{preprocessor}{\#define FDCAN\_TSCC\_TSS            FDCAN\_TSCC\_TSS\_Msk                           }}
\DoxyCodeLine{4616 \textcolor{preprocessor}{\#define FDCAN\_TSCC\_TCP\_Pos        (16U)}}
\DoxyCodeLine{4617 \textcolor{preprocessor}{\#define FDCAN\_TSCC\_TCP\_Msk        (0xFUL << FDCAN\_TSCC\_TCP\_Pos)                }}
\DoxyCodeLine{4618 \textcolor{preprocessor}{\#define FDCAN\_TSCC\_TCP            FDCAN\_TSCC\_TCP\_Msk                           }}
\DoxyCodeLine{4620 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TSCV register  ********************/}}
\DoxyCodeLine{4621 \textcolor{preprocessor}{\#define FDCAN\_TSCV\_TSC\_Pos        (0U)}}
\DoxyCodeLine{4622 \textcolor{preprocessor}{\#define FDCAN\_TSCV\_TSC\_Msk        (0xFFFFUL << FDCAN\_TSCV\_TSC\_Pos)             }}
\DoxyCodeLine{4623 \textcolor{preprocessor}{\#define FDCAN\_TSCV\_TSC            FDCAN\_TSCV\_TSC\_Msk                           }}
\DoxyCodeLine{4625 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TOCC register  ********************/}}
\DoxyCodeLine{4626 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_ETOC\_Pos       (0U)}}
\DoxyCodeLine{4627 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_ETOC\_Msk       (0x1UL << FDCAN\_TOCC\_ETOC\_Pos)               }}
\DoxyCodeLine{4628 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_ETOC           FDCAN\_TOCC\_ETOC\_Msk                          }}
\DoxyCodeLine{4629 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_TOS\_Pos        (1U)}}
\DoxyCodeLine{4630 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_TOS\_Msk        (0x3UL << FDCAN\_TOCC\_TOS\_Pos)                }}
\DoxyCodeLine{4631 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_TOS            FDCAN\_TOCC\_TOS\_Msk                           }}
\DoxyCodeLine{4632 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_TOP\_Pos        (16U)}}
\DoxyCodeLine{4633 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_TOP\_Msk        (0xFFFFUL << FDCAN\_TOCC\_TOP\_Pos)             }}
\DoxyCodeLine{4634 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_TOP            FDCAN\_TOCC\_TOP\_Msk                           }}
\DoxyCodeLine{4636 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TOCV register  ********************/}}
\DoxyCodeLine{4637 \textcolor{preprocessor}{\#define FDCAN\_TOCV\_TOC\_Pos        (0U)}}
\DoxyCodeLine{4638 \textcolor{preprocessor}{\#define FDCAN\_TOCV\_TOC\_Msk        (0xFFFFUL << FDCAN\_TOCV\_TOC\_Pos)             }}
\DoxyCodeLine{4639 \textcolor{preprocessor}{\#define FDCAN\_TOCV\_TOC            FDCAN\_TOCV\_TOC\_Msk                           }}
\DoxyCodeLine{4641 \textcolor{comment}{/*****************  Bit definition for FDCAN\_ECR register  *********************/}}
\DoxyCodeLine{4642 \textcolor{preprocessor}{\#define FDCAN\_ECR\_TEC\_Pos         (0U)}}
\DoxyCodeLine{4643 \textcolor{preprocessor}{\#define FDCAN\_ECR\_TEC\_Msk         (0xFFUL << FDCAN\_ECR\_TEC\_Pos)                }}
\DoxyCodeLine{4644 \textcolor{preprocessor}{\#define FDCAN\_ECR\_TEC             FDCAN\_ECR\_TEC\_Msk                            }}
\DoxyCodeLine{4645 \textcolor{preprocessor}{\#define FDCAN\_ECR\_REC\_Pos         (8U)}}
\DoxyCodeLine{4646 \textcolor{preprocessor}{\#define FDCAN\_ECR\_REC\_Msk         (0x7FUL << FDCAN\_ECR\_REC\_Pos)                }}
\DoxyCodeLine{4647 \textcolor{preprocessor}{\#define FDCAN\_ECR\_REC             FDCAN\_ECR\_REC\_Msk                            }}
\DoxyCodeLine{4648 \textcolor{preprocessor}{\#define FDCAN\_ECR\_RP\_Pos          (15U)}}
\DoxyCodeLine{4649 \textcolor{preprocessor}{\#define FDCAN\_ECR\_RP\_Msk          (0x1UL << FDCAN\_ECR\_RP\_Pos)                  }}
\DoxyCodeLine{4650 \textcolor{preprocessor}{\#define FDCAN\_ECR\_RP              FDCAN\_ECR\_RP\_Msk                             }}
\DoxyCodeLine{4651 \textcolor{preprocessor}{\#define FDCAN\_ECR\_CEL\_Pos         (16U)}}
\DoxyCodeLine{4652 \textcolor{preprocessor}{\#define FDCAN\_ECR\_CEL\_Msk         (0xFFUL << FDCAN\_ECR\_CEL\_Pos)                }}
\DoxyCodeLine{4653 \textcolor{preprocessor}{\#define FDCAN\_ECR\_CEL             FDCAN\_ECR\_CEL\_Msk                            }}
\DoxyCodeLine{4655 \textcolor{comment}{/*****************  Bit definition for FDCAN\_PSR register  *********************/}}
\DoxyCodeLine{4656 \textcolor{preprocessor}{\#define FDCAN\_PSR\_LEC\_Pos         (0U)}}
\DoxyCodeLine{4657 \textcolor{preprocessor}{\#define FDCAN\_PSR\_LEC\_Msk         (0x7UL << FDCAN\_PSR\_LEC\_Pos)                 }}
\DoxyCodeLine{4658 \textcolor{preprocessor}{\#define FDCAN\_PSR\_LEC             FDCAN\_PSR\_LEC\_Msk                            }}
\DoxyCodeLine{4659 \textcolor{preprocessor}{\#define FDCAN\_PSR\_ACT\_Pos         (3U)}}
\DoxyCodeLine{4660 \textcolor{preprocessor}{\#define FDCAN\_PSR\_ACT\_Msk         (0x3UL << FDCAN\_PSR\_ACT\_Pos)                 }}
\DoxyCodeLine{4661 \textcolor{preprocessor}{\#define FDCAN\_PSR\_ACT             FDCAN\_PSR\_ACT\_Msk                            }}
\DoxyCodeLine{4662 \textcolor{preprocessor}{\#define FDCAN\_PSR\_EP\_Pos          (5U)}}
\DoxyCodeLine{4663 \textcolor{preprocessor}{\#define FDCAN\_PSR\_EP\_Msk          (0x1UL << FDCAN\_PSR\_EP\_Pos)                  }}
\DoxyCodeLine{4664 \textcolor{preprocessor}{\#define FDCAN\_PSR\_EP              FDCAN\_PSR\_EP\_Msk                             }}
\DoxyCodeLine{4665 \textcolor{preprocessor}{\#define FDCAN\_PSR\_EW\_Pos          (6U)}}
\DoxyCodeLine{4666 \textcolor{preprocessor}{\#define FDCAN\_PSR\_EW\_Msk          (0x1UL << FDCAN\_PSR\_EW\_Pos)                  }}
\DoxyCodeLine{4667 \textcolor{preprocessor}{\#define FDCAN\_PSR\_EW              FDCAN\_PSR\_EW\_Msk                             }}
\DoxyCodeLine{4668 \textcolor{preprocessor}{\#define FDCAN\_PSR\_BO\_Pos          (7U)}}
\DoxyCodeLine{4669 \textcolor{preprocessor}{\#define FDCAN\_PSR\_BO\_Msk          (0x1UL << FDCAN\_PSR\_BO\_Pos)                  }}
\DoxyCodeLine{4670 \textcolor{preprocessor}{\#define FDCAN\_PSR\_BO              FDCAN\_PSR\_BO\_Msk                             }}
\DoxyCodeLine{4671 \textcolor{preprocessor}{\#define FDCAN\_PSR\_DLEC\_Pos        (8U)}}
\DoxyCodeLine{4672 \textcolor{preprocessor}{\#define FDCAN\_PSR\_DLEC\_Msk        (0x7UL << FDCAN\_PSR\_DLEC\_Pos)                }}
\DoxyCodeLine{4673 \textcolor{preprocessor}{\#define FDCAN\_PSR\_DLEC            FDCAN\_PSR\_DLEC\_Msk                           }}
\DoxyCodeLine{4674 \textcolor{preprocessor}{\#define FDCAN\_PSR\_RESI\_Pos        (11U)}}
\DoxyCodeLine{4675 \textcolor{preprocessor}{\#define FDCAN\_PSR\_RESI\_Msk        (0x1UL << FDCAN\_PSR\_RESI\_Pos)                }}
\DoxyCodeLine{4676 \textcolor{preprocessor}{\#define FDCAN\_PSR\_RESI            FDCAN\_PSR\_RESI\_Msk                           }}
\DoxyCodeLine{4677 \textcolor{preprocessor}{\#define FDCAN\_PSR\_RBRS\_Pos        (12U)}}
\DoxyCodeLine{4678 \textcolor{preprocessor}{\#define FDCAN\_PSR\_RBRS\_Msk        (0x1UL << FDCAN\_PSR\_RBRS\_Pos)                }}
\DoxyCodeLine{4679 \textcolor{preprocessor}{\#define FDCAN\_PSR\_RBRS            FDCAN\_PSR\_RBRS\_Msk                           }}
\DoxyCodeLine{4680 \textcolor{preprocessor}{\#define FDCAN\_PSR\_REDL\_Pos        (13U)}}
\DoxyCodeLine{4681 \textcolor{preprocessor}{\#define FDCAN\_PSR\_REDL\_Msk        (0x1UL << FDCAN\_PSR\_REDL\_Pos)                }}
\DoxyCodeLine{4682 \textcolor{preprocessor}{\#define FDCAN\_PSR\_REDL            FDCAN\_PSR\_REDL\_Msk                           }}
\DoxyCodeLine{4683 \textcolor{preprocessor}{\#define FDCAN\_PSR\_PXE\_Pos         (14U)}}
\DoxyCodeLine{4684 \textcolor{preprocessor}{\#define FDCAN\_PSR\_PXE\_Msk         (0x1UL << FDCAN\_PSR\_PXE\_Pos)                 }}
\DoxyCodeLine{4685 \textcolor{preprocessor}{\#define FDCAN\_PSR\_PXE             FDCAN\_PSR\_PXE\_Msk                            }}
\DoxyCodeLine{4686 \textcolor{preprocessor}{\#define FDCAN\_PSR\_TDCV\_Pos        (16U)}}
\DoxyCodeLine{4687 \textcolor{preprocessor}{\#define FDCAN\_PSR\_TDCV\_Msk        (0x7FUL << FDCAN\_PSR\_TDCV\_Pos)               }}
\DoxyCodeLine{4688 \textcolor{preprocessor}{\#define FDCAN\_PSR\_TDCV            FDCAN\_PSR\_TDCV\_Msk                           }}
\DoxyCodeLine{4690 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TDCR register  ********************/}}
\DoxyCodeLine{4691 \textcolor{preprocessor}{\#define FDCAN\_TDCR\_TDCF\_Pos       (0U)}}
\DoxyCodeLine{4692 \textcolor{preprocessor}{\#define FDCAN\_TDCR\_TDCF\_Msk       (0x7FUL << FDCAN\_TDCR\_TDCF\_Pos)              }}
\DoxyCodeLine{4693 \textcolor{preprocessor}{\#define FDCAN\_TDCR\_TDCF           FDCAN\_TDCR\_TDCF\_Msk                          }}
\DoxyCodeLine{4694 \textcolor{preprocessor}{\#define FDCAN\_TDCR\_TDCO\_Pos       (8U)}}
\DoxyCodeLine{4695 \textcolor{preprocessor}{\#define FDCAN\_TDCR\_TDCO\_Msk       (0x7FUL << FDCAN\_TDCR\_TDCO\_Pos)              }}
\DoxyCodeLine{4696 \textcolor{preprocessor}{\#define FDCAN\_TDCR\_TDCO           FDCAN\_TDCR\_TDCO\_Msk                          }}
\DoxyCodeLine{4698 \textcolor{comment}{/*****************  Bit definition for FDCAN\_IR register  **********************/}}
\DoxyCodeLine{4699 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0N\_Pos         (0U)}}
\DoxyCodeLine{4700 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0N\_Msk         (0x1UL << FDCAN\_IR\_RF0N\_Pos)                 }}
\DoxyCodeLine{4701 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0N             FDCAN\_IR\_RF0N\_Msk                            }}
\DoxyCodeLine{4702 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0F\_Pos         (1U)}}
\DoxyCodeLine{4703 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0F\_Msk         (0x1UL << FDCAN\_IR\_RF0F\_Pos)                 }}
\DoxyCodeLine{4704 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0F             FDCAN\_IR\_RF0F\_Msk                            }}
\DoxyCodeLine{4705 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0L\_Pos         (2U)}}
\DoxyCodeLine{4706 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0L\_Msk         (0x1UL << FDCAN\_IR\_RF0L\_Pos)                 }}
\DoxyCodeLine{4707 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0L             FDCAN\_IR\_RF0L\_Msk                            }}
\DoxyCodeLine{4708 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1N\_Pos         (3U)}}
\DoxyCodeLine{4709 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1N\_Msk         (0x1UL << FDCAN\_IR\_RF1N\_Pos)                 }}
\DoxyCodeLine{4710 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1N             FDCAN\_IR\_RF1N\_Msk                            }}
\DoxyCodeLine{4711 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1F\_Pos         (4U)}}
\DoxyCodeLine{4712 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1F\_Msk         (0x1UL << FDCAN\_IR\_RF1F\_Pos)                 }}
\DoxyCodeLine{4713 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1F             FDCAN\_IR\_RF1F\_Msk                            }}
\DoxyCodeLine{4714 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1L\_Pos         (5U)}}
\DoxyCodeLine{4715 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1L\_Msk         (0x1UL << FDCAN\_IR\_RF1L\_Pos)                 }}
\DoxyCodeLine{4716 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1L             FDCAN\_IR\_RF1L\_Msk                            }}
\DoxyCodeLine{4717 \textcolor{preprocessor}{\#define FDCAN\_IR\_HPM\_Pos          (6U)}}
\DoxyCodeLine{4718 \textcolor{preprocessor}{\#define FDCAN\_IR\_HPM\_Msk          (0x1UL << FDCAN\_IR\_HPM\_Pos)                  }}
\DoxyCodeLine{4719 \textcolor{preprocessor}{\#define FDCAN\_IR\_HPM              FDCAN\_IR\_HPM\_Msk                             }}
\DoxyCodeLine{4720 \textcolor{preprocessor}{\#define FDCAN\_IR\_TC\_Pos           (7U)}}
\DoxyCodeLine{4721 \textcolor{preprocessor}{\#define FDCAN\_IR\_TC\_Msk           (0x1UL << FDCAN\_IR\_TC\_Pos)                   }}
\DoxyCodeLine{4722 \textcolor{preprocessor}{\#define FDCAN\_IR\_TC               FDCAN\_IR\_TC\_Msk                              }}
\DoxyCodeLine{4723 \textcolor{preprocessor}{\#define FDCAN\_IR\_TCF\_Pos          (8U)}}
\DoxyCodeLine{4724 \textcolor{preprocessor}{\#define FDCAN\_IR\_TCF\_Msk          (0x1UL << FDCAN\_IR\_TCF\_Pos)                  }}
\DoxyCodeLine{4725 \textcolor{preprocessor}{\#define FDCAN\_IR\_TCF              FDCAN\_IR\_TCF\_Msk                             }}
\DoxyCodeLine{4726 \textcolor{preprocessor}{\#define FDCAN\_IR\_TFE\_Pos          (9U)}}
\DoxyCodeLine{4727 \textcolor{preprocessor}{\#define FDCAN\_IR\_TFE\_Msk          (0x1UL << FDCAN\_IR\_TFE\_Pos)                  }}
\DoxyCodeLine{4728 \textcolor{preprocessor}{\#define FDCAN\_IR\_TFE              FDCAN\_IR\_TFE\_Msk                             }}
\DoxyCodeLine{4729 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFN\_Pos         (10U)}}
\DoxyCodeLine{4730 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFN\_Msk         (0x1UL << FDCAN\_IR\_TEFN\_Pos)                 }}
\DoxyCodeLine{4731 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFN             FDCAN\_IR\_TEFN\_Msk                            }}
\DoxyCodeLine{4732 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFF\_Pos         (11U)}}
\DoxyCodeLine{4733 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFF\_Msk         (0x1UL << FDCAN\_IR\_TEFF\_Pos)                 }}
\DoxyCodeLine{4734 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFF             FDCAN\_IR\_TEFF\_Msk                            }}
\DoxyCodeLine{4735 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFL\_Pos         (12U)}}
\DoxyCodeLine{4736 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFL\_Msk         (0x1UL << FDCAN\_IR\_TEFL\_Pos)                 }}
\DoxyCodeLine{4737 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFL             FDCAN\_IR\_TEFL\_Msk                            }}
\DoxyCodeLine{4738 \textcolor{preprocessor}{\#define FDCAN\_IR\_TSW\_Pos          (13U)}}
\DoxyCodeLine{4739 \textcolor{preprocessor}{\#define FDCAN\_IR\_TSW\_Msk          (0x1UL << FDCAN\_IR\_TSW\_Pos)                  }}
\DoxyCodeLine{4740 \textcolor{preprocessor}{\#define FDCAN\_IR\_TSW              FDCAN\_IR\_TSW\_Msk                             }}
\DoxyCodeLine{4741 \textcolor{preprocessor}{\#define FDCAN\_IR\_MRAF\_Pos         (14U)}}
\DoxyCodeLine{4742 \textcolor{preprocessor}{\#define FDCAN\_IR\_MRAF\_Msk         (0x1UL << FDCAN\_IR\_MRAF\_Pos)                 }}
\DoxyCodeLine{4743 \textcolor{preprocessor}{\#define FDCAN\_IR\_MRAF             FDCAN\_IR\_MRAF\_Msk                            }}
\DoxyCodeLine{4744 \textcolor{preprocessor}{\#define FDCAN\_IR\_TOO\_Pos          (15U)}}
\DoxyCodeLine{4745 \textcolor{preprocessor}{\#define FDCAN\_IR\_TOO\_Msk          (0x1UL << FDCAN\_IR\_TOO\_Pos)                  }}
\DoxyCodeLine{4746 \textcolor{preprocessor}{\#define FDCAN\_IR\_TOO              FDCAN\_IR\_TOO\_Msk                             }}
\DoxyCodeLine{4747 \textcolor{preprocessor}{\#define FDCAN\_IR\_ELO\_Pos          (16U)}}
\DoxyCodeLine{4748 \textcolor{preprocessor}{\#define FDCAN\_IR\_ELO\_Msk          (0x1UL << FDCAN\_IR\_ELO\_Pos)                  }}
\DoxyCodeLine{4749 \textcolor{preprocessor}{\#define FDCAN\_IR\_ELO              FDCAN\_IR\_ELO\_Msk                             }}
\DoxyCodeLine{4750 \textcolor{preprocessor}{\#define FDCAN\_IR\_EP\_Pos           (17U)}}
\DoxyCodeLine{4751 \textcolor{preprocessor}{\#define FDCAN\_IR\_EP\_Msk           (0x1UL << FDCAN\_IR\_EP\_Pos)                   }}
\DoxyCodeLine{4752 \textcolor{preprocessor}{\#define FDCAN\_IR\_EP               FDCAN\_IR\_EP\_Msk                              }}
\DoxyCodeLine{4753 \textcolor{preprocessor}{\#define FDCAN\_IR\_EW\_Pos           (18U)}}
\DoxyCodeLine{4754 \textcolor{preprocessor}{\#define FDCAN\_IR\_EW\_Msk           (0x1UL << FDCAN\_IR\_EW\_Pos)                   }}
\DoxyCodeLine{4755 \textcolor{preprocessor}{\#define FDCAN\_IR\_EW               FDCAN\_IR\_EW\_Msk                              }}
\DoxyCodeLine{4756 \textcolor{preprocessor}{\#define FDCAN\_IR\_BO\_Pos           (19U)}}
\DoxyCodeLine{4757 \textcolor{preprocessor}{\#define FDCAN\_IR\_BO\_Msk           (0x1UL << FDCAN\_IR\_BO\_Pos)                   }}
\DoxyCodeLine{4758 \textcolor{preprocessor}{\#define FDCAN\_IR\_BO               FDCAN\_IR\_BO\_Msk                              }}
\DoxyCodeLine{4759 \textcolor{preprocessor}{\#define FDCAN\_IR\_WDI\_Pos          (20U)}}
\DoxyCodeLine{4760 \textcolor{preprocessor}{\#define FDCAN\_IR\_WDI\_Msk          (0x1UL << FDCAN\_IR\_WDI\_Pos)                  }}
\DoxyCodeLine{4761 \textcolor{preprocessor}{\#define FDCAN\_IR\_WDI              FDCAN\_IR\_WDI\_Msk                             }}
\DoxyCodeLine{4762 \textcolor{preprocessor}{\#define FDCAN\_IR\_PEA\_Pos          (21U)}}
\DoxyCodeLine{4763 \textcolor{preprocessor}{\#define FDCAN\_IR\_PEA\_Msk          (0x1UL << FDCAN\_IR\_PEA\_Pos)                  }}
\DoxyCodeLine{4764 \textcolor{preprocessor}{\#define FDCAN\_IR\_PEA              FDCAN\_IR\_PEA\_Msk                             }}
\DoxyCodeLine{4765 \textcolor{preprocessor}{\#define FDCAN\_IR\_PED\_Pos          (22U)}}
\DoxyCodeLine{4766 \textcolor{preprocessor}{\#define FDCAN\_IR\_PED\_Msk          (0x1UL << FDCAN\_IR\_PED\_Pos)                  }}
\DoxyCodeLine{4767 \textcolor{preprocessor}{\#define FDCAN\_IR\_PED              FDCAN\_IR\_PED\_Msk                             }}
\DoxyCodeLine{4768 \textcolor{preprocessor}{\#define FDCAN\_IR\_ARA\_Pos          (23U)}}
\DoxyCodeLine{4769 \textcolor{preprocessor}{\#define FDCAN\_IR\_ARA\_Msk          (0x1UL << FDCAN\_IR\_ARA\_Pos)                  }}
\DoxyCodeLine{4770 \textcolor{preprocessor}{\#define FDCAN\_IR\_ARA              FDCAN\_IR\_ARA\_Msk                             }}
\DoxyCodeLine{4772 \textcolor{comment}{/*****************  Bit definition for FDCAN\_IE register  **********************/}}
\DoxyCodeLine{4773 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0NE\_Pos        (0U)}}
\DoxyCodeLine{4774 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0NE\_Msk        (0x1UL << FDCAN\_IE\_RF0NE\_Pos)                }}
\DoxyCodeLine{4775 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0NE            FDCAN\_IE\_RF0NE\_Msk                           }}
\DoxyCodeLine{4776 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0FE\_Pos        (1U)}}
\DoxyCodeLine{4777 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0FE\_Msk        (0x1UL << FDCAN\_IE\_RF0FE\_Pos)                }}
\DoxyCodeLine{4778 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0FE            FDCAN\_IE\_RF0FE\_Msk                           }}
\DoxyCodeLine{4779 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0LE\_Pos        (2U)}}
\DoxyCodeLine{4780 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0LE\_Msk        (0x1UL << FDCAN\_IE\_RF0LE\_Pos)                }}
\DoxyCodeLine{4781 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0LE            FDCAN\_IE\_RF0LE\_Msk                           }}
\DoxyCodeLine{4782 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1NE\_Pos        (3U)}}
\DoxyCodeLine{4783 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1NE\_Msk        (0x1UL << FDCAN\_IE\_RF1NE\_Pos)                }}
\DoxyCodeLine{4784 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1NE            FDCAN\_IE\_RF1NE\_Msk                           }}
\DoxyCodeLine{4785 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1FE\_Pos        (4U)}}
\DoxyCodeLine{4786 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1FE\_Msk        (0x1UL << FDCAN\_IE\_RF1FE\_Pos)                }}
\DoxyCodeLine{4787 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1FE            FDCAN\_IE\_RF1FE\_Msk                           }}
\DoxyCodeLine{4788 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1LE\_Pos        (5U)}}
\DoxyCodeLine{4789 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1LE\_Msk        (0x1UL << FDCAN\_IE\_RF1LE\_Pos)                }}
\DoxyCodeLine{4790 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1LE            FDCAN\_IE\_RF1LE\_Msk                           }}
\DoxyCodeLine{4791 \textcolor{preprocessor}{\#define FDCAN\_IE\_HPME\_Pos         (6U)}}
\DoxyCodeLine{4792 \textcolor{preprocessor}{\#define FDCAN\_IE\_HPME\_Msk         (0x1UL << FDCAN\_IE\_HPME\_Pos)                 }}
\DoxyCodeLine{4793 \textcolor{preprocessor}{\#define FDCAN\_IE\_HPME             FDCAN\_IE\_HPME\_Msk                            }}
\DoxyCodeLine{4794 \textcolor{preprocessor}{\#define FDCAN\_IE\_TCE\_Pos          (7U)}}
\DoxyCodeLine{4795 \textcolor{preprocessor}{\#define FDCAN\_IE\_TCE\_Msk          (0x1UL << FDCAN\_IE\_TCE\_Pos)                  }}
\DoxyCodeLine{4796 \textcolor{preprocessor}{\#define FDCAN\_IE\_TCE              FDCAN\_IE\_TCE\_Msk                             }}
\DoxyCodeLine{4797 \textcolor{preprocessor}{\#define FDCAN\_IE\_TCFE\_Pos         (8U)}}
\DoxyCodeLine{4798 \textcolor{preprocessor}{\#define FDCAN\_IE\_TCFE\_Msk         (0x1UL << FDCAN\_IE\_TCFE\_Pos)                 }}
\DoxyCodeLine{4799 \textcolor{preprocessor}{\#define FDCAN\_IE\_TCFE             FDCAN\_IE\_TCFE\_Msk                            }}
\DoxyCodeLine{4800 \textcolor{preprocessor}{\#define FDCAN\_IE\_TFEE\_Pos         (9U)}}
\DoxyCodeLine{4801 \textcolor{preprocessor}{\#define FDCAN\_IE\_TFEE\_Msk         (0x1UL << FDCAN\_IE\_TFEE\_Pos)                 }}
\DoxyCodeLine{4802 \textcolor{preprocessor}{\#define FDCAN\_IE\_TFEE             FDCAN\_IE\_TFEE\_Msk                            }}
\DoxyCodeLine{4803 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFNE\_Pos        (10U)}}
\DoxyCodeLine{4804 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFNE\_Msk        (0x1UL << FDCAN\_IE\_TEFNE\_Pos)                }}
\DoxyCodeLine{4805 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFNE            FDCAN\_IE\_TEFNE\_Msk                           }}
\DoxyCodeLine{4806 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFFE\_Pos        (11U)}}
\DoxyCodeLine{4807 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFFE\_Msk        (0x1UL << FDCAN\_IE\_TEFFE\_Pos)                }}
\DoxyCodeLine{4808 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFFE            FDCAN\_IE\_TEFFE\_Msk                           }}
\DoxyCodeLine{4809 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFLE\_Pos        (12U)}}
\DoxyCodeLine{4810 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFLE\_Msk        (0x1UL << FDCAN\_IE\_TEFLE\_Pos)                }}
\DoxyCodeLine{4811 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFLE            FDCAN\_IE\_TEFLE\_Msk                           }}
\DoxyCodeLine{4812 \textcolor{preprocessor}{\#define FDCAN\_IE\_TSWE\_Pos         (13U)}}
\DoxyCodeLine{4813 \textcolor{preprocessor}{\#define FDCAN\_IE\_TSWE\_Msk         (0x1UL << FDCAN\_IE\_TSWE\_Pos)                 }}
\DoxyCodeLine{4814 \textcolor{preprocessor}{\#define FDCAN\_IE\_TSWE             FDCAN\_IE\_TSWE\_Msk                            }}
\DoxyCodeLine{4815 \textcolor{preprocessor}{\#define FDCAN\_IE\_MRAFE\_Pos        (14U)}}
\DoxyCodeLine{4816 \textcolor{preprocessor}{\#define FDCAN\_IE\_MRAFE\_Msk        (0x1UL << FDCAN\_IE\_MRAFE\_Pos)                }}
\DoxyCodeLine{4817 \textcolor{preprocessor}{\#define FDCAN\_IE\_MRAFE            FDCAN\_IE\_MRAFE\_Msk                           }}
\DoxyCodeLine{4818 \textcolor{preprocessor}{\#define FDCAN\_IE\_TOOE\_Pos         (15U)}}
\DoxyCodeLine{4819 \textcolor{preprocessor}{\#define FDCAN\_IE\_TOOE\_Msk         (0x1UL << FDCAN\_IE\_TOOE\_Pos)                 }}
\DoxyCodeLine{4820 \textcolor{preprocessor}{\#define FDCAN\_IE\_TOOE             FDCAN\_IE\_TOOE\_Msk                            }}
\DoxyCodeLine{4821 \textcolor{preprocessor}{\#define FDCAN\_IE\_ELOE\_Pos         (16U)}}
\DoxyCodeLine{4822 \textcolor{preprocessor}{\#define FDCAN\_IE\_ELOE\_Msk         (0x1UL << FDCAN\_IE\_ELOE\_Pos)                 }}
\DoxyCodeLine{4823 \textcolor{preprocessor}{\#define FDCAN\_IE\_ELOE             FDCAN\_IE\_ELOE\_Msk                            }}
\DoxyCodeLine{4824 \textcolor{preprocessor}{\#define FDCAN\_IE\_EPE\_Pos          (17U)}}
\DoxyCodeLine{4825 \textcolor{preprocessor}{\#define FDCAN\_IE\_EPE\_Msk          (0x1UL << FDCAN\_IE\_EPE\_Pos)                  }}
\DoxyCodeLine{4826 \textcolor{preprocessor}{\#define FDCAN\_IE\_EPE              FDCAN\_IE\_EPE\_Msk                             }}
\DoxyCodeLine{4827 \textcolor{preprocessor}{\#define FDCAN\_IE\_EWE\_Pos          (18U)}}
\DoxyCodeLine{4828 \textcolor{preprocessor}{\#define FDCAN\_IE\_EWE\_Msk          (0x1UL << FDCAN\_IE\_EWE\_Pos)                  }}
\DoxyCodeLine{4829 \textcolor{preprocessor}{\#define FDCAN\_IE\_EWE              FDCAN\_IE\_EWE\_Msk                             }}
\DoxyCodeLine{4830 \textcolor{preprocessor}{\#define FDCAN\_IE\_BOE\_Pos          (19U)}}
\DoxyCodeLine{4831 \textcolor{preprocessor}{\#define FDCAN\_IE\_BOE\_Msk          (0x1UL << FDCAN\_IE\_BOE\_Pos)                  }}
\DoxyCodeLine{4832 \textcolor{preprocessor}{\#define FDCAN\_IE\_BOE              FDCAN\_IE\_BOE\_Msk                             }}
\DoxyCodeLine{4833 \textcolor{preprocessor}{\#define FDCAN\_IE\_WDIE\_Pos         (20U)}}
\DoxyCodeLine{4834 \textcolor{preprocessor}{\#define FDCAN\_IE\_WDIE\_Msk         (0x1UL << FDCAN\_IE\_WDIE\_Pos)                 }}
\DoxyCodeLine{4835 \textcolor{preprocessor}{\#define FDCAN\_IE\_WDIE             FDCAN\_IE\_WDIE\_Msk                            }}
\DoxyCodeLine{4836 \textcolor{preprocessor}{\#define FDCAN\_IE\_PEAE\_Pos         (21U)}}
\DoxyCodeLine{4837 \textcolor{preprocessor}{\#define FDCAN\_IE\_PEAE\_Msk         (0x1UL << FDCAN\_IE\_PEAE\_Pos)                 }}
\DoxyCodeLine{4838 \textcolor{preprocessor}{\#define FDCAN\_IE\_PEAE             FDCAN\_IE\_PEAE\_Msk                            }}
\DoxyCodeLine{4839 \textcolor{preprocessor}{\#define FDCAN\_IE\_PEDE\_Pos         (22U)}}
\DoxyCodeLine{4840 \textcolor{preprocessor}{\#define FDCAN\_IE\_PEDE\_Msk         (0x1UL << FDCAN\_IE\_PEDE\_Pos)                 }}
\DoxyCodeLine{4841 \textcolor{preprocessor}{\#define FDCAN\_IE\_PEDE             FDCAN\_IE\_PEDE\_Msk                            }}
\DoxyCodeLine{4842 \textcolor{preprocessor}{\#define FDCAN\_IE\_ARAE\_Pos         (23U)}}
\DoxyCodeLine{4843 \textcolor{preprocessor}{\#define FDCAN\_IE\_ARAE\_Msk         (0x1UL << FDCAN\_IE\_ARAE\_Pos)                 }}
\DoxyCodeLine{4844 \textcolor{preprocessor}{\#define FDCAN\_IE\_ARAE             FDCAN\_IE\_ARAE\_Msk                            }}
\DoxyCodeLine{4846 \textcolor{comment}{/*****************  Bit definition for FDCAN\_ILS register  **********************/}}
\DoxyCodeLine{4847 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RXFIFO0\_Pos     (0U)}}
\DoxyCodeLine{4848 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RXFIFO0\_Msk     (0x1UL << FDCAN\_ILS\_RXFIFO0\_Pos)             }}
\DoxyCodeLine{4849 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RXFIFO0         FDCAN\_ILS\_RXFIFO0\_Msk                        }}
\DoxyCodeLine{4852 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RXFIFO1\_Pos     (1U)}}
\DoxyCodeLine{4853 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RXFIFO1\_Msk     (0x1UL << FDCAN\_ILS\_RXFIFO1\_Pos)             }}
\DoxyCodeLine{4854 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RXFIFO1         FDCAN\_ILS\_RXFIFO1\_Msk                        }}
\DoxyCodeLine{4857 \textcolor{preprocessor}{\#define FDCAN\_ILS\_SMSG\_Pos        (2U)}}
\DoxyCodeLine{4858 \textcolor{preprocessor}{\#define FDCAN\_ILS\_SMSG\_Msk        (0x1UL << FDCAN\_ILS\_SMSG\_Pos)                }}
\DoxyCodeLine{4859 \textcolor{preprocessor}{\#define FDCAN\_ILS\_SMSG            FDCAN\_ILS\_SMSG\_Msk                           }}
\DoxyCodeLine{4862 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TFERR\_Pos       (3U)}}
\DoxyCodeLine{4863 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TFERR\_Msk       (0x1UL << FDCAN\_ILS\_TFERR\_Pos)               }}
\DoxyCodeLine{4864 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TFERR           FDCAN\_ILS\_TFERR\_Msk                          }}
\DoxyCodeLine{4868 \textcolor{preprocessor}{\#define FDCAN\_ILS\_MISC\_Pos        (4U)}}
\DoxyCodeLine{4869 \textcolor{preprocessor}{\#define FDCAN\_ILS\_MISC\_Msk        (0x1UL << FDCAN\_ILS\_MISC\_Pos)                }}
\DoxyCodeLine{4870 \textcolor{preprocessor}{\#define FDCAN\_ILS\_MISC            FDCAN\_ILS\_MISC\_Msk                           }}
\DoxyCodeLine{4873 \textcolor{preprocessor}{\#define FDCAN\_ILS\_BERR\_Pos        (5U)}}
\DoxyCodeLine{4874 \textcolor{preprocessor}{\#define FDCAN\_ILS\_BERR\_Msk        (0x1UL << FDCAN\_ILS\_BERR\_Pos)                }}
\DoxyCodeLine{4875 \textcolor{preprocessor}{\#define FDCAN\_ILS\_BERR            FDCAN\_ILS\_BERR\_Msk                           }}
\DoxyCodeLine{4877 \textcolor{preprocessor}{\#define FDCAN\_ILS\_PERR\_Pos        (6U)}}
\DoxyCodeLine{4878 \textcolor{preprocessor}{\#define FDCAN\_ILS\_PERR\_Msk        (0x1UL << FDCAN\_ILS\_PERR\_Pos)                }}
\DoxyCodeLine{4879 \textcolor{preprocessor}{\#define FDCAN\_ILS\_PERR            FDCAN\_ILS\_PERR\_Msk                           }}
\DoxyCodeLine{4886 \textcolor{comment}{/*****************  Bit definition for FDCAN\_ILE register  **********************/}}
\DoxyCodeLine{4887 \textcolor{preprocessor}{\#define FDCAN\_ILE\_EINT0\_Pos       (0U)}}
\DoxyCodeLine{4888 \textcolor{preprocessor}{\#define FDCAN\_ILE\_EINT0\_Msk       (0x1UL << FDCAN\_ILE\_EINT0\_Pos)               }}
\DoxyCodeLine{4889 \textcolor{preprocessor}{\#define FDCAN\_ILE\_EINT0           FDCAN\_ILE\_EINT0\_Msk                          }}
\DoxyCodeLine{4890 \textcolor{preprocessor}{\#define FDCAN\_ILE\_EINT1\_Pos       (1U)}}
\DoxyCodeLine{4891 \textcolor{preprocessor}{\#define FDCAN\_ILE\_EINT1\_Msk       (0x1UL << FDCAN\_ILE\_EINT1\_Pos)               }}
\DoxyCodeLine{4892 \textcolor{preprocessor}{\#define FDCAN\_ILE\_EINT1           FDCAN\_ILE\_EINT1\_Msk                          }}
\DoxyCodeLine{4894 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RXGFC register  ********************/}}
\DoxyCodeLine{4895 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_RRFE\_Pos      (0U)}}
\DoxyCodeLine{4896 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_RRFE\_Msk      (0x1UL << FDCAN\_RXGFC\_RRFE\_Pos)              }}
\DoxyCodeLine{4897 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_RRFE          FDCAN\_RXGFC\_RRFE\_Msk                         }}
\DoxyCodeLine{4898 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_RRFS\_Pos      (1U)}}
\DoxyCodeLine{4899 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_RRFS\_Msk      (0x1UL << FDCAN\_RXGFC\_RRFS\_Pos)              }}
\DoxyCodeLine{4900 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_RRFS          FDCAN\_RXGFC\_RRFS\_Msk                         }}
\DoxyCodeLine{4901 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_ANFE\_Pos      (2U)}}
\DoxyCodeLine{4902 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_ANFE\_Msk      (0x3UL << FDCAN\_RXGFC\_ANFE\_Pos)              }}
\DoxyCodeLine{4903 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_ANFE          FDCAN\_RXGFC\_ANFE\_Msk                         }}
\DoxyCodeLine{4904 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_ANFS\_Pos      (4U)}}
\DoxyCodeLine{4905 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_ANFS\_Msk      (0x3UL << FDCAN\_RXGFC\_ANFS\_Pos)              }}
\DoxyCodeLine{4906 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_ANFS          FDCAN\_RXGFC\_ANFS\_Msk                         }}
\DoxyCodeLine{4907 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_F1OM\_Pos      (8U)}}
\DoxyCodeLine{4908 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_F1OM\_Msk      (0x1UL << FDCAN\_RXGFC\_F1OM\_Pos)              }}
\DoxyCodeLine{4909 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_F1OM          FDCAN\_RXGFC\_F1OM\_Msk                         }}
\DoxyCodeLine{4910 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_F0OM\_Pos      (9U)}}
\DoxyCodeLine{4911 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_F0OM\_Msk      (0x1UL << FDCAN\_RXGFC\_F0OM\_Pos)              }}
\DoxyCodeLine{4912 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_F0OM          FDCAN\_RXGFC\_F0OM\_Msk                         }}
\DoxyCodeLine{4913 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_LSS\_Pos       (16U)}}
\DoxyCodeLine{4914 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_LSS\_Msk       (0x1FUL << FDCAN\_RXGFC\_LSS\_Pos)              }}
\DoxyCodeLine{4915 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_LSS           FDCAN\_RXGFC\_LSS\_Msk                          }}
\DoxyCodeLine{4916 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_LSE\_Pos       (24U)}}
\DoxyCodeLine{4917 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_LSE\_Msk       (0xFUL << FDCAN\_RXGFC\_LSE\_Pos)               }}
\DoxyCodeLine{4918 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_LSE           FDCAN\_RXGFC\_LSE\_Msk                          }}
\DoxyCodeLine{4920 \textcolor{comment}{/*****************  Bit definition for FDCAN\_XIDAM register  ********************/}}
\DoxyCodeLine{4921 \textcolor{preprocessor}{\#define FDCAN\_XIDAM\_EIDM\_Pos      (0U)}}
\DoxyCodeLine{4922 \textcolor{preprocessor}{\#define FDCAN\_XIDAM\_EIDM\_Msk      (0x1FFFFFFFUL << FDCAN\_XIDAM\_EIDM\_Pos)       }}
\DoxyCodeLine{4923 \textcolor{preprocessor}{\#define FDCAN\_XIDAM\_EIDM          FDCAN\_XIDAM\_EIDM\_Msk                         }}
\DoxyCodeLine{4925 \textcolor{comment}{/*****************  Bit definition for FDCAN\_HPMS register  *********************/}}
\DoxyCodeLine{4926 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_BIDX\_Pos       (0U)}}
\DoxyCodeLine{4927 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_BIDX\_Msk       (0x7UL << FDCAN\_HPMS\_BIDX\_Pos)               }}
\DoxyCodeLine{4928 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_BIDX           FDCAN\_HPMS\_BIDX\_Msk                          }}
\DoxyCodeLine{4929 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_MSI\_Pos        (6U)}}
\DoxyCodeLine{4930 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_MSI\_Msk        (0x3UL << FDCAN\_HPMS\_MSI\_Pos)                }}
\DoxyCodeLine{4931 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_MSI            FDCAN\_HPMS\_MSI\_Msk                           }}
\DoxyCodeLine{4932 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_FIDX\_Pos       (8U)}}
\DoxyCodeLine{4933 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_FIDX\_Msk       (0x1FUL << FDCAN\_HPMS\_FIDX\_Pos)              }}
\DoxyCodeLine{4934 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_FIDX           FDCAN\_HPMS\_FIDX\_Msk                          }}
\DoxyCodeLine{4935 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_FLST\_Pos       (15U)}}
\DoxyCodeLine{4936 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_FLST\_Msk       (0x1UL << FDCAN\_HPMS\_FLST\_Pos)               }}
\DoxyCodeLine{4937 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_FLST           FDCAN\_HPMS\_FLST\_Msk                          }}
\DoxyCodeLine{4939 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RXF0S register  ********************/}}
\DoxyCodeLine{4940 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0FL\_Pos      (0U)}}
\DoxyCodeLine{4941 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0FL\_Msk      (0xFUL << FDCAN\_RXF0S\_F0FL\_Pos)              }}
\DoxyCodeLine{4942 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0FL          FDCAN\_RXF0S\_F0FL\_Msk                         }}
\DoxyCodeLine{4943 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0GI\_Pos      (8U)}}
\DoxyCodeLine{4944 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0GI\_Msk      (0x3UL << FDCAN\_RXF0S\_F0GI\_Pos)              }}
\DoxyCodeLine{4945 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0GI          FDCAN\_RXF0S\_F0GI\_Msk                         }}
\DoxyCodeLine{4946 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0PI\_Pos      (16U)}}
\DoxyCodeLine{4947 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0PI\_Msk      (0x3UL << FDCAN\_RXF0S\_F0PI\_Pos)              }}
\DoxyCodeLine{4948 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0PI          FDCAN\_RXF0S\_F0PI\_Msk                         }}
\DoxyCodeLine{4949 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0F\_Pos       (24U)}}
\DoxyCodeLine{4950 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0F\_Msk       (0x1UL << FDCAN\_RXF0S\_F0F\_Pos)               }}
\DoxyCodeLine{4951 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0F           FDCAN\_RXF0S\_F0F\_Msk                          }}
\DoxyCodeLine{4952 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_RF0L\_Pos      (25U)}}
\DoxyCodeLine{4953 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_RF0L\_Msk      (0x1UL << FDCAN\_RXF0S\_RF0L\_Pos)              }}
\DoxyCodeLine{4954 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_RF0L          FDCAN\_RXF0S\_RF0L\_Msk                         }}
\DoxyCodeLine{4956 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RXF0A register  ********************/}}
\DoxyCodeLine{4957 \textcolor{preprocessor}{\#define FDCAN\_RXF0A\_F0AI\_Pos      (0U)}}
\DoxyCodeLine{4958 \textcolor{preprocessor}{\#define FDCAN\_RXF0A\_F0AI\_Msk      (0x7UL << FDCAN\_RXF0A\_F0AI\_Pos)              }}
\DoxyCodeLine{4959 \textcolor{preprocessor}{\#define FDCAN\_RXF0A\_F0AI          FDCAN\_RXF0A\_F0AI\_Msk                         }}
\DoxyCodeLine{4961 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RXF1S register  ********************/}}
\DoxyCodeLine{4962 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1FL\_Pos      (0U)}}
\DoxyCodeLine{4963 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1FL\_Msk      (0xFUL << FDCAN\_RXF1S\_F1FL\_Pos)              }}
\DoxyCodeLine{4964 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1FL          FDCAN\_RXF1S\_F1FL\_Msk                         }}
\DoxyCodeLine{4965 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1GI\_Pos      (8U)}}
\DoxyCodeLine{4966 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1GI\_Msk      (0x3UL << FDCAN\_RXF1S\_F1GI\_Pos)              }}
\DoxyCodeLine{4967 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1GI          FDCAN\_RXF1S\_F1GI\_Msk                         }}
\DoxyCodeLine{4968 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1PI\_Pos      (16U)}}
\DoxyCodeLine{4969 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1PI\_Msk      (0x3UL << FDCAN\_RXF1S\_F1PI\_Pos)              }}
\DoxyCodeLine{4970 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1PI          FDCAN\_RXF1S\_F1PI\_Msk                         }}
\DoxyCodeLine{4971 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1F\_Pos       (24U)}}
\DoxyCodeLine{4972 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1F\_Msk       (0x1UL << FDCAN\_RXF1S\_F1F\_Pos)               }}
\DoxyCodeLine{4973 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1F           FDCAN\_RXF1S\_F1F\_Msk                          }}
\DoxyCodeLine{4974 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_RF1L\_Pos      (25U)}}
\DoxyCodeLine{4975 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_RF1L\_Msk      (0x1UL << FDCAN\_RXF1S\_RF1L\_Pos)              }}
\DoxyCodeLine{4976 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_RF1L          FDCAN\_RXF1S\_RF1L\_Msk                         }}
\DoxyCodeLine{4978 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RXF1A register  ********************/}}
\DoxyCodeLine{4979 \textcolor{preprocessor}{\#define FDCAN\_RXF1A\_F1AI\_Pos      (0U)}}
\DoxyCodeLine{4980 \textcolor{preprocessor}{\#define FDCAN\_RXF1A\_F1AI\_Msk      (0x7UL << FDCAN\_RXF1A\_F1AI\_Pos)              }}
\DoxyCodeLine{4981 \textcolor{preprocessor}{\#define FDCAN\_RXF1A\_F1AI          FDCAN\_RXF1A\_F1AI\_Msk                         }}
\DoxyCodeLine{4983 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBC register  *********************/}}
\DoxyCodeLine{4984 \textcolor{preprocessor}{\#define FDCAN\_TXBC\_TFQM\_Pos       (24U)}}
\DoxyCodeLine{4985 \textcolor{preprocessor}{\#define FDCAN\_TXBC\_TFQM\_Msk       (0x1UL << FDCAN\_TXBC\_TFQM\_Pos)               }}
\DoxyCodeLine{4986 \textcolor{preprocessor}{\#define FDCAN\_TXBC\_TFQM           FDCAN\_TXBC\_TFQM\_Msk                          }}
\DoxyCodeLine{4988 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXFQS register  *********************/}}
\DoxyCodeLine{4989 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFFL\_Pos      (0U)}}
\DoxyCodeLine{4990 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFFL\_Msk      (0x7UL << FDCAN\_TXFQS\_TFFL\_Pos)              }}
\DoxyCodeLine{4991 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFFL          FDCAN\_TXFQS\_TFFL\_Msk                         }}
\DoxyCodeLine{4992 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFGI\_Pos      (8U)}}
\DoxyCodeLine{4993 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFGI\_Msk      (0x3UL << FDCAN\_TXFQS\_TFGI\_Pos)              }}
\DoxyCodeLine{4994 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFGI          FDCAN\_TXFQS\_TFGI\_Msk                         }}
\DoxyCodeLine{4995 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFQPI\_Pos     (16U)}}
\DoxyCodeLine{4996 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFQPI\_Msk     (0x3UL << FDCAN\_TXFQS\_TFQPI\_Pos)             }}
\DoxyCodeLine{4997 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFQPI         FDCAN\_TXFQS\_TFQPI\_Msk                        }}
\DoxyCodeLine{4998 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFQF\_Pos      (21U)}}
\DoxyCodeLine{4999 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFQF\_Msk      (0x1UL << FDCAN\_TXFQS\_TFQF\_Pos)              }}
\DoxyCodeLine{5000 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFQF          FDCAN\_TXFQS\_TFQF\_Msk                         }}
\DoxyCodeLine{5002 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBRP register  *********************/}}
\DoxyCodeLine{5003 \textcolor{preprocessor}{\#define FDCAN\_TXBRP\_TRP\_Pos       (0U)}}
\DoxyCodeLine{5004 \textcolor{preprocessor}{\#define FDCAN\_TXBRP\_TRP\_Msk       (0x7UL << FDCAN\_TXBRP\_TRP\_Pos)               }}
\DoxyCodeLine{5005 \textcolor{preprocessor}{\#define FDCAN\_TXBRP\_TRP           FDCAN\_TXBRP\_TRP\_Msk                          }}
\DoxyCodeLine{5007 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBAR register  *********************/}}
\DoxyCodeLine{5008 \textcolor{preprocessor}{\#define FDCAN\_TXBAR\_AR\_Pos        (0U)}}
\DoxyCodeLine{5009 \textcolor{preprocessor}{\#define FDCAN\_TXBAR\_AR\_Msk        (0x7UL << FDCAN\_TXBAR\_AR\_Pos)                }}
\DoxyCodeLine{5010 \textcolor{preprocessor}{\#define FDCAN\_TXBAR\_AR            FDCAN\_TXBAR\_AR\_Msk                           }}
\DoxyCodeLine{5012 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBCR register  *********************/}}
\DoxyCodeLine{5013 \textcolor{preprocessor}{\#define FDCAN\_TXBCR\_CR\_Pos        (0U)}}
\DoxyCodeLine{5014 \textcolor{preprocessor}{\#define FDCAN\_TXBCR\_CR\_Msk        (0x7UL << FDCAN\_TXBCR\_CR\_Pos)                }}
\DoxyCodeLine{5015 \textcolor{preprocessor}{\#define FDCAN\_TXBCR\_CR            FDCAN\_TXBCR\_CR\_Msk                           }}
\DoxyCodeLine{5017 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBTO register  *********************/}}
\DoxyCodeLine{5018 \textcolor{preprocessor}{\#define FDCAN\_TXBTO\_TO\_Pos        (0U)}}
\DoxyCodeLine{5019 \textcolor{preprocessor}{\#define FDCAN\_TXBTO\_TO\_Msk        (0x7UL << FDCAN\_TXBTO\_TO\_Pos)                }}
\DoxyCodeLine{5020 \textcolor{preprocessor}{\#define FDCAN\_TXBTO\_TO            FDCAN\_TXBTO\_TO\_Msk                           }}
\DoxyCodeLine{5022 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBCF register  *********************/}}
\DoxyCodeLine{5023 \textcolor{preprocessor}{\#define FDCAN\_TXBCF\_CF\_Pos        (0U)}}
\DoxyCodeLine{5024 \textcolor{preprocessor}{\#define FDCAN\_TXBCF\_CF\_Msk        (0x7UL << FDCAN\_TXBCF\_CF\_Pos)                }}
\DoxyCodeLine{5025 \textcolor{preprocessor}{\#define FDCAN\_TXBCF\_CF            FDCAN\_TXBCF\_CF\_Msk                           }}
\DoxyCodeLine{5027 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBTIE register  ********************/}}
\DoxyCodeLine{5028 \textcolor{preprocessor}{\#define FDCAN\_TXBTIE\_TIE\_Pos      (0U)}}
\DoxyCodeLine{5029 \textcolor{preprocessor}{\#define FDCAN\_TXBTIE\_TIE\_Msk      (0x7UL << FDCAN\_TXBTIE\_TIE\_Pos)              }}
\DoxyCodeLine{5030 \textcolor{preprocessor}{\#define FDCAN\_TXBTIE\_TIE          FDCAN\_TXBTIE\_TIE\_Msk                         }}
\DoxyCodeLine{5032 \textcolor{comment}{/*****************  Bit definition for FDCAN\_ TXBCIE register  *******************/}}
\DoxyCodeLine{5033 \textcolor{preprocessor}{\#define FDCAN\_TXBCIE\_CFIE\_Pos     (0U)}}
\DoxyCodeLine{5034 \textcolor{preprocessor}{\#define FDCAN\_TXBCIE\_CFIE\_Msk     (0x7UL << FDCAN\_TXBCIE\_CFIE\_Pos)             }}
\DoxyCodeLine{5035 \textcolor{preprocessor}{\#define FDCAN\_TXBCIE\_CFIE         FDCAN\_TXBCIE\_CFIE\_Msk                        }}
\DoxyCodeLine{5037 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXEFS register  *********************/}}
\DoxyCodeLine{5038 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFFL\_Pos      (0U)}}
\DoxyCodeLine{5039 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFFL\_Msk      (0x7UL << FDCAN\_TXEFS\_EFFL\_Pos)              }}
\DoxyCodeLine{5040 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFFL          FDCAN\_TXEFS\_EFFL\_Msk                         }}
\DoxyCodeLine{5041 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFGI\_Pos      (8U)}}
\DoxyCodeLine{5042 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFGI\_Msk      (0x3UL << FDCAN\_TXEFS\_EFGI\_Pos)              }}
\DoxyCodeLine{5043 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFGI          FDCAN\_TXEFS\_EFGI\_Msk                         }}
\DoxyCodeLine{5044 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFPI\_Pos      (16U)}}
\DoxyCodeLine{5045 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFPI\_Msk      (0x3UL << FDCAN\_TXEFS\_EFPI\_Pos)              }}
\DoxyCodeLine{5046 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFPI          FDCAN\_TXEFS\_EFPI\_Msk                         }}
\DoxyCodeLine{5047 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFF\_Pos       (24U)}}
\DoxyCodeLine{5048 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFF\_Msk       (0x1UL << FDCAN\_TXEFS\_EFF\_Pos)               }}
\DoxyCodeLine{5049 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFF           FDCAN\_TXEFS\_EFF\_Msk                          }}
\DoxyCodeLine{5050 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_TEFL\_Pos      (25U)}}
\DoxyCodeLine{5051 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_TEFL\_Msk      (0x1UL << FDCAN\_TXEFS\_TEFL\_Pos)              }}
\DoxyCodeLine{5052 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_TEFL          FDCAN\_TXEFS\_TEFL\_Msk                         }}
\DoxyCodeLine{5054 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXEFA register  *********************/}}
\DoxyCodeLine{5055 \textcolor{preprocessor}{\#define FDCAN\_TXEFA\_EFAI\_Pos      (0U)}}
\DoxyCodeLine{5056 \textcolor{preprocessor}{\#define FDCAN\_TXEFA\_EFAI\_Msk      (0x3UL << FDCAN\_TXEFA\_EFAI\_Pos)              }}
\DoxyCodeLine{5057 \textcolor{preprocessor}{\#define FDCAN\_TXEFA\_EFAI          FDCAN\_TXEFA\_EFAI\_Msk                         }}
\DoxyCodeLine{5061 \textcolor{comment}{/*****************  Bit definition for FDCAN\_CKDIV register  *********************/}}
\DoxyCodeLine{5062 \textcolor{preprocessor}{\#define FDCAN\_CKDIV\_PDIV\_Pos      (0U)}}
\DoxyCodeLine{5063 \textcolor{preprocessor}{\#define FDCAN\_CKDIV\_PDIV\_Msk      (0xFUL << FDCAN\_CKDIV\_PDIV\_Pos)              }}
\DoxyCodeLine{5064 \textcolor{preprocessor}{\#define FDCAN\_CKDIV\_PDIV          FDCAN\_CKDIV\_PDIV\_Msk                         }}
\DoxyCodeLine{5066 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5067 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5068 \textcolor{comment}{/*                                    FLASH                                   */}}
\DoxyCodeLine{5069 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5070 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5071 \textcolor{comment}{/*******************  Bits definition for FLASH\_ACR register  *****************/}}
\DoxyCodeLine{5072 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_Pos             (0U)}}
\DoxyCodeLine{5073 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_Msk             (0xFUL << FLASH\_ACR\_LATENCY\_Pos)     }}
\DoxyCodeLine{5074 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY                 FLASH\_ACR\_LATENCY\_Msk}}
\DoxyCodeLine{5075 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_0WS             (0x00000000U)}}
\DoxyCodeLine{5076 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_1WS             (0x00000001U)}}
\DoxyCodeLine{5077 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_2WS             (0x00000002U)}}
\DoxyCodeLine{5078 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_3WS             (0x00000003U)}}
\DoxyCodeLine{5079 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_4WS             (0x00000004U)}}
\DoxyCodeLine{5080 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_5WS             (0x00000005U)}}
\DoxyCodeLine{5081 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_6WS             (0x00000006U)}}
\DoxyCodeLine{5082 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_7WS             (0x00000007U)}}
\DoxyCodeLine{5083 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_8WS             (0x00000008U)}}
\DoxyCodeLine{5084 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_9WS             (0x00000009U)}}
\DoxyCodeLine{5085 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_10WS            (0x0000000AU)}}
\DoxyCodeLine{5086 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_11WS            (0x0000000BU)}}
\DoxyCodeLine{5087 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_12WS            (0x0000000CU)}}
\DoxyCodeLine{5088 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_13WS            (0x0000000DU)}}
\DoxyCodeLine{5089 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_14WS            (0x0000000EU)}}
\DoxyCodeLine{5090 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_15WS            (0x0000000FU)}}
\DoxyCodeLine{5091 \textcolor{preprocessor}{\#define FLASH\_ACR\_PRFTEN\_Pos              (8U)}}
\DoxyCodeLine{5092 \textcolor{preprocessor}{\#define FLASH\_ACR\_PRFTEN\_Msk              (0x1UL << FLASH\_ACR\_PRFTEN\_Pos)      }}
\DoxyCodeLine{5093 \textcolor{preprocessor}{\#define FLASH\_ACR\_PRFTEN                  FLASH\_ACR\_PRFTEN\_Msk}}
\DoxyCodeLine{5094 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICEN\_Pos                (9U)}}
\DoxyCodeLine{5095 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICEN\_Msk                (0x1UL << FLASH\_ACR\_ICEN\_Pos)        }}
\DoxyCodeLine{5096 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICEN                    FLASH\_ACR\_ICEN\_Msk}}
\DoxyCodeLine{5097 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCEN\_Pos                (10U)}}
\DoxyCodeLine{5098 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCEN\_Msk                (0x1UL << FLASH\_ACR\_DCEN\_Pos)        }}
\DoxyCodeLine{5099 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCEN                    FLASH\_ACR\_DCEN\_Msk}}
\DoxyCodeLine{5100 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICRST\_Pos               (11U)}}
\DoxyCodeLine{5101 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICRST\_Msk               (0x1UL << FLASH\_ACR\_ICRST\_Pos)       }}
\DoxyCodeLine{5102 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICRST                   FLASH\_ACR\_ICRST\_Msk}}
\DoxyCodeLine{5103 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCRST\_Pos               (12U)}}
\DoxyCodeLine{5104 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCRST\_Msk               (0x1UL << FLASH\_ACR\_DCRST\_Pos)       }}
\DoxyCodeLine{5105 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCRST                   FLASH\_ACR\_DCRST\_Msk}}
\DoxyCodeLine{5106 \textcolor{preprocessor}{\#define FLASH\_ACR\_RUN\_PD\_Pos              (13U)}}
\DoxyCodeLine{5107 \textcolor{preprocessor}{\#define FLASH\_ACR\_RUN\_PD\_Msk              (0x1UL << FLASH\_ACR\_RUN\_PD\_Pos)      }}
\DoxyCodeLine{5108 \textcolor{preprocessor}{\#define FLASH\_ACR\_RUN\_PD                  FLASH\_ACR\_RUN\_PD\_Msk                 }}
\DoxyCodeLine{5109 \textcolor{preprocessor}{\#define FLASH\_ACR\_SLEEP\_PD\_Pos            (14U)}}
\DoxyCodeLine{5110 \textcolor{preprocessor}{\#define FLASH\_ACR\_SLEEP\_PD\_Msk            (0x1UL << FLASH\_ACR\_SLEEP\_PD\_Pos)    }}
\DoxyCodeLine{5111 \textcolor{preprocessor}{\#define FLASH\_ACR\_SLEEP\_PD                FLASH\_ACR\_SLEEP\_PD\_Msk               }}
\DoxyCodeLine{5112 \textcolor{preprocessor}{\#define FLASH\_ACR\_DBG\_SWEN\_Pos            (18U)}}
\DoxyCodeLine{5113 \textcolor{preprocessor}{\#define FLASH\_ACR\_DBG\_SWEN\_Msk            (0x1UL << FLASH\_ACR\_DBG\_SWEN\_Pos)    }}
\DoxyCodeLine{5114 \textcolor{preprocessor}{\#define FLASH\_ACR\_DBG\_SWEN                FLASH\_ACR\_DBG\_SWEN\_Msk               }}
\DoxyCodeLine{5116 \textcolor{comment}{/*******************  Bits definition for FLASH\_SR register  ******************/}}
\DoxyCodeLine{5117 \textcolor{preprocessor}{\#define FLASH\_SR\_EOP\_Pos                  (0U)}}
\DoxyCodeLine{5118 \textcolor{preprocessor}{\#define FLASH\_SR\_EOP\_Msk                  (0x1UL << FLASH\_SR\_EOP\_Pos)          }}
\DoxyCodeLine{5119 \textcolor{preprocessor}{\#define FLASH\_SR\_EOP                      FLASH\_SR\_EOP\_Msk}}
\DoxyCodeLine{5120 \textcolor{preprocessor}{\#define FLASH\_SR\_OPERR\_Pos                (1U)}}
\DoxyCodeLine{5121 \textcolor{preprocessor}{\#define FLASH\_SR\_OPERR\_Msk                (0x1UL << FLASH\_SR\_OPERR\_Pos)        }}
\DoxyCodeLine{5122 \textcolor{preprocessor}{\#define FLASH\_SR\_OPERR                    FLASH\_SR\_OPERR\_Msk}}
\DoxyCodeLine{5123 \textcolor{preprocessor}{\#define FLASH\_SR\_PROGERR\_Pos              (3U)}}
\DoxyCodeLine{5124 \textcolor{preprocessor}{\#define FLASH\_SR\_PROGERR\_Msk              (0x1UL << FLASH\_SR\_PROGERR\_Pos)      }}
\DoxyCodeLine{5125 \textcolor{preprocessor}{\#define FLASH\_SR\_PROGERR                  FLASH\_SR\_PROGERR\_Msk}}
\DoxyCodeLine{5126 \textcolor{preprocessor}{\#define FLASH\_SR\_WRPERR\_Pos               (4U)}}
\DoxyCodeLine{5127 \textcolor{preprocessor}{\#define FLASH\_SR\_WRPERR\_Msk               (0x1UL << FLASH\_SR\_WRPERR\_Pos)       }}
\DoxyCodeLine{5128 \textcolor{preprocessor}{\#define FLASH\_SR\_WRPERR                   FLASH\_SR\_WRPERR\_Msk}}
\DoxyCodeLine{5129 \textcolor{preprocessor}{\#define FLASH\_SR\_PGAERR\_Pos               (5U)}}
\DoxyCodeLine{5130 \textcolor{preprocessor}{\#define FLASH\_SR\_PGAERR\_Msk               (0x1UL << FLASH\_SR\_PGAERR\_Pos)       }}
\DoxyCodeLine{5131 \textcolor{preprocessor}{\#define FLASH\_SR\_PGAERR                   FLASH\_SR\_PGAERR\_Msk}}
\DoxyCodeLine{5132 \textcolor{preprocessor}{\#define FLASH\_SR\_SIZERR\_Pos               (6U)}}
\DoxyCodeLine{5133 \textcolor{preprocessor}{\#define FLASH\_SR\_SIZERR\_Msk               (0x1UL << FLASH\_SR\_SIZERR\_Pos)       }}
\DoxyCodeLine{5134 \textcolor{preprocessor}{\#define FLASH\_SR\_SIZERR                   FLASH\_SR\_SIZERR\_Msk}}
\DoxyCodeLine{5135 \textcolor{preprocessor}{\#define FLASH\_SR\_PGSERR\_Pos               (7U)}}
\DoxyCodeLine{5136 \textcolor{preprocessor}{\#define FLASH\_SR\_PGSERR\_Msk               (0x1UL << FLASH\_SR\_PGSERR\_Pos)       }}
\DoxyCodeLine{5137 \textcolor{preprocessor}{\#define FLASH\_SR\_PGSERR                   FLASH\_SR\_PGSERR\_Msk}}
\DoxyCodeLine{5138 \textcolor{preprocessor}{\#define FLASH\_SR\_MISERR\_Pos               (8U)}}
\DoxyCodeLine{5139 \textcolor{preprocessor}{\#define FLASH\_SR\_MISERR\_Msk               (0x1UL << FLASH\_SR\_MISERR\_Pos)       }}
\DoxyCodeLine{5140 \textcolor{preprocessor}{\#define FLASH\_SR\_MISERR                   FLASH\_SR\_MISERR\_Msk}}
\DoxyCodeLine{5141 \textcolor{preprocessor}{\#define FLASH\_SR\_FASTERR\_Pos              (9U)}}
\DoxyCodeLine{5142 \textcolor{preprocessor}{\#define FLASH\_SR\_FASTERR\_Msk              (0x1UL << FLASH\_SR\_FASTERR\_Pos)      }}
\DoxyCodeLine{5143 \textcolor{preprocessor}{\#define FLASH\_SR\_FASTERR                  FLASH\_SR\_FASTERR\_Msk}}
\DoxyCodeLine{5144 \textcolor{preprocessor}{\#define FLASH\_SR\_RDERR\_Pos                (14U)}}
\DoxyCodeLine{5145 \textcolor{preprocessor}{\#define FLASH\_SR\_RDERR\_Msk                (0x1UL << FLASH\_SR\_RDERR\_Pos)        }}
\DoxyCodeLine{5146 \textcolor{preprocessor}{\#define FLASH\_SR\_RDERR                    FLASH\_SR\_RDERR\_Msk}}
\DoxyCodeLine{5147 \textcolor{preprocessor}{\#define FLASH\_SR\_OPTVERR\_Pos              (15U)}}
\DoxyCodeLine{5148 \textcolor{preprocessor}{\#define FLASH\_SR\_OPTVERR\_Msk              (0x1UL << FLASH\_SR\_OPTVERR\_Pos)      }}
\DoxyCodeLine{5149 \textcolor{preprocessor}{\#define FLASH\_SR\_OPTVERR                  FLASH\_SR\_OPTVERR\_Msk}}
\DoxyCodeLine{5150 \textcolor{preprocessor}{\#define FLASH\_SR\_BSY\_Pos                  (16U)}}
\DoxyCodeLine{5151 \textcolor{preprocessor}{\#define FLASH\_SR\_BSY\_Msk                  (0x1UL << FLASH\_SR\_BSY\_Pos)          }}
\DoxyCodeLine{5152 \textcolor{preprocessor}{\#define FLASH\_SR\_BSY                      FLASH\_SR\_BSY\_Msk}}
\DoxyCodeLine{5153 }
\DoxyCodeLine{5154 \textcolor{comment}{/*******************  Bits definition for FLASH\_CR register  ******************/}}
\DoxyCodeLine{5155 \textcolor{preprocessor}{\#define FLASH\_CR\_PG\_Pos                   (0U)}}
\DoxyCodeLine{5156 \textcolor{preprocessor}{\#define FLASH\_CR\_PG\_Msk                   (0x1UL << FLASH\_CR\_PG\_Pos)           }}
\DoxyCodeLine{5157 \textcolor{preprocessor}{\#define FLASH\_CR\_PG                       FLASH\_CR\_PG\_Msk}}
\DoxyCodeLine{5158 \textcolor{preprocessor}{\#define FLASH\_CR\_PER\_Pos                  (1U)}}
\DoxyCodeLine{5159 \textcolor{preprocessor}{\#define FLASH\_CR\_PER\_Msk                  (0x1UL << FLASH\_CR\_PER\_Pos)          }}
\DoxyCodeLine{5160 \textcolor{preprocessor}{\#define FLASH\_CR\_PER                      FLASH\_CR\_PER\_Msk}}
\DoxyCodeLine{5161 \textcolor{preprocessor}{\#define FLASH\_CR\_MER1\_Pos                 (2U)}}
\DoxyCodeLine{5162 \textcolor{preprocessor}{\#define FLASH\_CR\_MER1\_Msk                 (0x1UL << FLASH\_CR\_MER1\_Pos)         }}
\DoxyCodeLine{5163 \textcolor{preprocessor}{\#define FLASH\_CR\_MER1                     FLASH\_CR\_MER1\_Msk}}
\DoxyCodeLine{5164 \textcolor{preprocessor}{\#define FLASH\_CR\_PNB\_Pos                  (3U)}}
\DoxyCodeLine{5165 \textcolor{preprocessor}{\#define FLASH\_CR\_PNB\_Msk                  (0x7FUL << FLASH\_CR\_PNB\_Pos)         }}
\DoxyCodeLine{5166 \textcolor{preprocessor}{\#define FLASH\_CR\_PNB                      FLASH\_CR\_PNB\_Msk}}
\DoxyCodeLine{5167 \textcolor{preprocessor}{\#define FLASH\_CR\_BKER\_Pos                 (11U)}}
\DoxyCodeLine{5168 \textcolor{preprocessor}{\#define FLASH\_CR\_BKER\_Msk                 (0x1UL << FLASH\_CR\_BKER\_Pos)         }}
\DoxyCodeLine{5169 \textcolor{preprocessor}{\#define FLASH\_CR\_BKER                     FLASH\_CR\_BKER\_Msk}}
\DoxyCodeLine{5170 \textcolor{preprocessor}{\#define FLASH\_CR\_MER2\_Pos                 (15U)}}
\DoxyCodeLine{5171 \textcolor{preprocessor}{\#define FLASH\_CR\_MER2\_Msk                 (0x1UL << FLASH\_CR\_MER2\_Pos)         }}
\DoxyCodeLine{5172 \textcolor{preprocessor}{\#define FLASH\_CR\_MER2                     FLASH\_CR\_MER2\_Msk}}
\DoxyCodeLine{5173 \textcolor{preprocessor}{\#define FLASH\_CR\_STRT\_Pos                 (16U)}}
\DoxyCodeLine{5174 \textcolor{preprocessor}{\#define FLASH\_CR\_STRT\_Msk                 (0x1UL << FLASH\_CR\_STRT\_Pos)         }}
\DoxyCodeLine{5175 \textcolor{preprocessor}{\#define FLASH\_CR\_STRT                     FLASH\_CR\_STRT\_Msk}}
\DoxyCodeLine{5176 \textcolor{preprocessor}{\#define FLASH\_CR\_OPTSTRT\_Pos              (17U)}}
\DoxyCodeLine{5177 \textcolor{preprocessor}{\#define FLASH\_CR\_OPTSTRT\_Msk              (0x1UL << FLASH\_CR\_OPTSTRT\_Pos)      }}
\DoxyCodeLine{5178 \textcolor{preprocessor}{\#define FLASH\_CR\_OPTSTRT                  FLASH\_CR\_OPTSTRT\_Msk}}
\DoxyCodeLine{5179 \textcolor{preprocessor}{\#define FLASH\_CR\_FSTPG\_Pos                (18U)}}
\DoxyCodeLine{5180 \textcolor{preprocessor}{\#define FLASH\_CR\_FSTPG\_Msk                (0x1UL << FLASH\_CR\_FSTPG\_Pos)        }}
\DoxyCodeLine{5181 \textcolor{preprocessor}{\#define FLASH\_CR\_FSTPG                    FLASH\_CR\_FSTPG\_Msk}}
\DoxyCodeLine{5182 \textcolor{preprocessor}{\#define FLASH\_CR\_EOPIE\_Pos                (24U)}}
\DoxyCodeLine{5183 \textcolor{preprocessor}{\#define FLASH\_CR\_EOPIE\_Msk                (0x1UL << FLASH\_CR\_EOPIE\_Pos)        }}
\DoxyCodeLine{5184 \textcolor{preprocessor}{\#define FLASH\_CR\_EOPIE                    FLASH\_CR\_EOPIE\_Msk}}
\DoxyCodeLine{5185 \textcolor{preprocessor}{\#define FLASH\_CR\_ERRIE\_Pos                (25U)}}
\DoxyCodeLine{5186 \textcolor{preprocessor}{\#define FLASH\_CR\_ERRIE\_Msk                (0x1UL << FLASH\_CR\_ERRIE\_Pos)        }}
\DoxyCodeLine{5187 \textcolor{preprocessor}{\#define FLASH\_CR\_ERRIE                    FLASH\_CR\_ERRIE\_Msk}}
\DoxyCodeLine{5188 \textcolor{preprocessor}{\#define FLASH\_CR\_RDERRIE\_Pos              (26U)}}
\DoxyCodeLine{5189 \textcolor{preprocessor}{\#define FLASH\_CR\_RDERRIE\_Msk              (0x1UL << FLASH\_CR\_RDERRIE\_Pos)      }}
\DoxyCodeLine{5190 \textcolor{preprocessor}{\#define FLASH\_CR\_RDERRIE                  FLASH\_CR\_RDERRIE\_Msk}}
\DoxyCodeLine{5191 \textcolor{preprocessor}{\#define FLASH\_CR\_OBL\_LAUNCH\_Pos           (27U)}}
\DoxyCodeLine{5192 \textcolor{preprocessor}{\#define FLASH\_CR\_OBL\_LAUNCH\_Msk           (0x1UL << FLASH\_CR\_OBL\_LAUNCH\_Pos)   }}
\DoxyCodeLine{5193 \textcolor{preprocessor}{\#define FLASH\_CR\_OBL\_LAUNCH               FLASH\_CR\_OBL\_LAUNCH\_Msk}}
\DoxyCodeLine{5194 \textcolor{preprocessor}{\#define FLASH\_CR\_SEC\_PROT1\_Pos            (28U)}}
\DoxyCodeLine{5195 \textcolor{preprocessor}{\#define FLASH\_CR\_SEC\_PROT1\_Msk            (0x1UL << FLASH\_CR\_SEC\_PROT1\_Pos)    }}
\DoxyCodeLine{5196 \textcolor{preprocessor}{\#define FLASH\_CR\_SEC\_PROT1                FLASH\_CR\_SEC\_PROT1\_Msk}}
\DoxyCodeLine{5197 \textcolor{preprocessor}{\#define FLASH\_CR\_SEC\_PROT2\_Pos            (29U)}}
\DoxyCodeLine{5198 \textcolor{preprocessor}{\#define FLASH\_CR\_SEC\_PROT2\_Msk            (0x1UL << FLASH\_CR\_SEC\_PROT2\_Pos)    }}
\DoxyCodeLine{5199 \textcolor{preprocessor}{\#define FLASH\_CR\_SEC\_PROT2                FLASH\_CR\_SEC\_PROT2\_Msk}}
\DoxyCodeLine{5200 \textcolor{preprocessor}{\#define FLASH\_CR\_OPTLOCK\_Pos              (30U)}}
\DoxyCodeLine{5201 \textcolor{preprocessor}{\#define FLASH\_CR\_OPTLOCK\_Msk              (0x1UL << FLASH\_CR\_OPTLOCK\_Pos)      }}
\DoxyCodeLine{5202 \textcolor{preprocessor}{\#define FLASH\_CR\_OPTLOCK                  FLASH\_CR\_OPTLOCK\_Msk}}
\DoxyCodeLine{5203 \textcolor{preprocessor}{\#define FLASH\_CR\_LOCK\_Pos                 (31U)}}
\DoxyCodeLine{5204 \textcolor{preprocessor}{\#define FLASH\_CR\_LOCK\_Msk                 (0x1UL << FLASH\_CR\_LOCK\_Pos)         }}
\DoxyCodeLine{5205 \textcolor{preprocessor}{\#define FLASH\_CR\_LOCK                     FLASH\_CR\_LOCK\_Msk}}
\DoxyCodeLine{5206 }
\DoxyCodeLine{5207 \textcolor{comment}{/*******************  Bits definition for FLASH\_ECCR register  ***************/}}
\DoxyCodeLine{5208 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ADDR\_ECC\_Pos           (0U)}}
\DoxyCodeLine{5209 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ADDR\_ECC\_Msk           (0x7FFFFUL << FLASH\_ECCR\_ADDR\_ECC\_Pos)}}
\DoxyCodeLine{5210 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ADDR\_ECC               FLASH\_ECCR\_ADDR\_ECC\_Msk}}
\DoxyCodeLine{5211 \textcolor{preprocessor}{\#define FLASH\_ECCR\_BK\_ECC\_Pos             (21U)}}
\DoxyCodeLine{5212 \textcolor{preprocessor}{\#define FLASH\_ECCR\_BK\_ECC\_Msk             (0x1UL << FLASH\_ECCR\_BK\_ECC\_Pos)     }}
\DoxyCodeLine{5213 \textcolor{preprocessor}{\#define FLASH\_ECCR\_BK\_ECC                 FLASH\_ECCR\_BK\_ECC\_Msk}}
\DoxyCodeLine{5214 \textcolor{preprocessor}{\#define FLASH\_ECCR\_SYSF\_ECC\_Pos           (22U)}}
\DoxyCodeLine{5215 \textcolor{preprocessor}{\#define FLASH\_ECCR\_SYSF\_ECC\_Msk           (0x1UL << FLASH\_ECCR\_SYSF\_ECC\_Pos)   }}
\DoxyCodeLine{5216 \textcolor{preprocessor}{\#define FLASH\_ECCR\_SYSF\_ECC               FLASH\_ECCR\_SYSF\_ECC\_Msk}}
\DoxyCodeLine{5217 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCIE\_Pos              (24U)}}
\DoxyCodeLine{5218 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCIE\_Msk              (0x1UL << FLASH\_ECCR\_ECCIE\_Pos)      }}
\DoxyCodeLine{5219 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCIE                  FLASH\_ECCR\_ECCIE\_Msk}}
\DoxyCodeLine{5220 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCC2\_Pos              (28U)}}
\DoxyCodeLine{5221 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCC2\_Msk              (0x1UL << FLASH\_ECCR\_ECCC2\_Pos)      }}
\DoxyCodeLine{5222 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCC2                  FLASH\_ECCR\_ECCC2\_Msk}}
\DoxyCodeLine{5223 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCD2\_Pos              (29U)}}
\DoxyCodeLine{5224 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCD2\_Msk              (0x1UL << FLASH\_ECCR\_ECCD2\_Pos)      }}
\DoxyCodeLine{5225 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCD2                  FLASH\_ECCR\_ECCD2\_Msk}}
\DoxyCodeLine{5226 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCC\_Pos               (30U)}}
\DoxyCodeLine{5227 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCC\_Msk               (0x1UL << FLASH\_ECCR\_ECCC\_Pos)       }}
\DoxyCodeLine{5228 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCC                   FLASH\_ECCR\_ECCC\_Msk}}
\DoxyCodeLine{5229 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCD\_Pos               (31U)}}
\DoxyCodeLine{5230 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCD\_Msk               (0x1UL << FLASH\_ECCR\_ECCD\_Pos)       }}
\DoxyCodeLine{5231 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCD                   FLASH\_ECCR\_ECCD\_Msk}}
\DoxyCodeLine{5232 }
\DoxyCodeLine{5233 \textcolor{comment}{/*******************  Bits definition for FLASH\_OPTR register  ***************/}}
\DoxyCodeLine{5234 \textcolor{preprocessor}{\#define FLASH\_OPTR\_RDP\_Pos                (0U)}}
\DoxyCodeLine{5235 \textcolor{preprocessor}{\#define FLASH\_OPTR\_RDP\_Msk                (0xFFUL << FLASH\_OPTR\_RDP\_Pos)       }}
\DoxyCodeLine{5236 \textcolor{preprocessor}{\#define FLASH\_OPTR\_RDP                    FLASH\_OPTR\_RDP\_Msk}}
\DoxyCodeLine{5237 \textcolor{preprocessor}{\#define FLASH\_OPTR\_BOR\_LEV\_Pos            (8U)}}
\DoxyCodeLine{5238 \textcolor{preprocessor}{\#define FLASH\_OPTR\_BOR\_LEV\_Msk            (0x7UL << FLASH\_OPTR\_BOR\_LEV\_Pos)    }}
\DoxyCodeLine{5239 \textcolor{preprocessor}{\#define FLASH\_OPTR\_BOR\_LEV                FLASH\_OPTR\_BOR\_LEV\_Msk}}
\DoxyCodeLine{5240 \textcolor{preprocessor}{\#define FLASH\_OPTR\_BOR\_LEV\_0              (0x0UL << FLASH\_OPTR\_BOR\_LEV\_Pos)    }}
\DoxyCodeLine{5241 \textcolor{preprocessor}{\#define FLASH\_OPTR\_BOR\_LEV\_1              (0x1UL << FLASH\_OPTR\_BOR\_LEV\_Pos)    }}
\DoxyCodeLine{5242 \textcolor{preprocessor}{\#define FLASH\_OPTR\_BOR\_LEV\_2              (0x2UL << FLASH\_OPTR\_BOR\_LEV\_Pos)    }}
\DoxyCodeLine{5243 \textcolor{preprocessor}{\#define FLASH\_OPTR\_BOR\_LEV\_3              (0x3UL << FLASH\_OPTR\_BOR\_LEV\_Pos)    }}
\DoxyCodeLine{5244 \textcolor{preprocessor}{\#define FLASH\_OPTR\_BOR\_LEV\_4              (0x4UL << FLASH\_OPTR\_BOR\_LEV\_Pos)    }}
\DoxyCodeLine{5245 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nRST\_STOP\_Pos          (12U)}}
\DoxyCodeLine{5246 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nRST\_STOP\_Msk          (0x1UL << FLASH\_OPTR\_nRST\_STOP\_Pos)  }}
\DoxyCodeLine{5247 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nRST\_STOP              FLASH\_OPTR\_nRST\_STOP\_Msk}}
\DoxyCodeLine{5248 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nRST\_STDBY\_Pos         (13U)}}
\DoxyCodeLine{5249 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nRST\_STDBY\_Msk         (0x1UL << FLASH\_OPTR\_nRST\_STDBY\_Pos) }}
\DoxyCodeLine{5250 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nRST\_STDBY             FLASH\_OPTR\_nRST\_STDBY\_Msk}}
\DoxyCodeLine{5251 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nRST\_SHDW\_Pos          (14U)}}
\DoxyCodeLine{5252 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nRST\_SHDW\_Msk          (0x1UL << FLASH\_OPTR\_nRST\_SHDW\_Pos)  }}
\DoxyCodeLine{5253 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nRST\_SHDW              FLASH\_OPTR\_nRST\_SHDW\_Msk}}
\DoxyCodeLine{5254 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IWDG\_SW\_Pos            (16U)}}
\DoxyCodeLine{5255 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IWDG\_SW\_Msk            (0x1UL << FLASH\_OPTR\_IWDG\_SW\_Pos)    }}
\DoxyCodeLine{5256 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IWDG\_SW                FLASH\_OPTR\_IWDG\_SW\_Msk}}
\DoxyCodeLine{5257 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IWDG\_STOP\_Pos          (17U)}}
\DoxyCodeLine{5258 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IWDG\_STOP\_Msk          (0x1UL << FLASH\_OPTR\_IWDG\_STOP\_Pos)  }}
\DoxyCodeLine{5259 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IWDG\_STOP              FLASH\_OPTR\_IWDG\_STOP\_Msk}}
\DoxyCodeLine{5260 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IWDG\_STDBY\_Pos         (18U)}}
\DoxyCodeLine{5261 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IWDG\_STDBY\_Msk         (0x1UL << FLASH\_OPTR\_IWDG\_STDBY\_Pos) }}
\DoxyCodeLine{5262 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IWDG\_STDBY             FLASH\_OPTR\_IWDG\_STDBY\_Msk}}
\DoxyCodeLine{5263 \textcolor{preprocessor}{\#define FLASH\_OPTR\_WWDG\_SW\_Pos            (19U)}}
\DoxyCodeLine{5264 \textcolor{preprocessor}{\#define FLASH\_OPTR\_WWDG\_SW\_Msk            (0x1UL << FLASH\_OPTR\_WWDG\_SW\_Pos)    }}
\DoxyCodeLine{5265 \textcolor{preprocessor}{\#define FLASH\_OPTR\_WWDG\_SW                FLASH\_OPTR\_WWDG\_SW\_Msk}}
\DoxyCodeLine{5266 \textcolor{preprocessor}{\#define FLASH\_OPTR\_BFB2\_Pos               (20U)}}
\DoxyCodeLine{5267 \textcolor{preprocessor}{\#define FLASH\_OPTR\_BFB2\_Msk               (0x1UL << FLASH\_OPTR\_BFB2\_Pos)       }}
\DoxyCodeLine{5268 \textcolor{preprocessor}{\#define FLASH\_OPTR\_BFB2                   FLASH\_OPTR\_BFB2\_Msk}}
\DoxyCodeLine{5269 \textcolor{preprocessor}{\#define FLASH\_OPTR\_DBANK\_Pos              (22U)}}
\DoxyCodeLine{5270 \textcolor{preprocessor}{\#define FLASH\_OPTR\_DBANK\_Msk              (0x1UL << FLASH\_OPTR\_DBANK\_Pos)      }}
\DoxyCodeLine{5271 \textcolor{preprocessor}{\#define FLASH\_OPTR\_DBANK                  FLASH\_OPTR\_DBANK\_Msk}}
\DoxyCodeLine{5272 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nBOOT1\_Pos             (23U)}}
\DoxyCodeLine{5273 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nBOOT1\_Msk             (0x1UL << FLASH\_OPTR\_nBOOT1\_Pos)     }}
\DoxyCodeLine{5274 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nBOOT1                 FLASH\_OPTR\_nBOOT1\_Msk}}
\DoxyCodeLine{5275 \textcolor{preprocessor}{\#define FLASH\_OPTR\_SRAM\_PE\_Pos            (24U)}}
\DoxyCodeLine{5276 \textcolor{preprocessor}{\#define FLASH\_OPTR\_SRAM\_PE\_Msk            (0x1UL << FLASH\_OPTR\_SRAM\_PE\_Pos)    }}
\DoxyCodeLine{5277 \textcolor{preprocessor}{\#define FLASH\_OPTR\_SRAM\_PE                FLASH\_OPTR\_SRAM\_PE\_Msk}}
\DoxyCodeLine{5278 \textcolor{preprocessor}{\#define FLASH\_OPTR\_CCMSRAM\_RST\_Pos        (25U)}}
\DoxyCodeLine{5279 \textcolor{preprocessor}{\#define FLASH\_OPTR\_CCMSRAM\_RST\_Msk        (0x1UL << FLASH\_OPTR\_CCMSRAM\_RST\_Pos)}}
\DoxyCodeLine{5280 \textcolor{preprocessor}{\#define FLASH\_OPTR\_CCMSRAM\_RST            FLASH\_OPTR\_CCMSRAM\_RST\_Msk}}
\DoxyCodeLine{5281 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nSWBOOT0\_Pos           (26U)}}
\DoxyCodeLine{5282 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nSWBOOT0\_Msk           (0x1UL << FLASH\_OPTR\_nSWBOOT0\_Pos)   }}
\DoxyCodeLine{5283 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nSWBOOT0               FLASH\_OPTR\_nSWBOOT0\_Msk}}
\DoxyCodeLine{5284 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nBOOT0\_Pos             (27U)}}
\DoxyCodeLine{5285 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nBOOT0\_Msk             (0x1UL << FLASH\_OPTR\_nBOOT0\_Pos)     }}
\DoxyCodeLine{5286 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nBOOT0                 FLASH\_OPTR\_nBOOT0\_Msk}}
\DoxyCodeLine{5287 \textcolor{preprocessor}{\#define FLASH\_OPTR\_NRST\_MODE\_Pos          (28U)}}
\DoxyCodeLine{5288 \textcolor{preprocessor}{\#define FLASH\_OPTR\_NRST\_MODE\_Msk          (0x3UL << FLASH\_OPTR\_NRST\_MODE\_Pos)  }}
\DoxyCodeLine{5289 \textcolor{preprocessor}{\#define FLASH\_OPTR\_NRST\_MODE              FLASH\_OPTR\_NRST\_MODE\_Msk}}
\DoxyCodeLine{5290 \textcolor{preprocessor}{\#define FLASH\_OPTR\_NRST\_MODE\_0            (0x1UL << FLASH\_OPTR\_NRST\_MODE\_Pos)  }}
\DoxyCodeLine{5291 \textcolor{preprocessor}{\#define FLASH\_OPTR\_NRST\_MODE\_1            (0x2UL << FLASH\_OPTR\_NRST\_MODE\_Pos)  }}
\DoxyCodeLine{5292 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IRHEN\_Pos              (30U)}}
\DoxyCodeLine{5293 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IRHEN\_Msk              (0x1UL << FLASH\_OPTR\_IRHEN\_Pos)      }}
\DoxyCodeLine{5294 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IRHEN                  FLASH\_OPTR\_IRHEN\_Msk}}
\DoxyCodeLine{5295 }
\DoxyCodeLine{5296 \textcolor{comment}{/******************  Bits definition for FLASH\_PCROP1SR register  **********/}}
\DoxyCodeLine{5297 \textcolor{preprocessor}{\#define FLASH\_PCROP1SR\_PCROP1\_STRT\_Pos    (0U)}}
\DoxyCodeLine{5298 \textcolor{preprocessor}{\#define FLASH\_PCROP1SR\_PCROP1\_STRT\_Msk    (0x7FFFUL << FLASH\_PCROP1SR\_PCROP1\_STRT\_Pos)}}
\DoxyCodeLine{5299 \textcolor{preprocessor}{\#define FLASH\_PCROP1SR\_PCROP1\_STRT        FLASH\_PCROP1SR\_PCROP1\_STRT\_Msk}}
\DoxyCodeLine{5300 }
\DoxyCodeLine{5301 \textcolor{comment}{/******************  Bits definition for FLASH\_PCROP1ER register  ***********/}}
\DoxyCodeLine{5302 \textcolor{preprocessor}{\#define FLASH\_PCROP1ER\_PCROP1\_END\_Pos     (0U)}}
\DoxyCodeLine{5303 \textcolor{preprocessor}{\#define FLASH\_PCROP1ER\_PCROP1\_END\_Msk     (0x7FFFUL << FLASH\_PCROP1ER\_PCROP1\_END\_Pos)}}
\DoxyCodeLine{5304 \textcolor{preprocessor}{\#define FLASH\_PCROP1ER\_PCROP1\_END         FLASH\_PCROP1ER\_PCROP1\_END\_Msk}}
\DoxyCodeLine{5305 \textcolor{preprocessor}{\#define FLASH\_PCROP1ER\_PCROP\_RDP\_Pos      (31U)}}
\DoxyCodeLine{5306 \textcolor{preprocessor}{\#define FLASH\_PCROP1ER\_PCROP\_RDP\_Msk      (0x1UL << FLASH\_PCROP1ER\_PCROP\_RDP\_Pos)}}
\DoxyCodeLine{5307 \textcolor{preprocessor}{\#define FLASH\_PCROP1ER\_PCROP\_RDP          FLASH\_PCROP1ER\_PCROP\_RDP\_Msk}}
\DoxyCodeLine{5308 }
\DoxyCodeLine{5309 \textcolor{comment}{/******************  Bits definition for FLASH\_WRP1AR register  ***************/}}
\DoxyCodeLine{5310 \textcolor{preprocessor}{\#define FLASH\_WRP1AR\_WRP1A\_STRT\_Pos       (0U)}}
\DoxyCodeLine{5311 \textcolor{preprocessor}{\#define FLASH\_WRP1AR\_WRP1A\_STRT\_Msk       (0x7FUL << FLASH\_WRP1AR\_WRP1A\_STRT\_Pos)}}
\DoxyCodeLine{5312 \textcolor{preprocessor}{\#define FLASH\_WRP1AR\_WRP1A\_STRT           FLASH\_WRP1AR\_WRP1A\_STRT\_Msk}}
\DoxyCodeLine{5313 \textcolor{preprocessor}{\#define FLASH\_WRP1AR\_WRP1A\_END\_Pos        (16U)}}
\DoxyCodeLine{5314 \textcolor{preprocessor}{\#define FLASH\_WRP1AR\_WRP1A\_END\_Msk        (0x7FUL << FLASH\_WRP1AR\_WRP1A\_END\_Pos)}}
\DoxyCodeLine{5315 \textcolor{preprocessor}{\#define FLASH\_WRP1AR\_WRP1A\_END            FLASH\_WRP1AR\_WRP1A\_END\_Msk}}
\DoxyCodeLine{5316 }
\DoxyCodeLine{5317 \textcolor{comment}{/******************  Bits definition for FLASH\_WRPB1R register  ***************/}}
\DoxyCodeLine{5318 \textcolor{preprocessor}{\#define FLASH\_WRP1BR\_WRP1B\_STRT\_Pos       (0U)}}
\DoxyCodeLine{5319 \textcolor{preprocessor}{\#define FLASH\_WRP1BR\_WRP1B\_STRT\_Msk       (0x7FUL << FLASH\_WRP1BR\_WRP1B\_STRT\_Pos)}}
\DoxyCodeLine{5320 \textcolor{preprocessor}{\#define FLASH\_WRP1BR\_WRP1B\_STRT           FLASH\_WRP1BR\_WRP1B\_STRT\_Msk}}
\DoxyCodeLine{5321 \textcolor{preprocessor}{\#define FLASH\_WRP1BR\_WRP1B\_END\_Pos        (16U)}}
\DoxyCodeLine{5322 \textcolor{preprocessor}{\#define FLASH\_WRP1BR\_WRP1B\_END\_Msk        (0x7FUL << FLASH\_WRP1BR\_WRP1B\_END\_Pos)}}
\DoxyCodeLine{5323 \textcolor{preprocessor}{\#define FLASH\_WRP1BR\_WRP1B\_END            FLASH\_WRP1BR\_WRP1B\_END\_Msk}}
\DoxyCodeLine{5324 }
\DoxyCodeLine{5325 \textcolor{comment}{/******************  Bits definition for FLASH\_PCROP2SR register  **********/}}
\DoxyCodeLine{5326 \textcolor{preprocessor}{\#define FLASH\_PCROP2SR\_PCROP2\_STRT\_Pos    (0U)}}
\DoxyCodeLine{5327 \textcolor{preprocessor}{\#define FLASH\_PCROP2SR\_PCROP2\_STRT\_Msk    (0x07FFFUL << FLASH\_PCROP2SR\_PCROP2\_STRT\_Pos)}}
\DoxyCodeLine{5328 \textcolor{preprocessor}{\#define FLASH\_PCROP2SR\_PCROP2\_STRT        FLASH\_PCROP2SR\_PCROP2\_STRT\_Msk}}
\DoxyCodeLine{5329 }
\DoxyCodeLine{5330 \textcolor{comment}{/******************  Bits definition for FLASH\_PCROP2ER register  ***********/}}
\DoxyCodeLine{5331 \textcolor{preprocessor}{\#define FLASH\_PCROP2ER\_PCROP2\_END\_Pos     (0U)}}
\DoxyCodeLine{5332 \textcolor{preprocessor}{\#define FLASH\_PCROP2ER\_PCROP2\_END\_Msk     (0x07FFFUL << FLASH\_PCROP2ER\_PCROP2\_END\_Pos)}}
\DoxyCodeLine{5333 \textcolor{preprocessor}{\#define FLASH\_PCROP2ER\_PCROP2\_END         FLASH\_PCROP2ER\_PCROP2\_END\_Msk}}
\DoxyCodeLine{5334 }
\DoxyCodeLine{5335 \textcolor{comment}{/******************  Bits definition for FLASH\_WRP2AR register  ***************/}}
\DoxyCodeLine{5336 \textcolor{preprocessor}{\#define FLASH\_WRP2AR\_WRP2A\_STRT\_Pos       (0U)}}
\DoxyCodeLine{5337 \textcolor{preprocessor}{\#define FLASH\_WRP2AR\_WRP2A\_STRT\_Msk       (0x7FUL << FLASH\_WRP2AR\_WRP2A\_STRT\_Pos)}}
\DoxyCodeLine{5338 \textcolor{preprocessor}{\#define FLASH\_WRP2AR\_WRP2A\_STRT           FLASH\_WRP2AR\_WRP2A\_STRT\_Msk}}
\DoxyCodeLine{5339 \textcolor{preprocessor}{\#define FLASH\_WRP2AR\_WRP2A\_END\_Pos        (16U)}}
\DoxyCodeLine{5340 \textcolor{preprocessor}{\#define FLASH\_WRP2AR\_WRP2A\_END\_Msk        (0x7FUL << FLASH\_WRP2AR\_WRP2A\_END\_Pos)}}
\DoxyCodeLine{5341 \textcolor{preprocessor}{\#define FLASH\_WRP2AR\_WRP2A\_END            FLASH\_WRP2AR\_WRP2A\_END\_Msk}}
\DoxyCodeLine{5342 }
\DoxyCodeLine{5343 \textcolor{comment}{/******************  Bits definition for FLASH\_WRP2BR register  ***************/}}
\DoxyCodeLine{5344 \textcolor{preprocessor}{\#define FLASH\_WRP2BR\_WRP2B\_STRT\_Pos       (0U)}}
\DoxyCodeLine{5345 \textcolor{preprocessor}{\#define FLASH\_WRP2BR\_WRP2B\_STRT\_Msk       (0x7FUL << FLASH\_WRP2BR\_WRP2B\_STRT\_Pos)}}
\DoxyCodeLine{5346 \textcolor{preprocessor}{\#define FLASH\_WRP2BR\_WRP2B\_STRT           FLASH\_WRP2BR\_WRP2B\_STRT\_Msk}}
\DoxyCodeLine{5347 \textcolor{preprocessor}{\#define FLASH\_WRP2BR\_WRP2B\_END\_Pos        (16U)}}
\DoxyCodeLine{5348 \textcolor{preprocessor}{\#define FLASH\_WRP2BR\_WRP2B\_END\_Msk        (0x7FUL << FLASH\_WRP2BR\_WRP2B\_END\_Pos)}}
\DoxyCodeLine{5349 \textcolor{preprocessor}{\#define FLASH\_WRP2BR\_WRP2B\_END            FLASH\_WRP2BR\_WRP2B\_END\_Msk}}
\DoxyCodeLine{5350 }
\DoxyCodeLine{5351 \textcolor{comment}{/******************  Bits definition for FLASH\_SEC1R register  **************/}}
\DoxyCodeLine{5352 \textcolor{preprocessor}{\#define FLASH\_SEC1R\_SEC\_SIZE1\_Pos         (0U)}}
\DoxyCodeLine{5353 \textcolor{preprocessor}{\#define FLASH\_SEC1R\_SEC\_SIZE1\_Msk         (0xFFUL << FLASH\_SEC1R\_SEC\_SIZE1\_Pos)}}
\DoxyCodeLine{5354 \textcolor{preprocessor}{\#define FLASH\_SEC1R\_SEC\_SIZE1             FLASH\_SEC1R\_SEC\_SIZE1\_Msk}}
\DoxyCodeLine{5355 \textcolor{preprocessor}{\#define FLASH\_SEC1R\_BOOT\_LOCK\_Pos         (16U)}}
\DoxyCodeLine{5356 \textcolor{preprocessor}{\#define FLASH\_SEC1R\_BOOT\_LOCK\_Msk         (0x1UL << FLASH\_SEC1R\_BOOT\_LOCK\_Pos)}}
\DoxyCodeLine{5357 \textcolor{preprocessor}{\#define FLASH\_SEC1R\_BOOT\_LOCK             FLASH\_SEC1R\_BOOT\_LOCK\_Msk}}
\DoxyCodeLine{5358 }
\DoxyCodeLine{5359 \textcolor{comment}{/******************  Bits definition for FLASH\_SEC2R register  **************/}}
\DoxyCodeLine{5360 \textcolor{preprocessor}{\#define FLASH\_SEC2R\_SEC\_SIZE2\_Pos         (0U)}}
\DoxyCodeLine{5361 \textcolor{preprocessor}{\#define FLASH\_SEC2R\_SEC\_SIZE2\_Msk         (0xFFUL << FLASH\_SEC2R\_SEC\_SIZE2\_Pos)}}
\DoxyCodeLine{5362 \textcolor{preprocessor}{\#define FLASH\_SEC2R\_SEC\_SIZE2             FLASH\_SEC2R\_SEC\_SIZE2\_Msk}}
\DoxyCodeLine{5363 }
\DoxyCodeLine{5364 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5365 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5366 \textcolor{comment}{/*                Filter Mathematical ACcelerator unit (FMAC)                 */}}
\DoxyCodeLine{5367 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5368 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5369 \textcolor{comment}{/*****************  Bit definition for FMAC\_X1BUFCFG register  ****************/}}
\DoxyCodeLine{5370 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_X1\_BASE\_Pos     (0U)}}
\DoxyCodeLine{5371 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_X1\_BASE\_Msk     (0xFFUL << FMAC\_X1BUFCFG\_X1\_BASE\_Pos)    }}
\DoxyCodeLine{5372 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_X1\_BASE         FMAC\_X1BUFCFG\_X1\_BASE\_Msk                }}
\DoxyCodeLine{5373 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\_Pos (8U)}}
\DoxyCodeLine{5374 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\_Msk (0xFFUL << FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\_Pos)}}
\DoxyCodeLine{5375 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_X1\_BUF\_SIZE     FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\_Msk            }}
\DoxyCodeLine{5376 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_FULL\_WM\_Pos     (24U)}}
\DoxyCodeLine{5377 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_FULL\_WM\_Msk     (0x3UL  << FMAC\_X1BUFCFG\_FULL\_WM\_Pos)    }}
\DoxyCodeLine{5378 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_FULL\_WM         FMAC\_X1BUFCFG\_FULL\_WM\_Msk                }}
\DoxyCodeLine{5379 \textcolor{comment}{/*****************  Bit definition for FMAC\_X2BUFCFG register  ****************/}}
\DoxyCodeLine{5380 \textcolor{preprocessor}{\#define FMAC\_X2BUFCFG\_X2\_BASE\_Pos     (0U)}}
\DoxyCodeLine{5381 \textcolor{preprocessor}{\#define FMAC\_X2BUFCFG\_X2\_BASE\_Msk     (0xFFUL << FMAC\_X2BUFCFG\_X2\_BASE\_Pos)    }}
\DoxyCodeLine{5382 \textcolor{preprocessor}{\#define FMAC\_X2BUFCFG\_X2\_BASE         FMAC\_X2BUFCFG\_X2\_BASE\_Msk                }}
\DoxyCodeLine{5383 \textcolor{preprocessor}{\#define FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\_Pos (8U)}}
\DoxyCodeLine{5384 \textcolor{preprocessor}{\#define FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\_Msk (0xFFUL << FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\_Pos)}}
\DoxyCodeLine{5385 \textcolor{preprocessor}{\#define FMAC\_X2BUFCFG\_X2\_BUF\_SIZE     FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\_Msk            }}
\DoxyCodeLine{5386 \textcolor{comment}{/*****************  Bit definition for FMAC\_YBUFCFG register  *****************/}}
\DoxyCodeLine{5387 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_Y\_BASE\_Pos       (0U)}}
\DoxyCodeLine{5388 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_Y\_BASE\_Msk       (0xFFUL << FMAC\_YBUFCFG\_Y\_BASE\_Pos)      }}
\DoxyCodeLine{5389 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_Y\_BASE           FMAC\_YBUFCFG\_Y\_BASE\_Msk                  }}
\DoxyCodeLine{5390 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_Y\_BUF\_SIZE\_Pos   (8U)}}
\DoxyCodeLine{5391 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_Y\_BUF\_SIZE\_Msk   (0xFFUL << FMAC\_YBUFCFG\_Y\_BUF\_SIZE\_Pos)  }}
\DoxyCodeLine{5392 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_Y\_BUF\_SIZE       FMAC\_YBUFCFG\_Y\_BUF\_SIZE\_Msk              }}
\DoxyCodeLine{5393 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_EMPTY\_WM\_Pos     (24U)}}
\DoxyCodeLine{5394 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_EMPTY\_WM\_Msk     (0x3UL  << FMAC\_YBUFCFG\_EMPTY\_WM\_Pos)    }}
\DoxyCodeLine{5395 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_EMPTY\_WM         FMAC\_YBUFCFG\_EMPTY\_WM\_Msk                }}
\DoxyCodeLine{5396 \textcolor{comment}{/******************  Bit definition for FMAC\_PARAM register  ******************/}}
\DoxyCodeLine{5397 \textcolor{preprocessor}{\#define FMAC\_PARAM\_P\_Pos              (0U)}}
\DoxyCodeLine{5398 \textcolor{preprocessor}{\#define FMAC\_PARAM\_P\_Msk              (0xFFUL << FMAC\_PARAM\_P\_Pos)             }}
\DoxyCodeLine{5399 \textcolor{preprocessor}{\#define FMAC\_PARAM\_P                  FMAC\_PARAM\_P\_Msk                         }}
\DoxyCodeLine{5400 \textcolor{preprocessor}{\#define FMAC\_PARAM\_Q\_Pos              (8U)}}
\DoxyCodeLine{5401 \textcolor{preprocessor}{\#define FMAC\_PARAM\_Q\_Msk              (0xFFUL << FMAC\_PARAM\_Q\_Pos)             }}
\DoxyCodeLine{5402 \textcolor{preprocessor}{\#define FMAC\_PARAM\_Q                  FMAC\_PARAM\_Q\_Msk                         }}
\DoxyCodeLine{5403 \textcolor{preprocessor}{\#define FMAC\_PARAM\_R\_Pos              (16U)}}
\DoxyCodeLine{5404 \textcolor{preprocessor}{\#define FMAC\_PARAM\_R\_Msk              (0xFFUL << FMAC\_PARAM\_R\_Pos)             }}
\DoxyCodeLine{5405 \textcolor{preprocessor}{\#define FMAC\_PARAM\_R                  FMAC\_PARAM\_R\_Msk                         }}
\DoxyCodeLine{5406 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_Pos           (24U)}}
\DoxyCodeLine{5407 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_Msk           (0x7FUL << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{5408 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC               FMAC\_PARAM\_FUNC\_Msk                      }}
\DoxyCodeLine{5409 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_0             (0x1UL  << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{5410 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_1             (0x2UL  << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{5411 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_2             (0x4UL  << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{5412 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_3             (0x8UL  << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{5413 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_4             (0x10UL << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{5414 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_5             (0x20UL << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{5415 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_6             (0x40UL << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{5416 \textcolor{preprocessor}{\#define FMAC\_PARAM\_START\_Pos          (31U)}}
\DoxyCodeLine{5417 \textcolor{preprocessor}{\#define FMAC\_PARAM\_START\_Msk          (0x1UL  << FMAC\_PARAM\_START\_Pos)         }}
\DoxyCodeLine{5418 \textcolor{preprocessor}{\#define FMAC\_PARAM\_START              FMAC\_PARAM\_START\_Msk                     }}
\DoxyCodeLine{5419 \textcolor{comment}{/********************  Bit definition for FMAC\_CR register  *******************/}}
\DoxyCodeLine{5420 \textcolor{preprocessor}{\#define FMAC\_CR\_RIEN\_Pos              (0U)}}
\DoxyCodeLine{5421 \textcolor{preprocessor}{\#define FMAC\_CR\_RIEN\_Msk              (0x1UL  << FMAC\_CR\_RIEN\_Pos)             }}
\DoxyCodeLine{5422 \textcolor{preprocessor}{\#define FMAC\_CR\_RIEN                  FMAC\_CR\_RIEN\_Msk                         }}
\DoxyCodeLine{5423 \textcolor{preprocessor}{\#define FMAC\_CR\_WIEN\_Pos              (1U)}}
\DoxyCodeLine{5424 \textcolor{preprocessor}{\#define FMAC\_CR\_WIEN\_Msk              (0x1UL  << FMAC\_CR\_WIEN\_Pos)             }}
\DoxyCodeLine{5425 \textcolor{preprocessor}{\#define FMAC\_CR\_WIEN                  FMAC\_CR\_WIEN\_Msk                         }}
\DoxyCodeLine{5426 \textcolor{preprocessor}{\#define FMAC\_CR\_OVFLIEN\_Pos           (2U)}}
\DoxyCodeLine{5427 \textcolor{preprocessor}{\#define FMAC\_CR\_OVFLIEN\_Msk           (0x1UL  << FMAC\_CR\_OVFLIEN\_Pos)          }}
\DoxyCodeLine{5428 \textcolor{preprocessor}{\#define FMAC\_CR\_OVFLIEN               FMAC\_CR\_OVFLIEN\_Msk                      }}
\DoxyCodeLine{5429 \textcolor{preprocessor}{\#define FMAC\_CR\_UNFLIEN\_Pos           (3U)}}
\DoxyCodeLine{5430 \textcolor{preprocessor}{\#define FMAC\_CR\_UNFLIEN\_Msk           (0x1UL  << FMAC\_CR\_UNFLIEN\_Pos)          }}
\DoxyCodeLine{5431 \textcolor{preprocessor}{\#define FMAC\_CR\_UNFLIEN               FMAC\_CR\_UNFLIEN\_Msk                      }}
\DoxyCodeLine{5432 \textcolor{preprocessor}{\#define FMAC\_CR\_SATIEN\_Pos            (4U)}}
\DoxyCodeLine{5433 \textcolor{preprocessor}{\#define FMAC\_CR\_SATIEN\_Msk            (0x1UL  << FMAC\_CR\_SATIEN\_Pos)           }}
\DoxyCodeLine{5434 \textcolor{preprocessor}{\#define FMAC\_CR\_SATIEN                FMAC\_CR\_SATIEN\_Msk                       }}
\DoxyCodeLine{5435 \textcolor{preprocessor}{\#define FMAC\_CR\_DMAREN\_Pos            (8U)}}
\DoxyCodeLine{5436 \textcolor{preprocessor}{\#define FMAC\_CR\_DMAREN\_Msk            (0x1UL  << FMAC\_CR\_DMAREN\_Pos)           }}
\DoxyCodeLine{5437 \textcolor{preprocessor}{\#define FMAC\_CR\_DMAREN                FMAC\_CR\_DMAREN\_Msk                       }}
\DoxyCodeLine{5438 \textcolor{preprocessor}{\#define FMAC\_CR\_DMAWEN\_Pos            (9U)}}
\DoxyCodeLine{5439 \textcolor{preprocessor}{\#define FMAC\_CR\_DMAWEN\_Msk            (0x1UL  << FMAC\_CR\_DMAWEN\_Pos)           }}
\DoxyCodeLine{5440 \textcolor{preprocessor}{\#define FMAC\_CR\_DMAWEN                FMAC\_CR\_DMAWEN\_Msk                       }}
\DoxyCodeLine{5441 \textcolor{preprocessor}{\#define FMAC\_CR\_CLIPEN\_Pos            (15U)}}
\DoxyCodeLine{5442 \textcolor{preprocessor}{\#define FMAC\_CR\_CLIPEN\_Msk            (0x1UL  << FMAC\_CR\_CLIPEN\_Pos)           }}
\DoxyCodeLine{5443 \textcolor{preprocessor}{\#define FMAC\_CR\_CLIPEN                FMAC\_CR\_CLIPEN\_Msk                       }}
\DoxyCodeLine{5444 \textcolor{preprocessor}{\#define FMAC\_CR\_RESET\_Pos             (16U)}}
\DoxyCodeLine{5445 \textcolor{preprocessor}{\#define FMAC\_CR\_RESET\_Msk             (0x1UL  << FMAC\_CR\_RESET\_Pos)            }}
\DoxyCodeLine{5446 \textcolor{preprocessor}{\#define FMAC\_CR\_RESET                 FMAC\_CR\_RESET\_Msk                        }}
\DoxyCodeLine{5447 \textcolor{comment}{/*******************  Bit definition for FMAC\_SR register  ********************/}}
\DoxyCodeLine{5448 \textcolor{preprocessor}{\#define FMAC\_SR\_YEMPTY\_Pos            (0U)}}
\DoxyCodeLine{5449 \textcolor{preprocessor}{\#define FMAC\_SR\_YEMPTY\_Msk            (0x1UL  << FMAC\_SR\_YEMPTY\_Pos)           }}
\DoxyCodeLine{5450 \textcolor{preprocessor}{\#define FMAC\_SR\_YEMPTY                FMAC\_SR\_YEMPTY\_Msk                       }}
\DoxyCodeLine{5451 \textcolor{preprocessor}{\#define FMAC\_SR\_X1FULL\_Pos            (1U)}}
\DoxyCodeLine{5452 \textcolor{preprocessor}{\#define FMAC\_SR\_X1FULL\_Msk            (0x1UL  << FMAC\_SR\_X1FULL\_Pos)           }}
\DoxyCodeLine{5453 \textcolor{preprocessor}{\#define FMAC\_SR\_X1FULL                FMAC\_SR\_X1FULL\_Msk                       }}
\DoxyCodeLine{5454 \textcolor{preprocessor}{\#define FMAC\_SR\_OVFL\_Pos              (8U)}}
\DoxyCodeLine{5455 \textcolor{preprocessor}{\#define FMAC\_SR\_OVFL\_Msk              (0x1UL  << FMAC\_SR\_OVFL\_Pos)             }}
\DoxyCodeLine{5456 \textcolor{preprocessor}{\#define FMAC\_SR\_OVFL                  FMAC\_SR\_OVFL\_Msk                         }}
\DoxyCodeLine{5457 \textcolor{preprocessor}{\#define FMAC\_SR\_UNFL\_Pos              (9U)}}
\DoxyCodeLine{5458 \textcolor{preprocessor}{\#define FMAC\_SR\_UNFL\_Msk              (0x1UL  << FMAC\_SR\_UNFL\_Pos)             }}
\DoxyCodeLine{5459 \textcolor{preprocessor}{\#define FMAC\_SR\_UNFL                  FMAC\_SR\_UNFL\_Msk                         }}
\DoxyCodeLine{5460 \textcolor{preprocessor}{\#define FMAC\_SR\_SAT\_Pos               (10U)}}
\DoxyCodeLine{5461 \textcolor{preprocessor}{\#define FMAC\_SR\_SAT\_Msk               (0x1UL  << FMAC\_SR\_SAT\_Pos)              }}
\DoxyCodeLine{5462 \textcolor{preprocessor}{\#define FMAC\_SR\_SAT                   FMAC\_SR\_SAT\_Msk                          }}
\DoxyCodeLine{5463 \textcolor{comment}{/******************  Bit definition for FMAC\_WDATA register  ******************/}}
\DoxyCodeLine{5464 \textcolor{preprocessor}{\#define FMAC\_WDATA\_WDATA\_Pos          (0U)}}
\DoxyCodeLine{5465 \textcolor{preprocessor}{\#define FMAC\_WDATA\_WDATA\_Msk          (0xFFFFUL << FMAC\_WDATA\_WDATA\_Pos)       }}
\DoxyCodeLine{5466 \textcolor{preprocessor}{\#define FMAC\_WDATA\_WDATA              FMAC\_WDATA\_WDATA\_Msk                     }}
\DoxyCodeLine{5467 \textcolor{comment}{/******************  Bit definition for FMACX\_RDATA register  *****************/}}
\DoxyCodeLine{5468 \textcolor{preprocessor}{\#define FMAC\_RDATA\_RDATA\_Pos          (0U)}}
\DoxyCodeLine{5469 \textcolor{preprocessor}{\#define FMAC\_RDATA\_RDATA\_Msk          (0xFFFFUL << FMAC\_RDATA\_RDATA\_Pos)       }}
\DoxyCodeLine{5470 \textcolor{preprocessor}{\#define FMAC\_RDATA\_RDATA              FMAC\_RDATA\_RDATA\_Msk                     }}
\DoxyCodeLine{5472 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5473 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5474 \textcolor{comment}{/*                          Flexible Memory Controller                        */}}
\DoxyCodeLine{5475 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5476 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5477 \textcolor{comment}{/******************  Bit definition for FMC\_BCR1 register  *******************/}}
\DoxyCodeLine{5478 \textcolor{preprocessor}{\#define FMC\_BCR1\_CCLKEN\_Pos        (20U)}}
\DoxyCodeLine{5479 \textcolor{preprocessor}{\#define FMC\_BCR1\_CCLKEN\_Msk        (0x1UL << FMC\_BCR1\_CCLKEN\_Pos)              }}
\DoxyCodeLine{5480 \textcolor{preprocessor}{\#define FMC\_BCR1\_CCLKEN            FMC\_BCR1\_CCLKEN\_Msk                         }}
\DoxyCodeLine{5481 \textcolor{preprocessor}{\#define FMC\_BCR1\_WFDIS\_Pos         (21U)}}
\DoxyCodeLine{5482 \textcolor{preprocessor}{\#define FMC\_BCR1\_WFDIS\_Msk         (0x1UL << FMC\_BCR1\_WFDIS\_Pos)               }}
\DoxyCodeLine{5483 \textcolor{preprocessor}{\#define FMC\_BCR1\_WFDIS             FMC\_BCR1\_WFDIS\_Msk                          }}
\DoxyCodeLine{5485 \textcolor{comment}{/******************  Bit definition for FMC\_BCRx registers (x=1..4)  *********/}}
\DoxyCodeLine{5486 \textcolor{preprocessor}{\#define FMC\_BCRx\_MBKEN\_Pos         (0U)}}
\DoxyCodeLine{5487 \textcolor{preprocessor}{\#define FMC\_BCRx\_MBKEN\_Msk         (0x1UL << FMC\_BCRx\_MBKEN\_Pos)               }}
\DoxyCodeLine{5488 \textcolor{preprocessor}{\#define FMC\_BCRx\_MBKEN             FMC\_BCRx\_MBKEN\_Msk                          }}
\DoxyCodeLine{5489 \textcolor{preprocessor}{\#define FMC\_BCRx\_MUXEN\_Pos         (1U)}}
\DoxyCodeLine{5490 \textcolor{preprocessor}{\#define FMC\_BCRx\_MUXEN\_Msk         (0x1UL << FMC\_BCRx\_MUXEN\_Pos)               }}
\DoxyCodeLine{5491 \textcolor{preprocessor}{\#define FMC\_BCRx\_MUXEN             FMC\_BCRx\_MUXEN\_Msk                          }}
\DoxyCodeLine{5493 \textcolor{preprocessor}{\#define FMC\_BCRx\_MTYP\_Pos          (2U)}}
\DoxyCodeLine{5494 \textcolor{preprocessor}{\#define FMC\_BCRx\_MTYP\_Msk          (0x3UL << FMC\_BCRx\_MTYP\_Pos)                }}
\DoxyCodeLine{5495 \textcolor{preprocessor}{\#define FMC\_BCRx\_MTYP              FMC\_BCRx\_MTYP\_Msk                           }}
\DoxyCodeLine{5496 \textcolor{preprocessor}{\#define FMC\_BCRx\_MTYP\_0            (0x1UL << FMC\_BCRx\_MTYP\_Pos)                }}
\DoxyCodeLine{5497 \textcolor{preprocessor}{\#define FMC\_BCRx\_MTYP\_1            (0x2UL << FMC\_BCRx\_MTYP\_Pos)                }}
\DoxyCodeLine{5499 \textcolor{preprocessor}{\#define FMC\_BCRx\_MWID\_Pos          (4U)}}
\DoxyCodeLine{5500 \textcolor{preprocessor}{\#define FMC\_BCRx\_MWID\_Msk          (0x3UL << FMC\_BCRx\_MWID\_Pos)                }}
\DoxyCodeLine{5501 \textcolor{preprocessor}{\#define FMC\_BCRx\_MWID              FMC\_BCRx\_MWID\_Msk                           }}
\DoxyCodeLine{5502 \textcolor{preprocessor}{\#define FMC\_BCRx\_MWID\_0            (0x1UL << FMC\_BCRx\_MWID\_Pos)                }}
\DoxyCodeLine{5503 \textcolor{preprocessor}{\#define FMC\_BCRx\_MWID\_1            (0x2UL << FMC\_BCRx\_MWID\_Pos)                }}
\DoxyCodeLine{5505 \textcolor{preprocessor}{\#define FMC\_BCRx\_FACCEN\_Pos        (6U)}}
\DoxyCodeLine{5506 \textcolor{preprocessor}{\#define FMC\_BCRx\_FACCEN\_Msk        (0x1UL << FMC\_BCRx\_FACCEN\_Pos)              }}
\DoxyCodeLine{5507 \textcolor{preprocessor}{\#define FMC\_BCRx\_FACCEN            FMC\_BCRx\_FACCEN\_Msk                         }}
\DoxyCodeLine{5508 \textcolor{preprocessor}{\#define FMC\_BCRx\_BURSTEN\_Pos       (8U)}}
\DoxyCodeLine{5509 \textcolor{preprocessor}{\#define FMC\_BCRx\_BURSTEN\_Msk       (0x1UL << FMC\_BCRx\_BURSTEN\_Pos)             }}
\DoxyCodeLine{5510 \textcolor{preprocessor}{\#define FMC\_BCRx\_BURSTEN           FMC\_BCRx\_BURSTEN\_Msk                        }}
\DoxyCodeLine{5511 \textcolor{preprocessor}{\#define FMC\_BCRx\_WAITPOL\_Pos       (9U)}}
\DoxyCodeLine{5512 \textcolor{preprocessor}{\#define FMC\_BCRx\_WAITPOL\_Msk       (0x1UL << FMC\_BCRx\_WAITPOL\_Pos)             }}
\DoxyCodeLine{5513 \textcolor{preprocessor}{\#define FMC\_BCRx\_WAITPOL           FMC\_BCRx\_WAITPOL\_Msk                        }}
\DoxyCodeLine{5514 \textcolor{preprocessor}{\#define FMC\_BCRx\_WAITCFG\_Pos       (11U)}}
\DoxyCodeLine{5515 \textcolor{preprocessor}{\#define FMC\_BCRx\_WAITCFG\_Msk       (0x1UL << FMC\_BCRx\_WAITCFG\_Pos)             }}
\DoxyCodeLine{5516 \textcolor{preprocessor}{\#define FMC\_BCRx\_WAITCFG           FMC\_BCRx\_WAITCFG\_Msk                        }}
\DoxyCodeLine{5517 \textcolor{preprocessor}{\#define FMC\_BCRx\_WREN\_Pos          (12U)}}
\DoxyCodeLine{5518 \textcolor{preprocessor}{\#define FMC\_BCRx\_WREN\_Msk          (0x1UL << FMC\_BCRx\_WREN\_Pos)                }}
\DoxyCodeLine{5519 \textcolor{preprocessor}{\#define FMC\_BCRx\_WREN              FMC\_BCRx\_WREN\_Msk                           }}
\DoxyCodeLine{5520 \textcolor{preprocessor}{\#define FMC\_BCRx\_WAITEN\_Pos        (13U)}}
\DoxyCodeLine{5521 \textcolor{preprocessor}{\#define FMC\_BCRx\_WAITEN\_Msk        (0x1UL << FMC\_BCRx\_WAITEN\_Pos)              }}
\DoxyCodeLine{5522 \textcolor{preprocessor}{\#define FMC\_BCRx\_WAITEN            FMC\_BCRx\_WAITEN\_Msk                         }}
\DoxyCodeLine{5523 \textcolor{preprocessor}{\#define FMC\_BCRx\_EXTMOD\_Pos        (14U)}}
\DoxyCodeLine{5524 \textcolor{preprocessor}{\#define FMC\_BCRx\_EXTMOD\_Msk        (0x1UL << FMC\_BCRx\_EXTMOD\_Pos)              }}
\DoxyCodeLine{5525 \textcolor{preprocessor}{\#define FMC\_BCRx\_EXTMOD            FMC\_BCRx\_EXTMOD\_Msk                         }}
\DoxyCodeLine{5526 \textcolor{preprocessor}{\#define FMC\_BCRx\_ASYNCWAIT\_Pos     (15U)}}
\DoxyCodeLine{5527 \textcolor{preprocessor}{\#define FMC\_BCRx\_ASYNCWAIT\_Msk     (0x1UL << FMC\_BCRx\_ASYNCWAIT\_Pos)           }}
\DoxyCodeLine{5528 \textcolor{preprocessor}{\#define FMC\_BCRx\_ASYNCWAIT         FMC\_BCRx\_ASYNCWAIT\_Msk                      }}
\DoxyCodeLine{5530 \textcolor{preprocessor}{\#define FMC\_BCRx\_CPSIZE\_Pos        (16U)}}
\DoxyCodeLine{5531 \textcolor{preprocessor}{\#define FMC\_BCRx\_CPSIZE\_Msk        (0x7UL << FMC\_BCRx\_CPSIZE\_Pos)              }}
\DoxyCodeLine{5532 \textcolor{preprocessor}{\#define FMC\_BCRx\_CPSIZE            FMC\_BCRx\_CPSIZE\_Msk                         }}
\DoxyCodeLine{5533 \textcolor{preprocessor}{\#define FMC\_BCRx\_CPSIZE\_0          (0x1UL << FMC\_BCRx\_CPSIZE\_Pos)              }}
\DoxyCodeLine{5534 \textcolor{preprocessor}{\#define FMC\_BCRx\_CPSIZE\_1          (0x2UL << FMC\_BCRx\_CPSIZE\_Pos)              }}
\DoxyCodeLine{5535 \textcolor{preprocessor}{\#define FMC\_BCRx\_CPSIZE\_2          (0x4UL << FMC\_BCRx\_CPSIZE\_Pos)              }}
\DoxyCodeLine{5537 \textcolor{preprocessor}{\#define FMC\_BCRx\_CBURSTRW\_Pos      (19U)}}
\DoxyCodeLine{5538 \textcolor{preprocessor}{\#define FMC\_BCRx\_CBURSTRW\_Msk      (0x1UL << FMC\_BCRx\_CBURSTRW\_Pos)            }}
\DoxyCodeLine{5539 \textcolor{preprocessor}{\#define FMC\_BCRx\_CBURSTRW          FMC\_BCRx\_CBURSTRW\_Msk                       }}
\DoxyCodeLine{5541 \textcolor{preprocessor}{\#define FMC\_BCRx\_NBLSET\_Pos        (22U)}}
\DoxyCodeLine{5542 \textcolor{preprocessor}{\#define FMC\_BCRx\_NBLSET\_Msk        (0x3UL << FMC\_BCRx\_NBLSET\_Pos)              }}
\DoxyCodeLine{5543 \textcolor{preprocessor}{\#define FMC\_BCRx\_NBLSET            FMC\_BCRx\_NBLSET\_Msk                         }}
\DoxyCodeLine{5544 \textcolor{preprocessor}{\#define FMC\_BCRx\_NBLSET\_0          (0x1UL << FMC\_BCRx\_NBLSET\_Pos)              }}
\DoxyCodeLine{5545 \textcolor{preprocessor}{\#define FMC\_BCRx\_NBLSET\_1          (0x2UL << FMC\_BCRx\_NBLSET\_Pos)              }}
\DoxyCodeLine{5547 \textcolor{comment}{/******************  Bit definition for FMC\_BTRx registers (x=1..4)  *********/}}
\DoxyCodeLine{5548 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDSET\_Pos        (0U)}}
\DoxyCodeLine{5549 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDSET\_Msk        (0xFUL << FMC\_BTRx\_ADDSET\_Pos)              }}
\DoxyCodeLine{5550 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDSET            FMC\_BTRx\_ADDSET\_Msk                         }}
\DoxyCodeLine{5551 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDSET\_0          (0x1UL << FMC\_BTRx\_ADDSET\_Pos)              }}
\DoxyCodeLine{5552 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDSET\_1          (0x2UL << FMC\_BTRx\_ADDSET\_Pos)              }}
\DoxyCodeLine{5553 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDSET\_2          (0x4UL << FMC\_BTRx\_ADDSET\_Pos)              }}
\DoxyCodeLine{5554 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDSET\_3          (0x8UL << FMC\_BTRx\_ADDSET\_Pos)              }}
\DoxyCodeLine{5556 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDHLD\_Pos        (4U)}}
\DoxyCodeLine{5557 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDHLD\_Msk        (0xFUL << FMC\_BTRx\_ADDHLD\_Pos)              }}
\DoxyCodeLine{5558 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDHLD            FMC\_BTRx\_ADDHLD\_Msk                         }}
\DoxyCodeLine{5559 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDHLD\_0          (0x1UL << FMC\_BTRx\_ADDHLD\_Pos)              }}
\DoxyCodeLine{5560 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDHLD\_1          (0x2UL << FMC\_BTRx\_ADDHLD\_Pos)              }}
\DoxyCodeLine{5561 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDHLD\_2          (0x4UL << FMC\_BTRx\_ADDHLD\_Pos)              }}
\DoxyCodeLine{5562 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDHLD\_3          (0x8UL << FMC\_BTRx\_ADDHLD\_Pos)              }}
\DoxyCodeLine{5564 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST\_Pos        (8U)}}
\DoxyCodeLine{5565 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST\_Msk        (0xFFUL << FMC\_BTRx\_DATAST\_Pos)             }}
\DoxyCodeLine{5566 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST            FMC\_BTRx\_DATAST\_Msk                         }}
\DoxyCodeLine{5567 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST\_0          (0x01UL << FMC\_BTRx\_DATAST\_Pos)             }}
\DoxyCodeLine{5568 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST\_1          (0x02UL << FMC\_BTRx\_DATAST\_Pos)             }}
\DoxyCodeLine{5569 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST\_2          (0x04UL << FMC\_BTRx\_DATAST\_Pos)             }}
\DoxyCodeLine{5570 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST\_3          (0x08UL << FMC\_BTRx\_DATAST\_Pos)             }}
\DoxyCodeLine{5571 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST\_4          (0x10UL << FMC\_BTRx\_DATAST\_Pos)             }}
\DoxyCodeLine{5572 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST\_5          (0x20UL << FMC\_BTRx\_DATAST\_Pos)             }}
\DoxyCodeLine{5573 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST\_6          (0x40UL << FMC\_BTRx\_DATAST\_Pos)             }}
\DoxyCodeLine{5574 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST\_7          (0x80UL << FMC\_BTRx\_DATAST\_Pos)             }}
\DoxyCodeLine{5576 \textcolor{preprocessor}{\#define FMC\_BTRx\_BUSTURN\_Pos       (16U)}}
\DoxyCodeLine{5577 \textcolor{preprocessor}{\#define FMC\_BTRx\_BUSTURN\_Msk       (0xFUL << FMC\_BTRx\_BUSTURN\_Pos)             }}
\DoxyCodeLine{5578 \textcolor{preprocessor}{\#define FMC\_BTRx\_BUSTURN           FMC\_BTRx\_BUSTURN\_Msk                        }}
\DoxyCodeLine{5579 \textcolor{preprocessor}{\#define FMC\_BTRx\_BUSTURN\_0         (0x1UL << FMC\_BTRx\_BUSTURN\_Pos)             }}
\DoxyCodeLine{5580 \textcolor{preprocessor}{\#define FMC\_BTRx\_BUSTURN\_1         (0x2UL << FMC\_BTRx\_BUSTURN\_Pos)             }}
\DoxyCodeLine{5581 \textcolor{preprocessor}{\#define FMC\_BTRx\_BUSTURN\_2         (0x4UL << FMC\_BTRx\_BUSTURN\_Pos)             }}
\DoxyCodeLine{5582 \textcolor{preprocessor}{\#define FMC\_BTRx\_BUSTURN\_3         (0x8UL << FMC\_BTRx\_BUSTURN\_Pos)             }}
\DoxyCodeLine{5584 \textcolor{preprocessor}{\#define FMC\_BTRx\_CLKDIV\_Pos        (20U)}}
\DoxyCodeLine{5585 \textcolor{preprocessor}{\#define FMC\_BTRx\_CLKDIV\_Msk        (0xFUL << FMC\_BTRx\_CLKDIV\_Pos)              }}
\DoxyCodeLine{5586 \textcolor{preprocessor}{\#define FMC\_BTRx\_CLKDIV            FMC\_BTRx\_CLKDIV\_Msk                         }}
\DoxyCodeLine{5587 \textcolor{preprocessor}{\#define FMC\_BTRx\_CLKDIV\_0          (0x1UL << FMC\_BTRx\_CLKDIV\_Pos)              }}
\DoxyCodeLine{5588 \textcolor{preprocessor}{\#define FMC\_BTRx\_CLKDIV\_1          (0x2UL << FMC\_BTRx\_CLKDIV\_Pos)              }}
\DoxyCodeLine{5589 \textcolor{preprocessor}{\#define FMC\_BTRx\_CLKDIV\_2          (0x4UL << FMC\_BTRx\_CLKDIV\_Pos)              }}
\DoxyCodeLine{5590 \textcolor{preprocessor}{\#define FMC\_BTRx\_CLKDIV\_3          (0x8UL << FMC\_BTRx\_CLKDIV\_Pos)              }}
\DoxyCodeLine{5592 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATLAT\_Pos        (24U)}}
\DoxyCodeLine{5593 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATLAT\_Msk        (0xFUL << FMC\_BTRx\_DATLAT\_Pos)              }}
\DoxyCodeLine{5594 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATLAT            FMC\_BTRx\_DATLAT\_Msk                         }}
\DoxyCodeLine{5595 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATLAT\_0          (0x1UL << FMC\_BTRx\_DATLAT\_Pos)              }}
\DoxyCodeLine{5596 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATLAT\_1          (0x2UL << FMC\_BTRx\_DATLAT\_Pos)              }}
\DoxyCodeLine{5597 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATLAT\_2          (0x4UL << FMC\_BTRx\_DATLAT\_Pos)              }}
\DoxyCodeLine{5598 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATLAT\_3          (0x8UL << FMC\_BTRx\_DATLAT\_Pos)              }}
\DoxyCodeLine{5600 \textcolor{preprocessor}{\#define FMC\_BTRx\_ACCMOD\_Pos        (28U)}}
\DoxyCodeLine{5601 \textcolor{preprocessor}{\#define FMC\_BTRx\_ACCMOD\_Msk        (0x3UL << FMC\_BTRx\_ACCMOD\_Pos)              }}
\DoxyCodeLine{5602 \textcolor{preprocessor}{\#define FMC\_BTRx\_ACCMOD            FMC\_BTRx\_ACCMOD\_Msk                         }}
\DoxyCodeLine{5603 \textcolor{preprocessor}{\#define FMC\_BTRx\_ACCMOD\_0          (0x1UL << FMC\_BTRx\_ACCMOD\_Pos)              }}
\DoxyCodeLine{5604 \textcolor{preprocessor}{\#define FMC\_BTRx\_ACCMOD\_1          (0x2UL << FMC\_BTRx\_ACCMOD\_Pos)              }}
\DoxyCodeLine{5606 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAHLD\_Pos       (30U)}}
\DoxyCodeLine{5607 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAHLD\_Msk       (0x3UL << FMC\_BTRx\_DATAHLD\_Pos)             }}
\DoxyCodeLine{5608 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAHLD           FMC\_BTRx\_DATAHLD\_Msk                        }}
\DoxyCodeLine{5609 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAHLD\_0         (0x1UL << FMC\_BTRx\_DATAHLD\_Pos)             }}
\DoxyCodeLine{5610 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAHLD\_1         (0x2UL << FMC\_BTRx\_DATAHLD\_Pos)             }}
\DoxyCodeLine{5612 \textcolor{comment}{/******************  Bit definition for FMC\_BWTRx registers (x=1..4)  *********/}}
\DoxyCodeLine{5613 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDSET\_Pos       (0U)}}
\DoxyCodeLine{5614 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDSET\_Msk       (0xFUL << FMC\_BWTRx\_ADDSET\_Pos)             }}
\DoxyCodeLine{5615 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDSET           FMC\_BWTRx\_ADDSET\_Msk                        }}
\DoxyCodeLine{5616 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDSET\_0         (0x1UL << FMC\_BWTRx\_ADDSET\_Pos)             }}
\DoxyCodeLine{5617 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDSET\_1         (0x2UL << FMC\_BWTRx\_ADDSET\_Pos)             }}
\DoxyCodeLine{5618 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDSET\_2         (0x4UL << FMC\_BWTRx\_ADDSET\_Pos)             }}
\DoxyCodeLine{5619 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDSET\_3         (0x8UL << FMC\_BWTRx\_ADDSET\_Pos)             }}
\DoxyCodeLine{5621 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDHLD\_Pos       (4U)}}
\DoxyCodeLine{5622 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDHLD\_Msk       (0xFUL << FMC\_BWTRx\_ADDHLD\_Pos)             }}
\DoxyCodeLine{5623 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDHLD           FMC\_BWTRx\_ADDHLD\_Msk                        }}
\DoxyCodeLine{5624 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDHLD\_0         (0x1UL << FMC\_BWTRx\_ADDHLD\_Pos)             }}
\DoxyCodeLine{5625 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDHLD\_1         (0x2UL << FMC\_BWTRx\_ADDHLD\_Pos)             }}
\DoxyCodeLine{5626 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDHLD\_2         (0x4UL << FMC\_BWTRx\_ADDHLD\_Pos)             }}
\DoxyCodeLine{5627 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDHLD\_3         (0x8UL << FMC\_BWTRx\_ADDHLD\_Pos)             }}
\DoxyCodeLine{5629 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST\_Pos       (8U)}}
\DoxyCodeLine{5630 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST\_Msk       (0xFFUL << FMC\_BWTRx\_DATAST\_Pos)            }}
\DoxyCodeLine{5631 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST           FMC\_BWTRx\_DATAST\_Msk                        }}
\DoxyCodeLine{5632 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST\_0         (0x01UL << FMC\_BWTRx\_DATAST\_Pos)            }}
\DoxyCodeLine{5633 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST\_1         (0x02UL << FMC\_BWTRx\_DATAST\_Pos)            }}
\DoxyCodeLine{5634 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST\_2         (0x04UL << FMC\_BWTRx\_DATAST\_Pos)            }}
\DoxyCodeLine{5635 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST\_3         (0x08UL << FMC\_BWTRx\_DATAST\_Pos)            }}
\DoxyCodeLine{5636 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST\_4         (0x10UL << FMC\_BWTRx\_DATAST\_Pos)            }}
\DoxyCodeLine{5637 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST\_5         (0x20UL << FMC\_BWTRx\_DATAST\_Pos)            }}
\DoxyCodeLine{5638 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST\_6         (0x40UL << FMC\_BWTRx\_DATAST\_Pos)            }}
\DoxyCodeLine{5639 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST\_7         (0x80UL << FMC\_BWTRx\_DATAST\_Pos)            }}
\DoxyCodeLine{5641 \textcolor{preprocessor}{\#define FMC\_BWTRx\_BUSTURN\_Pos      (16U)}}
\DoxyCodeLine{5642 \textcolor{preprocessor}{\#define FMC\_BWTRx\_BUSTURN\_Msk      (0xFUL << FMC\_BWTRx\_BUSTURN\_Pos)            }}
\DoxyCodeLine{5643 \textcolor{preprocessor}{\#define FMC\_BWTRx\_BUSTURN          FMC\_BWTRx\_BUSTURN\_Msk                       }}
\DoxyCodeLine{5644 \textcolor{preprocessor}{\#define FMC\_BWTRx\_BUSTURN\_0        (0x1UL << FMC\_BWTRx\_BUSTURN\_Pos)            }}
\DoxyCodeLine{5645 \textcolor{preprocessor}{\#define FMC\_BWTRx\_BUSTURN\_1        (0x2UL << FMC\_BWTRx\_BUSTURN\_Pos)            }}
\DoxyCodeLine{5646 \textcolor{preprocessor}{\#define FMC\_BWTRx\_BUSTURN\_2        (0x4UL << FMC\_BWTRx\_BUSTURN\_Pos)            }}
\DoxyCodeLine{5647 \textcolor{preprocessor}{\#define FMC\_BWTRx\_BUSTURN\_3        (0x8UL << FMC\_BWTRx\_BUSTURN\_Pos)            }}
\DoxyCodeLine{5649 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ACCMOD\_Pos       (28U)}}
\DoxyCodeLine{5650 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ACCMOD\_Msk       (0x3UL << FMC\_BWTRx\_ACCMOD\_Pos)             }}
\DoxyCodeLine{5651 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ACCMOD           FMC\_BWTRx\_ACCMOD\_Msk                        }}
\DoxyCodeLine{5652 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ACCMOD\_0         (0x1UL << FMC\_BWTRx\_ACCMOD\_Pos)             }}
\DoxyCodeLine{5653 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ACCMOD\_1         (0x2UL << FMC\_BWTRx\_ACCMOD\_Pos)             }}
\DoxyCodeLine{5655 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAHLD\_Pos      (30U)}}
\DoxyCodeLine{5656 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAHLD\_Msk      (0x3UL << FMC\_BWTRx\_DATAHLD\_Pos)            }}
\DoxyCodeLine{5657 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAHLD          FMC\_BWTRx\_DATAHLD\_Msk                       }}
\DoxyCodeLine{5658 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAHLD\_0        (0x1UL << FMC\_BWTRx\_DATAHLD\_Pos)            }}
\DoxyCodeLine{5659 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAHLD\_1        (0x2UL << FMC\_BWTRx\_DATAHLD\_Pos)            }}
\DoxyCodeLine{5661 \textcolor{comment}{/******************  Bit definition for FMC\_PCSCNTR register ******************/}}
\DoxyCodeLine{5662 \textcolor{preprocessor}{\#define FMC\_PCSCNTR\_CSCOUNT\_Pos    (0U)}}
\DoxyCodeLine{5663 \textcolor{preprocessor}{\#define FMC\_PCSCNTR\_CSCOUNT\_Msk    (0xFFFFUL << FMC\_PCSCNTR\_CSCOUNT\_Pos)       }}
\DoxyCodeLine{5664 \textcolor{preprocessor}{\#define FMC\_PCSCNTR\_CSCOUNT        FMC\_PCSCNTR\_CSCOUNT\_Msk                     }}
\DoxyCodeLine{5666 \textcolor{preprocessor}{\#define FMC\_PCSCNTR\_CNTB1EN\_Pos    (16U)}}
\DoxyCodeLine{5667 \textcolor{preprocessor}{\#define FMC\_PCSCNTR\_CNTB1EN\_Msk    (0x1UL << FMC\_PCSCNTR\_CNTB1EN\_Pos)          }}
\DoxyCodeLine{5668 \textcolor{preprocessor}{\#define FMC\_PCSCNTR\_CNTB1EN        FMC\_PCSCNTR\_CNTB1EN\_Msk                     }}
\DoxyCodeLine{5670 \textcolor{preprocessor}{\#define FMC\_PCSCNTR\_CNTB2EN\_Pos    (17U)}}
\DoxyCodeLine{5671 \textcolor{preprocessor}{\#define FMC\_PCSCNTR\_CNTB2EN\_Msk    (0x1UL << FMC\_PCSCNTR\_CNTB2EN\_Pos)          }}
\DoxyCodeLine{5672 \textcolor{preprocessor}{\#define FMC\_PCSCNTR\_CNTB2EN        FMC\_PCSCNTR\_CNTB2EN\_Msk                     }}
\DoxyCodeLine{5674 \textcolor{preprocessor}{\#define FMC\_PCSCNTR\_CNTB3EN\_Pos    (18U)}}
\DoxyCodeLine{5675 \textcolor{preprocessor}{\#define FMC\_PCSCNTR\_CNTB3EN\_Msk    (0x1UL << FMC\_PCSCNTR\_CNTB3EN\_Pos)          }}
\DoxyCodeLine{5676 \textcolor{preprocessor}{\#define FMC\_PCSCNTR\_CNTB3EN        FMC\_PCSCNTR\_CNTB3EN\_Msk                     }}
\DoxyCodeLine{5678 \textcolor{preprocessor}{\#define FMC\_PCSCNTR\_CNTB4EN\_Pos    (19U)}}
\DoxyCodeLine{5679 \textcolor{preprocessor}{\#define FMC\_PCSCNTR\_CNTB4EN\_Msk    (0x1UL << FMC\_PCSCNTR\_CNTB4EN\_Pos)          }}
\DoxyCodeLine{5680 \textcolor{preprocessor}{\#define FMC\_PCSCNTR\_CNTB4EN        FMC\_PCSCNTR\_CNTB4EN\_Msk                     }}
\DoxyCodeLine{5682 \textcolor{comment}{/******************  Bit definition for FMC\_PCR register  ********************/}}
\DoxyCodeLine{5683 \textcolor{preprocessor}{\#define FMC\_PCR\_PWAITEN\_Pos        (1U)}}
\DoxyCodeLine{5684 \textcolor{preprocessor}{\#define FMC\_PCR\_PWAITEN\_Msk        (0x1UL << FMC\_PCR\_PWAITEN\_Pos)              }}
\DoxyCodeLine{5685 \textcolor{preprocessor}{\#define FMC\_PCR\_PWAITEN            FMC\_PCR\_PWAITEN\_Msk                         }}
\DoxyCodeLine{5686 \textcolor{preprocessor}{\#define FMC\_PCR\_PBKEN\_Pos          (2U)}}
\DoxyCodeLine{5687 \textcolor{preprocessor}{\#define FMC\_PCR\_PBKEN\_Msk          (0x1UL << FMC\_PCR\_PBKEN\_Pos)                }}
\DoxyCodeLine{5688 \textcolor{preprocessor}{\#define FMC\_PCR\_PBKEN              FMC\_PCR\_PBKEN\_Msk                           }}
\DoxyCodeLine{5689 \textcolor{preprocessor}{\#define FMC\_PCR\_PTYP\_Pos           (3U)}}
\DoxyCodeLine{5690 \textcolor{preprocessor}{\#define FMC\_PCR\_PTYP\_Msk           (0x1UL << FMC\_PCR\_PTYP\_Pos)                 }}
\DoxyCodeLine{5691 \textcolor{preprocessor}{\#define FMC\_PCR\_PTYP               FMC\_PCR\_PTYP\_Msk                            }}
\DoxyCodeLine{5693 \textcolor{preprocessor}{\#define FMC\_PCR\_PWID\_Pos           (4U)}}
\DoxyCodeLine{5694 \textcolor{preprocessor}{\#define FMC\_PCR\_PWID\_Msk           (0x3UL << FMC\_PCR\_PWID\_Pos)                 }}
\DoxyCodeLine{5695 \textcolor{preprocessor}{\#define FMC\_PCR\_PWID               FMC\_PCR\_PWID\_Msk                            }}
\DoxyCodeLine{5696 \textcolor{preprocessor}{\#define FMC\_PCR\_PWID\_0             (0x1UL << FMC\_PCR\_PWID\_Pos)                 }}
\DoxyCodeLine{5697 \textcolor{preprocessor}{\#define FMC\_PCR\_PWID\_1             (0x2UL << FMC\_PCR\_PWID\_Pos)                 }}
\DoxyCodeLine{5699 \textcolor{preprocessor}{\#define FMC\_PCR\_ECCEN\_Pos          (6U)}}
\DoxyCodeLine{5700 \textcolor{preprocessor}{\#define FMC\_PCR\_ECCEN\_Msk          (0x1UL << FMC\_PCR\_ECCEN\_Pos)                }}
\DoxyCodeLine{5701 \textcolor{preprocessor}{\#define FMC\_PCR\_ECCEN              FMC\_PCR\_ECCEN\_Msk                           }}
\DoxyCodeLine{5703 \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR\_Pos           (9U)}}
\DoxyCodeLine{5704 \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR\_Msk           (0xFUL << FMC\_PCR\_TCLR\_Pos)                 }}
\DoxyCodeLine{5705 \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR               FMC\_PCR\_TCLR\_Msk                            }}
\DoxyCodeLine{5706 \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR\_0             (0x1UL << FMC\_PCR\_TCLR\_Pos)                 }}
\DoxyCodeLine{5707 \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR\_1             (0x2UL << FMC\_PCR\_TCLR\_Pos)                 }}
\DoxyCodeLine{5708 \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR\_2             (0x4UL << FMC\_PCR\_TCLR\_Pos)                 }}
\DoxyCodeLine{5709 \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR\_3             (0x8UL << FMC\_PCR\_TCLR\_Pos)                 }}
\DoxyCodeLine{5711 \textcolor{preprocessor}{\#define FMC\_PCR\_TAR\_Pos            (13U)}}
\DoxyCodeLine{5712 \textcolor{preprocessor}{\#define FMC\_PCR\_TAR\_Msk            (0xFUL << FMC\_PCR\_TAR\_Pos)                  }}
\DoxyCodeLine{5713 \textcolor{preprocessor}{\#define FMC\_PCR\_TAR                FMC\_PCR\_TAR\_Msk                             }}
\DoxyCodeLine{5714 \textcolor{preprocessor}{\#define FMC\_PCR\_TAR\_0              (0x1UL << FMC\_PCR\_TAR\_Pos)                  }}
\DoxyCodeLine{5715 \textcolor{preprocessor}{\#define FMC\_PCR\_TAR\_1              (0x2UL << FMC\_PCR\_TAR\_Pos)                  }}
\DoxyCodeLine{5716 \textcolor{preprocessor}{\#define FMC\_PCR\_TAR\_2              (0x4UL << FMC\_PCR\_TAR\_Pos)                  }}
\DoxyCodeLine{5717 \textcolor{preprocessor}{\#define FMC\_PCR\_TAR\_3              (0x8UL << FMC\_PCR\_TAR\_Pos)                  }}
\DoxyCodeLine{5719 \textcolor{preprocessor}{\#define FMC\_PCR\_ECCPS\_Pos          (17U)}}
\DoxyCodeLine{5720 \textcolor{preprocessor}{\#define FMC\_PCR\_ECCPS\_Msk          (0x7UL << FMC\_PCR\_ECCPS\_Pos)                }}
\DoxyCodeLine{5721 \textcolor{preprocessor}{\#define FMC\_PCR\_ECCPS              FMC\_PCR\_ECCPS\_Msk                           }}
\DoxyCodeLine{5722 \textcolor{preprocessor}{\#define FMC\_PCR\_ECCPS\_0            (0x1UL << FMC\_PCR\_ECCPS\_Pos)                }}
\DoxyCodeLine{5723 \textcolor{preprocessor}{\#define FMC\_PCR\_ECCPS\_1            (0x2UL << FMC\_PCR\_ECCPS\_Pos)                }}
\DoxyCodeLine{5724 \textcolor{preprocessor}{\#define FMC\_PCR\_ECCPS\_2            (0x4UL << FMC\_PCR\_ECCPS\_Pos)                }}
\DoxyCodeLine{5726 \textcolor{comment}{/*******************  Bit definition for FMC\_SR register  ********************/}}
\DoxyCodeLine{5727 \textcolor{preprocessor}{\#define FMC\_SR\_IRS\_Pos             (0U)}}
\DoxyCodeLine{5728 \textcolor{preprocessor}{\#define FMC\_SR\_IRS\_Msk             (0x1UL << FMC\_SR\_IRS\_Pos)                   }}
\DoxyCodeLine{5729 \textcolor{preprocessor}{\#define FMC\_SR\_IRS                 FMC\_SR\_IRS\_Msk                              }}
\DoxyCodeLine{5730 \textcolor{preprocessor}{\#define FMC\_SR\_ILS\_Pos             (1U)}}
\DoxyCodeLine{5731 \textcolor{preprocessor}{\#define FMC\_SR\_ILS\_Msk             (0x1UL << FMC\_SR\_ILS\_Pos)                   }}
\DoxyCodeLine{5732 \textcolor{preprocessor}{\#define FMC\_SR\_ILS                 FMC\_SR\_ILS\_Msk                              }}
\DoxyCodeLine{5733 \textcolor{preprocessor}{\#define FMC\_SR\_IFS\_Pos             (2U)}}
\DoxyCodeLine{5734 \textcolor{preprocessor}{\#define FMC\_SR\_IFS\_Msk             (0x1UL << FMC\_SR\_IFS\_Pos)                   }}
\DoxyCodeLine{5735 \textcolor{preprocessor}{\#define FMC\_SR\_IFS                 FMC\_SR\_IFS\_Msk                              }}
\DoxyCodeLine{5736 \textcolor{preprocessor}{\#define FMC\_SR\_IREN\_Pos            (3U)}}
\DoxyCodeLine{5737 \textcolor{preprocessor}{\#define FMC\_SR\_IREN\_Msk            (0x1UL << FMC\_SR\_IREN\_Pos)                  }}
\DoxyCodeLine{5738 \textcolor{preprocessor}{\#define FMC\_SR\_IREN                FMC\_SR\_IREN\_Msk                             }}
\DoxyCodeLine{5739 \textcolor{preprocessor}{\#define FMC\_SR\_ILEN\_Pos            (4U)}}
\DoxyCodeLine{5740 \textcolor{preprocessor}{\#define FMC\_SR\_ILEN\_Msk            (0x1UL << FMC\_SR\_ILEN\_Pos)                  }}
\DoxyCodeLine{5741 \textcolor{preprocessor}{\#define FMC\_SR\_ILEN                FMC\_SR\_ILEN\_Msk                             }}
\DoxyCodeLine{5742 \textcolor{preprocessor}{\#define FMC\_SR\_IFEN\_Pos            (5U)}}
\DoxyCodeLine{5743 \textcolor{preprocessor}{\#define FMC\_SR\_IFEN\_Msk            (0x1UL << FMC\_SR\_IFEN\_Pos)                  }}
\DoxyCodeLine{5744 \textcolor{preprocessor}{\#define FMC\_SR\_IFEN                FMC\_SR\_IFEN\_Msk                             }}
\DoxyCodeLine{5745 \textcolor{preprocessor}{\#define FMC\_SR\_FEMPT\_Pos           (6U)}}
\DoxyCodeLine{5746 \textcolor{preprocessor}{\#define FMC\_SR\_FEMPT\_Msk           (0x1UL << FMC\_SR\_FEMPT\_Pos)                 }}
\DoxyCodeLine{5747 \textcolor{preprocessor}{\#define FMC\_SR\_FEMPT               FMC\_SR\_FEMPT\_Msk                            }}
\DoxyCodeLine{5749 \textcolor{comment}{/******************  Bit definition for FMC\_PMEM register  ******************/}}
\DoxyCodeLine{5750 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET\_Pos        (0U)}}
\DoxyCodeLine{5751 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET\_Msk        (0xFFUL << FMC\_PMEM\_MEMSET\_Pos)             }}
\DoxyCodeLine{5752 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET            FMC\_PMEM\_MEMSET\_Msk                         }}
\DoxyCodeLine{5753 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET\_0          (0x01UL << FMC\_PMEM\_MEMSET\_Pos)             }}
\DoxyCodeLine{5754 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET\_1          (0x02UL << FMC\_PMEM\_MEMSET\_Pos)             }}
\DoxyCodeLine{5755 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET\_2          (0x04UL << FMC\_PMEM\_MEMSET\_Pos)             }}
\DoxyCodeLine{5756 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET\_3          (0x08UL << FMC\_PMEM\_MEMSET\_Pos)             }}
\DoxyCodeLine{5757 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET\_4          (0x10UL << FMC\_PMEM\_MEMSET\_Pos)             }}
\DoxyCodeLine{5758 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET\_5          (0x20UL << FMC\_PMEM\_MEMSET\_Pos)             }}
\DoxyCodeLine{5759 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET\_6          (0x40UL << FMC\_PMEM\_MEMSET\_Pos)             }}
\DoxyCodeLine{5760 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET\_7          (0x80UL << FMC\_PMEM\_MEMSET\_Pos)             }}
\DoxyCodeLine{5762 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT\_Pos       (8U)}}
\DoxyCodeLine{5763 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT\_Msk       (0xFFUL << FMC\_PMEM\_MEMWAIT\_Pos)            }}
\DoxyCodeLine{5764 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT           FMC\_PMEM\_MEMWAIT\_Msk                        }}
\DoxyCodeLine{5765 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT\_0         (0x01UL << FMC\_PMEM\_MEMWAIT\_Pos)            }}
\DoxyCodeLine{5766 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT\_1         (0x02UL << FMC\_PMEM\_MEMWAIT\_Pos)            }}
\DoxyCodeLine{5767 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT\_2         (0x04UL << FMC\_PMEM\_MEMWAIT\_Pos)            }}
\DoxyCodeLine{5768 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT\_3         (0x08UL << FMC\_PMEM\_MEMWAIT\_Pos)            }}
\DoxyCodeLine{5769 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT\_4         (0x10UL << FMC\_PMEM\_MEMWAIT\_Pos)            }}
\DoxyCodeLine{5770 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT\_5         (0x20UL << FMC\_PMEM\_MEMWAIT\_Pos)            }}
\DoxyCodeLine{5771 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT\_6         (0x40UL << FMC\_PMEM\_MEMWAIT\_Pos)            }}
\DoxyCodeLine{5772 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT\_7         (0x80UL << FMC\_PMEM\_MEMWAIT\_Pos)            }}
\DoxyCodeLine{5774 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD\_Pos       (16U)}}
\DoxyCodeLine{5775 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD\_Msk       (0xFFUL << FMC\_PMEM\_MEMHOLD\_Pos)            }}
\DoxyCodeLine{5776 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD           FMC\_PMEM\_MEMHOLD\_Msk                        }}
\DoxyCodeLine{5777 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD\_0         (0x01UL << FMC\_PMEM\_MEMHOLD\_Pos)            }}
\DoxyCodeLine{5778 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD\_1         (0x02UL << FMC\_PMEM\_MEMHOLD\_Pos)            }}
\DoxyCodeLine{5779 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD\_2         (0x04UL << FMC\_PMEM\_MEMHOLD\_Pos)            }}
\DoxyCodeLine{5780 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD\_3         (0x08UL << FMC\_PMEM\_MEMHOLD\_Pos)            }}
\DoxyCodeLine{5781 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD\_4         (0x10UL << FMC\_PMEM\_MEMHOLD\_Pos)            }}
\DoxyCodeLine{5782 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD\_5         (0x20UL << FMC\_PMEM\_MEMHOLD\_Pos)            }}
\DoxyCodeLine{5783 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD\_6         (0x40UL << FMC\_PMEM\_MEMHOLD\_Pos)            }}
\DoxyCodeLine{5784 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD\_7         (0x80UL << FMC\_PMEM\_MEMHOLD\_Pos)            }}
\DoxyCodeLine{5786 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ\_Pos        (24U)}}
\DoxyCodeLine{5787 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ\_Msk        (0xFFUL << FMC\_PMEM\_MEMHIZ\_Pos)             }}
\DoxyCodeLine{5788 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ            FMC\_PMEM\_MEMHIZ\_Msk                         }}
\DoxyCodeLine{5789 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ\_0          (0x01UL << FMC\_PMEM\_MEMHIZ\_Pos)             }}
\DoxyCodeLine{5790 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ\_1          (0x02UL << FMC\_PMEM\_MEMHIZ\_Pos)             }}
\DoxyCodeLine{5791 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ\_2          (0x04UL << FMC\_PMEM\_MEMHIZ\_Pos)             }}
\DoxyCodeLine{5792 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ\_3          (0x08UL << FMC\_PMEM\_MEMHIZ\_Pos)             }}
\DoxyCodeLine{5793 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ\_4          (0x10UL << FMC\_PMEM\_MEMHIZ\_Pos)             }}
\DoxyCodeLine{5794 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ\_5          (0x20UL << FMC\_PMEM\_MEMHIZ\_Pos)             }}
\DoxyCodeLine{5795 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ\_6          (0x40UL << FMC\_PMEM\_MEMHIZ\_Pos)             }}
\DoxyCodeLine{5796 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ\_7          (0x80UL << FMC\_PMEM\_MEMHIZ\_Pos)             }}
\DoxyCodeLine{5798 \textcolor{comment}{/******************  Bit definition for FMC\_PATT register  *******************/}}
\DoxyCodeLine{5799 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET\_Pos        (0U)}}
\DoxyCodeLine{5800 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET\_Msk        (0xFFUL << FMC\_PATT\_ATTSET\_Pos)             }}
\DoxyCodeLine{5801 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET            FMC\_PATT\_ATTSET\_Msk                         }}
\DoxyCodeLine{5802 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET\_0          (0x01UL << FMC\_PATT\_ATTSET\_Pos)             }}
\DoxyCodeLine{5803 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET\_1          (0x02UL << FMC\_PATT\_ATTSET\_Pos)             }}
\DoxyCodeLine{5804 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET\_2          (0x04UL << FMC\_PATT\_ATTSET\_Pos)             }}
\DoxyCodeLine{5805 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET\_3          (0x08UL << FMC\_PATT\_ATTSET\_Pos)             }}
\DoxyCodeLine{5806 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET\_4          (0x10UL << FMC\_PATT\_ATTSET\_Pos)             }}
\DoxyCodeLine{5807 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET\_5          (0x20UL << FMC\_PATT\_ATTSET\_Pos)             }}
\DoxyCodeLine{5808 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET\_6          (0x40UL << FMC\_PATT\_ATTSET\_Pos)             }}
\DoxyCodeLine{5809 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET\_7          (0x80UL << FMC\_PATT\_ATTSET\_Pos)             }}
\DoxyCodeLine{5811 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT\_Pos       (8U)}}
\DoxyCodeLine{5812 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT\_Msk       (0xFFUL << FMC\_PATT\_ATTWAIT\_Pos)            }}
\DoxyCodeLine{5813 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT           FMC\_PATT\_ATTWAIT\_Msk                        }}
\DoxyCodeLine{5814 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT\_0         (0x01UL << FMC\_PATT\_ATTWAIT\_Pos)            }}
\DoxyCodeLine{5815 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT\_1         (0x02UL << FMC\_PATT\_ATTWAIT\_Pos)            }}
\DoxyCodeLine{5816 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT\_2         (0x04UL << FMC\_PATT\_ATTWAIT\_Pos)            }}
\DoxyCodeLine{5817 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT\_3         (0x08UL << FMC\_PATT\_ATTWAIT\_Pos)            }}
\DoxyCodeLine{5818 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT\_4         (0x10UL << FMC\_PATT\_ATTWAIT\_Pos)            }}
\DoxyCodeLine{5819 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT\_5         (0x20UL << FMC\_PATT\_ATTWAIT\_Pos)            }}
\DoxyCodeLine{5820 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT\_6         (0x40UL << FMC\_PATT\_ATTWAIT\_Pos)            }}
\DoxyCodeLine{5821 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT\_7         (0x80UL << FMC\_PATT\_ATTWAIT\_Pos)            }}
\DoxyCodeLine{5823 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD\_Pos       (16U)}}
\DoxyCodeLine{5824 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD\_Msk       (0xFFUL << FMC\_PATT\_ATTHOLD\_Pos)            }}
\DoxyCodeLine{5825 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD           FMC\_PATT\_ATTHOLD\_Msk                        }}
\DoxyCodeLine{5826 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD\_0         (0x01UL << FMC\_PATT\_ATTHOLD\_Pos)            }}
\DoxyCodeLine{5827 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD\_1         (0x02UL << FMC\_PATT\_ATTHOLD\_Pos)            }}
\DoxyCodeLine{5828 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD\_2         (0x04UL << FMC\_PATT\_ATTHOLD\_Pos)            }}
\DoxyCodeLine{5829 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD\_3         (0x08UL << FMC\_PATT\_ATTHOLD\_Pos)            }}
\DoxyCodeLine{5830 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD\_4         (0x10UL << FMC\_PATT\_ATTHOLD\_Pos)            }}
\DoxyCodeLine{5831 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD\_5         (0x20UL << FMC\_PATT\_ATTHOLD\_Pos)            }}
\DoxyCodeLine{5832 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD\_6         (0x40UL << FMC\_PATT\_ATTHOLD\_Pos)            }}
\DoxyCodeLine{5833 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD\_7         (0x80UL << FMC\_PATT\_ATTHOLD\_Pos)            }}
\DoxyCodeLine{5835 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ\_Pos        (24U)}}
\DoxyCodeLine{5836 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ\_Msk        (0xFFUL << FMC\_PATT\_ATTHIZ\_Pos)             }}
\DoxyCodeLine{5837 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ            FMC\_PATT\_ATTHIZ\_Msk                         }}
\DoxyCodeLine{5838 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ\_0          (0x01UL << FMC\_PATT\_ATTHIZ\_Pos)             }}
\DoxyCodeLine{5839 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ\_1          (0x02UL << FMC\_PATT\_ATTHIZ\_Pos)             }}
\DoxyCodeLine{5840 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ\_2          (0x04UL << FMC\_PATT\_ATTHIZ\_Pos)             }}
\DoxyCodeLine{5841 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ\_3          (0x08UL << FMC\_PATT\_ATTHIZ\_Pos)             }}
\DoxyCodeLine{5842 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ\_4          (0x10UL << FMC\_PATT\_ATTHIZ\_Pos)             }}
\DoxyCodeLine{5843 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ\_5          (0x20UL << FMC\_PATT\_ATTHIZ\_Pos)             }}
\DoxyCodeLine{5844 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ\_6          (0x40UL << FMC\_PATT\_ATTHIZ\_Pos)             }}
\DoxyCodeLine{5845 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ\_7          (0x80UL << FMC\_PATT\_ATTHIZ\_Pos)             }}
\DoxyCodeLine{5847 \textcolor{comment}{/******************  Bit definition for FMC\_ECCR register  *******************/}}
\DoxyCodeLine{5848 \textcolor{preprocessor}{\#define FMC\_ECCR\_ECC\_Pos           (0U)}}
\DoxyCodeLine{5849 \textcolor{preprocessor}{\#define FMC\_ECCR\_ECC\_Msk           (0xFFFFFFFFUL << FMC\_ECCR\_ECC\_Pos)          }}
\DoxyCodeLine{5850 \textcolor{preprocessor}{\#define FMC\_ECCR\_ECC               FMC\_ECCR\_ECC\_Msk                            }}
\DoxyCodeLine{5852 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5853 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5854 \textcolor{comment}{/*                       General Purpose IOs (GPIO)                           */}}
\DoxyCodeLine{5855 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5856 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5857 \textcolor{comment}{/******************  Bits definition for GPIO\_MODER register  *****************/}}
\DoxyCodeLine{5858 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0\_Pos           (0U)}}
\DoxyCodeLine{5859 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0\_Msk           (0x3UL << GPIO\_MODER\_MODE0\_Pos)         }}
\DoxyCodeLine{5860 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0               GPIO\_MODER\_MODE0\_Msk}}
\DoxyCodeLine{5861 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0\_0             (0x1UL << GPIO\_MODER\_MODE0\_Pos)         }}
\DoxyCodeLine{5862 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0\_1             (0x2UL << GPIO\_MODER\_MODE0\_Pos)         }}
\DoxyCodeLine{5863 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1\_Pos           (2U)}}
\DoxyCodeLine{5864 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1\_Msk           (0x3UL << GPIO\_MODER\_MODE1\_Pos)         }}
\DoxyCodeLine{5865 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1               GPIO\_MODER\_MODE1\_Msk}}
\DoxyCodeLine{5866 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1\_0             (0x1UL << GPIO\_MODER\_MODE1\_Pos)         }}
\DoxyCodeLine{5867 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1\_1             (0x2UL << GPIO\_MODER\_MODE1\_Pos)         }}
\DoxyCodeLine{5868 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2\_Pos           (4U)}}
\DoxyCodeLine{5869 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2\_Msk           (0x3UL << GPIO\_MODER\_MODE2\_Pos)         }}
\DoxyCodeLine{5870 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2               GPIO\_MODER\_MODE2\_Msk}}
\DoxyCodeLine{5871 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2\_0             (0x1UL << GPIO\_MODER\_MODE2\_Pos)         }}
\DoxyCodeLine{5872 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2\_1             (0x2UL << GPIO\_MODER\_MODE2\_Pos)         }}
\DoxyCodeLine{5873 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3\_Pos           (6U)}}
\DoxyCodeLine{5874 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3\_Msk           (0x3UL << GPIO\_MODER\_MODE3\_Pos)         }}
\DoxyCodeLine{5875 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3               GPIO\_MODER\_MODE3\_Msk}}
\DoxyCodeLine{5876 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3\_0             (0x1UL << GPIO\_MODER\_MODE3\_Pos)         }}
\DoxyCodeLine{5877 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3\_1             (0x2UL << GPIO\_MODER\_MODE3\_Pos)         }}
\DoxyCodeLine{5878 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4\_Pos           (8U)}}
\DoxyCodeLine{5879 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4\_Msk           (0x3UL << GPIO\_MODER\_MODE4\_Pos)         }}
\DoxyCodeLine{5880 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4               GPIO\_MODER\_MODE4\_Msk}}
\DoxyCodeLine{5881 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4\_0             (0x1UL << GPIO\_MODER\_MODE4\_Pos)         }}
\DoxyCodeLine{5882 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4\_1             (0x2UL << GPIO\_MODER\_MODE4\_Pos)         }}
\DoxyCodeLine{5883 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5\_Pos           (10U)}}
\DoxyCodeLine{5884 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5\_Msk           (0x3UL << GPIO\_MODER\_MODE5\_Pos)         }}
\DoxyCodeLine{5885 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5               GPIO\_MODER\_MODE5\_Msk}}
\DoxyCodeLine{5886 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5\_0             (0x1UL << GPIO\_MODER\_MODE5\_Pos)         }}
\DoxyCodeLine{5887 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5\_1             (0x2UL << GPIO\_MODER\_MODE5\_Pos)         }}
\DoxyCodeLine{5888 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6\_Pos           (12U)}}
\DoxyCodeLine{5889 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6\_Msk           (0x3UL << GPIO\_MODER\_MODE6\_Pos)         }}
\DoxyCodeLine{5890 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6               GPIO\_MODER\_MODE6\_Msk}}
\DoxyCodeLine{5891 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6\_0             (0x1UL << GPIO\_MODER\_MODE6\_Pos)         }}
\DoxyCodeLine{5892 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6\_1             (0x2UL << GPIO\_MODER\_MODE6\_Pos)         }}
\DoxyCodeLine{5893 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7\_Pos           (14U)}}
\DoxyCodeLine{5894 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7\_Msk           (0x3UL << GPIO\_MODER\_MODE7\_Pos)         }}
\DoxyCodeLine{5895 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7               GPIO\_MODER\_MODE7\_Msk}}
\DoxyCodeLine{5896 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7\_0             (0x1UL << GPIO\_MODER\_MODE7\_Pos)         }}
\DoxyCodeLine{5897 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7\_1             (0x2UL << GPIO\_MODER\_MODE7\_Pos)         }}
\DoxyCodeLine{5898 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8\_Pos           (16U)}}
\DoxyCodeLine{5899 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8\_Msk           (0x3UL << GPIO\_MODER\_MODE8\_Pos)         }}
\DoxyCodeLine{5900 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8               GPIO\_MODER\_MODE8\_Msk}}
\DoxyCodeLine{5901 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8\_0             (0x1UL << GPIO\_MODER\_MODE8\_Pos)         }}
\DoxyCodeLine{5902 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8\_1             (0x2UL << GPIO\_MODER\_MODE8\_Pos)         }}
\DoxyCodeLine{5903 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9\_Pos           (18U)}}
\DoxyCodeLine{5904 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9\_Msk           (0x3UL << GPIO\_MODER\_MODE9\_Pos)         }}
\DoxyCodeLine{5905 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9               GPIO\_MODER\_MODE9\_Msk}}
\DoxyCodeLine{5906 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9\_0             (0x1UL << GPIO\_MODER\_MODE9\_Pos)         }}
\DoxyCodeLine{5907 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9\_1             (0x2UL << GPIO\_MODER\_MODE9\_Pos)         }}
\DoxyCodeLine{5908 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10\_Pos          (20U)}}
\DoxyCodeLine{5909 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10\_Msk          (0x3UL << GPIO\_MODER\_MODE10\_Pos)        }}
\DoxyCodeLine{5910 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10              GPIO\_MODER\_MODE10\_Msk}}
\DoxyCodeLine{5911 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10\_0            (0x1UL << GPIO\_MODER\_MODE10\_Pos)        }}
\DoxyCodeLine{5912 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10\_1            (0x2UL << GPIO\_MODER\_MODE10\_Pos)        }}
\DoxyCodeLine{5913 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11\_Pos          (22U)}}
\DoxyCodeLine{5914 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11\_Msk          (0x3UL << GPIO\_MODER\_MODE11\_Pos)        }}
\DoxyCodeLine{5915 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11              GPIO\_MODER\_MODE11\_Msk}}
\DoxyCodeLine{5916 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11\_0            (0x1UL << GPIO\_MODER\_MODE11\_Pos)        }}
\DoxyCodeLine{5917 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11\_1            (0x2UL << GPIO\_MODER\_MODE11\_Pos)        }}
\DoxyCodeLine{5918 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12\_Pos          (24U)}}
\DoxyCodeLine{5919 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12\_Msk          (0x3UL << GPIO\_MODER\_MODE12\_Pos)        }}
\DoxyCodeLine{5920 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12              GPIO\_MODER\_MODE12\_Msk}}
\DoxyCodeLine{5921 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12\_0            (0x1UL << GPIO\_MODER\_MODE12\_Pos)        }}
\DoxyCodeLine{5922 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12\_1            (0x2UL << GPIO\_MODER\_MODE12\_Pos)        }}
\DoxyCodeLine{5923 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13\_Pos          (26U)}}
\DoxyCodeLine{5924 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13\_Msk          (0x3UL << GPIO\_MODER\_MODE13\_Pos)        }}
\DoxyCodeLine{5925 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13              GPIO\_MODER\_MODE13\_Msk}}
\DoxyCodeLine{5926 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13\_0            (0x1UL << GPIO\_MODER\_MODE13\_Pos)        }}
\DoxyCodeLine{5927 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13\_1            (0x2UL << GPIO\_MODER\_MODE13\_Pos)        }}
\DoxyCodeLine{5928 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14\_Pos          (28U)}}
\DoxyCodeLine{5929 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14\_Msk          (0x3UL << GPIO\_MODER\_MODE14\_Pos)        }}
\DoxyCodeLine{5930 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14              GPIO\_MODER\_MODE14\_Msk}}
\DoxyCodeLine{5931 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14\_0            (0x1UL << GPIO\_MODER\_MODE14\_Pos)        }}
\DoxyCodeLine{5932 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14\_1            (0x2UL << GPIO\_MODER\_MODE14\_Pos)        }}
\DoxyCodeLine{5933 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15\_Pos          (30U)}}
\DoxyCodeLine{5934 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15\_Msk          (0x3UL << GPIO\_MODER\_MODE15\_Pos)        }}
\DoxyCodeLine{5935 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15              GPIO\_MODER\_MODE15\_Msk}}
\DoxyCodeLine{5936 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15\_0            (0x1UL << GPIO\_MODER\_MODE15\_Pos)        }}
\DoxyCodeLine{5937 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15\_1            (0x2UL << GPIO\_MODER\_MODE15\_Pos)        }}
\DoxyCodeLine{5939 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{5940 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0                   GPIO\_MODER\_MODE0}}
\DoxyCodeLine{5941 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0\_0                 GPIO\_MODER\_MODE0\_0}}
\DoxyCodeLine{5942 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0\_1                 GPIO\_MODER\_MODE0\_1}}
\DoxyCodeLine{5943 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1                   GPIO\_MODER\_MODE1}}
\DoxyCodeLine{5944 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1\_0                 GPIO\_MODER\_MODE1\_0}}
\DoxyCodeLine{5945 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1\_1                 GPIO\_MODER\_MODE1\_1}}
\DoxyCodeLine{5946 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2                   GPIO\_MODER\_MODE2}}
\DoxyCodeLine{5947 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2\_0                 GPIO\_MODER\_MODE2\_0}}
\DoxyCodeLine{5948 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2\_1                 GPIO\_MODER\_MODE2\_1}}
\DoxyCodeLine{5949 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3                   GPIO\_MODER\_MODE3}}
\DoxyCodeLine{5950 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3\_0                 GPIO\_MODER\_MODE3\_0}}
\DoxyCodeLine{5951 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3\_1                 GPIO\_MODER\_MODE3\_1}}
\DoxyCodeLine{5952 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4                   GPIO\_MODER\_MODE4}}
\DoxyCodeLine{5953 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4\_0                 GPIO\_MODER\_MODE4\_0}}
\DoxyCodeLine{5954 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4\_1                 GPIO\_MODER\_MODE4\_1}}
\DoxyCodeLine{5955 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5                   GPIO\_MODER\_MODE5}}
\DoxyCodeLine{5956 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5\_0                 GPIO\_MODER\_MODE5\_0}}
\DoxyCodeLine{5957 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5\_1                 GPIO\_MODER\_MODE5\_1}}
\DoxyCodeLine{5958 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6                   GPIO\_MODER\_MODE6}}
\DoxyCodeLine{5959 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6\_0                 GPIO\_MODER\_MODE6\_0}}
\DoxyCodeLine{5960 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6\_1                 GPIO\_MODER\_MODE6\_1}}
\DoxyCodeLine{5961 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7                   GPIO\_MODER\_MODE7}}
\DoxyCodeLine{5962 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7\_0                 GPIO\_MODER\_MODE7\_0}}
\DoxyCodeLine{5963 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7\_1                 GPIO\_MODER\_MODE7\_1}}
\DoxyCodeLine{5964 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8                   GPIO\_MODER\_MODE8}}
\DoxyCodeLine{5965 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8\_0                 GPIO\_MODER\_MODE8\_0}}
\DoxyCodeLine{5966 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8\_1                 GPIO\_MODER\_MODE8\_1}}
\DoxyCodeLine{5967 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9                   GPIO\_MODER\_MODE9}}
\DoxyCodeLine{5968 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9\_0                 GPIO\_MODER\_MODE9\_0}}
\DoxyCodeLine{5969 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9\_1                 GPIO\_MODER\_MODE9\_1}}
\DoxyCodeLine{5970 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10                  GPIO\_MODER\_MODE10}}
\DoxyCodeLine{5971 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10\_0                GPIO\_MODER\_MODE10\_0}}
\DoxyCodeLine{5972 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10\_1                GPIO\_MODER\_MODE10\_1}}
\DoxyCodeLine{5973 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11                  GPIO\_MODER\_MODE11}}
\DoxyCodeLine{5974 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11\_0                GPIO\_MODER\_MODE11\_0}}
\DoxyCodeLine{5975 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11\_1                GPIO\_MODER\_MODE11\_1}}
\DoxyCodeLine{5976 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12                  GPIO\_MODER\_MODE12}}
\DoxyCodeLine{5977 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12\_0                GPIO\_MODER\_MODE12\_0}}
\DoxyCodeLine{5978 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12\_1                GPIO\_MODER\_MODE12\_1}}
\DoxyCodeLine{5979 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13                  GPIO\_MODER\_MODE13}}
\DoxyCodeLine{5980 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13\_0                GPIO\_MODER\_MODE13\_0}}
\DoxyCodeLine{5981 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13\_1                GPIO\_MODER\_MODE13\_1}}
\DoxyCodeLine{5982 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14                  GPIO\_MODER\_MODE14}}
\DoxyCodeLine{5983 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14\_0                GPIO\_MODER\_MODE14\_0}}
\DoxyCodeLine{5984 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14\_1                GPIO\_MODER\_MODE14\_1}}
\DoxyCodeLine{5985 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15                  GPIO\_MODER\_MODE15}}
\DoxyCodeLine{5986 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15\_0                GPIO\_MODER\_MODE15\_0}}
\DoxyCodeLine{5987 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15\_1                GPIO\_MODER\_MODE15\_1}}
\DoxyCodeLine{5988 }
\DoxyCodeLine{5989 \textcolor{comment}{/******************  Bits definition for GPIO\_OTYPER register  ****************/}}
\DoxyCodeLine{5990 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT0\_Pos            (0U)}}
\DoxyCodeLine{5991 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT0\_Msk            (0x1UL << GPIO\_OTYPER\_OT0\_Pos)          }}
\DoxyCodeLine{5992 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT0                GPIO\_OTYPER\_OT0\_Msk}}
\DoxyCodeLine{5993 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT1\_Pos            (1U)}}
\DoxyCodeLine{5994 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT1\_Msk            (0x1UL << GPIO\_OTYPER\_OT1\_Pos)          }}
\DoxyCodeLine{5995 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT1                GPIO\_OTYPER\_OT1\_Msk}}
\DoxyCodeLine{5996 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT2\_Pos            (2U)}}
\DoxyCodeLine{5997 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT2\_Msk            (0x1UL << GPIO\_OTYPER\_OT2\_Pos)          }}
\DoxyCodeLine{5998 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT2                GPIO\_OTYPER\_OT2\_Msk}}
\DoxyCodeLine{5999 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT3\_Pos            (3U)}}
\DoxyCodeLine{6000 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT3\_Msk            (0x1UL << GPIO\_OTYPER\_OT3\_Pos)          }}
\DoxyCodeLine{6001 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT3                GPIO\_OTYPER\_OT3\_Msk}}
\DoxyCodeLine{6002 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT4\_Pos            (4U)}}
\DoxyCodeLine{6003 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT4\_Msk            (0x1UL << GPIO\_OTYPER\_OT4\_Pos)          }}
\DoxyCodeLine{6004 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT4                GPIO\_OTYPER\_OT4\_Msk}}
\DoxyCodeLine{6005 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT5\_Pos            (5U)}}
\DoxyCodeLine{6006 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT5\_Msk            (0x1UL << GPIO\_OTYPER\_OT5\_Pos)          }}
\DoxyCodeLine{6007 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT5                GPIO\_OTYPER\_OT5\_Msk}}
\DoxyCodeLine{6008 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT6\_Pos            (6U)}}
\DoxyCodeLine{6009 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT6\_Msk            (0x1UL << GPIO\_OTYPER\_OT6\_Pos)          }}
\DoxyCodeLine{6010 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT6                GPIO\_OTYPER\_OT6\_Msk}}
\DoxyCodeLine{6011 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT7\_Pos            (7U)}}
\DoxyCodeLine{6012 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT7\_Msk            (0x1UL << GPIO\_OTYPER\_OT7\_Pos)          }}
\DoxyCodeLine{6013 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT7                GPIO\_OTYPER\_OT7\_Msk}}
\DoxyCodeLine{6014 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT8\_Pos            (8U)}}
\DoxyCodeLine{6015 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT8\_Msk            (0x1UL << GPIO\_OTYPER\_OT8\_Pos)          }}
\DoxyCodeLine{6016 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT8                GPIO\_OTYPER\_OT8\_Msk}}
\DoxyCodeLine{6017 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT9\_Pos            (9U)}}
\DoxyCodeLine{6018 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT9\_Msk            (0x1UL << GPIO\_OTYPER\_OT9\_Pos)          }}
\DoxyCodeLine{6019 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT9                GPIO\_OTYPER\_OT9\_Msk}}
\DoxyCodeLine{6020 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT10\_Pos           (10U)}}
\DoxyCodeLine{6021 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT10\_Msk           (0x1UL << GPIO\_OTYPER\_OT10\_Pos)         }}
\DoxyCodeLine{6022 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT10               GPIO\_OTYPER\_OT10\_Msk}}
\DoxyCodeLine{6023 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT11\_Pos           (11U)}}
\DoxyCodeLine{6024 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT11\_Msk           (0x1UL << GPIO\_OTYPER\_OT11\_Pos)         }}
\DoxyCodeLine{6025 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT11               GPIO\_OTYPER\_OT11\_Msk}}
\DoxyCodeLine{6026 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT12\_Pos           (12U)}}
\DoxyCodeLine{6027 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT12\_Msk           (0x1UL << GPIO\_OTYPER\_OT12\_Pos)         }}
\DoxyCodeLine{6028 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT12               GPIO\_OTYPER\_OT12\_Msk}}
\DoxyCodeLine{6029 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT13\_Pos           (13U)}}
\DoxyCodeLine{6030 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT13\_Msk           (0x1UL << GPIO\_OTYPER\_OT13\_Pos)         }}
\DoxyCodeLine{6031 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT13               GPIO\_OTYPER\_OT13\_Msk}}
\DoxyCodeLine{6032 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT14\_Pos           (14U)}}
\DoxyCodeLine{6033 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT14\_Msk           (0x1UL << GPIO\_OTYPER\_OT14\_Pos)         }}
\DoxyCodeLine{6034 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT14               GPIO\_OTYPER\_OT14\_Msk}}
\DoxyCodeLine{6035 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT15\_Pos           (15U)}}
\DoxyCodeLine{6036 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT15\_Msk           (0x1UL << GPIO\_OTYPER\_OT15\_Pos)         }}
\DoxyCodeLine{6037 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT15               GPIO\_OTYPER\_OT15\_Msk}}
\DoxyCodeLine{6038 }
\DoxyCodeLine{6039 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{6040 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_0                    GPIO\_OTYPER\_OT0}}
\DoxyCodeLine{6041 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_1                    GPIO\_OTYPER\_OT1}}
\DoxyCodeLine{6042 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_2                    GPIO\_OTYPER\_OT2}}
\DoxyCodeLine{6043 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_3                    GPIO\_OTYPER\_OT3}}
\DoxyCodeLine{6044 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_4                    GPIO\_OTYPER\_OT4}}
\DoxyCodeLine{6045 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_5                    GPIO\_OTYPER\_OT5}}
\DoxyCodeLine{6046 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_6                    GPIO\_OTYPER\_OT6}}
\DoxyCodeLine{6047 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_7                    GPIO\_OTYPER\_OT7}}
\DoxyCodeLine{6048 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_8                    GPIO\_OTYPER\_OT8}}
\DoxyCodeLine{6049 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_9                    GPIO\_OTYPER\_OT9}}
\DoxyCodeLine{6050 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_10                   GPIO\_OTYPER\_OT10}}
\DoxyCodeLine{6051 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_11                   GPIO\_OTYPER\_OT11}}
\DoxyCodeLine{6052 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_12                   GPIO\_OTYPER\_OT12}}
\DoxyCodeLine{6053 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_13                   GPIO\_OTYPER\_OT13}}
\DoxyCodeLine{6054 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_14                   GPIO\_OTYPER\_OT14}}
\DoxyCodeLine{6055 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_15                   GPIO\_OTYPER\_OT15}}
\DoxyCodeLine{6056 }
\DoxyCodeLine{6057 \textcolor{comment}{/******************  Bits definition for GPIO\_OSPEEDR register  ***************/}}
\DoxyCodeLine{6058 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0\_Pos       (0U)}}
\DoxyCodeLine{6059 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED0\_Pos)     }}
\DoxyCodeLine{6060 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0           GPIO\_OSPEEDR\_OSPEED0\_Msk}}
\DoxyCodeLine{6061 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED0\_Pos)     }}
\DoxyCodeLine{6062 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED0\_Pos)     }}
\DoxyCodeLine{6063 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1\_Pos       (2U)}}
\DoxyCodeLine{6064 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED1\_Pos)     }}
\DoxyCodeLine{6065 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1           GPIO\_OSPEEDR\_OSPEED1\_Msk}}
\DoxyCodeLine{6066 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED1\_Pos)     }}
\DoxyCodeLine{6067 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED1\_Pos)     }}
\DoxyCodeLine{6068 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2\_Pos       (4U)}}
\DoxyCodeLine{6069 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED2\_Pos)     }}
\DoxyCodeLine{6070 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2           GPIO\_OSPEEDR\_OSPEED2\_Msk}}
\DoxyCodeLine{6071 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED2\_Pos)     }}
\DoxyCodeLine{6072 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED2\_Pos)     }}
\DoxyCodeLine{6073 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3\_Pos       (6U)}}
\DoxyCodeLine{6074 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED3\_Pos)     }}
\DoxyCodeLine{6075 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3           GPIO\_OSPEEDR\_OSPEED3\_Msk}}
\DoxyCodeLine{6076 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED3\_Pos)     }}
\DoxyCodeLine{6077 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED3\_Pos)     }}
\DoxyCodeLine{6078 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4\_Pos       (8U)}}
\DoxyCodeLine{6079 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED4\_Pos)     }}
\DoxyCodeLine{6080 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4           GPIO\_OSPEEDR\_OSPEED4\_Msk}}
\DoxyCodeLine{6081 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED4\_Pos)     }}
\DoxyCodeLine{6082 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED4\_Pos)     }}
\DoxyCodeLine{6083 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5\_Pos       (10U)}}
\DoxyCodeLine{6084 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED5\_Pos)     }}
\DoxyCodeLine{6085 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5           GPIO\_OSPEEDR\_OSPEED5\_Msk}}
\DoxyCodeLine{6086 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED5\_Pos)     }}
\DoxyCodeLine{6087 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED5\_Pos)     }}
\DoxyCodeLine{6088 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6\_Pos       (12U)}}
\DoxyCodeLine{6089 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED6\_Pos)     }}
\DoxyCodeLine{6090 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6           GPIO\_OSPEEDR\_OSPEED6\_Msk}}
\DoxyCodeLine{6091 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED6\_Pos)     }}
\DoxyCodeLine{6092 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED6\_Pos)     }}
\DoxyCodeLine{6093 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7\_Pos       (14U)}}
\DoxyCodeLine{6094 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED7\_Pos)     }}
\DoxyCodeLine{6095 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7           GPIO\_OSPEEDR\_OSPEED7\_Msk}}
\DoxyCodeLine{6096 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED7\_Pos)     }}
\DoxyCodeLine{6097 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED7\_Pos)     }}
\DoxyCodeLine{6098 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8\_Pos       (16U)}}
\DoxyCodeLine{6099 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED8\_Pos)     }}
\DoxyCodeLine{6100 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8           GPIO\_OSPEEDR\_OSPEED8\_Msk}}
\DoxyCodeLine{6101 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED8\_Pos)     }}
\DoxyCodeLine{6102 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED8\_Pos)     }}
\DoxyCodeLine{6103 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9\_Pos       (18U)}}
\DoxyCodeLine{6104 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED9\_Pos)     }}
\DoxyCodeLine{6105 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9           GPIO\_OSPEEDR\_OSPEED9\_Msk}}
\DoxyCodeLine{6106 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED9\_Pos)     }}
\DoxyCodeLine{6107 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED9\_Pos)     }}
\DoxyCodeLine{6108 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10\_Pos      (20U)}}
\DoxyCodeLine{6109 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEED10\_Pos)    }}
\DoxyCodeLine{6110 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10          GPIO\_OSPEEDR\_OSPEED10\_Msk}}
\DoxyCodeLine{6111 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEED10\_Pos)    }}
\DoxyCodeLine{6112 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEED10\_Pos)    }}
\DoxyCodeLine{6113 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11\_Pos      (22U)}}
\DoxyCodeLine{6114 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEED11\_Pos)    }}
\DoxyCodeLine{6115 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11          GPIO\_OSPEEDR\_OSPEED11\_Msk}}
\DoxyCodeLine{6116 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEED11\_Pos)    }}
\DoxyCodeLine{6117 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEED11\_Pos)    }}
\DoxyCodeLine{6118 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12\_Pos      (24U)}}
\DoxyCodeLine{6119 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEED12\_Pos)    }}
\DoxyCodeLine{6120 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12          GPIO\_OSPEEDR\_OSPEED12\_Msk}}
\DoxyCodeLine{6121 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEED12\_Pos)    }}
\DoxyCodeLine{6122 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEED12\_Pos)    }}
\DoxyCodeLine{6123 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13\_Pos      (26U)}}
\DoxyCodeLine{6124 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEED13\_Pos)    }}
\DoxyCodeLine{6125 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13          GPIO\_OSPEEDR\_OSPEED13\_Msk}}
\DoxyCodeLine{6126 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEED13\_Pos)    }}
\DoxyCodeLine{6127 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEED13\_Pos)    }}
\DoxyCodeLine{6128 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14\_Pos      (28U)}}
\DoxyCodeLine{6129 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEED14\_Pos)    }}
\DoxyCodeLine{6130 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14          GPIO\_OSPEEDR\_OSPEED14\_Msk}}
\DoxyCodeLine{6131 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEED14\_Pos)    }}
\DoxyCodeLine{6132 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEED14\_Pos)    }}
\DoxyCodeLine{6133 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15\_Pos      (30U)}}
\DoxyCodeLine{6134 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEED15\_Pos)    }}
\DoxyCodeLine{6135 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15          GPIO\_OSPEEDR\_OSPEED15\_Msk}}
\DoxyCodeLine{6136 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEED15\_Pos)    }}
\DoxyCodeLine{6137 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEED15\_Pos)    }}
\DoxyCodeLine{6139 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{6140 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0              GPIO\_OSPEEDR\_OSPEED0}}
\DoxyCodeLine{6141 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0\_0            GPIO\_OSPEEDR\_OSPEED0\_0}}
\DoxyCodeLine{6142 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0\_1            GPIO\_OSPEEDR\_OSPEED0\_1}}
\DoxyCodeLine{6143 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1              GPIO\_OSPEEDR\_OSPEED1}}
\DoxyCodeLine{6144 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1\_0            GPIO\_OSPEEDR\_OSPEED1\_0}}
\DoxyCodeLine{6145 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1\_1            GPIO\_OSPEEDR\_OSPEED1\_1}}
\DoxyCodeLine{6146 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2              GPIO\_OSPEEDR\_OSPEED2}}
\DoxyCodeLine{6147 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2\_0            GPIO\_OSPEEDR\_OSPEED2\_0}}
\DoxyCodeLine{6148 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2\_1            GPIO\_OSPEEDR\_OSPEED2\_1}}
\DoxyCodeLine{6149 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3              GPIO\_OSPEEDR\_OSPEED3}}
\DoxyCodeLine{6150 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3\_0            GPIO\_OSPEEDR\_OSPEED3\_0}}
\DoxyCodeLine{6151 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3\_1            GPIO\_OSPEEDR\_OSPEED3\_1}}
\DoxyCodeLine{6152 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4              GPIO\_OSPEEDR\_OSPEED4}}
\DoxyCodeLine{6153 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4\_0            GPIO\_OSPEEDR\_OSPEED4\_0}}
\DoxyCodeLine{6154 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4\_1            GPIO\_OSPEEDR\_OSPEED4\_1}}
\DoxyCodeLine{6155 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5              GPIO\_OSPEEDR\_OSPEED5}}
\DoxyCodeLine{6156 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5\_0            GPIO\_OSPEEDR\_OSPEED5\_0}}
\DoxyCodeLine{6157 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5\_1            GPIO\_OSPEEDR\_OSPEED5\_1}}
\DoxyCodeLine{6158 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6              GPIO\_OSPEEDR\_OSPEED6}}
\DoxyCodeLine{6159 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6\_0            GPIO\_OSPEEDR\_OSPEED6\_0}}
\DoxyCodeLine{6160 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6\_1            GPIO\_OSPEEDR\_OSPEED6\_1}}
\DoxyCodeLine{6161 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7              GPIO\_OSPEEDR\_OSPEED7}}
\DoxyCodeLine{6162 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7\_0            GPIO\_OSPEEDR\_OSPEED7\_0}}
\DoxyCodeLine{6163 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7\_1            GPIO\_OSPEEDR\_OSPEED7\_1}}
\DoxyCodeLine{6164 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8              GPIO\_OSPEEDR\_OSPEED8}}
\DoxyCodeLine{6165 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8\_0            GPIO\_OSPEEDR\_OSPEED8\_0}}
\DoxyCodeLine{6166 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8\_1            GPIO\_OSPEEDR\_OSPEED8\_1}}
\DoxyCodeLine{6167 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9              GPIO\_OSPEEDR\_OSPEED9}}
\DoxyCodeLine{6168 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9\_0            GPIO\_OSPEEDR\_OSPEED9\_0}}
\DoxyCodeLine{6169 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9\_1            GPIO\_OSPEEDR\_OSPEED9\_1}}
\DoxyCodeLine{6170 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10             GPIO\_OSPEEDR\_OSPEED10}}
\DoxyCodeLine{6171 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10\_0           GPIO\_OSPEEDR\_OSPEED10\_0}}
\DoxyCodeLine{6172 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10\_1           GPIO\_OSPEEDR\_OSPEED10\_1}}
\DoxyCodeLine{6173 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11             GPIO\_OSPEEDR\_OSPEED11}}
\DoxyCodeLine{6174 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11\_0           GPIO\_OSPEEDR\_OSPEED11\_0}}
\DoxyCodeLine{6175 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11\_1           GPIO\_OSPEEDR\_OSPEED11\_1}}
\DoxyCodeLine{6176 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12             GPIO\_OSPEEDR\_OSPEED12}}
\DoxyCodeLine{6177 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12\_0           GPIO\_OSPEEDR\_OSPEED12\_0}}
\DoxyCodeLine{6178 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12\_1           GPIO\_OSPEEDR\_OSPEED12\_1}}
\DoxyCodeLine{6179 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13             GPIO\_OSPEEDR\_OSPEED13}}
\DoxyCodeLine{6180 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13\_0           GPIO\_OSPEEDR\_OSPEED13\_0}}
\DoxyCodeLine{6181 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13\_1           GPIO\_OSPEEDR\_OSPEED13\_1}}
\DoxyCodeLine{6182 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14             GPIO\_OSPEEDR\_OSPEED14}}
\DoxyCodeLine{6183 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14\_0           GPIO\_OSPEEDR\_OSPEED14\_0}}
\DoxyCodeLine{6184 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14\_1           GPIO\_OSPEEDR\_OSPEED14\_1}}
\DoxyCodeLine{6185 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15             GPIO\_OSPEEDR\_OSPEED15}}
\DoxyCodeLine{6186 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15\_0           GPIO\_OSPEEDR\_OSPEED15\_0}}
\DoxyCodeLine{6187 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15\_1           GPIO\_OSPEEDR\_OSPEED15\_1}}
\DoxyCodeLine{6188 }
\DoxyCodeLine{6189 \textcolor{comment}{/******************  Bits definition for GPIO\_PUPDR register  *****************/}}
\DoxyCodeLine{6190 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0\_Pos           (0U)}}
\DoxyCodeLine{6191 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD0\_Pos)         }}
\DoxyCodeLine{6192 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0               GPIO\_PUPDR\_PUPD0\_Msk}}
\DoxyCodeLine{6193 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0\_0             (0x1UL << GPIO\_PUPDR\_PUPD0\_Pos)         }}
\DoxyCodeLine{6194 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0\_1             (0x2UL << GPIO\_PUPDR\_PUPD0\_Pos)         }}
\DoxyCodeLine{6195 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1\_Pos           (2U)}}
\DoxyCodeLine{6196 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD1\_Pos)         }}
\DoxyCodeLine{6197 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1               GPIO\_PUPDR\_PUPD1\_Msk}}
\DoxyCodeLine{6198 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1\_0             (0x1UL << GPIO\_PUPDR\_PUPD1\_Pos)         }}
\DoxyCodeLine{6199 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1\_1             (0x2UL << GPIO\_PUPDR\_PUPD1\_Pos)         }}
\DoxyCodeLine{6200 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2\_Pos           (4U)}}
\DoxyCodeLine{6201 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD2\_Pos)         }}
\DoxyCodeLine{6202 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2               GPIO\_PUPDR\_PUPD2\_Msk}}
\DoxyCodeLine{6203 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2\_0             (0x1UL << GPIO\_PUPDR\_PUPD2\_Pos)         }}
\DoxyCodeLine{6204 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2\_1             (0x2UL << GPIO\_PUPDR\_PUPD2\_Pos)         }}
\DoxyCodeLine{6205 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3\_Pos           (6U)}}
\DoxyCodeLine{6206 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD3\_Pos)         }}
\DoxyCodeLine{6207 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3               GPIO\_PUPDR\_PUPD3\_Msk}}
\DoxyCodeLine{6208 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3\_0             (0x1UL << GPIO\_PUPDR\_PUPD3\_Pos)         }}
\DoxyCodeLine{6209 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3\_1             (0x2UL << GPIO\_PUPDR\_PUPD3\_Pos)         }}
\DoxyCodeLine{6210 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4\_Pos           (8U)}}
\DoxyCodeLine{6211 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD4\_Pos)         }}
\DoxyCodeLine{6212 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4               GPIO\_PUPDR\_PUPD4\_Msk}}
\DoxyCodeLine{6213 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4\_0             (0x1UL << GPIO\_PUPDR\_PUPD4\_Pos)         }}
\DoxyCodeLine{6214 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4\_1             (0x2UL << GPIO\_PUPDR\_PUPD4\_Pos)         }}
\DoxyCodeLine{6215 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5\_Pos           (10U)}}
\DoxyCodeLine{6216 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD5\_Pos)         }}
\DoxyCodeLine{6217 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5               GPIO\_PUPDR\_PUPD5\_Msk}}
\DoxyCodeLine{6218 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5\_0             (0x1UL << GPIO\_PUPDR\_PUPD5\_Pos)         }}
\DoxyCodeLine{6219 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5\_1             (0x2UL << GPIO\_PUPDR\_PUPD5\_Pos)         }}
\DoxyCodeLine{6220 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6\_Pos           (12U)}}
\DoxyCodeLine{6221 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD6\_Pos)         }}
\DoxyCodeLine{6222 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6               GPIO\_PUPDR\_PUPD6\_Msk}}
\DoxyCodeLine{6223 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6\_0             (0x1UL << GPIO\_PUPDR\_PUPD6\_Pos)         }}
\DoxyCodeLine{6224 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6\_1             (0x2UL << GPIO\_PUPDR\_PUPD6\_Pos)         }}
\DoxyCodeLine{6225 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7\_Pos           (14U)}}
\DoxyCodeLine{6226 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD7\_Pos)         }}
\DoxyCodeLine{6227 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7               GPIO\_PUPDR\_PUPD7\_Msk}}
\DoxyCodeLine{6228 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7\_0             (0x1UL << GPIO\_PUPDR\_PUPD7\_Pos)         }}
\DoxyCodeLine{6229 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7\_1             (0x2UL << GPIO\_PUPDR\_PUPD7\_Pos)         }}
\DoxyCodeLine{6230 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8\_Pos           (16U)}}
\DoxyCodeLine{6231 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD8\_Pos)         }}
\DoxyCodeLine{6232 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8               GPIO\_PUPDR\_PUPD8\_Msk}}
\DoxyCodeLine{6233 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8\_0             (0x1UL << GPIO\_PUPDR\_PUPD8\_Pos)         }}
\DoxyCodeLine{6234 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8\_1             (0x2UL << GPIO\_PUPDR\_PUPD8\_Pos)         }}
\DoxyCodeLine{6235 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9\_Pos           (18U)}}
\DoxyCodeLine{6236 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD9\_Pos)         }}
\DoxyCodeLine{6237 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9               GPIO\_PUPDR\_PUPD9\_Msk}}
\DoxyCodeLine{6238 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9\_0             (0x1UL << GPIO\_PUPDR\_PUPD9\_Pos)         }}
\DoxyCodeLine{6239 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9\_1             (0x2UL << GPIO\_PUPDR\_PUPD9\_Pos)         }}
\DoxyCodeLine{6240 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10\_Pos          (20U)}}
\DoxyCodeLine{6241 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10\_Msk          (0x3UL << GPIO\_PUPDR\_PUPD10\_Pos)        }}
\DoxyCodeLine{6242 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10              GPIO\_PUPDR\_PUPD10\_Msk}}
\DoxyCodeLine{6243 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10\_0            (0x1UL << GPIO\_PUPDR\_PUPD10\_Pos)        }}
\DoxyCodeLine{6244 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10\_1            (0x2UL << GPIO\_PUPDR\_PUPD10\_Pos)        }}
\DoxyCodeLine{6245 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11\_Pos          (22U)}}
\DoxyCodeLine{6246 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11\_Msk          (0x3UL << GPIO\_PUPDR\_PUPD11\_Pos)        }}
\DoxyCodeLine{6247 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11              GPIO\_PUPDR\_PUPD11\_Msk}}
\DoxyCodeLine{6248 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11\_0            (0x1UL << GPIO\_PUPDR\_PUPD11\_Pos)        }}
\DoxyCodeLine{6249 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11\_1            (0x2UL << GPIO\_PUPDR\_PUPD11\_Pos)        }}
\DoxyCodeLine{6250 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12\_Pos          (24U)}}
\DoxyCodeLine{6251 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12\_Msk          (0x3UL << GPIO\_PUPDR\_PUPD12\_Pos)        }}
\DoxyCodeLine{6252 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12              GPIO\_PUPDR\_PUPD12\_Msk}}
\DoxyCodeLine{6253 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12\_0            (0x1UL << GPIO\_PUPDR\_PUPD12\_Pos)        }}
\DoxyCodeLine{6254 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12\_1            (0x2UL << GPIO\_PUPDR\_PUPD12\_Pos)        }}
\DoxyCodeLine{6255 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13\_Pos          (26U)}}
\DoxyCodeLine{6256 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13\_Msk          (0x3UL << GPIO\_PUPDR\_PUPD13\_Pos)        }}
\DoxyCodeLine{6257 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13              GPIO\_PUPDR\_PUPD13\_Msk}}
\DoxyCodeLine{6258 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13\_0            (0x1UL << GPIO\_PUPDR\_PUPD13\_Pos)        }}
\DoxyCodeLine{6259 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13\_1            (0x2UL << GPIO\_PUPDR\_PUPD13\_Pos)        }}
\DoxyCodeLine{6260 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14\_Pos          (28U)}}
\DoxyCodeLine{6261 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14\_Msk          (0x3UL << GPIO\_PUPDR\_PUPD14\_Pos)        }}
\DoxyCodeLine{6262 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14              GPIO\_PUPDR\_PUPD14\_Msk}}
\DoxyCodeLine{6263 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14\_0            (0x1UL << GPIO\_PUPDR\_PUPD14\_Pos)        }}
\DoxyCodeLine{6264 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14\_1            (0x2UL << GPIO\_PUPDR\_PUPD14\_Pos)        }}
\DoxyCodeLine{6265 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15\_Pos          (30U)}}
\DoxyCodeLine{6266 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15\_Msk          (0x3UL << GPIO\_PUPDR\_PUPD15\_Pos)        }}
\DoxyCodeLine{6267 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15              GPIO\_PUPDR\_PUPD15\_Msk}}
\DoxyCodeLine{6268 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15\_0            (0x1UL << GPIO\_PUPDR\_PUPD15\_Pos)        }}
\DoxyCodeLine{6269 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15\_1            (0x2UL << GPIO\_PUPDR\_PUPD15\_Pos)        }}
\DoxyCodeLine{6271 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{6272 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0                   GPIO\_PUPDR\_PUPD0}}
\DoxyCodeLine{6273 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0\_0                 GPIO\_PUPDR\_PUPD0\_0}}
\DoxyCodeLine{6274 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0\_1                 GPIO\_PUPDR\_PUPD0\_1}}
\DoxyCodeLine{6275 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1                   GPIO\_PUPDR\_PUPD1}}
\DoxyCodeLine{6276 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1\_0                 GPIO\_PUPDR\_PUPD1\_0}}
\DoxyCodeLine{6277 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1\_1                 GPIO\_PUPDR\_PUPD1\_1}}
\DoxyCodeLine{6278 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2                   GPIO\_PUPDR\_PUPD2}}
\DoxyCodeLine{6279 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2\_0                 GPIO\_PUPDR\_PUPD2\_0}}
\DoxyCodeLine{6280 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2\_1                 GPIO\_PUPDR\_PUPD2\_1}}
\DoxyCodeLine{6281 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3                   GPIO\_PUPDR\_PUPD3}}
\DoxyCodeLine{6282 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3\_0                 GPIO\_PUPDR\_PUPD3\_0}}
\DoxyCodeLine{6283 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3\_1                 GPIO\_PUPDR\_PUPD3\_1}}
\DoxyCodeLine{6284 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4                   GPIO\_PUPDR\_PUPD4}}
\DoxyCodeLine{6285 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4\_0                 GPIO\_PUPDR\_PUPD4\_0}}
\DoxyCodeLine{6286 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4\_1                 GPIO\_PUPDR\_PUPD4\_1}}
\DoxyCodeLine{6287 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5                   GPIO\_PUPDR\_PUPD5}}
\DoxyCodeLine{6288 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5\_0                 GPIO\_PUPDR\_PUPD5\_0}}
\DoxyCodeLine{6289 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5\_1                 GPIO\_PUPDR\_PUPD5\_1}}
\DoxyCodeLine{6290 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6                   GPIO\_PUPDR\_PUPD6}}
\DoxyCodeLine{6291 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6\_0                 GPIO\_PUPDR\_PUPD6\_0}}
\DoxyCodeLine{6292 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6\_1                 GPIO\_PUPDR\_PUPD6\_1}}
\DoxyCodeLine{6293 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7                   GPIO\_PUPDR\_PUPD7}}
\DoxyCodeLine{6294 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7\_0                 GPIO\_PUPDR\_PUPD7\_0}}
\DoxyCodeLine{6295 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7\_1                 GPIO\_PUPDR\_PUPD7\_1}}
\DoxyCodeLine{6296 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8                   GPIO\_PUPDR\_PUPD8}}
\DoxyCodeLine{6297 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8\_0                 GPIO\_PUPDR\_PUPD8\_0}}
\DoxyCodeLine{6298 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8\_1                 GPIO\_PUPDR\_PUPD8\_1}}
\DoxyCodeLine{6299 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9                   GPIO\_PUPDR\_PUPD9}}
\DoxyCodeLine{6300 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9\_0                 GPIO\_PUPDR\_PUPD9\_0}}
\DoxyCodeLine{6301 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9\_1                 GPIO\_PUPDR\_PUPD9\_1}}
\DoxyCodeLine{6302 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10                  GPIO\_PUPDR\_PUPD10}}
\DoxyCodeLine{6303 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10\_0                GPIO\_PUPDR\_PUPD10\_0}}
\DoxyCodeLine{6304 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10\_1                GPIO\_PUPDR\_PUPD10\_1}}
\DoxyCodeLine{6305 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11                  GPIO\_PUPDR\_PUPD11}}
\DoxyCodeLine{6306 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11\_0                GPIO\_PUPDR\_PUPD11\_0}}
\DoxyCodeLine{6307 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11\_1                GPIO\_PUPDR\_PUPD11\_1}}
\DoxyCodeLine{6308 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12                  GPIO\_PUPDR\_PUPD12}}
\DoxyCodeLine{6309 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12\_0                GPIO\_PUPDR\_PUPD12\_0}}
\DoxyCodeLine{6310 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12\_1                GPIO\_PUPDR\_PUPD12\_1}}
\DoxyCodeLine{6311 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13                  GPIO\_PUPDR\_PUPD13}}
\DoxyCodeLine{6312 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13\_0                GPIO\_PUPDR\_PUPD13\_0}}
\DoxyCodeLine{6313 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13\_1                GPIO\_PUPDR\_PUPD13\_1}}
\DoxyCodeLine{6314 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14                  GPIO\_PUPDR\_PUPD14}}
\DoxyCodeLine{6315 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14\_0                GPIO\_PUPDR\_PUPD14\_0}}
\DoxyCodeLine{6316 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14\_1                GPIO\_PUPDR\_PUPD14\_1}}
\DoxyCodeLine{6317 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15                  GPIO\_PUPDR\_PUPD15}}
\DoxyCodeLine{6318 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15\_0                GPIO\_PUPDR\_PUPD15\_0}}
\DoxyCodeLine{6319 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15\_1                GPIO\_PUPDR\_PUPD15\_1}}
\DoxyCodeLine{6320 }
\DoxyCodeLine{6321 \textcolor{comment}{/******************  Bits definition for GPIO\_IDR register  *******************/}}
\DoxyCodeLine{6322 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID0\_Pos               (0U)}}
\DoxyCodeLine{6323 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID0\_Msk               (0x1UL << GPIO\_IDR\_ID0\_Pos)             }}
\DoxyCodeLine{6324 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID0                   GPIO\_IDR\_ID0\_Msk}}
\DoxyCodeLine{6325 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID1\_Pos               (1U)}}
\DoxyCodeLine{6326 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID1\_Msk               (0x1UL << GPIO\_IDR\_ID1\_Pos)             }}
\DoxyCodeLine{6327 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID1                   GPIO\_IDR\_ID1\_Msk}}
\DoxyCodeLine{6328 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID2\_Pos               (2U)}}
\DoxyCodeLine{6329 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID2\_Msk               (0x1UL << GPIO\_IDR\_ID2\_Pos)             }}
\DoxyCodeLine{6330 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID2                   GPIO\_IDR\_ID2\_Msk}}
\DoxyCodeLine{6331 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID3\_Pos               (3U)}}
\DoxyCodeLine{6332 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID3\_Msk               (0x1UL << GPIO\_IDR\_ID3\_Pos)             }}
\DoxyCodeLine{6333 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID3                   GPIO\_IDR\_ID3\_Msk}}
\DoxyCodeLine{6334 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID4\_Pos               (4U)}}
\DoxyCodeLine{6335 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID4\_Msk               (0x1UL << GPIO\_IDR\_ID4\_Pos)             }}
\DoxyCodeLine{6336 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID4                   GPIO\_IDR\_ID4\_Msk}}
\DoxyCodeLine{6337 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID5\_Pos               (5U)}}
\DoxyCodeLine{6338 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID5\_Msk               (0x1UL << GPIO\_IDR\_ID5\_Pos)             }}
\DoxyCodeLine{6339 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID5                   GPIO\_IDR\_ID5\_Msk}}
\DoxyCodeLine{6340 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID6\_Pos               (6U)}}
\DoxyCodeLine{6341 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID6\_Msk               (0x1UL << GPIO\_IDR\_ID6\_Pos)             }}
\DoxyCodeLine{6342 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID6                   GPIO\_IDR\_ID6\_Msk}}
\DoxyCodeLine{6343 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID7\_Pos               (7U)}}
\DoxyCodeLine{6344 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID7\_Msk               (0x1UL << GPIO\_IDR\_ID7\_Pos)             }}
\DoxyCodeLine{6345 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID7                   GPIO\_IDR\_ID7\_Msk}}
\DoxyCodeLine{6346 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID8\_Pos               (8U)}}
\DoxyCodeLine{6347 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID8\_Msk               (0x1UL << GPIO\_IDR\_ID8\_Pos)             }}
\DoxyCodeLine{6348 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID8                   GPIO\_IDR\_ID8\_Msk}}
\DoxyCodeLine{6349 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID9\_Pos               (9U)}}
\DoxyCodeLine{6350 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID9\_Msk               (0x1UL << GPIO\_IDR\_ID9\_Pos)             }}
\DoxyCodeLine{6351 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID9                   GPIO\_IDR\_ID9\_Msk}}
\DoxyCodeLine{6352 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID10\_Pos              (10U)}}
\DoxyCodeLine{6353 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID10\_Msk              (0x1UL << GPIO\_IDR\_ID10\_Pos)            }}
\DoxyCodeLine{6354 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID10                  GPIO\_IDR\_ID10\_Msk}}
\DoxyCodeLine{6355 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID11\_Pos              (11U)}}
\DoxyCodeLine{6356 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID11\_Msk              (0x1UL << GPIO\_IDR\_ID11\_Pos)            }}
\DoxyCodeLine{6357 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID11                  GPIO\_IDR\_ID11\_Msk}}
\DoxyCodeLine{6358 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID12\_Pos              (12U)}}
\DoxyCodeLine{6359 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID12\_Msk              (0x1UL << GPIO\_IDR\_ID12\_Pos)            }}
\DoxyCodeLine{6360 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID12                  GPIO\_IDR\_ID12\_Msk}}
\DoxyCodeLine{6361 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID13\_Pos              (13U)}}
\DoxyCodeLine{6362 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID13\_Msk              (0x1UL << GPIO\_IDR\_ID13\_Pos)            }}
\DoxyCodeLine{6363 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID13                  GPIO\_IDR\_ID13\_Msk}}
\DoxyCodeLine{6364 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID14\_Pos              (14U)}}
\DoxyCodeLine{6365 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID14\_Msk              (0x1UL << GPIO\_IDR\_ID14\_Pos)            }}
\DoxyCodeLine{6366 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID14                  GPIO\_IDR\_ID14\_Msk}}
\DoxyCodeLine{6367 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID15\_Pos              (15U)}}
\DoxyCodeLine{6368 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID15\_Msk              (0x1UL << GPIO\_IDR\_ID15\_Pos)            }}
\DoxyCodeLine{6369 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID15                  GPIO\_IDR\_ID15\_Msk}}
\DoxyCodeLine{6370 }
\DoxyCodeLine{6371 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{6372 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_0                      GPIO\_IDR\_ID0}}
\DoxyCodeLine{6373 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_1                      GPIO\_IDR\_ID1}}
\DoxyCodeLine{6374 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_2                      GPIO\_IDR\_ID2}}
\DoxyCodeLine{6375 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_3                      GPIO\_IDR\_ID3}}
\DoxyCodeLine{6376 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_4                      GPIO\_IDR\_ID4}}
\DoxyCodeLine{6377 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_5                      GPIO\_IDR\_ID5}}
\DoxyCodeLine{6378 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_6                      GPIO\_IDR\_ID6}}
\DoxyCodeLine{6379 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_7                      GPIO\_IDR\_ID7}}
\DoxyCodeLine{6380 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_8                      GPIO\_IDR\_ID8}}
\DoxyCodeLine{6381 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_9                      GPIO\_IDR\_ID9}}
\DoxyCodeLine{6382 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_10                     GPIO\_IDR\_ID10}}
\DoxyCodeLine{6383 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_11                     GPIO\_IDR\_ID11}}
\DoxyCodeLine{6384 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_12                     GPIO\_IDR\_ID12}}
\DoxyCodeLine{6385 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_13                     GPIO\_IDR\_ID13}}
\DoxyCodeLine{6386 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_14                     GPIO\_IDR\_ID14}}
\DoxyCodeLine{6387 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_15                     GPIO\_IDR\_ID15}}
\DoxyCodeLine{6388 }
\DoxyCodeLine{6389 \textcolor{comment}{/* Old GPIO\_IDR register bits definition, maintained for legacy purpose */}}
\DoxyCodeLine{6390 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_0                   GPIO\_IDR\_ID0}}
\DoxyCodeLine{6391 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_1                   GPIO\_IDR\_ID1}}
\DoxyCodeLine{6392 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_2                   GPIO\_IDR\_ID2}}
\DoxyCodeLine{6393 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_3                   GPIO\_IDR\_ID3}}
\DoxyCodeLine{6394 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_4                   GPIO\_IDR\_ID4}}
\DoxyCodeLine{6395 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_5                   GPIO\_IDR\_ID5}}
\DoxyCodeLine{6396 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_6                   GPIO\_IDR\_ID6}}
\DoxyCodeLine{6397 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_7                   GPIO\_IDR\_ID7}}
\DoxyCodeLine{6398 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_8                   GPIO\_IDR\_ID8}}
\DoxyCodeLine{6399 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_9                   GPIO\_IDR\_ID9}}
\DoxyCodeLine{6400 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_10                  GPIO\_IDR\_ID10}}
\DoxyCodeLine{6401 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_11                  GPIO\_IDR\_ID11}}
\DoxyCodeLine{6402 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_12                  GPIO\_IDR\_ID12}}
\DoxyCodeLine{6403 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_13                  GPIO\_IDR\_ID13}}
\DoxyCodeLine{6404 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_14                  GPIO\_IDR\_ID14}}
\DoxyCodeLine{6405 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_15                  GPIO\_IDR\_ID15}}
\DoxyCodeLine{6406 }
\DoxyCodeLine{6407 \textcolor{comment}{/******************  Bits definition for GPIO\_ODR register  *******************/}}
\DoxyCodeLine{6408 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD0\_Pos               (0U)}}
\DoxyCodeLine{6409 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD0\_Msk               (0x1UL << GPIO\_ODR\_OD0\_Pos)             }}
\DoxyCodeLine{6410 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD0                   GPIO\_ODR\_OD0\_Msk}}
\DoxyCodeLine{6411 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD1\_Pos               (1U)}}
\DoxyCodeLine{6412 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD1\_Msk               (0x1UL << GPIO\_ODR\_OD1\_Pos)             }}
\DoxyCodeLine{6413 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD1                   GPIO\_ODR\_OD1\_Msk}}
\DoxyCodeLine{6414 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD2\_Pos               (2U)}}
\DoxyCodeLine{6415 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD2\_Msk               (0x1UL << GPIO\_ODR\_OD2\_Pos)             }}
\DoxyCodeLine{6416 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD2                   GPIO\_ODR\_OD2\_Msk}}
\DoxyCodeLine{6417 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD3\_Pos               (3U)}}
\DoxyCodeLine{6418 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD3\_Msk               (0x1UL << GPIO\_ODR\_OD3\_Pos)             }}
\DoxyCodeLine{6419 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD3                   GPIO\_ODR\_OD3\_Msk}}
\DoxyCodeLine{6420 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD4\_Pos               (4U)}}
\DoxyCodeLine{6421 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD4\_Msk               (0x1UL << GPIO\_ODR\_OD4\_Pos)             }}
\DoxyCodeLine{6422 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD4                   GPIO\_ODR\_OD4\_Msk}}
\DoxyCodeLine{6423 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD5\_Pos               (5U)}}
\DoxyCodeLine{6424 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD5\_Msk               (0x1UL << GPIO\_ODR\_OD5\_Pos)             }}
\DoxyCodeLine{6425 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD5                   GPIO\_ODR\_OD5\_Msk}}
\DoxyCodeLine{6426 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD6\_Pos               (6U)}}
\DoxyCodeLine{6427 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD6\_Msk               (0x1UL << GPIO\_ODR\_OD6\_Pos)             }}
\DoxyCodeLine{6428 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD6                   GPIO\_ODR\_OD6\_Msk}}
\DoxyCodeLine{6429 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD7\_Pos               (7U)}}
\DoxyCodeLine{6430 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD7\_Msk               (0x1UL << GPIO\_ODR\_OD7\_Pos)             }}
\DoxyCodeLine{6431 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD7                   GPIO\_ODR\_OD7\_Msk}}
\DoxyCodeLine{6432 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD8\_Pos               (8U)}}
\DoxyCodeLine{6433 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD8\_Msk               (0x1UL << GPIO\_ODR\_OD8\_Pos)             }}
\DoxyCodeLine{6434 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD8                   GPIO\_ODR\_OD8\_Msk}}
\DoxyCodeLine{6435 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD9\_Pos               (9U)}}
\DoxyCodeLine{6436 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD9\_Msk               (0x1UL << GPIO\_ODR\_OD9\_Pos)             }}
\DoxyCodeLine{6437 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD9                   GPIO\_ODR\_OD9\_Msk}}
\DoxyCodeLine{6438 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD10\_Pos              (10U)}}
\DoxyCodeLine{6439 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD10\_Msk              (0x1UL << GPIO\_ODR\_OD10\_Pos)            }}
\DoxyCodeLine{6440 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD10                  GPIO\_ODR\_OD10\_Msk}}
\DoxyCodeLine{6441 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD11\_Pos              (11U)}}
\DoxyCodeLine{6442 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD11\_Msk              (0x1UL << GPIO\_ODR\_OD11\_Pos)            }}
\DoxyCodeLine{6443 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD11                  GPIO\_ODR\_OD11\_Msk}}
\DoxyCodeLine{6444 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD12\_Pos              (12U)}}
\DoxyCodeLine{6445 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD12\_Msk              (0x1UL << GPIO\_ODR\_OD12\_Pos)            }}
\DoxyCodeLine{6446 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD12                  GPIO\_ODR\_OD12\_Msk}}
\DoxyCodeLine{6447 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD13\_Pos              (13U)}}
\DoxyCodeLine{6448 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD13\_Msk              (0x1UL << GPIO\_ODR\_OD13\_Pos)            }}
\DoxyCodeLine{6449 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD13                  GPIO\_ODR\_OD13\_Msk}}
\DoxyCodeLine{6450 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD14\_Pos              (14U)}}
\DoxyCodeLine{6451 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD14\_Msk              (0x1UL << GPIO\_ODR\_OD14\_Pos)            }}
\DoxyCodeLine{6452 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD14                  GPIO\_ODR\_OD14\_Msk}}
\DoxyCodeLine{6453 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD15\_Pos              (15U)}}
\DoxyCodeLine{6454 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD15\_Msk              (0x1UL << GPIO\_ODR\_OD15\_Pos)            }}
\DoxyCodeLine{6455 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD15                  GPIO\_ODR\_OD15\_Msk}}
\DoxyCodeLine{6456 }
\DoxyCodeLine{6457 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{6458 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_0                      GPIO\_ODR\_OD0}}
\DoxyCodeLine{6459 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_1                      GPIO\_ODR\_OD1}}
\DoxyCodeLine{6460 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_2                      GPIO\_ODR\_OD2}}
\DoxyCodeLine{6461 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_3                      GPIO\_ODR\_OD3}}
\DoxyCodeLine{6462 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_4                      GPIO\_ODR\_OD4}}
\DoxyCodeLine{6463 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_5                      GPIO\_ODR\_OD5}}
\DoxyCodeLine{6464 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_6                      GPIO\_ODR\_OD6}}
\DoxyCodeLine{6465 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_7                      GPIO\_ODR\_OD7}}
\DoxyCodeLine{6466 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_8                      GPIO\_ODR\_OD8}}
\DoxyCodeLine{6467 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_9                      GPIO\_ODR\_OD9}}
\DoxyCodeLine{6468 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_10                     GPIO\_ODR\_OD10}}
\DoxyCodeLine{6469 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_11                     GPIO\_ODR\_OD11}}
\DoxyCodeLine{6470 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_12                     GPIO\_ODR\_OD12}}
\DoxyCodeLine{6471 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_13                     GPIO\_ODR\_OD13}}
\DoxyCodeLine{6472 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_14                     GPIO\_ODR\_OD14}}
\DoxyCodeLine{6473 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_15                     GPIO\_ODR\_OD15}}
\DoxyCodeLine{6474 }
\DoxyCodeLine{6475 \textcolor{comment}{/* Old GPIO\_ODR register bits definition, maintained for legacy purpose */}}
\DoxyCodeLine{6476 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_0                   GPIO\_ODR\_OD0}}
\DoxyCodeLine{6477 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_1                   GPIO\_ODR\_OD1}}
\DoxyCodeLine{6478 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_2                   GPIO\_ODR\_OD2}}
\DoxyCodeLine{6479 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_3                   GPIO\_ODR\_OD3}}
\DoxyCodeLine{6480 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_4                   GPIO\_ODR\_OD4}}
\DoxyCodeLine{6481 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_5                   GPIO\_ODR\_OD5}}
\DoxyCodeLine{6482 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_6                   GPIO\_ODR\_OD6}}
\DoxyCodeLine{6483 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_7                   GPIO\_ODR\_OD7}}
\DoxyCodeLine{6484 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_8                   GPIO\_ODR\_OD8}}
\DoxyCodeLine{6485 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_9                   GPIO\_ODR\_OD9}}
\DoxyCodeLine{6486 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_10                  GPIO\_ODR\_OD10}}
\DoxyCodeLine{6487 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_11                  GPIO\_ODR\_OD11}}
\DoxyCodeLine{6488 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_12                  GPIO\_ODR\_OD12}}
\DoxyCodeLine{6489 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_13                  GPIO\_ODR\_OD13}}
\DoxyCodeLine{6490 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_14                  GPIO\_ODR\_OD14}}
\DoxyCodeLine{6491 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_15                  GPIO\_ODR\_OD15}}
\DoxyCodeLine{6492 }
\DoxyCodeLine{6493 \textcolor{comment}{/******************  Bits definition for GPIO\_BSRR register  ******************/}}
\DoxyCodeLine{6494 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS0\_Pos              (0U)}}
\DoxyCodeLine{6495 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS0\_Msk              (0x1UL << GPIO\_BSRR\_BS0\_Pos)            }}
\DoxyCodeLine{6496 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS0                  GPIO\_BSRR\_BS0\_Msk}}
\DoxyCodeLine{6497 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS1\_Pos              (1U)}}
\DoxyCodeLine{6498 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS1\_Msk              (0x1UL << GPIO\_BSRR\_BS1\_Pos)            }}
\DoxyCodeLine{6499 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS1                  GPIO\_BSRR\_BS1\_Msk}}
\DoxyCodeLine{6500 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS2\_Pos              (2U)}}
\DoxyCodeLine{6501 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS2\_Msk              (0x1UL << GPIO\_BSRR\_BS2\_Pos)            }}
\DoxyCodeLine{6502 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS2                  GPIO\_BSRR\_BS2\_Msk}}
\DoxyCodeLine{6503 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS3\_Pos              (3U)}}
\DoxyCodeLine{6504 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS3\_Msk              (0x1UL << GPIO\_BSRR\_BS3\_Pos)            }}
\DoxyCodeLine{6505 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS3                  GPIO\_BSRR\_BS3\_Msk}}
\DoxyCodeLine{6506 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS4\_Pos              (4U)}}
\DoxyCodeLine{6507 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS4\_Msk              (0x1UL << GPIO\_BSRR\_BS4\_Pos)            }}
\DoxyCodeLine{6508 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS4                  GPIO\_BSRR\_BS4\_Msk}}
\DoxyCodeLine{6509 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS5\_Pos              (5U)}}
\DoxyCodeLine{6510 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS5\_Msk              (0x1UL << GPIO\_BSRR\_BS5\_Pos)            }}
\DoxyCodeLine{6511 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS5                  GPIO\_BSRR\_BS5\_Msk}}
\DoxyCodeLine{6512 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS6\_Pos              (6U)}}
\DoxyCodeLine{6513 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS6\_Msk              (0x1UL << GPIO\_BSRR\_BS6\_Pos)            }}
\DoxyCodeLine{6514 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS6                  GPIO\_BSRR\_BS6\_Msk}}
\DoxyCodeLine{6515 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS7\_Pos              (7U)}}
\DoxyCodeLine{6516 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS7\_Msk              (0x1UL << GPIO\_BSRR\_BS7\_Pos)            }}
\DoxyCodeLine{6517 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS7                  GPIO\_BSRR\_BS7\_Msk}}
\DoxyCodeLine{6518 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS8\_Pos              (8U)}}
\DoxyCodeLine{6519 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS8\_Msk              (0x1UL << GPIO\_BSRR\_BS8\_Pos)            }}
\DoxyCodeLine{6520 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS8                  GPIO\_BSRR\_BS8\_Msk}}
\DoxyCodeLine{6521 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS9\_Pos              (9U)}}
\DoxyCodeLine{6522 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS9\_Msk              (0x1UL << GPIO\_BSRR\_BS9\_Pos)            }}
\DoxyCodeLine{6523 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS9                  GPIO\_BSRR\_BS9\_Msk}}
\DoxyCodeLine{6524 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS10\_Pos             (10U)}}
\DoxyCodeLine{6525 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS10\_Msk             (0x1UL << GPIO\_BSRR\_BS10\_Pos)           }}
\DoxyCodeLine{6526 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS10                 GPIO\_BSRR\_BS10\_Msk}}
\DoxyCodeLine{6527 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS11\_Pos             (11U)}}
\DoxyCodeLine{6528 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS11\_Msk             (0x1UL << GPIO\_BSRR\_BS11\_Pos)           }}
\DoxyCodeLine{6529 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS11                 GPIO\_BSRR\_BS11\_Msk}}
\DoxyCodeLine{6530 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS12\_Pos             (12U)}}
\DoxyCodeLine{6531 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS12\_Msk             (0x1UL << GPIO\_BSRR\_BS12\_Pos)           }}
\DoxyCodeLine{6532 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS12                 GPIO\_BSRR\_BS12\_Msk}}
\DoxyCodeLine{6533 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS13\_Pos             (13U)}}
\DoxyCodeLine{6534 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS13\_Msk             (0x1UL << GPIO\_BSRR\_BS13\_Pos)           }}
\DoxyCodeLine{6535 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS13                 GPIO\_BSRR\_BS13\_Msk}}
\DoxyCodeLine{6536 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS14\_Pos             (14U)}}
\DoxyCodeLine{6537 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS14\_Msk             (0x1UL << GPIO\_BSRR\_BS14\_Pos)           }}
\DoxyCodeLine{6538 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS14                 GPIO\_BSRR\_BS14\_Msk}}
\DoxyCodeLine{6539 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS15\_Pos             (15U)}}
\DoxyCodeLine{6540 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS15\_Msk             (0x1UL << GPIO\_BSRR\_BS15\_Pos)           }}
\DoxyCodeLine{6541 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS15                 GPIO\_BSRR\_BS15\_Msk}}
\DoxyCodeLine{6542 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR0\_Pos              (16U)}}
\DoxyCodeLine{6543 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR0\_Msk              (0x1UL << GPIO\_BSRR\_BR0\_Pos)            }}
\DoxyCodeLine{6544 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR0                  GPIO\_BSRR\_BR0\_Msk}}
\DoxyCodeLine{6545 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR1\_Pos              (17U)}}
\DoxyCodeLine{6546 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR1\_Msk              (0x1UL << GPIO\_BSRR\_BR1\_Pos)            }}
\DoxyCodeLine{6547 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR1                  GPIO\_BSRR\_BR1\_Msk}}
\DoxyCodeLine{6548 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR2\_Pos              (18U)}}
\DoxyCodeLine{6549 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR2\_Msk              (0x1UL << GPIO\_BSRR\_BR2\_Pos)            }}
\DoxyCodeLine{6550 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR2                  GPIO\_BSRR\_BR2\_Msk}}
\DoxyCodeLine{6551 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR3\_Pos              (19U)}}
\DoxyCodeLine{6552 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR3\_Msk              (0x1UL << GPIO\_BSRR\_BR3\_Pos)            }}
\DoxyCodeLine{6553 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR3                  GPIO\_BSRR\_BR3\_Msk}}
\DoxyCodeLine{6554 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR4\_Pos              (20U)}}
\DoxyCodeLine{6555 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR4\_Msk              (0x1UL << GPIO\_BSRR\_BR4\_Pos)            }}
\DoxyCodeLine{6556 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR4                  GPIO\_BSRR\_BR4\_Msk}}
\DoxyCodeLine{6557 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR5\_Pos              (21U)}}
\DoxyCodeLine{6558 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR5\_Msk              (0x1UL << GPIO\_BSRR\_BR5\_Pos)            }}
\DoxyCodeLine{6559 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR5                  GPIO\_BSRR\_BR5\_Msk}}
\DoxyCodeLine{6560 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR6\_Pos              (22U)}}
\DoxyCodeLine{6561 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR6\_Msk              (0x1UL << GPIO\_BSRR\_BR6\_Pos)            }}
\DoxyCodeLine{6562 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR6                  GPIO\_BSRR\_BR6\_Msk}}
\DoxyCodeLine{6563 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR7\_Pos              (23U)}}
\DoxyCodeLine{6564 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR7\_Msk              (0x1UL << GPIO\_BSRR\_BR7\_Pos)            }}
\DoxyCodeLine{6565 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR7                  GPIO\_BSRR\_BR7\_Msk}}
\DoxyCodeLine{6566 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR8\_Pos              (24U)}}
\DoxyCodeLine{6567 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR8\_Msk              (0x1UL << GPIO\_BSRR\_BR8\_Pos)            }}
\DoxyCodeLine{6568 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR8                  GPIO\_BSRR\_BR8\_Msk}}
\DoxyCodeLine{6569 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR9\_Pos              (25U)}}
\DoxyCodeLine{6570 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR9\_Msk              (0x1UL << GPIO\_BSRR\_BR9\_Pos)            }}
\DoxyCodeLine{6571 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR9                  GPIO\_BSRR\_BR9\_Msk}}
\DoxyCodeLine{6572 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR10\_Pos             (26U)}}
\DoxyCodeLine{6573 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR10\_Msk             (0x1UL << GPIO\_BSRR\_BR10\_Pos)           }}
\DoxyCodeLine{6574 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR10                 GPIO\_BSRR\_BR10\_Msk}}
\DoxyCodeLine{6575 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR11\_Pos             (27U)}}
\DoxyCodeLine{6576 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR11\_Msk             (0x1UL << GPIO\_BSRR\_BR11\_Pos)           }}
\DoxyCodeLine{6577 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR11                 GPIO\_BSRR\_BR11\_Msk}}
\DoxyCodeLine{6578 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR12\_Pos             (28U)}}
\DoxyCodeLine{6579 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR12\_Msk             (0x1UL << GPIO\_BSRR\_BR12\_Pos)           }}
\DoxyCodeLine{6580 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR12                 GPIO\_BSRR\_BR12\_Msk}}
\DoxyCodeLine{6581 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR13\_Pos             (29U)}}
\DoxyCodeLine{6582 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR13\_Msk             (0x1UL << GPIO\_BSRR\_BR13\_Pos)           }}
\DoxyCodeLine{6583 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR13                 GPIO\_BSRR\_BR13\_Msk}}
\DoxyCodeLine{6584 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR14\_Pos             (30U)}}
\DoxyCodeLine{6585 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR14\_Msk             (0x1UL << GPIO\_BSRR\_BR14\_Pos)           }}
\DoxyCodeLine{6586 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR14                 GPIO\_BSRR\_BR14\_Msk}}
\DoxyCodeLine{6587 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR15\_Pos             (31U)}}
\DoxyCodeLine{6588 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR15\_Msk             (0x1UL << GPIO\_BSRR\_BR15\_Pos)           }}
\DoxyCodeLine{6589 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR15                 GPIO\_BSRR\_BR15\_Msk}}
\DoxyCodeLine{6590 }
\DoxyCodeLine{6591 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{6592 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_0                      GPIO\_BSRR\_BS0}}
\DoxyCodeLine{6593 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_1                      GPIO\_BSRR\_BS1}}
\DoxyCodeLine{6594 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_2                      GPIO\_BSRR\_BS2}}
\DoxyCodeLine{6595 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_3                      GPIO\_BSRR\_BS3}}
\DoxyCodeLine{6596 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_4                      GPIO\_BSRR\_BS4}}
\DoxyCodeLine{6597 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_5                      GPIO\_BSRR\_BS5}}
\DoxyCodeLine{6598 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_6                      GPIO\_BSRR\_BS6}}
\DoxyCodeLine{6599 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_7                      GPIO\_BSRR\_BS7}}
\DoxyCodeLine{6600 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_8                      GPIO\_BSRR\_BS8}}
\DoxyCodeLine{6601 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_9                      GPIO\_BSRR\_BS9}}
\DoxyCodeLine{6602 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_10                     GPIO\_BSRR\_BS10}}
\DoxyCodeLine{6603 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_11                     GPIO\_BSRR\_BS11}}
\DoxyCodeLine{6604 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_12                     GPIO\_BSRR\_BS12}}
\DoxyCodeLine{6605 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_13                     GPIO\_BSRR\_BS13}}
\DoxyCodeLine{6606 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_14                     GPIO\_BSRR\_BS14}}
\DoxyCodeLine{6607 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_15                     GPIO\_BSRR\_BS15}}
\DoxyCodeLine{6608 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_0                      GPIO\_BSRR\_BR0}}
\DoxyCodeLine{6609 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_1                      GPIO\_BSRR\_BR1}}
\DoxyCodeLine{6610 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_2                      GPIO\_BSRR\_BR2}}
\DoxyCodeLine{6611 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_3                      GPIO\_BSRR\_BR3}}
\DoxyCodeLine{6612 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_4                      GPIO\_BSRR\_BR4}}
\DoxyCodeLine{6613 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_5                      GPIO\_BSRR\_BR5}}
\DoxyCodeLine{6614 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_6                      GPIO\_BSRR\_BR6}}
\DoxyCodeLine{6615 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_7                      GPIO\_BSRR\_BR7}}
\DoxyCodeLine{6616 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_8                      GPIO\_BSRR\_BR8}}
\DoxyCodeLine{6617 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_9                      GPIO\_BSRR\_BR9}}
\DoxyCodeLine{6618 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_10                     GPIO\_BSRR\_BR10}}
\DoxyCodeLine{6619 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_11                     GPIO\_BSRR\_BR11}}
\DoxyCodeLine{6620 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_12                     GPIO\_BSRR\_BR12}}
\DoxyCodeLine{6621 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_13                     GPIO\_BSRR\_BR13}}
\DoxyCodeLine{6622 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_14                     GPIO\_BSRR\_BR14}}
\DoxyCodeLine{6623 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_15                     GPIO\_BSRR\_BR15}}
\DoxyCodeLine{6624 }
\DoxyCodeLine{6625 \textcolor{comment}{/****************** Bit definition for GPIO\_LCKR register *********************/}}
\DoxyCodeLine{6626 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK0\_Pos             (0U)}}
\DoxyCodeLine{6627 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK0\_Msk             (0x1UL << GPIO\_LCKR\_LCK0\_Pos)           }}
\DoxyCodeLine{6628 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK0                 GPIO\_LCKR\_LCK0\_Msk}}
\DoxyCodeLine{6629 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK1\_Pos             (1U)}}
\DoxyCodeLine{6630 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK1\_Msk             (0x1UL << GPIO\_LCKR\_LCK1\_Pos)           }}
\DoxyCodeLine{6631 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK1                 GPIO\_LCKR\_LCK1\_Msk}}
\DoxyCodeLine{6632 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK2\_Pos             (2U)}}
\DoxyCodeLine{6633 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK2\_Msk             (0x1UL << GPIO\_LCKR\_LCK2\_Pos)           }}
\DoxyCodeLine{6634 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK2                 GPIO\_LCKR\_LCK2\_Msk}}
\DoxyCodeLine{6635 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK3\_Pos             (3U)}}
\DoxyCodeLine{6636 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK3\_Msk             (0x1UL << GPIO\_LCKR\_LCK3\_Pos)           }}
\DoxyCodeLine{6637 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK3                 GPIO\_LCKR\_LCK3\_Msk}}
\DoxyCodeLine{6638 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK4\_Pos             (4U)}}
\DoxyCodeLine{6639 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK4\_Msk             (0x1UL << GPIO\_LCKR\_LCK4\_Pos)           }}
\DoxyCodeLine{6640 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK4                 GPIO\_LCKR\_LCK4\_Msk}}
\DoxyCodeLine{6641 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK5\_Pos             (5U)}}
\DoxyCodeLine{6642 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK5\_Msk             (0x1UL << GPIO\_LCKR\_LCK5\_Pos)           }}
\DoxyCodeLine{6643 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK5                 GPIO\_LCKR\_LCK5\_Msk}}
\DoxyCodeLine{6644 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK6\_Pos             (6U)}}
\DoxyCodeLine{6645 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK6\_Msk             (0x1UL << GPIO\_LCKR\_LCK6\_Pos)           }}
\DoxyCodeLine{6646 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK6                 GPIO\_LCKR\_LCK6\_Msk}}
\DoxyCodeLine{6647 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK7\_Pos             (7U)}}
\DoxyCodeLine{6648 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK7\_Msk             (0x1UL << GPIO\_LCKR\_LCK7\_Pos)           }}
\DoxyCodeLine{6649 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK7                 GPIO\_LCKR\_LCK7\_Msk}}
\DoxyCodeLine{6650 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK8\_Pos             (8U)}}
\DoxyCodeLine{6651 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK8\_Msk             (0x1UL << GPIO\_LCKR\_LCK8\_Pos)           }}
\DoxyCodeLine{6652 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK8                 GPIO\_LCKR\_LCK8\_Msk}}
\DoxyCodeLine{6653 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK9\_Pos             (9U)}}
\DoxyCodeLine{6654 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK9\_Msk             (0x1UL << GPIO\_LCKR\_LCK9\_Pos)           }}
\DoxyCodeLine{6655 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK9                 GPIO\_LCKR\_LCK9\_Msk}}
\DoxyCodeLine{6656 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK10\_Pos            (10U)}}
\DoxyCodeLine{6657 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK10\_Msk            (0x1UL << GPIO\_LCKR\_LCK10\_Pos)          }}
\DoxyCodeLine{6658 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK10                GPIO\_LCKR\_LCK10\_Msk}}
\DoxyCodeLine{6659 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK11\_Pos            (11U)}}
\DoxyCodeLine{6660 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK11\_Msk            (0x1UL << GPIO\_LCKR\_LCK11\_Pos)          }}
\DoxyCodeLine{6661 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK11                GPIO\_LCKR\_LCK11\_Msk}}
\DoxyCodeLine{6662 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK12\_Pos            (12U)}}
\DoxyCodeLine{6663 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK12\_Msk            (0x1UL << GPIO\_LCKR\_LCK12\_Pos)          }}
\DoxyCodeLine{6664 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK12                GPIO\_LCKR\_LCK12\_Msk}}
\DoxyCodeLine{6665 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK13\_Pos            (13U)}}
\DoxyCodeLine{6666 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK13\_Msk            (0x1UL << GPIO\_LCKR\_LCK13\_Pos)          }}
\DoxyCodeLine{6667 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK13                GPIO\_LCKR\_LCK13\_Msk}}
\DoxyCodeLine{6668 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK14\_Pos            (14U)}}
\DoxyCodeLine{6669 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK14\_Msk            (0x1UL << GPIO\_LCKR\_LCK14\_Pos)          }}
\DoxyCodeLine{6670 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK14                GPIO\_LCKR\_LCK14\_Msk}}
\DoxyCodeLine{6671 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK15\_Pos            (15U)}}
\DoxyCodeLine{6672 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK15\_Msk            (0x1UL << GPIO\_LCKR\_LCK15\_Pos)          }}
\DoxyCodeLine{6673 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK15                GPIO\_LCKR\_LCK15\_Msk}}
\DoxyCodeLine{6674 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCKK\_Pos             (16U)}}
\DoxyCodeLine{6675 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCKK\_Msk             (0x1UL << GPIO\_LCKR\_LCKK\_Pos)           }}
\DoxyCodeLine{6676 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCKK                 GPIO\_LCKR\_LCKK\_Msk}}
\DoxyCodeLine{6677 }
\DoxyCodeLine{6678 \textcolor{comment}{/****************** Bit definition for GPIO\_AFRL register *********************/}}
\DoxyCodeLine{6679 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_Pos           (0U)}}
\DoxyCodeLine{6680 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL0\_Pos)         }}
\DoxyCodeLine{6681 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0               GPIO\_AFRL\_AFSEL0\_Msk}}
\DoxyCodeLine{6682 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_0             (0x1UL << GPIO\_AFRL\_AFSEL0\_Pos)         }}
\DoxyCodeLine{6683 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_1             (0x2UL << GPIO\_AFRL\_AFSEL0\_Pos)         }}
\DoxyCodeLine{6684 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_2             (0x4UL << GPIO\_AFRL\_AFSEL0\_Pos)         }}
\DoxyCodeLine{6685 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_3             (0x8UL << GPIO\_AFRL\_AFSEL0\_Pos)         }}
\DoxyCodeLine{6686 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_Pos           (4U)}}
\DoxyCodeLine{6687 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL1\_Pos)         }}
\DoxyCodeLine{6688 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1               GPIO\_AFRL\_AFSEL1\_Msk}}
\DoxyCodeLine{6689 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_0             (0x1UL << GPIO\_AFRL\_AFSEL1\_Pos)         }}
\DoxyCodeLine{6690 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_1             (0x2UL << GPIO\_AFRL\_AFSEL1\_Pos)         }}
\DoxyCodeLine{6691 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_2             (0x4UL << GPIO\_AFRL\_AFSEL1\_Pos)         }}
\DoxyCodeLine{6692 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_3             (0x8UL << GPIO\_AFRL\_AFSEL1\_Pos)         }}
\DoxyCodeLine{6693 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_Pos           (8U)}}
\DoxyCodeLine{6694 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL2\_Pos)         }}
\DoxyCodeLine{6695 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2               GPIO\_AFRL\_AFSEL2\_Msk}}
\DoxyCodeLine{6696 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_0             (0x1UL << GPIO\_AFRL\_AFSEL2\_Pos)         }}
\DoxyCodeLine{6697 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_1             (0x2UL << GPIO\_AFRL\_AFSEL2\_Pos)         }}
\DoxyCodeLine{6698 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_2             (0x4UL << GPIO\_AFRL\_AFSEL2\_Pos)         }}
\DoxyCodeLine{6699 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_3             (0x8UL << GPIO\_AFRL\_AFSEL2\_Pos)         }}
\DoxyCodeLine{6700 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_Pos           (12U)}}
\DoxyCodeLine{6701 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL3\_Pos)         }}
\DoxyCodeLine{6702 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3               GPIO\_AFRL\_AFSEL3\_Msk}}
\DoxyCodeLine{6703 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_0             (0x1UL << GPIO\_AFRL\_AFSEL3\_Pos)         }}
\DoxyCodeLine{6704 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_1             (0x2UL << GPIO\_AFRL\_AFSEL3\_Pos)         }}
\DoxyCodeLine{6705 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_2             (0x4UL << GPIO\_AFRL\_AFSEL3\_Pos)         }}
\DoxyCodeLine{6706 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_3             (0x8UL << GPIO\_AFRL\_AFSEL3\_Pos)         }}
\DoxyCodeLine{6707 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_Pos           (16U)}}
\DoxyCodeLine{6708 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL4\_Pos)         }}
\DoxyCodeLine{6709 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4               GPIO\_AFRL\_AFSEL4\_Msk}}
\DoxyCodeLine{6710 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_0             (0x1UL << GPIO\_AFRL\_AFSEL4\_Pos)         }}
\DoxyCodeLine{6711 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_1             (0x2UL << GPIO\_AFRL\_AFSEL4\_Pos)         }}
\DoxyCodeLine{6712 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_2             (0x4UL << GPIO\_AFRL\_AFSEL4\_Pos)         }}
\DoxyCodeLine{6713 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_3             (0x8UL << GPIO\_AFRL\_AFSEL4\_Pos)         }}
\DoxyCodeLine{6714 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_Pos           (20U)}}
\DoxyCodeLine{6715 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL5\_Pos)         }}
\DoxyCodeLine{6716 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5               GPIO\_AFRL\_AFSEL5\_Msk}}
\DoxyCodeLine{6717 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_0             (0x1UL << GPIO\_AFRL\_AFSEL5\_Pos)         }}
\DoxyCodeLine{6718 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_1             (0x2UL << GPIO\_AFRL\_AFSEL5\_Pos)         }}
\DoxyCodeLine{6719 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_2             (0x4UL << GPIO\_AFRL\_AFSEL5\_Pos)         }}
\DoxyCodeLine{6720 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_3             (0x8UL << GPIO\_AFRL\_AFSEL5\_Pos)         }}
\DoxyCodeLine{6721 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_Pos           (24U)}}
\DoxyCodeLine{6722 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL6\_Pos)         }}
\DoxyCodeLine{6723 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6               GPIO\_AFRL\_AFSEL6\_Msk}}
\DoxyCodeLine{6724 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_0             (0x1UL << GPIO\_AFRL\_AFSEL6\_Pos)         }}
\DoxyCodeLine{6725 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_1             (0x2UL << GPIO\_AFRL\_AFSEL6\_Pos)         }}
\DoxyCodeLine{6726 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_2             (0x4UL << GPIO\_AFRL\_AFSEL6\_Pos)         }}
\DoxyCodeLine{6727 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_3             (0x8UL << GPIO\_AFRL\_AFSEL6\_Pos)         }}
\DoxyCodeLine{6728 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_Pos           (28U)}}
\DoxyCodeLine{6729 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL7\_Pos)         }}
\DoxyCodeLine{6730 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7               GPIO\_AFRL\_AFSEL7\_Msk}}
\DoxyCodeLine{6731 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_0             (0x1UL << GPIO\_AFRL\_AFSEL7\_Pos)         }}
\DoxyCodeLine{6732 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_1             (0x2UL << GPIO\_AFRL\_AFSEL7\_Pos)         }}
\DoxyCodeLine{6733 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_2             (0x4UL << GPIO\_AFRL\_AFSEL7\_Pos)         }}
\DoxyCodeLine{6734 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_3             (0x8UL << GPIO\_AFRL\_AFSEL7\_Pos)         }}
\DoxyCodeLine{6736 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{6737 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL0                      GPIO\_AFRL\_AFSEL0}}
\DoxyCodeLine{6738 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL1                      GPIO\_AFRL\_AFSEL1}}
\DoxyCodeLine{6739 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL2                      GPIO\_AFRL\_AFSEL2}}
\DoxyCodeLine{6740 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL3                      GPIO\_AFRL\_AFSEL3}}
\DoxyCodeLine{6741 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL4                      GPIO\_AFRL\_AFSEL4}}
\DoxyCodeLine{6742 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL5                      GPIO\_AFRL\_AFSEL5}}
\DoxyCodeLine{6743 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL6                      GPIO\_AFRL\_AFSEL6}}
\DoxyCodeLine{6744 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL7                      GPIO\_AFRL\_AFSEL7}}
\DoxyCodeLine{6745 }
\DoxyCodeLine{6746 \textcolor{comment}{/****************** Bit definition for GPIO\_AFRH register *********************/}}
\DoxyCodeLine{6747 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_Pos           (0U)}}
\DoxyCodeLine{6748 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_Msk           (0xFUL << GPIO\_AFRH\_AFSEL8\_Pos)         }}
\DoxyCodeLine{6749 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8               GPIO\_AFRH\_AFSEL8\_Msk}}
\DoxyCodeLine{6750 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_0             (0x1UL << GPIO\_AFRH\_AFSEL8\_Pos)         }}
\DoxyCodeLine{6751 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_1             (0x2UL << GPIO\_AFRH\_AFSEL8\_Pos)         }}
\DoxyCodeLine{6752 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_2             (0x4UL << GPIO\_AFRH\_AFSEL8\_Pos)         }}
\DoxyCodeLine{6753 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_3             (0x8UL << GPIO\_AFRH\_AFSEL8\_Pos)         }}
\DoxyCodeLine{6754 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_Pos           (4U)}}
\DoxyCodeLine{6755 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_Msk           (0xFUL << GPIO\_AFRH\_AFSEL9\_Pos)         }}
\DoxyCodeLine{6756 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9               GPIO\_AFRH\_AFSEL9\_Msk}}
\DoxyCodeLine{6757 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_0             (0x1UL << GPIO\_AFRH\_AFSEL9\_Pos)         }}
\DoxyCodeLine{6758 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_1             (0x2UL << GPIO\_AFRH\_AFSEL9\_Pos)         }}
\DoxyCodeLine{6759 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_2             (0x4UL << GPIO\_AFRH\_AFSEL9\_Pos)         }}
\DoxyCodeLine{6760 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_3             (0x8UL << GPIO\_AFRH\_AFSEL9\_Pos)         }}
\DoxyCodeLine{6761 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_Pos          (8U)}}
\DoxyCodeLine{6762 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_Msk          (0xFUL << GPIO\_AFRH\_AFSEL10\_Pos)        }}
\DoxyCodeLine{6763 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10              GPIO\_AFRH\_AFSEL10\_Msk}}
\DoxyCodeLine{6764 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_0            (0x1UL << GPIO\_AFRH\_AFSEL10\_Pos)        }}
\DoxyCodeLine{6765 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_1            (0x2UL << GPIO\_AFRH\_AFSEL10\_Pos)        }}
\DoxyCodeLine{6766 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_2            (0x4UL << GPIO\_AFRH\_AFSEL10\_Pos)        }}
\DoxyCodeLine{6767 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_3            (0x8UL << GPIO\_AFRH\_AFSEL10\_Pos)        }}
\DoxyCodeLine{6768 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_Pos          (12U)}}
\DoxyCodeLine{6769 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_Msk          (0xFUL << GPIO\_AFRH\_AFSEL11\_Pos)        }}
\DoxyCodeLine{6770 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11              GPIO\_AFRH\_AFSEL11\_Msk}}
\DoxyCodeLine{6771 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_0            (0x1UL << GPIO\_AFRH\_AFSEL11\_Pos)        }}
\DoxyCodeLine{6772 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_1            (0x2UL << GPIO\_AFRH\_AFSEL11\_Pos)        }}
\DoxyCodeLine{6773 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_2            (0x4UL << GPIO\_AFRH\_AFSEL11\_Pos)        }}
\DoxyCodeLine{6774 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_3            (0x8UL << GPIO\_AFRH\_AFSEL11\_Pos)        }}
\DoxyCodeLine{6775 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_Pos          (16U)}}
\DoxyCodeLine{6776 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_Msk          (0xFUL << GPIO\_AFRH\_AFSEL12\_Pos)        }}
\DoxyCodeLine{6777 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12              GPIO\_AFRH\_AFSEL12\_Msk}}
\DoxyCodeLine{6778 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_0            (0x1UL << GPIO\_AFRH\_AFSEL12\_Pos)        }}
\DoxyCodeLine{6779 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_1            (0x2UL << GPIO\_AFRH\_AFSEL12\_Pos)        }}
\DoxyCodeLine{6780 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_2            (0x4UL << GPIO\_AFRH\_AFSEL12\_Pos)        }}
\DoxyCodeLine{6781 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_3            (0x8UL << GPIO\_AFRH\_AFSEL12\_Pos)        }}
\DoxyCodeLine{6782 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_Pos          (20U)}}
\DoxyCodeLine{6783 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_Msk          (0xFUL << GPIO\_AFRH\_AFSEL13\_Pos)        }}
\DoxyCodeLine{6784 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13              GPIO\_AFRH\_AFSEL13\_Msk}}
\DoxyCodeLine{6785 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_0            (0x1UL << GPIO\_AFRH\_AFSEL13\_Pos)        }}
\DoxyCodeLine{6786 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_1            (0x2UL << GPIO\_AFRH\_AFSEL13\_Pos)        }}
\DoxyCodeLine{6787 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_2            (0x4UL << GPIO\_AFRH\_AFSEL13\_Pos)        }}
\DoxyCodeLine{6788 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_3            (0x8UL << GPIO\_AFRH\_AFSEL13\_Pos)        }}
\DoxyCodeLine{6789 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_Pos          (24U)}}
\DoxyCodeLine{6790 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_Msk          (0xFUL << GPIO\_AFRH\_AFSEL14\_Pos)        }}
\DoxyCodeLine{6791 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14              GPIO\_AFRH\_AFSEL14\_Msk}}
\DoxyCodeLine{6792 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_0            (0x1UL << GPIO\_AFRH\_AFSEL14\_Pos)        }}
\DoxyCodeLine{6793 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_1            (0x2UL << GPIO\_AFRH\_AFSEL14\_Pos)        }}
\DoxyCodeLine{6794 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_2            (0x4UL << GPIO\_AFRH\_AFSEL14\_Pos)        }}
\DoxyCodeLine{6795 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_3            (0x8UL << GPIO\_AFRH\_AFSEL14\_Pos)        }}
\DoxyCodeLine{6796 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_Pos          (28U)}}
\DoxyCodeLine{6797 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_Msk          (0xFUL << GPIO\_AFRH\_AFSEL15\_Pos)        }}
\DoxyCodeLine{6798 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15              GPIO\_AFRH\_AFSEL15\_Msk}}
\DoxyCodeLine{6799 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_0            (0x1UL << GPIO\_AFRH\_AFSEL15\_Pos)        }}
\DoxyCodeLine{6800 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_1            (0x2UL << GPIO\_AFRH\_AFSEL15\_Pos)        }}
\DoxyCodeLine{6801 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_2            (0x4UL << GPIO\_AFRH\_AFSEL15\_Pos)        }}
\DoxyCodeLine{6802 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_3            (0x8UL << GPIO\_AFRH\_AFSEL15\_Pos)        }}
\DoxyCodeLine{6804 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{6805 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH0                      GPIO\_AFRH\_AFSEL8}}
\DoxyCodeLine{6806 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH1                      GPIO\_AFRH\_AFSEL9}}
\DoxyCodeLine{6807 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH2                      GPIO\_AFRH\_AFSEL10}}
\DoxyCodeLine{6808 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH3                      GPIO\_AFRH\_AFSEL11}}
\DoxyCodeLine{6809 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH4                      GPIO\_AFRH\_AFSEL12}}
\DoxyCodeLine{6810 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH5                      GPIO\_AFRH\_AFSEL13}}
\DoxyCodeLine{6811 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH6                      GPIO\_AFRH\_AFSEL14}}
\DoxyCodeLine{6812 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH7                      GPIO\_AFRH\_AFSEL15}}
\DoxyCodeLine{6813 }
\DoxyCodeLine{6814 \textcolor{comment}{/******************  Bits definition for GPIO\_BRR register  ******************/}}
\DoxyCodeLine{6815 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR0\_Pos               (0U)}}
\DoxyCodeLine{6816 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR0\_Msk               (0x1UL << GPIO\_BRR\_BR0\_Pos)             }}
\DoxyCodeLine{6817 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR0                   GPIO\_BRR\_BR0\_Msk}}
\DoxyCodeLine{6818 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR1\_Pos               (1U)}}
\DoxyCodeLine{6819 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR1\_Msk               (0x1UL << GPIO\_BRR\_BR1\_Pos)             }}
\DoxyCodeLine{6820 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR1                   GPIO\_BRR\_BR1\_Msk}}
\DoxyCodeLine{6821 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR2\_Pos               (2U)}}
\DoxyCodeLine{6822 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR2\_Msk               (0x1UL << GPIO\_BRR\_BR2\_Pos)             }}
\DoxyCodeLine{6823 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR2                   GPIO\_BRR\_BR2\_Msk}}
\DoxyCodeLine{6824 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR3\_Pos               (3U)}}
\DoxyCodeLine{6825 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR3\_Msk               (0x1UL << GPIO\_BRR\_BR3\_Pos)             }}
\DoxyCodeLine{6826 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR3                   GPIO\_BRR\_BR3\_Msk}}
\DoxyCodeLine{6827 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR4\_Pos               (4U)}}
\DoxyCodeLine{6828 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR4\_Msk               (0x1UL << GPIO\_BRR\_BR4\_Pos)             }}
\DoxyCodeLine{6829 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR4                   GPIO\_BRR\_BR4\_Msk}}
\DoxyCodeLine{6830 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR5\_Pos               (5U)}}
\DoxyCodeLine{6831 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR5\_Msk               (0x1UL << GPIO\_BRR\_BR5\_Pos)             }}
\DoxyCodeLine{6832 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR5                   GPIO\_BRR\_BR5\_Msk}}
\DoxyCodeLine{6833 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR6\_Pos               (6U)}}
\DoxyCodeLine{6834 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR6\_Msk               (0x1UL << GPIO\_BRR\_BR6\_Pos)             }}
\DoxyCodeLine{6835 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR6                   GPIO\_BRR\_BR6\_Msk}}
\DoxyCodeLine{6836 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR7\_Pos               (7U)}}
\DoxyCodeLine{6837 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR7\_Msk               (0x1UL << GPIO\_BRR\_BR7\_Pos)             }}
\DoxyCodeLine{6838 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR7                   GPIO\_BRR\_BR7\_Msk}}
\DoxyCodeLine{6839 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR8\_Pos               (8U)}}
\DoxyCodeLine{6840 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR8\_Msk               (0x1UL << GPIO\_BRR\_BR8\_Pos)             }}
\DoxyCodeLine{6841 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR8                   GPIO\_BRR\_BR8\_Msk}}
\DoxyCodeLine{6842 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR9\_Pos               (9U)}}
\DoxyCodeLine{6843 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR9\_Msk               (0x1UL << GPIO\_BRR\_BR9\_Pos)             }}
\DoxyCodeLine{6844 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR9                   GPIO\_BRR\_BR9\_Msk}}
\DoxyCodeLine{6845 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR10\_Pos              (10U)}}
\DoxyCodeLine{6846 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR10\_Msk              (0x1UL << GPIO\_BRR\_BR10\_Pos)            }}
\DoxyCodeLine{6847 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR10                  GPIO\_BRR\_BR10\_Msk}}
\DoxyCodeLine{6848 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR11\_Pos              (11U)}}
\DoxyCodeLine{6849 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR11\_Msk              (0x1UL << GPIO\_BRR\_BR11\_Pos)            }}
\DoxyCodeLine{6850 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR11                  GPIO\_BRR\_BR11\_Msk}}
\DoxyCodeLine{6851 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR12\_Pos              (12U)}}
\DoxyCodeLine{6852 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR12\_Msk              (0x1UL << GPIO\_BRR\_BR12\_Pos)            }}
\DoxyCodeLine{6853 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR12                  GPIO\_BRR\_BR12\_Msk}}
\DoxyCodeLine{6854 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR13\_Pos              (13U)}}
\DoxyCodeLine{6855 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR13\_Msk              (0x1UL << GPIO\_BRR\_BR13\_Pos)            }}
\DoxyCodeLine{6856 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR13                  GPIO\_BRR\_BR13\_Msk}}
\DoxyCodeLine{6857 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR14\_Pos              (14U)}}
\DoxyCodeLine{6858 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR14\_Msk              (0x1UL << GPIO\_BRR\_BR14\_Pos)            }}
\DoxyCodeLine{6859 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR14                  GPIO\_BRR\_BR14\_Msk}}
\DoxyCodeLine{6860 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR15\_Pos              (15U)}}
\DoxyCodeLine{6861 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR15\_Msk              (0x1UL << GPIO\_BRR\_BR15\_Pos)            }}
\DoxyCodeLine{6862 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR15                  GPIO\_BRR\_BR15\_Msk}}
\DoxyCodeLine{6863 }
\DoxyCodeLine{6864 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{6865 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_0                       GPIO\_BRR\_BR0}}
\DoxyCodeLine{6866 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_1                       GPIO\_BRR\_BR1}}
\DoxyCodeLine{6867 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_2                       GPIO\_BRR\_BR2}}
\DoxyCodeLine{6868 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_3                       GPIO\_BRR\_BR3}}
\DoxyCodeLine{6869 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_4                       GPIO\_BRR\_BR4}}
\DoxyCodeLine{6870 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_5                       GPIO\_BRR\_BR5}}
\DoxyCodeLine{6871 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_6                       GPIO\_BRR\_BR6}}
\DoxyCodeLine{6872 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_7                       GPIO\_BRR\_BR7}}
\DoxyCodeLine{6873 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_8                       GPIO\_BRR\_BR8}}
\DoxyCodeLine{6874 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_9                       GPIO\_BRR\_BR9}}
\DoxyCodeLine{6875 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_10                      GPIO\_BRR\_BR10}}
\DoxyCodeLine{6876 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_11                      GPIO\_BRR\_BR11}}
\DoxyCodeLine{6877 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_12                      GPIO\_BRR\_BR12}}
\DoxyCodeLine{6878 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_13                      GPIO\_BRR\_BR13}}
\DoxyCodeLine{6879 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_14                      GPIO\_BRR\_BR14}}
\DoxyCodeLine{6880 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_15                      GPIO\_BRR\_BR15}}
\DoxyCodeLine{6881 }
\DoxyCodeLine{6882 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6883 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6884 \textcolor{comment}{/*                        High Resolution Timer (HRTIM)                       */}}
\DoxyCodeLine{6885 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6886 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6887 \textcolor{comment}{/******************** Master Timer control register ***************************/}}
\DoxyCodeLine{6888 \textcolor{preprocessor}{\#define HRTIM\_MCR\_CK\_PSC\_Pos          (0U)}}
\DoxyCodeLine{6889 \textcolor{preprocessor}{\#define HRTIM\_MCR\_CK\_PSC\_Msk          (0x7UL << HRTIM\_MCR\_CK\_PSC\_Pos)          }}
\DoxyCodeLine{6890 \textcolor{preprocessor}{\#define HRTIM\_MCR\_CK\_PSC              HRTIM\_MCR\_CK\_PSC\_Msk                     }}
\DoxyCodeLine{6891 \textcolor{preprocessor}{\#define HRTIM\_MCR\_CK\_PSC\_0            (0x1UL << HRTIM\_MCR\_CK\_PSC\_Pos)          }}
\DoxyCodeLine{6892 \textcolor{preprocessor}{\#define HRTIM\_MCR\_CK\_PSC\_1            (0x2UL << HRTIM\_MCR\_CK\_PSC\_Pos)          }}
\DoxyCodeLine{6893 \textcolor{preprocessor}{\#define HRTIM\_MCR\_CK\_PSC\_2            (0x4UL << HRTIM\_MCR\_CK\_PSC\_Pos)          }}
\DoxyCodeLine{6894 \textcolor{preprocessor}{\#define HRTIM\_MCR\_CONT\_Pos            (3U)}}
\DoxyCodeLine{6895 \textcolor{preprocessor}{\#define HRTIM\_MCR\_CONT\_Msk            (0x1UL << HRTIM\_MCR\_CONT\_Pos)            }}
\DoxyCodeLine{6896 \textcolor{preprocessor}{\#define HRTIM\_MCR\_CONT                HRTIM\_MCR\_CONT\_Msk                       }}
\DoxyCodeLine{6897 \textcolor{preprocessor}{\#define HRTIM\_MCR\_RETRIG\_Pos          (4U)}}
\DoxyCodeLine{6898 \textcolor{preprocessor}{\#define HRTIM\_MCR\_RETRIG\_Msk          (0x1UL << HRTIM\_MCR\_RETRIG\_Pos)          }}
\DoxyCodeLine{6899 \textcolor{preprocessor}{\#define HRTIM\_MCR\_RETRIG              HRTIM\_MCR\_RETRIG\_Msk                     }}
\DoxyCodeLine{6900 \textcolor{preprocessor}{\#define HRTIM\_MCR\_HALF\_Pos            (5U)}}
\DoxyCodeLine{6901 \textcolor{preprocessor}{\#define HRTIM\_MCR\_HALF\_Msk            (0x1UL << HRTIM\_MCR\_HALF\_Pos)            }}
\DoxyCodeLine{6902 \textcolor{preprocessor}{\#define HRTIM\_MCR\_HALF                HRTIM\_MCR\_HALF\_Msk                       }}
\DoxyCodeLine{6903 \textcolor{preprocessor}{\#define HRTIM\_MCR\_INTLVD\_Pos          (6U)}}
\DoxyCodeLine{6904 \textcolor{preprocessor}{\#define HRTIM\_MCR\_INTLVD\_Msk          (0x3UL << HRTIM\_MCR\_INTLVD\_Pos)          }}
\DoxyCodeLine{6905 \textcolor{preprocessor}{\#define HRTIM\_MCR\_INTLVD              HRTIM\_MCR\_INTLVD\_Msk                     }}
\DoxyCodeLine{6906 \textcolor{preprocessor}{\#define HRTIM\_MCR\_INTLVD\_0            (0x1UL << HRTIM\_MCR\_INTLVD\_Pos)          }}
\DoxyCodeLine{6907 \textcolor{preprocessor}{\#define HRTIM\_MCR\_INTLVD\_1            (0x2UL << HRTIM\_MCR\_INTLVD\_Pos)          }}
\DoxyCodeLine{6908 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNC\_IN\_Pos         (8U)}}
\DoxyCodeLine{6909 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNC\_IN\_Msk         (0x3UL << HRTIM\_MCR\_SYNC\_IN\_Pos)         }}
\DoxyCodeLine{6910 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNC\_IN             HRTIM\_MCR\_SYNC\_IN\_Msk                    }}
\DoxyCodeLine{6911 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNC\_IN\_0           (0x1UL << HRTIM\_MCR\_SYNC\_IN\_Pos)         }}
\DoxyCodeLine{6912 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNC\_IN\_1           (0x2UL << HRTIM\_MCR\_SYNC\_IN\_Pos)         }}
\DoxyCodeLine{6913 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNCRSTM\_Pos        (10U)}}
\DoxyCodeLine{6914 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNCRSTM\_Msk        (0x1UL << HRTIM\_MCR\_SYNCRSTM\_Pos)        }}
\DoxyCodeLine{6915 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNCRSTM            HRTIM\_MCR\_SYNCRSTM\_Msk                   }}
\DoxyCodeLine{6916 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNCSTRTM\_Pos       (11U)}}
\DoxyCodeLine{6917 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNCSTRTM\_Msk       (0x1UL << HRTIM\_MCR\_SYNCSTRTM\_Pos)       }}
\DoxyCodeLine{6918 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNCSTRTM           HRTIM\_MCR\_SYNCSTRTM\_Msk                  }}
\DoxyCodeLine{6919 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNC\_OUT\_Pos        (12U)}}
\DoxyCodeLine{6920 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNC\_OUT\_Msk        (0x3UL << HRTIM\_MCR\_SYNC\_OUT\_Pos)        }}
\DoxyCodeLine{6921 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNC\_OUT            HRTIM\_MCR\_SYNC\_OUT\_Msk                   }}
\DoxyCodeLine{6922 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNC\_OUT\_0          (0x1UL << HRTIM\_MCR\_SYNC\_OUT\_Pos)        }}
\DoxyCodeLine{6923 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNC\_OUT\_1          (0x2UL << HRTIM\_MCR\_SYNC\_OUT\_Pos)        }}
\DoxyCodeLine{6924 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNC\_SRC\_Pos        (14U)}}
\DoxyCodeLine{6925 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNC\_SRC\_Msk        (0x3UL << HRTIM\_MCR\_SYNC\_SRC\_Pos)        }}
\DoxyCodeLine{6926 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNC\_SRC            HRTIM\_MCR\_SYNC\_SRC\_Msk                   }}
\DoxyCodeLine{6927 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNC\_SRC\_0          (0x1UL << HRTIM\_MCR\_SYNC\_SRC\_Pos)        }}
\DoxyCodeLine{6928 \textcolor{preprocessor}{\#define HRTIM\_MCR\_SYNC\_SRC\_1          (0x2UL << HRTIM\_MCR\_SYNC\_SRC\_Pos)        }}
\DoxyCodeLine{6929 \textcolor{preprocessor}{\#define HRTIM\_MCR\_MCEN\_Pos            (16U)}}
\DoxyCodeLine{6930 \textcolor{preprocessor}{\#define HRTIM\_MCR\_MCEN\_Msk            (0x1UL << HRTIM\_MCR\_MCEN\_Pos)            }}
\DoxyCodeLine{6931 \textcolor{preprocessor}{\#define HRTIM\_MCR\_MCEN                HRTIM\_MCR\_MCEN\_Msk                       }}
\DoxyCodeLine{6932 \textcolor{preprocessor}{\#define HRTIM\_MCR\_TACEN\_Pos           (17U)}}
\DoxyCodeLine{6933 \textcolor{preprocessor}{\#define HRTIM\_MCR\_TACEN\_Msk           (0x1UL << HRTIM\_MCR\_TACEN\_Pos)           }}
\DoxyCodeLine{6934 \textcolor{preprocessor}{\#define HRTIM\_MCR\_TACEN               HRTIM\_MCR\_TACEN\_Msk                      }}
\DoxyCodeLine{6935 \textcolor{preprocessor}{\#define HRTIM\_MCR\_TBCEN\_Pos           (18U)}}
\DoxyCodeLine{6936 \textcolor{preprocessor}{\#define HRTIM\_MCR\_TBCEN\_Msk           (0x1UL << HRTIM\_MCR\_TBCEN\_Pos)           }}
\DoxyCodeLine{6937 \textcolor{preprocessor}{\#define HRTIM\_MCR\_TBCEN               HRTIM\_MCR\_TBCEN\_Msk                      }}
\DoxyCodeLine{6938 \textcolor{preprocessor}{\#define HRTIM\_MCR\_TCCEN\_Pos           (19U)}}
\DoxyCodeLine{6939 \textcolor{preprocessor}{\#define HRTIM\_MCR\_TCCEN\_Msk           (0x1UL << HRTIM\_MCR\_TCCEN\_Pos)           }}
\DoxyCodeLine{6940 \textcolor{preprocessor}{\#define HRTIM\_MCR\_TCCEN               HRTIM\_MCR\_TCCEN\_Msk                      }}
\DoxyCodeLine{6941 \textcolor{preprocessor}{\#define HRTIM\_MCR\_TDCEN\_Pos           (20U)}}
\DoxyCodeLine{6942 \textcolor{preprocessor}{\#define HRTIM\_MCR\_TDCEN\_Msk           (0x1UL << HRTIM\_MCR\_TDCEN\_Pos)           }}
\DoxyCodeLine{6943 \textcolor{preprocessor}{\#define HRTIM\_MCR\_TDCEN               HRTIM\_MCR\_TDCEN\_Msk                      }}
\DoxyCodeLine{6944 \textcolor{preprocessor}{\#define HRTIM\_MCR\_TECEN\_Pos           (21U)}}
\DoxyCodeLine{6945 \textcolor{preprocessor}{\#define HRTIM\_MCR\_TECEN\_Msk           (0x1UL << HRTIM\_MCR\_TECEN\_Pos)           }}
\DoxyCodeLine{6946 \textcolor{preprocessor}{\#define HRTIM\_MCR\_TECEN               HRTIM\_MCR\_TECEN\_Msk                      }}
\DoxyCodeLine{6947 \textcolor{preprocessor}{\#define HRTIM\_MCR\_TFCEN\_Pos           (22U)}}
\DoxyCodeLine{6948 \textcolor{preprocessor}{\#define HRTIM\_MCR\_TFCEN\_Msk           (0x1UL << HRTIM\_MCR\_TFCEN\_Pos)           }}
\DoxyCodeLine{6949 \textcolor{preprocessor}{\#define HRTIM\_MCR\_TFCEN               HRTIM\_MCR\_TFCEN\_Msk                      }}
\DoxyCodeLine{6950 \textcolor{preprocessor}{\#define HRTIM\_MCR\_DACSYNC\_Pos         (25U)}}
\DoxyCodeLine{6951 \textcolor{preprocessor}{\#define HRTIM\_MCR\_DACSYNC\_Msk         (0x3UL << HRTIM\_MCR\_DACSYNC\_Pos)         }}
\DoxyCodeLine{6952 \textcolor{preprocessor}{\#define HRTIM\_MCR\_DACSYNC             HRTIM\_MCR\_DACSYNC\_Msk                    }}
\DoxyCodeLine{6953 \textcolor{preprocessor}{\#define HRTIM\_MCR\_DACSYNC\_0           (0x1UL << HRTIM\_MCR\_DACSYNC\_Pos)         }}
\DoxyCodeLine{6954 \textcolor{preprocessor}{\#define HRTIM\_MCR\_DACSYNC\_1           (0x2UL << HRTIM\_MCR\_DACSYNC\_Pos)         }}
\DoxyCodeLine{6955 \textcolor{preprocessor}{\#define HRTIM\_MCR\_PREEN\_Pos           (27U)}}
\DoxyCodeLine{6956 \textcolor{preprocessor}{\#define HRTIM\_MCR\_PREEN\_Msk           (0x1UL << HRTIM\_MCR\_PREEN\_Pos)           }}
\DoxyCodeLine{6957 \textcolor{preprocessor}{\#define HRTIM\_MCR\_PREEN               HRTIM\_MCR\_PREEN\_Msk                      }}
\DoxyCodeLine{6958 \textcolor{preprocessor}{\#define HRTIM\_MCR\_MREPU\_Pos           (29U)}}
\DoxyCodeLine{6959 \textcolor{preprocessor}{\#define HRTIM\_MCR\_MREPU\_Msk           (0x1UL << HRTIM\_MCR\_MREPU\_Pos)           }}
\DoxyCodeLine{6960 \textcolor{preprocessor}{\#define HRTIM\_MCR\_MREPU               HRTIM\_MCR\_MREPU\_Msk                      }}
\DoxyCodeLine{6961 \textcolor{preprocessor}{\#define HRTIM\_MCR\_BRSTDMA\_Pos         (30U)}}
\DoxyCodeLine{6962 \textcolor{preprocessor}{\#define HRTIM\_MCR\_BRSTDMA\_Msk         (0x3UL << HRTIM\_MCR\_BRSTDMA\_Pos)         }}
\DoxyCodeLine{6963 \textcolor{preprocessor}{\#define HRTIM\_MCR\_BRSTDMA             HRTIM\_MCR\_BRSTDMA\_Msk                    }}
\DoxyCodeLine{6964 \textcolor{preprocessor}{\#define HRTIM\_MCR\_BRSTDMA\_0           (0x1UL << HRTIM\_MCR\_BRSTDMA\_Pos)         }}
\DoxyCodeLine{6965 \textcolor{preprocessor}{\#define HRTIM\_MCR\_BRSTDMA\_1           (0x2UL << HRTIM\_MCR\_BRSTDMA\_Pos)         }}
\DoxyCodeLine{6967 \textcolor{comment}{/******************** Master Timer Interrupt status register ******************/}}
\DoxyCodeLine{6968 \textcolor{preprocessor}{\#define HRTIM\_MISR\_MCMP1\_Pos          (0U)}}
\DoxyCodeLine{6969 \textcolor{preprocessor}{\#define HRTIM\_MISR\_MCMP1\_Msk          (0x1UL << HRTIM\_MISR\_MCMP1\_Pos)          }}
\DoxyCodeLine{6970 \textcolor{preprocessor}{\#define HRTIM\_MISR\_MCMP1              HRTIM\_MISR\_MCMP1\_Msk                     }}
\DoxyCodeLine{6971 \textcolor{preprocessor}{\#define HRTIM\_MISR\_MCMP2\_Pos          (1U)}}
\DoxyCodeLine{6972 \textcolor{preprocessor}{\#define HRTIM\_MISR\_MCMP2\_Msk          (0x1UL << HRTIM\_MISR\_MCMP2\_Pos)          }}
\DoxyCodeLine{6973 \textcolor{preprocessor}{\#define HRTIM\_MISR\_MCMP2              HRTIM\_MISR\_MCMP2\_Msk                     }}
\DoxyCodeLine{6974 \textcolor{preprocessor}{\#define HRTIM\_MISR\_MCMP3\_Pos          (2U)}}
\DoxyCodeLine{6975 \textcolor{preprocessor}{\#define HRTIM\_MISR\_MCMP3\_Msk          (0x1UL << HRTIM\_MISR\_MCMP3\_Pos)          }}
\DoxyCodeLine{6976 \textcolor{preprocessor}{\#define HRTIM\_MISR\_MCMP3              HRTIM\_MISR\_MCMP3\_Msk                     }}
\DoxyCodeLine{6977 \textcolor{preprocessor}{\#define HRTIM\_MISR\_MCMP4\_Pos          (3U)}}
\DoxyCodeLine{6978 \textcolor{preprocessor}{\#define HRTIM\_MISR\_MCMP4\_Msk          (0x1UL << HRTIM\_MISR\_MCMP4\_Pos)          }}
\DoxyCodeLine{6979 \textcolor{preprocessor}{\#define HRTIM\_MISR\_MCMP4              HRTIM\_MISR\_MCMP4\_Msk                     }}
\DoxyCodeLine{6980 \textcolor{preprocessor}{\#define HRTIM\_MISR\_MREP\_Pos           (4U)}}
\DoxyCodeLine{6981 \textcolor{preprocessor}{\#define HRTIM\_MISR\_MREP\_Msk           (0x1UL << HRTIM\_MISR\_MREP\_Pos)           }}
\DoxyCodeLine{6982 \textcolor{preprocessor}{\#define HRTIM\_MISR\_MREP               HRTIM\_MISR\_MREP\_Msk                      }}
\DoxyCodeLine{6983 \textcolor{preprocessor}{\#define HRTIM\_MISR\_SYNC\_Pos           (5U)}}
\DoxyCodeLine{6984 \textcolor{preprocessor}{\#define HRTIM\_MISR\_SYNC\_Msk           (0x1UL << HRTIM\_MISR\_SYNC\_Pos)           }}
\DoxyCodeLine{6985 \textcolor{preprocessor}{\#define HRTIM\_MISR\_SYNC               HRTIM\_MISR\_SYNC\_Msk                      }}
\DoxyCodeLine{6986 \textcolor{preprocessor}{\#define HRTIM\_MISR\_MUPD\_Pos           (6U)}}
\DoxyCodeLine{6987 \textcolor{preprocessor}{\#define HRTIM\_MISR\_MUPD\_Msk           (0x1UL << HRTIM\_MISR\_MUPD\_Pos)           }}
\DoxyCodeLine{6988 \textcolor{preprocessor}{\#define HRTIM\_MISR\_MUPD               HRTIM\_MISR\_MUPD\_Msk                      }}
\DoxyCodeLine{6990 \textcolor{comment}{/******************** Master Timer Interrupt clear register *******************/}}
\DoxyCodeLine{6991 \textcolor{preprocessor}{\#define HRTIM\_MICR\_MCMP1\_Pos          (0U)}}
\DoxyCodeLine{6992 \textcolor{preprocessor}{\#define HRTIM\_MICR\_MCMP1\_Msk          (0x1UL << HRTIM\_MICR\_MCMP1\_Pos)          }}
\DoxyCodeLine{6993 \textcolor{preprocessor}{\#define HRTIM\_MICR\_MCMP1              HRTIM\_MICR\_MCMP1\_Msk                     }}
\DoxyCodeLine{6994 \textcolor{preprocessor}{\#define HRTIM\_MICR\_MCMP2\_Pos          (1U)}}
\DoxyCodeLine{6995 \textcolor{preprocessor}{\#define HRTIM\_MICR\_MCMP2\_Msk          (0x1UL << HRTIM\_MICR\_MCMP2\_Pos)          }}
\DoxyCodeLine{6996 \textcolor{preprocessor}{\#define HRTIM\_MICR\_MCMP2              HRTIM\_MICR\_MCMP2\_Msk                     }}
\DoxyCodeLine{6997 \textcolor{preprocessor}{\#define HRTIM\_MICR\_MCMP3\_Pos          (2U)}}
\DoxyCodeLine{6998 \textcolor{preprocessor}{\#define HRTIM\_MICR\_MCMP3\_Msk          (0x1UL << HRTIM\_MICR\_MCMP3\_Pos)          }}
\DoxyCodeLine{6999 \textcolor{preprocessor}{\#define HRTIM\_MICR\_MCMP3              HRTIM\_MICR\_MCMP3\_Msk                     }}
\DoxyCodeLine{7000 \textcolor{preprocessor}{\#define HRTIM\_MICR\_MCMP4\_Pos          (3U)}}
\DoxyCodeLine{7001 \textcolor{preprocessor}{\#define HRTIM\_MICR\_MCMP4\_Msk          (0x1UL << HRTIM\_MICR\_MCMP4\_Pos)          }}
\DoxyCodeLine{7002 \textcolor{preprocessor}{\#define HRTIM\_MICR\_MCMP4              HRTIM\_MICR\_MCMP4\_Msk                     }}
\DoxyCodeLine{7003 \textcolor{preprocessor}{\#define HRTIM\_MICR\_MREP\_Pos           (4U)}}
\DoxyCodeLine{7004 \textcolor{preprocessor}{\#define HRTIM\_MICR\_MREP\_Msk           (0x1UL << HRTIM\_MICR\_MREP\_Pos)           }}
\DoxyCodeLine{7005 \textcolor{preprocessor}{\#define HRTIM\_MICR\_MREP               HRTIM\_MICR\_MREP\_Msk                      }}
\DoxyCodeLine{7006 \textcolor{preprocessor}{\#define HRTIM\_MICR\_SYNC\_Pos           (5U)}}
\DoxyCodeLine{7007 \textcolor{preprocessor}{\#define HRTIM\_MICR\_SYNC\_Msk           (0x1UL << HRTIM\_MICR\_SYNC\_Pos)           }}
\DoxyCodeLine{7008 \textcolor{preprocessor}{\#define HRTIM\_MICR\_SYNC               HRTIM\_MICR\_SYNC\_Msk                      }}
\DoxyCodeLine{7009 \textcolor{preprocessor}{\#define HRTIM\_MICR\_MUPD\_Pos           (6U)}}
\DoxyCodeLine{7010 \textcolor{preprocessor}{\#define HRTIM\_MICR\_MUPD\_Msk           (0x1UL << HRTIM\_MICR\_MUPD\_Pos)           }}
\DoxyCodeLine{7011 \textcolor{preprocessor}{\#define HRTIM\_MICR\_MUPD               HRTIM\_MICR\_MUPD\_Msk                      }}
\DoxyCodeLine{7013 \textcolor{comment}{/******************** Master Timer DMA/Interrupt enable register **************/}}
\DoxyCodeLine{7014 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP1IE\_Pos       (0U)}}
\DoxyCodeLine{7015 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP1IE\_Msk       (0x1UL << HRTIM\_MDIER\_MCMP1IE\_Pos)       }}
\DoxyCodeLine{7016 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP1IE           HRTIM\_MDIER\_MCMP1IE\_Msk                  }}
\DoxyCodeLine{7017 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP2IE\_Pos       (1U)}}
\DoxyCodeLine{7018 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP2IE\_Msk       (0x1UL << HRTIM\_MDIER\_MCMP2IE\_Pos)       }}
\DoxyCodeLine{7019 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP2IE           HRTIM\_MDIER\_MCMP2IE\_Msk                  }}
\DoxyCodeLine{7020 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP3IE\_Pos       (2U)}}
\DoxyCodeLine{7021 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP3IE\_Msk       (0x1UL << HRTIM\_MDIER\_MCMP3IE\_Pos)       }}
\DoxyCodeLine{7022 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP3IE           HRTIM\_MDIER\_MCMP3IE\_Msk                  }}
\DoxyCodeLine{7023 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP4IE\_Pos       (3U)}}
\DoxyCodeLine{7024 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP4IE\_Msk       (0x1UL << HRTIM\_MDIER\_MCMP4IE\_Pos)       }}
\DoxyCodeLine{7025 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP4IE           HRTIM\_MDIER\_MCMP4IE\_Msk                  }}
\DoxyCodeLine{7026 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MREPIE\_Pos        (4U)}}
\DoxyCodeLine{7027 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MREPIE\_Msk        (0x1UL << HRTIM\_MDIER\_MREPIE\_Pos)        }}
\DoxyCodeLine{7028 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MREPIE            HRTIM\_MDIER\_MREPIE\_Msk                   }}
\DoxyCodeLine{7029 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_SYNCIE\_Pos        (5U)}}
\DoxyCodeLine{7030 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_SYNCIE\_Msk        (0x1UL << HRTIM\_MDIER\_SYNCIE\_Pos)        }}
\DoxyCodeLine{7031 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_SYNCIE            HRTIM\_MDIER\_SYNCIE\_Msk                   }}
\DoxyCodeLine{7032 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MUPDIE\_Pos        (6U)}}
\DoxyCodeLine{7033 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MUPDIE\_Msk        (0x1UL << HRTIM\_MDIER\_MUPDIE\_Pos)        }}
\DoxyCodeLine{7034 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MUPDIE            HRTIM\_MDIER\_MUPDIE\_Msk                   }}
\DoxyCodeLine{7035 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP1DE\_Pos       (16U)}}
\DoxyCodeLine{7036 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP1DE\_Msk       (0x1UL << HRTIM\_MDIER\_MCMP1DE\_Pos)       }}
\DoxyCodeLine{7037 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP1DE           HRTIM\_MDIER\_MCMP1DE\_Msk                  }}
\DoxyCodeLine{7038 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP2DE\_Pos       (17U)}}
\DoxyCodeLine{7039 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP2DE\_Msk       (0x1UL << HRTIM\_MDIER\_MCMP2DE\_Pos)       }}
\DoxyCodeLine{7040 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP2DE           HRTIM\_MDIER\_MCMP2DE\_Msk                  }}
\DoxyCodeLine{7041 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP3DE\_Pos       (18U)}}
\DoxyCodeLine{7042 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP3DE\_Msk       (0x1UL << HRTIM\_MDIER\_MCMP3DE\_Pos)       }}
\DoxyCodeLine{7043 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP3DE           HRTIM\_MDIER\_MCMP3DE\_Msk                  }}
\DoxyCodeLine{7044 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP4DE\_Pos       (19U)}}
\DoxyCodeLine{7045 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP4DE\_Msk       (0x1UL << HRTIM\_MDIER\_MCMP4DE\_Pos)       }}
\DoxyCodeLine{7046 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MCMP4DE           HRTIM\_MDIER\_MCMP4DE\_Msk                  }}
\DoxyCodeLine{7047 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MREPDE\_Pos        (20U)}}
\DoxyCodeLine{7048 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MREPDE\_Msk        (0x1UL << HRTIM\_MDIER\_MREPDE\_Pos)        }}
\DoxyCodeLine{7049 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MREPDE            HRTIM\_MDIER\_MREPDE\_Msk                   }}
\DoxyCodeLine{7050 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_SYNCDE\_Pos        (21U)}}
\DoxyCodeLine{7051 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_SYNCDE\_Msk        (0x1UL << HRTIM\_MDIER\_SYNCDE\_Pos)        }}
\DoxyCodeLine{7052 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_SYNCDE            HRTIM\_MDIER\_SYNCDE\_Msk                   }}
\DoxyCodeLine{7053 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MUPDDE\_Pos        (22U)}}
\DoxyCodeLine{7054 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MUPDDE\_Msk        (0x1UL << HRTIM\_MDIER\_MUPDDE\_Pos)        }}
\DoxyCodeLine{7055 \textcolor{preprocessor}{\#define HRTIM\_MDIER\_MUPDDE            HRTIM\_MDIER\_MUPDDE\_Msk                   }}
\DoxyCodeLine{7057 \textcolor{comment}{/*******************  Bit definition for HRTIM\_MCNTR register  ****************/}}
\DoxyCodeLine{7058 \textcolor{preprocessor}{\#define HRTIM\_MCNTR\_MCNTR\_Pos         (0U)}}
\DoxyCodeLine{7059 \textcolor{preprocessor}{\#define HRTIM\_MCNTR\_MCNTR\_Msk         (0x0000FFFFUL << HRTIM\_MCNTR\_MCNTR\_Pos)  }}
\DoxyCodeLine{7060 \textcolor{preprocessor}{\#define HRTIM\_MCNTR\_MCNTR             HRTIM\_MCNTR\_MCNTR\_Msk                    }}
\DoxyCodeLine{7062 \textcolor{comment}{/*******************  Bit definition for HRTIM\_MPER register  *****************/}}
\DoxyCodeLine{7063 \textcolor{preprocessor}{\#define HRTIM\_MPER\_MPER\_Pos           (0U)}}
\DoxyCodeLine{7064 \textcolor{preprocessor}{\#define HRTIM\_MPER\_MPER\_Msk           (0x0000FFFFUL << HRTIM\_MPER\_MPER\_Pos)    }}
\DoxyCodeLine{7065 \textcolor{preprocessor}{\#define HRTIM\_MPER\_MPER               HRTIM\_MPER\_MPER\_Msk                      }}
\DoxyCodeLine{7067 \textcolor{comment}{/*******************  Bit definition for HRTIM\_MREP register  *****************/}}
\DoxyCodeLine{7068 \textcolor{preprocessor}{\#define HRTIM\_MREP\_MREP\_Pos           (0U)}}
\DoxyCodeLine{7069 \textcolor{preprocessor}{\#define HRTIM\_MREP\_MREP\_Msk           (0x000000FFUL << HRTIM\_MREP\_MREP\_Pos)    }}
\DoxyCodeLine{7070 \textcolor{preprocessor}{\#define HRTIM\_MREP\_MREP               HRTIM\_MREP\_MREP\_Msk                      }}
\DoxyCodeLine{7072 \textcolor{comment}{/*******************  Bit definition for HRTIM\_MCMP1R register  *****************/}}
\DoxyCodeLine{7073 \textcolor{preprocessor}{\#define HRTIM\_MCMP1R\_MCMP1R\_Pos       (0U)}}
\DoxyCodeLine{7074 \textcolor{preprocessor}{\#define HRTIM\_MCMP1R\_MCMP1R\_Msk       (0x0000FFFFUL << HRTIM\_MCMP1R\_MCMP1R\_Pos)}}
\DoxyCodeLine{7075 \textcolor{preprocessor}{\#define HRTIM\_MCMP1R\_MCMP1R           HRTIM\_MCMP1R\_MCMP1R\_Msk                  }}
\DoxyCodeLine{7077 \textcolor{comment}{/*******************  Bit definition for HRTIM\_MCMP2R register  *****************/}}
\DoxyCodeLine{7078 \textcolor{preprocessor}{\#define HRTIM\_MCMP2R\_MCMP2R\_Pos       (0U)}}
\DoxyCodeLine{7079 \textcolor{preprocessor}{\#define HRTIM\_MCMP2R\_MCMP2R\_Msk       (0x0000FFFFUL << HRTIM\_MCMP2R\_MCMP2R\_Pos)}}
\DoxyCodeLine{7080 \textcolor{preprocessor}{\#define HRTIM\_MCMP2R\_MCMP2R           HRTIM\_MCMP2R\_MCMP2R\_Msk                  }}
\DoxyCodeLine{7082 \textcolor{comment}{/*******************  Bit definition for HRTIM\_MCMP3R register  *****************/}}
\DoxyCodeLine{7083 \textcolor{preprocessor}{\#define HRTIM\_MCMP3R\_MCMP3R\_Pos       (0U)}}
\DoxyCodeLine{7084 \textcolor{preprocessor}{\#define HRTIM\_MCMP3R\_MCMP3R\_Msk       (0x0000FFFFUL << HRTIM\_MCMP3R\_MCMP3R\_Pos)}}
\DoxyCodeLine{7085 \textcolor{preprocessor}{\#define HRTIM\_MCMP3R\_MCMP3R           HRTIM\_MCMP3R\_MCMP3R\_Msk                  }}
\DoxyCodeLine{7087 \textcolor{comment}{/*******************  Bit definition for HRTIM\_MCMP4R register  *****************/}}
\DoxyCodeLine{7088 \textcolor{preprocessor}{\#define HRTIM\_MCMP4R\_MCMP4R\_Pos       (0U)}}
\DoxyCodeLine{7089 \textcolor{preprocessor}{\#define HRTIM\_MCMP4R\_MCMP4R\_Msk       (0x0000FFFFUL << HRTIM\_MCMP4R\_MCMP4R\_Pos)}}
\DoxyCodeLine{7090 \textcolor{preprocessor}{\#define HRTIM\_MCMP4R\_MCMP4R           HRTIM\_MCMP4R\_MCMP4R\_Msk                  }}
\DoxyCodeLine{7092 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{7093 \textcolor{preprocessor}{\#define HRTIM\_MCMP1R\_MCMP2R HRTIM\_MCMP2R\_MCMP2R}}
\DoxyCodeLine{7094 \textcolor{preprocessor}{\#define HRTIM\_MCMP1R\_MCMP3R HRTIM\_MCMP3R\_MCMP3R}}
\DoxyCodeLine{7095 \textcolor{preprocessor}{\#define HRTIM\_MCMP1R\_MCMP4R HRTIM\_MCMP4R\_MCMP4R}}
\DoxyCodeLine{7096 }
\DoxyCodeLine{7097 \textcolor{comment}{/******************** Slave control register **********************************/}}
\DoxyCodeLine{7098 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_CK\_PSC\_Pos        (0U)}}
\DoxyCodeLine{7099 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_CK\_PSC\_Msk        (0x7UL << HRTIM\_TIMCR\_CK\_PSC\_Pos)        }}
\DoxyCodeLine{7100 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_CK\_PSC            HRTIM\_TIMCR\_CK\_PSC\_Msk                   }}
\DoxyCodeLine{7101 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_CK\_PSC\_0          (0x1UL << HRTIM\_TIMCR\_CK\_PSC\_Pos)        }}
\DoxyCodeLine{7102 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_CK\_PSC\_1          (0x2UL << HRTIM\_TIMCR\_CK\_PSC\_Pos)        }}
\DoxyCodeLine{7103 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_CK\_PSC\_2          (0x4UL << HRTIM\_TIMCR\_CK\_PSC\_Pos)        }}
\DoxyCodeLine{7104 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_CONT\_Pos          (3U)}}
\DoxyCodeLine{7105 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_CONT\_Msk          (0x1UL << HRTIM\_TIMCR\_CONT\_Pos)          }}
\DoxyCodeLine{7106 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_CONT              HRTIM\_TIMCR\_CONT\_Msk                     }}
\DoxyCodeLine{7107 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_RETRIG\_Pos        (4U)}}
\DoxyCodeLine{7108 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_RETRIG\_Msk        (0x1UL << HRTIM\_TIMCR\_RETRIG\_Pos)        }}
\DoxyCodeLine{7109 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_RETRIG            HRTIM\_TIMCR\_RETRIG\_Msk                   }}
\DoxyCodeLine{7110 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_HALF\_Pos          (5U)}}
\DoxyCodeLine{7111 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_HALF\_Msk          (0x1UL << HRTIM\_TIMCR\_HALF\_Pos)          }}
\DoxyCodeLine{7112 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_HALF              HRTIM\_TIMCR\_HALF\_Msk                     }}
\DoxyCodeLine{7113 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_PSHPLL\_Pos        (6U)}}
\DoxyCodeLine{7114 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_PSHPLL\_Msk        (0x1UL << HRTIM\_TIMCR\_PSHPLL\_Pos)        }}
\DoxyCodeLine{7115 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_PSHPLL            HRTIM\_TIMCR\_PSHPLL\_Msk                   }}
\DoxyCodeLine{7116 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_INTLVD\_Pos        (7U)}}
\DoxyCodeLine{7117 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_INTLVD\_Msk        (0x3UL << HRTIM\_TIMCR\_INTLVD\_Pos)        }}
\DoxyCodeLine{7118 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_INTLVD            HRTIM\_TIMCR\_INTLVD\_Msk                   }}
\DoxyCodeLine{7119 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_INTLVD\_0          (0x1UL << HRTIM\_TIMCR\_INTLVD\_Pos)        }}
\DoxyCodeLine{7120 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_INTLVD\_1          (0x2UL << HRTIM\_TIMCR\_INTLVD\_Pos)        }}
\DoxyCodeLine{7121 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_RSYNCU\_Pos        (9U)}}
\DoxyCodeLine{7122 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_RSYNCU\_Msk        (0x1UL << HRTIM\_TIMCR\_RSYNCU\_Pos)        }}
\DoxyCodeLine{7123 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_RSYNCU            HRTIM\_TIMCR\_RSYNCU\_Msk                   }}
\DoxyCodeLine{7124 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_SYNCRST\_Pos       (10U)}}
\DoxyCodeLine{7125 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_SYNCRST\_Msk       (0x1UL << HRTIM\_TIMCR\_SYNCRST\_Pos)       }}
\DoxyCodeLine{7126 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_SYNCRST           HRTIM\_TIMCR\_SYNCRST\_Msk                  }}
\DoxyCodeLine{7127 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_SYNCSTRT\_Pos      (11U)}}
\DoxyCodeLine{7128 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_SYNCSTRT\_Msk      (0x1UL << HRTIM\_TIMCR\_SYNCSTRT\_Pos)      }}
\DoxyCodeLine{7129 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_SYNCSTRT          HRTIM\_TIMCR\_SYNCSTRT\_Msk                 }}
\DoxyCodeLine{7130 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_DELCMP2\_Pos       (12U)}}
\DoxyCodeLine{7131 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_DELCMP2\_Msk       (0x3UL << HRTIM\_TIMCR\_DELCMP2\_Pos)       }}
\DoxyCodeLine{7132 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_DELCMP2           HRTIM\_TIMCR\_DELCMP2\_Msk                  }}
\DoxyCodeLine{7133 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_DELCMP2\_0         (0x1UL << HRTIM\_TIMCR\_DELCMP2\_Pos)       }}
\DoxyCodeLine{7134 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_DELCMP2\_1         (0x2UL << HRTIM\_TIMCR\_DELCMP2\_Pos)       }}
\DoxyCodeLine{7135 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_DELCMP4\_Pos       (14U)}}
\DoxyCodeLine{7136 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_DELCMP4\_Msk       (0x3UL << HRTIM\_TIMCR\_DELCMP4\_Pos)       }}
\DoxyCodeLine{7137 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_DELCMP4           HRTIM\_TIMCR\_DELCMP4\_Msk                  }}
\DoxyCodeLine{7138 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_DELCMP4\_0         (0x1UL << HRTIM\_TIMCR\_DELCMP4\_Pos)       }}
\DoxyCodeLine{7139 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_DELCMP4\_1         (0x2UL << HRTIM\_TIMCR\_DELCMP4\_Pos)       }}
\DoxyCodeLine{7140 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TFU\_Pos           (16U)}}
\DoxyCodeLine{7141 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TFU\_Msk           (0x1UL << HRTIM\_TIMCR\_TFU\_Pos)           }}
\DoxyCodeLine{7142 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TFU               HRTIM\_TIMCR\_TFU\_Msk                      }}
\DoxyCodeLine{7143 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TREPU\_Pos         (17U)}}
\DoxyCodeLine{7144 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TREPU\_Msk         (0x1UL << HRTIM\_TIMCR\_TREPU\_Pos)         }}
\DoxyCodeLine{7145 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TREPU             HRTIM\_TIMCR\_TREPU\_Msk                    }}
\DoxyCodeLine{7146 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TRSTU\_Pos         (18U)}}
\DoxyCodeLine{7147 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TRSTU\_Msk         (0x1UL << HRTIM\_TIMCR\_TRSTU\_Pos)         }}
\DoxyCodeLine{7148 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TRSTU             HRTIM\_TIMCR\_TRSTU\_Msk                    }}
\DoxyCodeLine{7149 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TAU\_Pos           (19U)}}
\DoxyCodeLine{7150 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TAU\_Msk           (0x1UL << HRTIM\_TIMCR\_TAU\_Pos)           }}
\DoxyCodeLine{7151 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TAU               HRTIM\_TIMCR\_TAU\_Msk                      }}
\DoxyCodeLine{7152 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TBU\_Pos           (20U)}}
\DoxyCodeLine{7153 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TBU\_Msk           (0x1UL << HRTIM\_TIMCR\_TBU\_Pos)           }}
\DoxyCodeLine{7154 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TBU               HRTIM\_TIMCR\_TBU\_Msk                      }}
\DoxyCodeLine{7155 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TCU\_Pos           (21U)}}
\DoxyCodeLine{7156 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TCU\_Msk           (0x1UL << HRTIM\_TIMCR\_TCU\_Pos)           }}
\DoxyCodeLine{7157 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TCU               HRTIM\_TIMCR\_TCU\_Msk                      }}
\DoxyCodeLine{7158 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TDU\_Pos           (22U)}}
\DoxyCodeLine{7159 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TDU\_Msk           (0x1UL << HRTIM\_TIMCR\_TDU\_Pos)           }}
\DoxyCodeLine{7160 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TDU               HRTIM\_TIMCR\_TDU\_Msk                      }}
\DoxyCodeLine{7161 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TEU\_Pos           (23U)}}
\DoxyCodeLine{7162 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TEU\_Msk           (0x1UL << HRTIM\_TIMCR\_TEU\_Pos)           }}
\DoxyCodeLine{7163 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_TEU               HRTIM\_TIMCR\_TEU\_Msk                      }}
\DoxyCodeLine{7164 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_MSTU\_Pos          (24U)}}
\DoxyCodeLine{7165 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_MSTU\_Msk          (0x1UL << HRTIM\_TIMCR\_MSTU\_Pos)          }}
\DoxyCodeLine{7166 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_MSTU              HRTIM\_TIMCR\_MSTU\_Msk                     }}
\DoxyCodeLine{7167 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_DACSYNC\_Pos       (25U)}}
\DoxyCodeLine{7168 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_DACSYNC\_Msk       (0x3UL << HRTIM\_TIMCR\_DACSYNC\_Pos)       }}
\DoxyCodeLine{7169 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_DACSYNC           HRTIM\_TIMCR\_DACSYNC\_Msk                  }}
\DoxyCodeLine{7170 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_DACSYNC\_0         (0x1UL << HRTIM\_TIMCR\_DACSYNC\_Pos)       }}
\DoxyCodeLine{7171 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_DACSYNC\_1         (0x2UL << HRTIM\_TIMCR\_DACSYNC\_Pos)       }}
\DoxyCodeLine{7172 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_PREEN\_Pos         (27U)}}
\DoxyCodeLine{7173 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_PREEN\_Msk         (0x1UL << HRTIM\_TIMCR\_PREEN\_Pos)         }}
\DoxyCodeLine{7174 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_PREEN             HRTIM\_TIMCR\_PREEN\_Msk                    }}
\DoxyCodeLine{7175 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_UPDGAT\_Pos        (28U)}}
\DoxyCodeLine{7176 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_UPDGAT\_Msk        (0xFUL << HRTIM\_TIMCR\_UPDGAT\_Pos)        }}
\DoxyCodeLine{7177 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_UPDGAT            HRTIM\_TIMCR\_UPDGAT\_Msk                   }}
\DoxyCodeLine{7178 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_UPDGAT\_0          (0x1UL << HRTIM\_TIMCR\_UPDGAT\_Pos)        }}
\DoxyCodeLine{7179 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_UPDGAT\_1          (0x2UL << HRTIM\_TIMCR\_UPDGAT\_Pos)        }}
\DoxyCodeLine{7180 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_UPDGAT\_2          (0x4UL << HRTIM\_TIMCR\_UPDGAT\_Pos)        }}
\DoxyCodeLine{7181 \textcolor{preprocessor}{\#define HRTIM\_TIMCR\_UPDGAT\_3          (0x8UL << HRTIM\_TIMCR\_UPDGAT\_Pos)        }}
\DoxyCodeLine{7183 \textcolor{comment}{/******************** Slave Interrupt status register **************************/}}
\DoxyCodeLine{7184 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CMP1\_Pos         (0U)}}
\DoxyCodeLine{7185 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CMP1\_Msk         (0x1UL << HRTIM\_TIMISR\_CMP1\_Pos)         }}
\DoxyCodeLine{7186 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CMP1             HRTIM\_TIMISR\_CMP1\_Msk                    }}
\DoxyCodeLine{7187 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CMP2\_Pos         (1U)}}
\DoxyCodeLine{7188 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CMP2\_Msk         (0x1UL << HRTIM\_TIMISR\_CMP2\_Pos)         }}
\DoxyCodeLine{7189 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CMP2             HRTIM\_TIMISR\_CMP2\_Msk                    }}
\DoxyCodeLine{7190 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CMP3\_Pos         (2U)}}
\DoxyCodeLine{7191 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CMP3\_Msk         (0x1UL << HRTIM\_TIMISR\_CMP3\_Pos)         }}
\DoxyCodeLine{7192 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CMP3             HRTIM\_TIMISR\_CMP3\_Msk                    }}
\DoxyCodeLine{7193 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CMP4\_Pos         (3U)}}
\DoxyCodeLine{7194 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CMP4\_Msk         (0x1UL << HRTIM\_TIMISR\_CMP4\_Pos)         }}
\DoxyCodeLine{7195 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CMP4             HRTIM\_TIMISR\_CMP4\_Msk                    }}
\DoxyCodeLine{7196 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_REP\_Pos          (4U)}}
\DoxyCodeLine{7197 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_REP\_Msk          (0x1UL << HRTIM\_TIMISR\_REP\_Pos)          }}
\DoxyCodeLine{7198 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_REP              HRTIM\_TIMISR\_REP\_Msk                     }}
\DoxyCodeLine{7199 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_UPD\_Pos          (6U)}}
\DoxyCodeLine{7200 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_UPD\_Msk          (0x1UL << HRTIM\_TIMISR\_UPD\_Pos)          }}
\DoxyCodeLine{7201 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_UPD              HRTIM\_TIMISR\_UPD\_Msk                     }}
\DoxyCodeLine{7202 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CPT1\_Pos         (7U)}}
\DoxyCodeLine{7203 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CPT1\_Msk         (0x1UL << HRTIM\_TIMISR\_CPT1\_Pos)         }}
\DoxyCodeLine{7204 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CPT1             HRTIM\_TIMISR\_CPT1\_Msk                    }}
\DoxyCodeLine{7205 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CPT2\_Pos         (8U)}}
\DoxyCodeLine{7206 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CPT2\_Msk         (0x1UL << HRTIM\_TIMISR\_CPT2\_Pos)         }}
\DoxyCodeLine{7207 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CPT2             HRTIM\_TIMISR\_CPT2\_Msk                    }}
\DoxyCodeLine{7208 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_SET1\_Pos         (9U)}}
\DoxyCodeLine{7209 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_SET1\_Msk         (0x1UL << HRTIM\_TIMISR\_SET1\_Pos)         }}
\DoxyCodeLine{7210 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_SET1             HRTIM\_TIMISR\_SET1\_Msk                    }}
\DoxyCodeLine{7211 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_RST1\_Pos         (10U)}}
\DoxyCodeLine{7212 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_RST1\_Msk         (0x1UL << HRTIM\_TIMISR\_RST1\_Pos)         }}
\DoxyCodeLine{7213 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_RST1             HRTIM\_TIMISR\_RST1\_Msk                    }}
\DoxyCodeLine{7214 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_SET2\_Pos         (11U)}}
\DoxyCodeLine{7215 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_SET2\_Msk         (0x1UL << HRTIM\_TIMISR\_SET2\_Pos)         }}
\DoxyCodeLine{7216 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_SET2             HRTIM\_TIMISR\_SET2\_Msk                    }}
\DoxyCodeLine{7217 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_RST2\_Pos         (12U)}}
\DoxyCodeLine{7218 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_RST2\_Msk         (0x1UL << HRTIM\_TIMISR\_RST2\_Pos)         }}
\DoxyCodeLine{7219 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_RST2             HRTIM\_TIMISR\_RST2\_Msk                    }}
\DoxyCodeLine{7220 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_RST\_Pos          (13U)}}
\DoxyCodeLine{7221 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_RST\_Msk          (0x1UL << HRTIM\_TIMISR\_RST\_Pos)          }}
\DoxyCodeLine{7222 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_RST              HRTIM\_TIMISR\_RST\_Msk                     }}
\DoxyCodeLine{7223 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_DLYPRT\_Pos       (14U)}}
\DoxyCodeLine{7224 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_DLYPRT\_Msk       (0x1UL << HRTIM\_TIMISR\_DLYPRT\_Pos)       }}
\DoxyCodeLine{7225 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_DLYPRT           HRTIM\_TIMISR\_DLYPRT\_Msk                  }}
\DoxyCodeLine{7226 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CPPSTAT\_Pos      (16U)}}
\DoxyCodeLine{7227 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CPPSTAT\_Msk      (0x1UL << HRTIM\_TIMISR\_CPPSTAT\_Pos)      }}
\DoxyCodeLine{7228 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_CPPSTAT          HRTIM\_TIMISR\_CPPSTAT\_Msk                 }}
\DoxyCodeLine{7229 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_IPPSTAT\_Pos      (17U)}}
\DoxyCodeLine{7230 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_IPPSTAT\_Msk      (0x1UL << HRTIM\_TIMISR\_IPPSTAT\_Pos)      }}
\DoxyCodeLine{7231 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_IPPSTAT          HRTIM\_TIMISR\_IPPSTAT\_Msk                 }}
\DoxyCodeLine{7232 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_O1STAT\_Pos       (18U)}}
\DoxyCodeLine{7233 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_O1STAT\_Msk       (0x1UL << HRTIM\_TIMISR\_O1STAT\_Pos)       }}
\DoxyCodeLine{7234 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_O1STAT           HRTIM\_TIMISR\_O1STAT\_Msk                  }}
\DoxyCodeLine{7235 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_O2STAT\_Pos       (19U)}}
\DoxyCodeLine{7236 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_O2STAT\_Msk       (0x1UL << HRTIM\_TIMISR\_O2STAT\_Pos)       }}
\DoxyCodeLine{7237 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_O2STAT           HRTIM\_TIMISR\_O2STAT\_Msk                  }}
\DoxyCodeLine{7238 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_O1CPY\_Pos        (20U)}}
\DoxyCodeLine{7239 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_O1CPY\_Msk        (0x1UL << HRTIM\_TIMISR\_O1CPY\_Pos)        }}
\DoxyCodeLine{7240 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_O1CPY            HRTIM\_TIMISR\_O1CPY\_Msk                   }}
\DoxyCodeLine{7241 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_O2CPY\_Pos        (21U)}}
\DoxyCodeLine{7242 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_O2CPY\_Msk        (0x1UL << HRTIM\_TIMISR\_O2CPY\_Pos)        }}
\DoxyCodeLine{7243 \textcolor{preprocessor}{\#define HRTIM\_TIMISR\_O2CPY            HRTIM\_TIMISR\_O2CPY\_Msk                   }}
\DoxyCodeLine{7245 \textcolor{comment}{/******************** Slave Interrupt clear register **************************/}}
\DoxyCodeLine{7246 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_CMP1C\_Pos        (0U)}}
\DoxyCodeLine{7247 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_CMP1C\_Msk        (0x1UL << HRTIM\_TIMICR\_CMP1C\_Pos)        }}
\DoxyCodeLine{7248 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_CMP1C            HRTIM\_TIMICR\_CMP1C\_Msk                   }}
\DoxyCodeLine{7249 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_CMP2C\_Pos        (1U)}}
\DoxyCodeLine{7250 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_CMP2C\_Msk        (0x1UL << HRTIM\_TIMICR\_CMP2C\_Pos)        }}
\DoxyCodeLine{7251 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_CMP2C            HRTIM\_TIMICR\_CMP2C\_Msk                   }}
\DoxyCodeLine{7252 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_CMP3C\_Pos        (2U)}}
\DoxyCodeLine{7253 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_CMP3C\_Msk        (0x1UL << HRTIM\_TIMICR\_CMP3C\_Pos)        }}
\DoxyCodeLine{7254 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_CMP3C            HRTIM\_TIMICR\_CMP3C\_Msk                   }}
\DoxyCodeLine{7255 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_CMP4C\_Pos        (3U)}}
\DoxyCodeLine{7256 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_CMP4C\_Msk        (0x1UL << HRTIM\_TIMICR\_CMP4C\_Pos)        }}
\DoxyCodeLine{7257 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_CMP4C            HRTIM\_TIMICR\_CMP4C\_Msk                   }}
\DoxyCodeLine{7258 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_REPC\_Pos         (4U)}}
\DoxyCodeLine{7259 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_REPC\_Msk         (0x1UL << HRTIM\_TIMICR\_REPC\_Pos)         }}
\DoxyCodeLine{7260 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_REPC             HRTIM\_TIMICR\_REPC\_Msk                    }}
\DoxyCodeLine{7261 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_UPDC\_Pos         (6U)}}
\DoxyCodeLine{7262 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_UPDC\_Msk         (0x1UL << HRTIM\_TIMICR\_UPDC\_Pos)         }}
\DoxyCodeLine{7263 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_UPDC             HRTIM\_TIMICR\_UPDC\_Msk                    }}
\DoxyCodeLine{7264 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_CPT1C\_Pos        (7U)}}
\DoxyCodeLine{7265 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_CPT1C\_Msk        (0x1UL << HRTIM\_TIMICR\_CPT1C\_Pos)        }}
\DoxyCodeLine{7266 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_CPT1C            HRTIM\_TIMICR\_CPT1C\_Msk                   }}
\DoxyCodeLine{7267 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_CPT2C\_Pos        (8U)}}
\DoxyCodeLine{7268 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_CPT2C\_Msk        (0x1UL << HRTIM\_TIMICR\_CPT2C\_Pos)        }}
\DoxyCodeLine{7269 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_CPT2C            HRTIM\_TIMICR\_CPT2C\_Msk                   }}
\DoxyCodeLine{7270 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_SET1C\_Pos        (9U)}}
\DoxyCodeLine{7271 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_SET1C\_Msk        (0x1UL << HRTIM\_TIMICR\_SET1C\_Pos)        }}
\DoxyCodeLine{7272 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_SET1C            HRTIM\_TIMICR\_SET1C\_Msk                   }}
\DoxyCodeLine{7273 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_RST1C\_Pos        (10U)}}
\DoxyCodeLine{7274 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_RST1C\_Msk        (0x1UL << HRTIM\_TIMICR\_RST1C\_Pos)        }}
\DoxyCodeLine{7275 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_RST1C            HRTIM\_TIMICR\_RST1C\_Msk                   }}
\DoxyCodeLine{7276 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_SET2C\_Pos        (11U)}}
\DoxyCodeLine{7277 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_SET2C\_Msk        (0x1UL << HRTIM\_TIMICR\_SET2C\_Pos)        }}
\DoxyCodeLine{7278 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_SET2C            HRTIM\_TIMICR\_SET2C\_Msk                   }}
\DoxyCodeLine{7279 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_RST2C\_Pos        (12U)}}
\DoxyCodeLine{7280 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_RST2C\_Msk        (0x1UL << HRTIM\_TIMICR\_RST2C\_Pos)        }}
\DoxyCodeLine{7281 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_RST2C            HRTIM\_TIMICR\_RST2C\_Msk                   }}
\DoxyCodeLine{7282 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_RSTC\_Pos         (13U)}}
\DoxyCodeLine{7283 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_RSTC\_Msk         (0x1UL << HRTIM\_TIMICR\_RSTC\_Pos)         }}
\DoxyCodeLine{7284 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_RSTC             HRTIM\_TIMICR\_RSTC\_Msk                    }}
\DoxyCodeLine{7285 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_DLYPRTC\_Pos      (14U)}}
\DoxyCodeLine{7286 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_DLYPRTC\_Msk      (0x1UL << HRTIM\_TIMICR\_DLYPRTC\_Pos)      }}
\DoxyCodeLine{7287 \textcolor{preprocessor}{\#define HRTIM\_TIMICR\_DLYPRTC          HRTIM\_TIMICR\_DLYPRTC\_Msk                 }}
\DoxyCodeLine{7289 \textcolor{comment}{/******************** Slave DMA/Interrupt enable register *********************/}}
\DoxyCodeLine{7290 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP1IE\_Pos      (0U)}}
\DoxyCodeLine{7291 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP1IE\_Msk      (0x1UL << HRTIM\_TIMDIER\_CMP1IE\_Pos)      }}
\DoxyCodeLine{7292 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP1IE          HRTIM\_TIMDIER\_CMP1IE\_Msk                 }}
\DoxyCodeLine{7293 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP2IE\_Pos      (1U)}}
\DoxyCodeLine{7294 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP2IE\_Msk      (0x1UL << HRTIM\_TIMDIER\_CMP2IE\_Pos)      }}
\DoxyCodeLine{7295 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP2IE          HRTIM\_TIMDIER\_CMP2IE\_Msk                 }}
\DoxyCodeLine{7296 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP3IE\_Pos      (2U)}}
\DoxyCodeLine{7297 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP3IE\_Msk      (0x1UL << HRTIM\_TIMDIER\_CMP3IE\_Pos)      }}
\DoxyCodeLine{7298 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP3IE          HRTIM\_TIMDIER\_CMP3IE\_Msk                 }}
\DoxyCodeLine{7299 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP4IE\_Pos      (3U)}}
\DoxyCodeLine{7300 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP4IE\_Msk      (0x1UL << HRTIM\_TIMDIER\_CMP4IE\_Pos)      }}
\DoxyCodeLine{7301 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP4IE          HRTIM\_TIMDIER\_CMP4IE\_Msk                 }}
\DoxyCodeLine{7302 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_REPIE\_Pos       (4U)}}
\DoxyCodeLine{7303 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_REPIE\_Msk       (0x1UL << HRTIM\_TIMDIER\_REPIE\_Pos)       }}
\DoxyCodeLine{7304 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_REPIE           HRTIM\_TIMDIER\_REPIE\_Msk                  }}
\DoxyCodeLine{7305 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_UPDIE\_Pos       (6U)}}
\DoxyCodeLine{7306 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_UPDIE\_Msk       (0x1UL << HRTIM\_TIMDIER\_UPDIE\_Pos)       }}
\DoxyCodeLine{7307 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_UPDIE           HRTIM\_TIMDIER\_UPDIE\_Msk                  }}
\DoxyCodeLine{7308 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CPT1IE\_Pos      (7U)}}
\DoxyCodeLine{7309 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CPT1IE\_Msk      (0x1UL << HRTIM\_TIMDIER\_CPT1IE\_Pos)      }}
\DoxyCodeLine{7310 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CPT1IE          HRTIM\_TIMDIER\_CPT1IE\_Msk                 }}
\DoxyCodeLine{7311 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CPT2IE\_Pos      (8U)}}
\DoxyCodeLine{7312 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CPT2IE\_Msk      (0x1UL << HRTIM\_TIMDIER\_CPT2IE\_Pos)      }}
\DoxyCodeLine{7313 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CPT2IE          HRTIM\_TIMDIER\_CPT2IE\_Msk                 }}
\DoxyCodeLine{7314 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_SET1IE\_Pos      (9U)}}
\DoxyCodeLine{7315 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_SET1IE\_Msk      (0x1UL << HRTIM\_TIMDIER\_SET1IE\_Pos)      }}
\DoxyCodeLine{7316 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_SET1IE          HRTIM\_TIMDIER\_SET1IE\_Msk                 }}
\DoxyCodeLine{7317 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_RST1IE\_Pos      (10U)}}
\DoxyCodeLine{7318 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_RST1IE\_Msk      (0x1UL << HRTIM\_TIMDIER\_RST1IE\_Pos)      }}
\DoxyCodeLine{7319 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_RST1IE          HRTIM\_TIMDIER\_RST1IE\_Msk                 }}
\DoxyCodeLine{7320 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_SET2IE\_Pos      (11U)}}
\DoxyCodeLine{7321 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_SET2IE\_Msk      (0x1UL << HRTIM\_TIMDIER\_SET2IE\_Pos)      }}
\DoxyCodeLine{7322 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_SET2IE          HRTIM\_TIMDIER\_SET2IE\_Msk                 }}
\DoxyCodeLine{7323 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_RST2IE\_Pos      (12U)}}
\DoxyCodeLine{7324 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_RST2IE\_Msk      (0x1UL << HRTIM\_TIMDIER\_RST2IE\_Pos)      }}
\DoxyCodeLine{7325 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_RST2IE          HRTIM\_TIMDIER\_RST2IE\_Msk                 }}
\DoxyCodeLine{7326 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_RSTIE\_Pos       (13U)}}
\DoxyCodeLine{7327 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_RSTIE\_Msk       (0x1UL << HRTIM\_TIMDIER\_RSTIE\_Pos)       }}
\DoxyCodeLine{7328 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_RSTIE           HRTIM\_TIMDIER\_RSTIE\_Msk                  }}
\DoxyCodeLine{7329 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_DLYPRTIE\_Pos    (14U)}}
\DoxyCodeLine{7330 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_DLYPRTIE\_Msk    (0x1UL << HRTIM\_TIMDIER\_DLYPRTIE\_Pos)    }}
\DoxyCodeLine{7331 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_DLYPRTIE        HRTIM\_TIMDIER\_DLYPRTIE\_Msk               }}
\DoxyCodeLine{7333 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP1DE\_Pos      (16U)}}
\DoxyCodeLine{7334 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP1DE\_Msk      (0x1UL << HRTIM\_TIMDIER\_CMP1DE\_Pos)      }}
\DoxyCodeLine{7335 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP1DE          HRTIM\_TIMDIER\_CMP1DE\_Msk                 }}
\DoxyCodeLine{7336 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP2DE\_Pos      (17U)}}
\DoxyCodeLine{7337 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP2DE\_Msk      (0x1UL << HRTIM\_TIMDIER\_CMP2DE\_Pos)      }}
\DoxyCodeLine{7338 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP2DE          HRTIM\_TIMDIER\_CMP2DE\_Msk                 }}
\DoxyCodeLine{7339 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP3DE\_Pos      (18U)}}
\DoxyCodeLine{7340 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP3DE\_Msk      (0x1UL << HRTIM\_TIMDIER\_CMP3DE\_Pos)      }}
\DoxyCodeLine{7341 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP3DE          HRTIM\_TIMDIER\_CMP3DE\_Msk                 }}
\DoxyCodeLine{7342 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP4DE\_Pos      (19U)}}
\DoxyCodeLine{7343 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP4DE\_Msk      (0x1UL << HRTIM\_TIMDIER\_CMP4DE\_Pos)      }}
\DoxyCodeLine{7344 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CMP4DE          HRTIM\_TIMDIER\_CMP4DE\_Msk                 }}
\DoxyCodeLine{7345 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_REPDE\_Pos       (20U)}}
\DoxyCodeLine{7346 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_REPDE\_Msk       (0x1UL << HRTIM\_TIMDIER\_REPDE\_Pos)       }}
\DoxyCodeLine{7347 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_REPDE           HRTIM\_TIMDIER\_REPDE\_Msk                  }}
\DoxyCodeLine{7348 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_UPDDE\_Pos       (22U)}}
\DoxyCodeLine{7349 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_UPDDE\_Msk       (0x1UL << HRTIM\_TIMDIER\_UPDDE\_Pos)       }}
\DoxyCodeLine{7350 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_UPDDE           HRTIM\_TIMDIER\_UPDDE\_Msk                  }}
\DoxyCodeLine{7351 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CPT1DE\_Pos      (23U)}}
\DoxyCodeLine{7352 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CPT1DE\_Msk      (0x1UL << HRTIM\_TIMDIER\_CPT1DE\_Pos)      }}
\DoxyCodeLine{7353 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CPT1DE          HRTIM\_TIMDIER\_CPT1DE\_Msk                 }}
\DoxyCodeLine{7354 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CPT2DE\_Pos      (24U)}}
\DoxyCodeLine{7355 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CPT2DE\_Msk      (0x1UL << HRTIM\_TIMDIER\_CPT2DE\_Pos)      }}
\DoxyCodeLine{7356 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_CPT2DE          HRTIM\_TIMDIER\_CPT2DE\_Msk                 }}
\DoxyCodeLine{7357 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_SET1DE\_Pos      (25U)}}
\DoxyCodeLine{7358 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_SET1DE\_Msk      (0x1UL << HRTIM\_TIMDIER\_SET1DE\_Pos)      }}
\DoxyCodeLine{7359 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_SET1DE          HRTIM\_TIMDIER\_SET1DE\_Msk                 }}
\DoxyCodeLine{7360 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_RST1DE\_Pos      (26U)}}
\DoxyCodeLine{7361 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_RST1DE\_Msk      (0x1UL << HRTIM\_TIMDIER\_RST1DE\_Pos)      }}
\DoxyCodeLine{7362 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_RST1DE          HRTIM\_TIMDIER\_RST1DE\_Msk                 }}
\DoxyCodeLine{7363 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_SET2DE\_Pos      (27U)}}
\DoxyCodeLine{7364 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_SET2DE\_Msk      (0x1UL << HRTIM\_TIMDIER\_SET2DE\_Pos)      }}
\DoxyCodeLine{7365 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_SET2DE          HRTIM\_TIMDIER\_SET2DE\_Msk                 }}
\DoxyCodeLine{7366 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_RST2DE\_Pos      (28U)}}
\DoxyCodeLine{7367 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_RST2DE\_Msk      (0x1UL << HRTIM\_TIMDIER\_RST2DE\_Pos)      }}
\DoxyCodeLine{7368 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_RST2DE          HRTIM\_TIMDIER\_RST2DE\_Msk                 }}
\DoxyCodeLine{7369 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_RSTDE\_Pos       (29U)}}
\DoxyCodeLine{7370 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_RSTDE\_Msk       (0x1UL << HRTIM\_TIMDIER\_RSTDE\_Pos)       }}
\DoxyCodeLine{7371 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_RSTDE           HRTIM\_TIMDIER\_RSTDE\_Msk                  }}
\DoxyCodeLine{7372 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_DLYPRTDE\_Pos    (30U)}}
\DoxyCodeLine{7373 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_DLYPRTDE\_Msk    (0x1UL << HRTIM\_TIMDIER\_DLYPRTDE\_Pos)    }}
\DoxyCodeLine{7374 \textcolor{preprocessor}{\#define HRTIM\_TIMDIER\_DLYPRTDE        HRTIM\_TIMDIER\_DLYPRTDE\_Msk               }}
\DoxyCodeLine{7376 \textcolor{comment}{/******************  Bit definition for HRTIM\_CNTR register  ****************/}}
\DoxyCodeLine{7377 \textcolor{preprocessor}{\#define HRTIM\_CNTR\_CNTR\_Pos           (0U)}}
\DoxyCodeLine{7378 \textcolor{preprocessor}{\#define HRTIM\_CNTR\_CNTR\_Msk           (0x0000FFFFUL << HRTIM\_CNTR\_CNTR\_Pos)    }}
\DoxyCodeLine{7379 \textcolor{preprocessor}{\#define HRTIM\_CNTR\_CNTR               HRTIM\_CNTR\_CNTR\_Msk                      }}
\DoxyCodeLine{7381 \textcolor{comment}{/*******************  Bit definition for HRTIM\_PER register  *****************/}}
\DoxyCodeLine{7382 \textcolor{preprocessor}{\#define HRTIM\_PER\_PER\_Pos             (0U)}}
\DoxyCodeLine{7383 \textcolor{preprocessor}{\#define HRTIM\_PER\_PER\_Msk             (0x0000FFFFUL << HRTIM\_PER\_PER\_Pos)      }}
\DoxyCodeLine{7384 \textcolor{preprocessor}{\#define HRTIM\_PER\_PER                 HRTIM\_PER\_PER\_Msk                        }}
\DoxyCodeLine{7386 \textcolor{comment}{/*******************  Bit definition for HRTIM\_REP register  *****************/}}
\DoxyCodeLine{7387 \textcolor{preprocessor}{\#define HRTIM\_REP\_REP\_Pos             (0U)}}
\DoxyCodeLine{7388 \textcolor{preprocessor}{\#define HRTIM\_REP\_REP\_Msk             (0x000000FFUL << HRTIM\_REP\_REP\_Pos)      }}
\DoxyCodeLine{7389 \textcolor{preprocessor}{\#define HRTIM\_REP\_REP                 HRTIM\_REP\_REP\_Msk                        }}
\DoxyCodeLine{7391 \textcolor{comment}{/*******************  Bit definition for HRTIM\_CMP1R register  *****************/}}
\DoxyCodeLine{7392 \textcolor{preprocessor}{\#define HRTIM\_CMP1R\_CMP1R\_Pos         (0U)}}
\DoxyCodeLine{7393 \textcolor{preprocessor}{\#define HRTIM\_CMP1R\_CMP1R\_Msk         (0x0000FFFFUL << HRTIM\_CMP1R\_CMP1R\_Pos)  }}
\DoxyCodeLine{7394 \textcolor{preprocessor}{\#define HRTIM\_CMP1R\_CMP1R             HRTIM\_CMP1R\_CMP1R\_Msk                    }}
\DoxyCodeLine{7396 \textcolor{comment}{/*******************  Bit definition for HRTIM\_CMP1CR register  *****************/}}
\DoxyCodeLine{7397 \textcolor{preprocessor}{\#define HRTIM\_CMP1CR\_CMP1CR\_Pos       (0U)}}
\DoxyCodeLine{7398 \textcolor{preprocessor}{\#define HRTIM\_CMP1CR\_CMP1CR\_Msk       (0x0000FFFFUL << HRTIM\_CMP1CR\_CMP1CR\_Pos)}}
\DoxyCodeLine{7399 \textcolor{preprocessor}{\#define HRTIM\_CMP1CR\_CMP1CR           HRTIM\_CMP1CR\_CMP1CR\_Msk                  }}
\DoxyCodeLine{7401 \textcolor{comment}{/*******************  Bit definition for HRTIM\_CMP2R register  *****************/}}
\DoxyCodeLine{7402 \textcolor{preprocessor}{\#define HRTIM\_CMP2R\_CMP2R\_Pos         (0U)}}
\DoxyCodeLine{7403 \textcolor{preprocessor}{\#define HRTIM\_CMP2R\_CMP2R\_Msk         (0x0000FFFFUL << HRTIM\_CMP2R\_CMP2R\_Pos)  }}
\DoxyCodeLine{7404 \textcolor{preprocessor}{\#define HRTIM\_CMP2R\_CMP2R             HRTIM\_CMP2R\_CMP2R\_Msk                    }}
\DoxyCodeLine{7406 \textcolor{comment}{/*******************  Bit definition for HRTIM\_CMP3R register  *****************/}}
\DoxyCodeLine{7407 \textcolor{preprocessor}{\#define HRTIM\_CMP3R\_CMP3R\_Pos         (0U)}}
\DoxyCodeLine{7408 \textcolor{preprocessor}{\#define HRTIM\_CMP3R\_CMP3R\_Msk         (0x0000FFFFUL << HRTIM\_CMP3R\_CMP3R\_Pos)  }}
\DoxyCodeLine{7409 \textcolor{preprocessor}{\#define HRTIM\_CMP3R\_CMP3R             HRTIM\_CMP3R\_CMP3R\_Msk                    }}
\DoxyCodeLine{7411 \textcolor{comment}{/*******************  Bit definition for HRTIM\_CMP4R register  *****************/}}
\DoxyCodeLine{7412 \textcolor{preprocessor}{\#define HRTIM\_CMP4R\_CMP4R\_Pos         (0U)}}
\DoxyCodeLine{7413 \textcolor{preprocessor}{\#define HRTIM\_CMP4R\_CMP4R\_Msk         (0x0000FFFFUL << HRTIM\_CMP4R\_CMP4R\_Pos)  }}
\DoxyCodeLine{7414 \textcolor{preprocessor}{\#define HRTIM\_CMP4R\_CMP4R             HRTIM\_CMP4R\_CMP4R\_Msk                    }}
\DoxyCodeLine{7416 \textcolor{comment}{/*******************  Bit definition for HRTIM\_CPT1R register  ****************/}}
\DoxyCodeLine{7417 \textcolor{preprocessor}{\#define HRTIM\_CPT1R\_CPT1R\_Pos         (0U)}}
\DoxyCodeLine{7418 \textcolor{preprocessor}{\#define HRTIM\_CPT1R\_CPT1R\_Msk         (0x0000FFFFUL << HRTIM\_CPT1R\_CPT1R\_Pos)  }}
\DoxyCodeLine{7419 \textcolor{preprocessor}{\#define HRTIM\_CPT1R\_CPT1R             HRTIM\_CPT1R\_CPT1R\_Msk                    }}
\DoxyCodeLine{7420 \textcolor{preprocessor}{\#define HRTIM\_CPT1R\_DIR\_Pos           (16U)}}
\DoxyCodeLine{7421 \textcolor{preprocessor}{\#define HRTIM\_CPT1R\_DIR\_Msk           (0x1UL << HRTIM\_CPT1R\_DIR\_Pos)           }}
\DoxyCodeLine{7422 \textcolor{preprocessor}{\#define HRTIM\_CPT1R\_DIR               HRTIM\_CPT1R\_DIR\_Msk                      }}
\DoxyCodeLine{7424 \textcolor{comment}{/*******************  Bit definition for HRTIM\_CPT2R register  ****************/}}
\DoxyCodeLine{7425 \textcolor{preprocessor}{\#define HRTIM\_CPT2R\_CPT2R\_Pos         (0U)}}
\DoxyCodeLine{7426 \textcolor{preprocessor}{\#define HRTIM\_CPT2R\_CPT2R\_Msk         (0x0000FFFFUL << HRTIM\_CPT2R\_CPT2R\_Pos)  }}
\DoxyCodeLine{7427 \textcolor{preprocessor}{\#define HRTIM\_CPT2R\_CPT2R             HRTIM\_CPT2R\_CPT2R\_Msk                    }}
\DoxyCodeLine{7428 \textcolor{preprocessor}{\#define HRTIM\_CPT2R\_DIR\_Pos           (16U)}}
\DoxyCodeLine{7429 \textcolor{preprocessor}{\#define HRTIM\_CPT2R\_DIR\_Msk           (0x1UL << HRTIM\_CPT2R\_DIR\_Pos)           }}
\DoxyCodeLine{7430 \textcolor{preprocessor}{\#define HRTIM\_CPT2R\_DIR               HRTIM\_CPT2R\_DIR\_Msk                      }}
\DoxyCodeLine{7432 \textcolor{comment}{/******************** Bit definition for Slave Deadtime register **************/}}
\DoxyCodeLine{7433 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTR\_Pos             (0U)}}
\DoxyCodeLine{7434 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTR\_Msk             (0x1FFUL << HRTIM\_DTR\_DTR\_Pos)           }}
\DoxyCodeLine{7435 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTR                 HRTIM\_DTR\_DTR\_Msk                        }}
\DoxyCodeLine{7436 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTR\_0               (0x001UL << HRTIM\_DTR\_DTR\_Pos)           }}
\DoxyCodeLine{7437 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTR\_1               (0x002UL << HRTIM\_DTR\_DTR\_Pos)           }}
\DoxyCodeLine{7438 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTR\_2               (0x004UL << HRTIM\_DTR\_DTR\_Pos)           }}
\DoxyCodeLine{7439 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTR\_3               (0x008UL << HRTIM\_DTR\_DTR\_Pos)           }}
\DoxyCodeLine{7440 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTR\_4               (0x010UL << HRTIM\_DTR\_DTR\_Pos)           }}
\DoxyCodeLine{7441 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTR\_5               (0x020UL << HRTIM\_DTR\_DTR\_Pos)           }}
\DoxyCodeLine{7442 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTR\_6               (0x040UL << HRTIM\_DTR\_DTR\_Pos)           }}
\DoxyCodeLine{7443 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTR\_7               (0x080UL << HRTIM\_DTR\_DTR\_Pos)           }}
\DoxyCodeLine{7444 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTR\_8               (0x100UL << HRTIM\_DTR\_DTR\_Pos)           }}
\DoxyCodeLine{7445 \textcolor{preprocessor}{\#define HRTIM\_DTR\_SDTR\_Pos            (9U)}}
\DoxyCodeLine{7446 \textcolor{preprocessor}{\#define HRTIM\_DTR\_SDTR\_Msk            (0x1UL << HRTIM\_DTR\_SDTR\_Pos)            }}
\DoxyCodeLine{7447 \textcolor{preprocessor}{\#define HRTIM\_DTR\_SDTR                HRTIM\_DTR\_SDTR\_Msk                       }}
\DoxyCodeLine{7448 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTPRSC\_Pos          (10U)}}
\DoxyCodeLine{7449 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTPRSC\_Msk          (0x7UL << HRTIM\_DTR\_DTPRSC\_Pos)          }}
\DoxyCodeLine{7450 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTPRSC              HRTIM\_DTR\_DTPRSC\_Msk                     }}
\DoxyCodeLine{7451 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTPRSC\_0            (0x1UL << HRTIM\_DTR\_DTPRSC\_Pos)          }}
\DoxyCodeLine{7452 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTPRSC\_1            (0x2UL << HRTIM\_DTR\_DTPRSC\_Pos)          }}
\DoxyCodeLine{7453 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTPRSC\_2            (0x4UL << HRTIM\_DTR\_DTPRSC\_Pos)          }}
\DoxyCodeLine{7454 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTRSLK\_Pos          (14U)}}
\DoxyCodeLine{7455 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTRSLK\_Msk          (0x1UL << HRTIM\_DTR\_DTRSLK\_Pos)          }}
\DoxyCodeLine{7456 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTRSLK              HRTIM\_DTR\_DTRSLK\_Msk                     }}
\DoxyCodeLine{7457 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTRLK\_Pos           (15U)}}
\DoxyCodeLine{7458 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTRLK\_Msk           (0x1UL << HRTIM\_DTR\_DTRLK\_Pos)           }}
\DoxyCodeLine{7459 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTRLK               HRTIM\_DTR\_DTRLK\_Msk                      }}
\DoxyCodeLine{7460 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTF\_Pos             (16U)}}
\DoxyCodeLine{7461 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTF\_Msk             (0x1FFUL << HRTIM\_DTR\_DTF\_Pos)           }}
\DoxyCodeLine{7462 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTF                 HRTIM\_DTR\_DTF\_Msk                        }}
\DoxyCodeLine{7463 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTF\_0               (0x001UL << HRTIM\_DTR\_DTF\_Pos)           }}
\DoxyCodeLine{7464 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTF\_1               (0x002UL << HRTIM\_DTR\_DTF\_Pos)           }}
\DoxyCodeLine{7465 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTF\_2               (0x004UL << HRTIM\_DTR\_DTF\_Pos)           }}
\DoxyCodeLine{7466 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTF\_3               (0x008UL << HRTIM\_DTR\_DTF\_Pos)           }}
\DoxyCodeLine{7467 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTF\_4               (0x010UL << HRTIM\_DTR\_DTF\_Pos)           }}
\DoxyCodeLine{7468 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTF\_5               (0x020UL << HRTIM\_DTR\_DTF\_Pos)           }}
\DoxyCodeLine{7469 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTF\_6               (0x040UL << HRTIM\_DTR\_DTF\_Pos)           }}
\DoxyCodeLine{7470 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTF\_7               (0x080UL << HRTIM\_DTR\_DTF\_Pos)           }}
\DoxyCodeLine{7471 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTF\_8               (0x100UL << HRTIM\_DTR\_DTF\_Pos)           }}
\DoxyCodeLine{7472 \textcolor{preprocessor}{\#define HRTIM\_DTR\_SDTF\_Pos            (25U)}}
\DoxyCodeLine{7473 \textcolor{preprocessor}{\#define HRTIM\_DTR\_SDTF\_Msk            (0x1UL << HRTIM\_DTR\_SDTF\_Pos)            }}
\DoxyCodeLine{7474 \textcolor{preprocessor}{\#define HRTIM\_DTR\_SDTF                HRTIM\_DTR\_SDTF\_Msk                       }}
\DoxyCodeLine{7475 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTFSLK\_Pos          (30U)}}
\DoxyCodeLine{7476 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTFSLK\_Msk          (0x1UL << HRTIM\_DTR\_DTFSLK\_Pos)          }}
\DoxyCodeLine{7477 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTFSLK              HRTIM\_DTR\_DTFSLK\_Msk                     }}
\DoxyCodeLine{7478 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTFLK\_Pos           (31U)}}
\DoxyCodeLine{7479 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTFLK\_Msk           (0x1UL << HRTIM\_DTR\_DTFLK\_Pos)           }}
\DoxyCodeLine{7480 \textcolor{preprocessor}{\#define HRTIM\_DTR\_DTFLK               HRTIM\_DTR\_DTFLK\_Msk                      }}
\DoxyCodeLine{7482 \textcolor{comment}{/**** Bit definition for Slave Output 1 set register **************************/}}
\DoxyCodeLine{7483 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_SST\_Pos           (0U)}}
\DoxyCodeLine{7484 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_SST\_Msk           (0x1UL << HRTIM\_SET1R\_SST\_Pos)           }}
\DoxyCodeLine{7485 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_SST               HRTIM\_SET1R\_SST\_Msk                      }}
\DoxyCodeLine{7486 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_RESYNC\_Pos        (1U)}}
\DoxyCodeLine{7487 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_RESYNC\_Msk        (0x1UL << HRTIM\_SET1R\_RESYNC\_Pos)        }}
\DoxyCodeLine{7488 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_RESYNC            HRTIM\_SET1R\_RESYNC\_Msk                   }}
\DoxyCodeLine{7489 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_PER\_Pos           (2U)}}
\DoxyCodeLine{7490 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_PER\_Msk           (0x1UL << HRTIM\_SET1R\_PER\_Pos)           }}
\DoxyCodeLine{7491 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_PER               HRTIM\_SET1R\_PER\_Msk                      }}
\DoxyCodeLine{7492 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_CMP1\_Pos          (3U)}}
\DoxyCodeLine{7493 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_CMP1\_Msk          (0x1UL << HRTIM\_SET1R\_CMP1\_Pos)          }}
\DoxyCodeLine{7494 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_CMP1              HRTIM\_SET1R\_CMP1\_Msk                     }}
\DoxyCodeLine{7495 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_CMP2\_Pos          (4U)}}
\DoxyCodeLine{7496 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_CMP2\_Msk          (0x1UL << HRTIM\_SET1R\_CMP2\_Pos)          }}
\DoxyCodeLine{7497 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_CMP2              HRTIM\_SET1R\_CMP2\_Msk                     }}
\DoxyCodeLine{7498 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_CMP3\_Pos          (5U)}}
\DoxyCodeLine{7499 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_CMP3\_Msk          (0x1UL << HRTIM\_SET1R\_CMP3\_Pos)          }}
\DoxyCodeLine{7500 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_CMP3              HRTIM\_SET1R\_CMP3\_Msk                     }}
\DoxyCodeLine{7501 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_CMP4\_Pos          (6U)}}
\DoxyCodeLine{7502 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_CMP4\_Msk          (0x1UL << HRTIM\_SET1R\_CMP4\_Pos)          }}
\DoxyCodeLine{7503 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_CMP4              HRTIM\_SET1R\_CMP4\_Msk                     }}
\DoxyCodeLine{7505 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_MSTPER\_Pos        (7U)}}
\DoxyCodeLine{7506 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_MSTPER\_Msk        (0x1UL << HRTIM\_SET1R\_MSTPER\_Pos)        }}
\DoxyCodeLine{7507 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_MSTPER            HRTIM\_SET1R\_MSTPER\_Msk                   }}
\DoxyCodeLine{7508 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_MSTCMP1\_Pos       (8U)}}
\DoxyCodeLine{7509 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_MSTCMP1\_Msk       (0x1UL << HRTIM\_SET1R\_MSTCMP1\_Pos)       }}
\DoxyCodeLine{7510 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_MSTCMP1           HRTIM\_SET1R\_MSTCMP1\_Msk                  }}
\DoxyCodeLine{7511 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_MSTCMP2\_Pos       (9U)}}
\DoxyCodeLine{7512 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_MSTCMP2\_Msk       (0x1UL << HRTIM\_SET1R\_MSTCMP2\_Pos)       }}
\DoxyCodeLine{7513 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_MSTCMP2           HRTIM\_SET1R\_MSTCMP2\_Msk                  }}
\DoxyCodeLine{7514 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_MSTCMP3\_Pos       (10U)}}
\DoxyCodeLine{7515 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_MSTCMP3\_Msk       (0x1UL << HRTIM\_SET1R\_MSTCMP3\_Pos)       }}
\DoxyCodeLine{7516 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_MSTCMP3           HRTIM\_SET1R\_MSTCMP3\_Msk                  }}
\DoxyCodeLine{7517 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_MSTCMP4\_Pos       (11U)}}
\DoxyCodeLine{7518 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_MSTCMP4\_Msk       (0x1UL << HRTIM\_SET1R\_MSTCMP4\_Pos)       }}
\DoxyCodeLine{7519 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_MSTCMP4           HRTIM\_SET1R\_MSTCMP4\_Msk                  }}
\DoxyCodeLine{7521 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT1\_Pos      (12U)}}
\DoxyCodeLine{7522 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT1\_Msk      (0x1UL << HRTIM\_SET1R\_TIMEVNT1\_Pos)      }}
\DoxyCodeLine{7523 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT1          HRTIM\_SET1R\_TIMEVNT1\_Msk                 }}
\DoxyCodeLine{7524 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT2\_Pos      (13U)}}
\DoxyCodeLine{7525 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT2\_Msk      (0x1UL << HRTIM\_SET1R\_TIMEVNT2\_Pos)      }}
\DoxyCodeLine{7526 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT2          HRTIM\_SET1R\_TIMEVNT2\_Msk                 }}
\DoxyCodeLine{7527 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT3\_Pos      (14U)}}
\DoxyCodeLine{7528 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT3\_Msk      (0x1UL << HRTIM\_SET1R\_TIMEVNT3\_Pos)      }}
\DoxyCodeLine{7529 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT3          HRTIM\_SET1R\_TIMEVNT3\_Msk                 }}
\DoxyCodeLine{7530 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT4\_Pos      (15U)}}
\DoxyCodeLine{7531 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT4\_Msk      (0x1UL << HRTIM\_SET1R\_TIMEVNT4\_Pos)      }}
\DoxyCodeLine{7532 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT4          HRTIM\_SET1R\_TIMEVNT4\_Msk                 }}
\DoxyCodeLine{7533 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT5\_Pos      (16U)}}
\DoxyCodeLine{7534 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT5\_Msk      (0x1UL << HRTIM\_SET1R\_TIMEVNT5\_Pos)      }}
\DoxyCodeLine{7535 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT5          HRTIM\_SET1R\_TIMEVNT5\_Msk                 }}
\DoxyCodeLine{7536 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT6\_Pos      (17U)}}
\DoxyCodeLine{7537 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT6\_Msk      (0x1UL << HRTIM\_SET1R\_TIMEVNT6\_Pos)      }}
\DoxyCodeLine{7538 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT6          HRTIM\_SET1R\_TIMEVNT6\_Msk                 }}
\DoxyCodeLine{7539 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT7\_Pos      (18U)}}
\DoxyCodeLine{7540 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT7\_Msk      (0x1UL << HRTIM\_SET1R\_TIMEVNT7\_Pos)      }}
\DoxyCodeLine{7541 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT7          HRTIM\_SET1R\_TIMEVNT7\_Msk                 }}
\DoxyCodeLine{7542 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT8\_Pos      (19U)}}
\DoxyCodeLine{7543 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT8\_Msk      (0x1UL << HRTIM\_SET1R\_TIMEVNT8\_Pos)      }}
\DoxyCodeLine{7544 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT8          HRTIM\_SET1R\_TIMEVNT8\_Msk                 }}
\DoxyCodeLine{7545 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT9\_Pos      (20U)}}
\DoxyCodeLine{7546 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT9\_Msk      (0x1UL << HRTIM\_SET1R\_TIMEVNT9\_Pos)      }}
\DoxyCodeLine{7547 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_TIMEVNT9          HRTIM\_SET1R\_TIMEVNT9\_Msk                 }}
\DoxyCodeLine{7549 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT1\_Pos       (21U)}}
\DoxyCodeLine{7550 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT1\_Msk       (0x1UL << HRTIM\_SET1R\_EXTVNT1\_Pos)       }}
\DoxyCodeLine{7551 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT1           HRTIM\_SET1R\_EXTVNT1\_Msk                  }}
\DoxyCodeLine{7552 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT2\_Pos       (22U)}}
\DoxyCodeLine{7553 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT2\_Msk       (0x1UL << HRTIM\_SET1R\_EXTVNT2\_Pos)       }}
\DoxyCodeLine{7554 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT2           HRTIM\_SET1R\_EXTVNT2\_Msk                  }}
\DoxyCodeLine{7555 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT3\_Pos       (23U)}}
\DoxyCodeLine{7556 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT3\_Msk       (0x1UL << HRTIM\_SET1R\_EXTVNT3\_Pos)       }}
\DoxyCodeLine{7557 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT3           HRTIM\_SET1R\_EXTVNT3\_Msk                  }}
\DoxyCodeLine{7558 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT4\_Pos       (24U)}}
\DoxyCodeLine{7559 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT4\_Msk       (0x1UL << HRTIM\_SET1R\_EXTVNT4\_Pos)       }}
\DoxyCodeLine{7560 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT4           HRTIM\_SET1R\_EXTVNT4\_Msk                  }}
\DoxyCodeLine{7561 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT5\_Pos       (25U)}}
\DoxyCodeLine{7562 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT5\_Msk       (0x1UL << HRTIM\_SET1R\_EXTVNT5\_Pos)       }}
\DoxyCodeLine{7563 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT5           HRTIM\_SET1R\_EXTVNT5\_Msk                  }}
\DoxyCodeLine{7564 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT6\_Pos       (26U)}}
\DoxyCodeLine{7565 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT6\_Msk       (0x1UL << HRTIM\_SET1R\_EXTVNT6\_Pos)       }}
\DoxyCodeLine{7566 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT6           HRTIM\_SET1R\_EXTVNT6\_Msk                  }}
\DoxyCodeLine{7567 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT7\_Pos       (27U)}}
\DoxyCodeLine{7568 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT7\_Msk       (0x1UL << HRTIM\_SET1R\_EXTVNT7\_Pos)       }}
\DoxyCodeLine{7569 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT7           HRTIM\_SET1R\_EXTVNT7\_Msk                  }}
\DoxyCodeLine{7570 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT8\_Pos       (28U)}}
\DoxyCodeLine{7571 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT8\_Msk       (0x1UL << HRTIM\_SET1R\_EXTVNT8\_Pos)       }}
\DoxyCodeLine{7572 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT8           HRTIM\_SET1R\_EXTVNT8\_Msk                  }}
\DoxyCodeLine{7573 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT9\_Pos       (29U)}}
\DoxyCodeLine{7574 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT9\_Msk       (0x1UL << HRTIM\_SET1R\_EXTVNT9\_Pos)       }}
\DoxyCodeLine{7575 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT9           HRTIM\_SET1R\_EXTVNT9\_Msk                  }}
\DoxyCodeLine{7576 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT10\_Pos      (30U)}}
\DoxyCodeLine{7577 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT10\_Msk      (0x1UL << HRTIM\_SET1R\_EXTVNT10\_Pos)      }}
\DoxyCodeLine{7578 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_EXTVNT10          HRTIM\_SET1R\_EXTVNT10\_Msk                 }}
\DoxyCodeLine{7580 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_UPDATE\_Pos        (31U)}}
\DoxyCodeLine{7581 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_UPDATE\_Msk        (0x1UL << HRTIM\_SET1R\_UPDATE\_Pos)        }}
\DoxyCodeLine{7582 \textcolor{preprocessor}{\#define HRTIM\_SET1R\_UPDATE            HRTIM\_SET1R\_UPDATE\_Msk                   }}
\DoxyCodeLine{7584 \textcolor{comment}{/**** Bit definition for Slave Output 1 reset register ************************/}}
\DoxyCodeLine{7585 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_SRT\_Pos           (0U)}}
\DoxyCodeLine{7586 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_SRT\_Msk           (0x1UL << HRTIM\_RST1R\_SRT\_Pos)           }}
\DoxyCodeLine{7587 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_SRT               HRTIM\_RST1R\_SRT\_Msk                      }}
\DoxyCodeLine{7588 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_RESYNC\_Pos        (1U)}}
\DoxyCodeLine{7589 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_RESYNC\_Msk        (0x1UL << HRTIM\_RST1R\_RESYNC\_Pos)        }}
\DoxyCodeLine{7590 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_RESYNC            HRTIM\_RST1R\_RESYNC\_Msk                   }}
\DoxyCodeLine{7591 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_PER\_Pos           (2U)}}
\DoxyCodeLine{7592 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_PER\_Msk           (0x1UL << HRTIM\_RST1R\_PER\_Pos)           }}
\DoxyCodeLine{7593 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_PER               HRTIM\_RST1R\_PER\_Msk                      }}
\DoxyCodeLine{7594 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_CMP1\_Pos          (3U)}}
\DoxyCodeLine{7595 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_CMP1\_Msk          (0x1UL << HRTIM\_RST1R\_CMP1\_Pos)          }}
\DoxyCodeLine{7596 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_CMP1              HRTIM\_RST1R\_CMP1\_Msk                     }}
\DoxyCodeLine{7597 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_CMP2\_Pos          (4U)}}
\DoxyCodeLine{7598 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_CMP2\_Msk          (0x1UL << HRTIM\_RST1R\_CMP2\_Pos)          }}
\DoxyCodeLine{7599 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_CMP2              HRTIM\_RST1R\_CMP2\_Msk                     }}
\DoxyCodeLine{7600 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_CMP3\_Pos          (5U)}}
\DoxyCodeLine{7601 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_CMP3\_Msk          (0x1UL << HRTIM\_RST1R\_CMP3\_Pos)          }}
\DoxyCodeLine{7602 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_CMP3              HRTIM\_RST1R\_CMP3\_Msk                     }}
\DoxyCodeLine{7603 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_CMP4\_Pos          (6U)}}
\DoxyCodeLine{7604 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_CMP4\_Msk          (0x1UL << HRTIM\_RST1R\_CMP4\_Pos)          }}
\DoxyCodeLine{7605 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_CMP4              HRTIM\_RST1R\_CMP4\_Msk                     }}
\DoxyCodeLine{7607 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_MSTPER\_Pos        (7U)}}
\DoxyCodeLine{7608 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_MSTPER\_Msk        (0x1UL << HRTIM\_RST1R\_MSTPER\_Pos)        }}
\DoxyCodeLine{7609 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_MSTPER            HRTIM\_RST1R\_MSTPER\_Msk                   }}
\DoxyCodeLine{7610 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_MSTCMP1\_Pos       (8U)}}
\DoxyCodeLine{7611 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_MSTCMP1\_Msk       (0x1UL << HRTIM\_RST1R\_MSTCMP1\_Pos)       }}
\DoxyCodeLine{7612 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_MSTCMP1           HRTIM\_RST1R\_MSTCMP1\_Msk                  }}
\DoxyCodeLine{7613 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_MSTCMP2\_Pos       (9U)}}
\DoxyCodeLine{7614 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_MSTCMP2\_Msk       (0x1UL << HRTIM\_RST1R\_MSTCMP2\_Pos)       }}
\DoxyCodeLine{7615 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_MSTCMP2           HRTIM\_RST1R\_MSTCMP2\_Msk                  }}
\DoxyCodeLine{7616 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_MSTCMP3\_Pos       (10U)}}
\DoxyCodeLine{7617 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_MSTCMP3\_Msk       (0x1UL << HRTIM\_RST1R\_MSTCMP3\_Pos)       }}
\DoxyCodeLine{7618 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_MSTCMP3           HRTIM\_RST1R\_MSTCMP3\_Msk                  }}
\DoxyCodeLine{7619 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_MSTCMP4\_Pos       (11U)}}
\DoxyCodeLine{7620 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_MSTCMP4\_Msk       (0x1UL << HRTIM\_RST1R\_MSTCMP4\_Pos)       }}
\DoxyCodeLine{7621 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_MSTCMP4           HRTIM\_RST1R\_MSTCMP4\_Msk                  }}
\DoxyCodeLine{7623 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT1\_Pos      (12U)}}
\DoxyCodeLine{7624 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT1\_Msk      (0x1UL << HRTIM\_RST1R\_TIMEVNT1\_Pos)      }}
\DoxyCodeLine{7625 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT1          HRTIM\_RST1R\_TIMEVNT1\_Msk                 }}
\DoxyCodeLine{7626 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT2\_Pos      (13U)}}
\DoxyCodeLine{7627 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT2\_Msk      (0x1UL << HRTIM\_RST1R\_TIMEVNT2\_Pos)      }}
\DoxyCodeLine{7628 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT2          HRTIM\_RST1R\_TIMEVNT2\_Msk                 }}
\DoxyCodeLine{7629 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT3\_Pos      (14U)}}
\DoxyCodeLine{7630 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT3\_Msk      (0x1UL << HRTIM\_RST1R\_TIMEVNT3\_Pos)      }}
\DoxyCodeLine{7631 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT3          HRTIM\_RST1R\_TIMEVNT3\_Msk                 }}
\DoxyCodeLine{7632 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT4\_Pos      (15U)}}
\DoxyCodeLine{7633 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT4\_Msk      (0x1UL << HRTIM\_RST1R\_TIMEVNT4\_Pos)      }}
\DoxyCodeLine{7634 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT4          HRTIM\_RST1R\_TIMEVNT4\_Msk                 }}
\DoxyCodeLine{7635 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT5\_Pos      (16U)}}
\DoxyCodeLine{7636 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT5\_Msk      (0x1UL << HRTIM\_RST1R\_TIMEVNT5\_Pos)      }}
\DoxyCodeLine{7637 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT5          HRTIM\_RST1R\_TIMEVNT5\_Msk                 }}
\DoxyCodeLine{7638 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT6\_Pos      (17U)}}
\DoxyCodeLine{7639 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT6\_Msk      (0x1UL << HRTIM\_RST1R\_TIMEVNT6\_Pos)      }}
\DoxyCodeLine{7640 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT6          HRTIM\_RST1R\_TIMEVNT6\_Msk                 }}
\DoxyCodeLine{7641 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT7\_Pos      (18U)}}
\DoxyCodeLine{7642 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT7\_Msk      (0x1UL << HRTIM\_RST1R\_TIMEVNT7\_Pos)      }}
\DoxyCodeLine{7643 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT7          HRTIM\_RST1R\_TIMEVNT7\_Msk                 }}
\DoxyCodeLine{7644 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT8\_Pos      (19U)}}
\DoxyCodeLine{7645 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT8\_Msk      (0x1UL << HRTIM\_RST1R\_TIMEVNT8\_Pos)      }}
\DoxyCodeLine{7646 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT8          HRTIM\_RST1R\_TIMEVNT8\_Msk                 }}
\DoxyCodeLine{7647 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT9\_Pos      (20U)}}
\DoxyCodeLine{7648 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT9\_Msk      (0x1UL << HRTIM\_RST1R\_TIMEVNT9\_Pos)      }}
\DoxyCodeLine{7649 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_TIMEVNT9          HRTIM\_RST1R\_TIMEVNT9\_Msk                 }}
\DoxyCodeLine{7651 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT1\_Pos       (21U)}}
\DoxyCodeLine{7652 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT1\_Msk       (0x1UL << HRTIM\_RST1R\_EXTVNT1\_Pos)       }}
\DoxyCodeLine{7653 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT1           HRTIM\_RST1R\_EXTVNT1\_Msk                  }}
\DoxyCodeLine{7654 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT2\_Pos       (22U)}}
\DoxyCodeLine{7655 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT2\_Msk       (0x1UL << HRTIM\_RST1R\_EXTVNT2\_Pos)       }}
\DoxyCodeLine{7656 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT2           HRTIM\_RST1R\_EXTVNT2\_Msk                  }}
\DoxyCodeLine{7657 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT3\_Pos       (23U)}}
\DoxyCodeLine{7658 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT3\_Msk       (0x1UL << HRTIM\_RST1R\_EXTVNT3\_Pos)       }}
\DoxyCodeLine{7659 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT3           HRTIM\_RST1R\_EXTVNT3\_Msk                  }}
\DoxyCodeLine{7660 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT4\_Pos       (24U)}}
\DoxyCodeLine{7661 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT4\_Msk       (0x1UL << HRTIM\_RST1R\_EXTVNT4\_Pos)       }}
\DoxyCodeLine{7662 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT4           HRTIM\_RST1R\_EXTVNT4\_Msk                  }}
\DoxyCodeLine{7663 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT5\_Pos       (25U)}}
\DoxyCodeLine{7664 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT5\_Msk       (0x1UL << HRTIM\_RST1R\_EXTVNT5\_Pos)       }}
\DoxyCodeLine{7665 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT5           HRTIM\_RST1R\_EXTVNT5\_Msk                  }}
\DoxyCodeLine{7666 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT6\_Pos       (26U)}}
\DoxyCodeLine{7667 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT6\_Msk       (0x1UL << HRTIM\_RST1R\_EXTVNT6\_Pos)       }}
\DoxyCodeLine{7668 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT6           HRTIM\_RST1R\_EXTVNT6\_Msk                  }}
\DoxyCodeLine{7669 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT7\_Pos       (27U)}}
\DoxyCodeLine{7670 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT7\_Msk       (0x1UL << HRTIM\_RST1R\_EXTVNT7\_Pos)       }}
\DoxyCodeLine{7671 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT7           HRTIM\_RST1R\_EXTVNT7\_Msk                  }}
\DoxyCodeLine{7672 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT8\_Pos       (28U)}}
\DoxyCodeLine{7673 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT8\_Msk       (0x1UL << HRTIM\_RST1R\_EXTVNT8\_Pos)       }}
\DoxyCodeLine{7674 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT8           HRTIM\_RST1R\_EXTVNT8\_Msk                  }}
\DoxyCodeLine{7675 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT9\_Pos       (29U)}}
\DoxyCodeLine{7676 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT9\_Msk       (0x1UL << HRTIM\_RST1R\_EXTVNT9\_Pos)       }}
\DoxyCodeLine{7677 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT9           HRTIM\_RST1R\_EXTVNT9\_Msk                  }}
\DoxyCodeLine{7678 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT10\_Pos      (30U)}}
\DoxyCodeLine{7679 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT10\_Msk      (0x1UL << HRTIM\_RST1R\_EXTVNT10\_Pos)      }}
\DoxyCodeLine{7680 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_EXTVNT10          HRTIM\_RST1R\_EXTVNT10\_Msk                 }}
\DoxyCodeLine{7681 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_UPDATE\_Pos        (31U)}}
\DoxyCodeLine{7682 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_UPDATE\_Msk        (0x1UL << HRTIM\_RST1R\_UPDATE\_Pos)        }}
\DoxyCodeLine{7683 \textcolor{preprocessor}{\#define HRTIM\_RST1R\_UPDATE            HRTIM\_RST1R\_UPDATE\_Msk                   }}
\DoxyCodeLine{7685 \textcolor{comment}{/**** Bit definition for Slave Output 2 set register **************************/}}
\DoxyCodeLine{7686 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_SST\_Pos           (0U)}}
\DoxyCodeLine{7687 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_SST\_Msk           (0x1UL << HRTIM\_SET2R\_SST\_Pos)           }}
\DoxyCodeLine{7688 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_SST               HRTIM\_SET2R\_SST\_Msk                      }}
\DoxyCodeLine{7689 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_RESYNC\_Pos        (1U)}}
\DoxyCodeLine{7690 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_RESYNC\_Msk        (0x1UL << HRTIM\_SET2R\_RESYNC\_Pos)        }}
\DoxyCodeLine{7691 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_RESYNC            HRTIM\_SET2R\_RESYNC\_Msk                   }}
\DoxyCodeLine{7692 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_PER\_Pos           (2U)}}
\DoxyCodeLine{7693 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_PER\_Msk           (0x1UL << HRTIM\_SET2R\_PER\_Pos)           }}
\DoxyCodeLine{7694 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_PER               HRTIM\_SET2R\_PER\_Msk                      }}
\DoxyCodeLine{7695 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_CMP1\_Pos          (3U)}}
\DoxyCodeLine{7696 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_CMP1\_Msk          (0x1UL << HRTIM\_SET2R\_CMP1\_Pos)          }}
\DoxyCodeLine{7697 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_CMP1              HRTIM\_SET2R\_CMP1\_Msk                     }}
\DoxyCodeLine{7698 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_CMP2\_Pos          (4U)}}
\DoxyCodeLine{7699 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_CMP2\_Msk          (0x1UL << HRTIM\_SET2R\_CMP2\_Pos)          }}
\DoxyCodeLine{7700 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_CMP2              HRTIM\_SET2R\_CMP2\_Msk                     }}
\DoxyCodeLine{7701 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_CMP3\_Pos          (5U)}}
\DoxyCodeLine{7702 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_CMP3\_Msk          (0x1UL << HRTIM\_SET2R\_CMP3\_Pos)          }}
\DoxyCodeLine{7703 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_CMP3              HRTIM\_SET2R\_CMP3\_Msk                     }}
\DoxyCodeLine{7704 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_CMP4\_Pos          (6U)}}
\DoxyCodeLine{7705 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_CMP4\_Msk          (0x1UL << HRTIM\_SET2R\_CMP4\_Pos)          }}
\DoxyCodeLine{7706 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_CMP4              HRTIM\_SET2R\_CMP4\_Msk                     }}
\DoxyCodeLine{7708 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_MSTPER\_Pos        (7U)}}
\DoxyCodeLine{7709 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_MSTPER\_Msk        (0x1UL << HRTIM\_SET2R\_MSTPER\_Pos)        }}
\DoxyCodeLine{7710 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_MSTPER            HRTIM\_SET2R\_MSTPER\_Msk                   }}
\DoxyCodeLine{7711 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_MSTCMP1\_Pos       (8U)}}
\DoxyCodeLine{7712 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_MSTCMP1\_Msk       (0x1UL << HRTIM\_SET2R\_MSTCMP1\_Pos)       }}
\DoxyCodeLine{7713 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_MSTCMP1           HRTIM\_SET2R\_MSTCMP1\_Msk                  }}
\DoxyCodeLine{7714 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_MSTCMP2\_Pos       (9U)}}
\DoxyCodeLine{7715 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_MSTCMP2\_Msk       (0x1UL << HRTIM\_SET2R\_MSTCMP2\_Pos)       }}
\DoxyCodeLine{7716 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_MSTCMP2           HRTIM\_SET2R\_MSTCMP2\_Msk                  }}
\DoxyCodeLine{7717 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_MSTCMP3\_Pos       (10U)}}
\DoxyCodeLine{7718 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_MSTCMP3\_Msk       (0x1UL << HRTIM\_SET2R\_MSTCMP3\_Pos)       }}
\DoxyCodeLine{7719 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_MSTCMP3           HRTIM\_SET2R\_MSTCMP3\_Msk                  }}
\DoxyCodeLine{7720 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_MSTCMP4\_Pos       (11U)}}
\DoxyCodeLine{7721 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_MSTCMP4\_Msk       (0x1UL << HRTIM\_SET2R\_MSTCMP4\_Pos)       }}
\DoxyCodeLine{7722 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_MSTCMP4           HRTIM\_SET2R\_MSTCMP4\_Msk                  }}
\DoxyCodeLine{7724 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT1\_Pos      (12U)}}
\DoxyCodeLine{7725 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT1\_Msk      (0x1UL << HRTIM\_SET2R\_TIMEVNT1\_Pos)      }}
\DoxyCodeLine{7726 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT1          HRTIM\_SET2R\_TIMEVNT1\_Msk                 }}
\DoxyCodeLine{7727 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT2\_Pos      (13U)}}
\DoxyCodeLine{7728 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT2\_Msk      (0x1UL << HRTIM\_SET2R\_TIMEVNT2\_Pos)      }}
\DoxyCodeLine{7729 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT2          HRTIM\_SET2R\_TIMEVNT2\_Msk                 }}
\DoxyCodeLine{7730 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT3\_Pos      (14U)}}
\DoxyCodeLine{7731 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT3\_Msk      (0x1UL << HRTIM\_SET2R\_TIMEVNT3\_Pos)      }}
\DoxyCodeLine{7732 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT3          HRTIM\_SET2R\_TIMEVNT3\_Msk                 }}
\DoxyCodeLine{7733 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT4\_Pos      (15U)}}
\DoxyCodeLine{7734 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT4\_Msk      (0x1UL << HRTIM\_SET2R\_TIMEVNT4\_Pos)      }}
\DoxyCodeLine{7735 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT4          HRTIM\_SET2R\_TIMEVNT4\_Msk                 }}
\DoxyCodeLine{7736 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT5\_Pos      (16U)}}
\DoxyCodeLine{7737 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT5\_Msk      (0x1UL << HRTIM\_SET2R\_TIMEVNT5\_Pos)      }}
\DoxyCodeLine{7738 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT5          HRTIM\_SET2R\_TIMEVNT5\_Msk                 }}
\DoxyCodeLine{7739 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT6\_Pos      (17U)}}
\DoxyCodeLine{7740 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT6\_Msk      (0x1UL << HRTIM\_SET2R\_TIMEVNT6\_Pos)      }}
\DoxyCodeLine{7741 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT6          HRTIM\_SET2R\_TIMEVNT6\_Msk                 }}
\DoxyCodeLine{7742 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT7\_Pos      (18U)}}
\DoxyCodeLine{7743 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT7\_Msk      (0x1UL << HRTIM\_SET2R\_TIMEVNT7\_Pos)      }}
\DoxyCodeLine{7744 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT7          HRTIM\_SET2R\_TIMEVNT7\_Msk                 }}
\DoxyCodeLine{7745 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT8\_Pos      (19U)}}
\DoxyCodeLine{7746 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT8\_Msk      (0x1UL << HRTIM\_SET2R\_TIMEVNT8\_Pos)      }}
\DoxyCodeLine{7747 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT8          HRTIM\_SET2R\_TIMEVNT8\_Msk                 }}
\DoxyCodeLine{7748 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT9\_Pos      (20U)}}
\DoxyCodeLine{7749 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT9\_Msk      (0x1UL << HRTIM\_SET2R\_TIMEVNT9\_Pos)      }}
\DoxyCodeLine{7750 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_TIMEVNT9          HRTIM\_SET2R\_TIMEVNT9\_Msk                 }}
\DoxyCodeLine{7752 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT1\_Pos       (21U)}}
\DoxyCodeLine{7753 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT1\_Msk       (0x1UL << HRTIM\_SET2R\_EXTVNT1\_Pos)       }}
\DoxyCodeLine{7754 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT1           HRTIM\_SET2R\_EXTVNT1\_Msk                  }}
\DoxyCodeLine{7755 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT2\_Pos       (22U)}}
\DoxyCodeLine{7756 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT2\_Msk       (0x1UL << HRTIM\_SET2R\_EXTVNT2\_Pos)       }}
\DoxyCodeLine{7757 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT2           HRTIM\_SET2R\_EXTVNT2\_Msk                  }}
\DoxyCodeLine{7758 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT3\_Pos       (23U)}}
\DoxyCodeLine{7759 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT3\_Msk       (0x1UL << HRTIM\_SET2R\_EXTVNT3\_Pos)       }}
\DoxyCodeLine{7760 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT3           HRTIM\_SET2R\_EXTVNT3\_Msk                  }}
\DoxyCodeLine{7761 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT4\_Pos       (24U)}}
\DoxyCodeLine{7762 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT4\_Msk       (0x1UL << HRTIM\_SET2R\_EXTVNT4\_Pos)       }}
\DoxyCodeLine{7763 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT4           HRTIM\_SET2R\_EXTVNT4\_Msk                  }}
\DoxyCodeLine{7764 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT5\_Pos       (25U)}}
\DoxyCodeLine{7765 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT5\_Msk       (0x1UL << HRTIM\_SET2R\_EXTVNT5\_Pos)       }}
\DoxyCodeLine{7766 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT5           HRTIM\_SET2R\_EXTVNT5\_Msk                  }}
\DoxyCodeLine{7767 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT6\_Pos       (26U)}}
\DoxyCodeLine{7768 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT6\_Msk       (0x1UL << HRTIM\_SET2R\_EXTVNT6\_Pos)       }}
\DoxyCodeLine{7769 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT6           HRTIM\_SET2R\_EXTVNT6\_Msk                  }}
\DoxyCodeLine{7770 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT7\_Pos       (27U)}}
\DoxyCodeLine{7771 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT7\_Msk       (0x1UL << HRTIM\_SET2R\_EXTVNT7\_Pos)       }}
\DoxyCodeLine{7772 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT7           HRTIM\_SET2R\_EXTVNT7\_Msk                  }}
\DoxyCodeLine{7773 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT8\_Pos       (28U)}}
\DoxyCodeLine{7774 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT8\_Msk       (0x1UL << HRTIM\_SET2R\_EXTVNT8\_Pos)       }}
\DoxyCodeLine{7775 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT8           HRTIM\_SET2R\_EXTVNT8\_Msk                  }}
\DoxyCodeLine{7776 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT9\_Pos       (29U)}}
\DoxyCodeLine{7777 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT9\_Msk       (0x1UL << HRTIM\_SET2R\_EXTVNT9\_Pos)       }}
\DoxyCodeLine{7778 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT9           HRTIM\_SET2R\_EXTVNT9\_Msk                  }}
\DoxyCodeLine{7779 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT10\_Pos      (30U)}}
\DoxyCodeLine{7780 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT10\_Msk      (0x1UL << HRTIM\_SET2R\_EXTVNT10\_Pos)      }}
\DoxyCodeLine{7781 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_EXTVNT10          HRTIM\_SET2R\_EXTVNT10\_Msk                 }}
\DoxyCodeLine{7783 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_UPDATE\_Pos        (31U)}}
\DoxyCodeLine{7784 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_UPDATE\_Msk        (0x1UL << HRTIM\_SET2R\_UPDATE\_Pos)        }}
\DoxyCodeLine{7785 \textcolor{preprocessor}{\#define HRTIM\_SET2R\_UPDATE            HRTIM\_SET2R\_UPDATE\_Msk                   }}
\DoxyCodeLine{7787 \textcolor{comment}{/**** Bit definition for Slave Output 2 reset register ************************/}}
\DoxyCodeLine{7788 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_SRT\_Pos           (0U)}}
\DoxyCodeLine{7789 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_SRT\_Msk           (0x1UL << HRTIM\_RST2R\_SRT\_Pos)           }}
\DoxyCodeLine{7790 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_SRT               HRTIM\_RST2R\_SRT\_Msk                      }}
\DoxyCodeLine{7791 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_RESYNC\_Pos        (1U)}}
\DoxyCodeLine{7792 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_RESYNC\_Msk        (0x1UL << HRTIM\_RST2R\_RESYNC\_Pos)        }}
\DoxyCodeLine{7793 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_RESYNC            HRTIM\_RST2R\_RESYNC\_Msk                   }}
\DoxyCodeLine{7794 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_PER\_Pos           (2U)}}
\DoxyCodeLine{7795 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_PER\_Msk           (0x1UL << HRTIM\_RST2R\_PER\_Pos)           }}
\DoxyCodeLine{7796 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_PER               HRTIM\_RST2R\_PER\_Msk                      }}
\DoxyCodeLine{7797 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_CMP1\_Pos          (3U)}}
\DoxyCodeLine{7798 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_CMP1\_Msk          (0x1UL << HRTIM\_RST2R\_CMP1\_Pos)          }}
\DoxyCodeLine{7799 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_CMP1              HRTIM\_RST2R\_CMP1\_Msk                     }}
\DoxyCodeLine{7800 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_CMP2\_Pos          (4U)}}
\DoxyCodeLine{7801 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_CMP2\_Msk          (0x1UL << HRTIM\_RST2R\_CMP2\_Pos)          }}
\DoxyCodeLine{7802 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_CMP2              HRTIM\_RST2R\_CMP2\_Msk                     }}
\DoxyCodeLine{7803 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_CMP3\_Pos          (5U)}}
\DoxyCodeLine{7804 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_CMP3\_Msk          (0x1UL << HRTIM\_RST2R\_CMP3\_Pos)          }}
\DoxyCodeLine{7805 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_CMP3              HRTIM\_RST2R\_CMP3\_Msk                     }}
\DoxyCodeLine{7806 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_CMP4\_Pos          (6U)}}
\DoxyCodeLine{7807 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_CMP4\_Msk          (0x1UL << HRTIM\_RST2R\_CMP4\_Pos)          }}
\DoxyCodeLine{7808 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_CMP4              HRTIM\_RST2R\_CMP4\_Msk                     }}
\DoxyCodeLine{7809 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_MSTPER\_Pos        (7U)}}
\DoxyCodeLine{7810 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_MSTPER\_Msk        (0x1UL << HRTIM\_RST2R\_MSTPER\_Pos)        }}
\DoxyCodeLine{7811 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_MSTPER            HRTIM\_RST2R\_MSTPER\_Msk                   }}
\DoxyCodeLine{7812 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_MSTCMP1\_Pos       (8U)}}
\DoxyCodeLine{7813 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_MSTCMP1\_Msk       (0x1UL << HRTIM\_RST2R\_MSTCMP1\_Pos)       }}
\DoxyCodeLine{7814 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_MSTCMP1           HRTIM\_RST2R\_MSTCMP1\_Msk                  }}
\DoxyCodeLine{7815 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_MSTCMP2\_Pos       (9U)}}
\DoxyCodeLine{7816 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_MSTCMP2\_Msk       (0x1UL << HRTIM\_RST2R\_MSTCMP2\_Pos)       }}
\DoxyCodeLine{7817 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_MSTCMP2           HRTIM\_RST2R\_MSTCMP2\_Msk                  }}
\DoxyCodeLine{7818 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_MSTCMP3\_Pos       (10U)}}
\DoxyCodeLine{7819 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_MSTCMP3\_Msk       (0x1UL << HRTIM\_RST2R\_MSTCMP3\_Pos)       }}
\DoxyCodeLine{7820 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_MSTCMP3           HRTIM\_RST2R\_MSTCMP3\_Msk                  }}
\DoxyCodeLine{7821 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_MSTCMP4\_Pos       (11U)}}
\DoxyCodeLine{7822 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_MSTCMP4\_Msk       (0x1UL << HRTIM\_RST2R\_MSTCMP4\_Pos)       }}
\DoxyCodeLine{7823 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_MSTCMP4           HRTIM\_RST2R\_MSTCMP4\_Msk                  }}
\DoxyCodeLine{7825 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT1\_Pos      (12U)}}
\DoxyCodeLine{7826 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT1\_Msk      (0x1UL << HRTIM\_RST2R\_TIMEVNT1\_Pos)      }}
\DoxyCodeLine{7827 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT1          HRTIM\_RST2R\_TIMEVNT1\_Msk                 }}
\DoxyCodeLine{7828 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT2\_Pos      (13U)}}
\DoxyCodeLine{7829 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT2\_Msk      (0x1UL << HRTIM\_RST2R\_TIMEVNT2\_Pos)      }}
\DoxyCodeLine{7830 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT2          HRTIM\_RST2R\_TIMEVNT2\_Msk                 }}
\DoxyCodeLine{7831 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT3\_Pos      (14U)}}
\DoxyCodeLine{7832 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT3\_Msk      (0x1UL << HRTIM\_RST2R\_TIMEVNT3\_Pos)      }}
\DoxyCodeLine{7833 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT3          HRTIM\_RST2R\_TIMEVNT3\_Msk                 }}
\DoxyCodeLine{7834 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT4\_Pos      (15U)}}
\DoxyCodeLine{7835 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT4\_Msk      (0x1UL << HRTIM\_RST2R\_TIMEVNT4\_Pos)      }}
\DoxyCodeLine{7836 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT4          HRTIM\_RST2R\_TIMEVNT4\_Msk                 }}
\DoxyCodeLine{7837 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT5\_Pos      (16U)}}
\DoxyCodeLine{7838 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT5\_Msk      (0x1UL << HRTIM\_RST2R\_TIMEVNT5\_Pos)      }}
\DoxyCodeLine{7839 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT5          HRTIM\_RST2R\_TIMEVNT5\_Msk                 }}
\DoxyCodeLine{7840 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT6\_Pos      (17U)}}
\DoxyCodeLine{7841 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT6\_Msk      (0x1UL << HRTIM\_RST2R\_TIMEVNT6\_Pos)      }}
\DoxyCodeLine{7842 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT6          HRTIM\_RST2R\_TIMEVNT6\_Msk                 }}
\DoxyCodeLine{7843 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT7\_Pos      (18U)}}
\DoxyCodeLine{7844 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT7\_Msk      (0x1UL << HRTIM\_RST2R\_TIMEVNT7\_Pos)      }}
\DoxyCodeLine{7845 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT7          HRTIM\_RST2R\_TIMEVNT7\_Msk                 }}
\DoxyCodeLine{7846 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT8\_Pos      (19U)}}
\DoxyCodeLine{7847 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT8\_Msk      (0x1UL << HRTIM\_RST2R\_TIMEVNT8\_Pos)      }}
\DoxyCodeLine{7848 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT8          HRTIM\_RST2R\_TIMEVNT8\_Msk                 }}
\DoxyCodeLine{7849 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT9\_Pos      (20U)}}
\DoxyCodeLine{7850 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT9\_Msk      (0x1UL << HRTIM\_RST2R\_TIMEVNT9\_Pos)      }}
\DoxyCodeLine{7851 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_TIMEVNT9          HRTIM\_RST2R\_TIMEVNT9\_Msk                 }}
\DoxyCodeLine{7853 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT1\_Pos       (21U)}}
\DoxyCodeLine{7854 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT1\_Msk       (0x1UL << HRTIM\_RST2R\_EXTVNT1\_Pos)       }}
\DoxyCodeLine{7855 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT1           HRTIM\_RST2R\_EXTVNT1\_Msk                  }}
\DoxyCodeLine{7856 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT2\_Pos       (22U)}}
\DoxyCodeLine{7857 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT2\_Msk       (0x1UL << HRTIM\_RST2R\_EXTVNT2\_Pos)       }}
\DoxyCodeLine{7858 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT2           HRTIM\_RST2R\_EXTVNT2\_Msk                  }}
\DoxyCodeLine{7859 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT3\_Pos       (23U)}}
\DoxyCodeLine{7860 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT3\_Msk       (0x1UL << HRTIM\_RST2R\_EXTVNT3\_Pos)       }}
\DoxyCodeLine{7861 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT3           HRTIM\_RST2R\_EXTVNT3\_Msk                  }}
\DoxyCodeLine{7862 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT4\_Pos       (24U)}}
\DoxyCodeLine{7863 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT4\_Msk       (0x1UL << HRTIM\_RST2R\_EXTVNT4\_Pos)       }}
\DoxyCodeLine{7864 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT4           HRTIM\_RST2R\_EXTVNT4\_Msk                  }}
\DoxyCodeLine{7865 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT5\_Pos       (25U)}}
\DoxyCodeLine{7866 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT5\_Msk       (0x1UL << HRTIM\_RST2R\_EXTVNT5\_Pos)       }}
\DoxyCodeLine{7867 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT5           HRTIM\_RST2R\_EXTVNT5\_Msk                  }}
\DoxyCodeLine{7868 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT6\_Pos       (26U)}}
\DoxyCodeLine{7869 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT6\_Msk       (0x1UL << HRTIM\_RST2R\_EXTVNT6\_Pos)       }}
\DoxyCodeLine{7870 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT6           HRTIM\_RST2R\_EXTVNT6\_Msk                  }}
\DoxyCodeLine{7871 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT7\_Pos       (27U)}}
\DoxyCodeLine{7872 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT7\_Msk       (0x1UL << HRTIM\_RST2R\_EXTVNT7\_Pos)       }}
\DoxyCodeLine{7873 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT7           HRTIM\_RST2R\_EXTVNT7\_Msk                  }}
\DoxyCodeLine{7874 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT8\_Pos       (28U)}}
\DoxyCodeLine{7875 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT8\_Msk       (0x1UL << HRTIM\_RST2R\_EXTVNT8\_Pos)       }}
\DoxyCodeLine{7876 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT8           HRTIM\_RST2R\_EXTVNT8\_Msk                  }}
\DoxyCodeLine{7877 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT9\_Pos       (29U)}}
\DoxyCodeLine{7878 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT9\_Msk       (0x1UL << HRTIM\_RST2R\_EXTVNT9\_Pos)       }}
\DoxyCodeLine{7879 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT9           HRTIM\_RST2R\_EXTVNT9\_Msk                  }}
\DoxyCodeLine{7880 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT10\_Pos      (30U)}}
\DoxyCodeLine{7881 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT10\_Msk      (0x1UL << HRTIM\_RST2R\_EXTVNT10\_Pos)      }}
\DoxyCodeLine{7882 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_EXTVNT10          HRTIM\_RST2R\_EXTVNT10\_Msk                 }}
\DoxyCodeLine{7883 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_UPDATE\_Pos        (31U)}}
\DoxyCodeLine{7884 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_UPDATE\_Msk        (0x1UL << HRTIM\_RST2R\_UPDATE\_Pos)        }}
\DoxyCodeLine{7885 \textcolor{preprocessor}{\#define HRTIM\_RST2R\_UPDATE            HRTIM\_RST2R\_UPDATE\_Msk                   }}
\DoxyCodeLine{7887 \textcolor{comment}{/**** Bit definition for Slave external event filtering  register 1 ***********/}}
\DoxyCodeLine{7888 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE1LTCH\_Pos       (0U)}}
\DoxyCodeLine{7889 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE1LTCH\_Msk       (0x1UL << HRTIM\_EEFR1\_EE1LTCH\_Pos)       }}
\DoxyCodeLine{7890 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE1LTCH           HRTIM\_EEFR1\_EE1LTCH\_Msk                  }}
\DoxyCodeLine{7891 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE1FLTR\_Pos       (1U)}}
\DoxyCodeLine{7892 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE1FLTR\_Msk       (0xFUL << HRTIM\_EEFR1\_EE1FLTR\_Pos)       }}
\DoxyCodeLine{7893 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE1FLTR           HRTIM\_EEFR1\_EE1FLTR\_Msk                  }}
\DoxyCodeLine{7894 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE1FLTR\_0         (0x1UL << HRTIM\_EEFR1\_EE1FLTR\_Pos)       }}
\DoxyCodeLine{7895 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE1FLTR\_1         (0x2UL << HRTIM\_EEFR1\_EE1FLTR\_Pos)       }}
\DoxyCodeLine{7896 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE1FLTR\_2         (0x4UL << HRTIM\_EEFR1\_EE1FLTR\_Pos)       }}
\DoxyCodeLine{7897 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE1FLTR\_3         (0x8UL << HRTIM\_EEFR1\_EE1FLTR\_Pos)       }}
\DoxyCodeLine{7899 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE2LTCH\_Pos       (6U)}}
\DoxyCodeLine{7900 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE2LTCH\_Msk       (0x1UL << HRTIM\_EEFR1\_EE2LTCH\_Pos)       }}
\DoxyCodeLine{7901 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE2LTCH           HRTIM\_EEFR1\_EE2LTCH\_Msk                  }}
\DoxyCodeLine{7902 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE2FLTR\_Pos       (7U)}}
\DoxyCodeLine{7903 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE2FLTR\_Msk       (0xFUL << HRTIM\_EEFR1\_EE2FLTR\_Pos)       }}
\DoxyCodeLine{7904 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE2FLTR           HRTIM\_EEFR1\_EE2FLTR\_Msk                  }}
\DoxyCodeLine{7905 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE2FLTR\_0         (0x1UL << HRTIM\_EEFR1\_EE2FLTR\_Pos)       }}
\DoxyCodeLine{7906 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE2FLTR\_1         (0x2UL << HRTIM\_EEFR1\_EE2FLTR\_Pos)       }}
\DoxyCodeLine{7907 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE2FLTR\_2         (0x4UL << HRTIM\_EEFR1\_EE2FLTR\_Pos)       }}
\DoxyCodeLine{7908 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE2FLTR\_3         (0x8UL << HRTIM\_EEFR1\_EE2FLTR\_Pos)       }}
\DoxyCodeLine{7910 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE3LTCH\_Pos       (12U)}}
\DoxyCodeLine{7911 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE3LTCH\_Msk       (0x1UL << HRTIM\_EEFR1\_EE3LTCH\_Pos)       }}
\DoxyCodeLine{7912 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE3LTCH           HRTIM\_EEFR1\_EE3LTCH\_Msk                  }}
\DoxyCodeLine{7913 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE3FLTR\_Pos       (13U)}}
\DoxyCodeLine{7914 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE3FLTR\_Msk       (0xFUL << HRTIM\_EEFR1\_EE3FLTR\_Pos)       }}
\DoxyCodeLine{7915 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE3FLTR           HRTIM\_EEFR1\_EE3FLTR\_Msk                  }}
\DoxyCodeLine{7916 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE3FLTR\_0         (0x1UL << HRTIM\_EEFR1\_EE3FLTR\_Pos)       }}
\DoxyCodeLine{7917 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE3FLTR\_1         (0x2UL << HRTIM\_EEFR1\_EE3FLTR\_Pos)       }}
\DoxyCodeLine{7918 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE3FLTR\_2         (0x4UL << HRTIM\_EEFR1\_EE3FLTR\_Pos)       }}
\DoxyCodeLine{7919 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE3FLTR\_3         (0x8UL << HRTIM\_EEFR1\_EE3FLTR\_Pos)       }}
\DoxyCodeLine{7921 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE4LTCH\_Pos       (18U)}}
\DoxyCodeLine{7922 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE4LTCH\_Msk       (0x1UL << HRTIM\_EEFR1\_EE4LTCH\_Pos)       }}
\DoxyCodeLine{7923 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE4LTCH           HRTIM\_EEFR1\_EE4LTCH\_Msk                  }}
\DoxyCodeLine{7924 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE4FLTR\_Pos       (19U)}}
\DoxyCodeLine{7925 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE4FLTR\_Msk       (0xFUL << HRTIM\_EEFR1\_EE4FLTR\_Pos)       }}
\DoxyCodeLine{7926 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE4FLTR           HRTIM\_EEFR1\_EE4FLTR\_Msk                  }}
\DoxyCodeLine{7927 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE4FLTR\_0         (0x1UL << HRTIM\_EEFR1\_EE4FLTR\_Pos)       }}
\DoxyCodeLine{7928 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE4FLTR\_1         (0x2UL << HRTIM\_EEFR1\_EE4FLTR\_Pos)       }}
\DoxyCodeLine{7929 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE4FLTR\_2         (0x4UL << HRTIM\_EEFR1\_EE4FLTR\_Pos)       }}
\DoxyCodeLine{7930 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE4FLTR\_3         (0x8UL << HRTIM\_EEFR1\_EE4FLTR\_Pos)       }}
\DoxyCodeLine{7932 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE5LTCH\_Pos       (24U)}}
\DoxyCodeLine{7933 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE5LTCH\_Msk       (0x1UL << HRTIM\_EEFR1\_EE5LTCH\_Pos)       }}
\DoxyCodeLine{7934 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE5LTCH           HRTIM\_EEFR1\_EE5LTCH\_Msk                  }}
\DoxyCodeLine{7935 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE5FLTR\_Pos       (25U)}}
\DoxyCodeLine{7936 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE5FLTR\_Msk       (0xFUL << HRTIM\_EEFR1\_EE5FLTR\_Pos)       }}
\DoxyCodeLine{7937 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE5FLTR           HRTIM\_EEFR1\_EE5FLTR\_Msk                  }}
\DoxyCodeLine{7938 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE5FLTR\_0         (0x1UL << HRTIM\_EEFR1\_EE5FLTR\_Pos)       }}
\DoxyCodeLine{7939 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE5FLTR\_1         (0x2UL << HRTIM\_EEFR1\_EE5FLTR\_Pos)       }}
\DoxyCodeLine{7940 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE5FLTR\_2         (0x4UL << HRTIM\_EEFR1\_EE5FLTR\_Pos)       }}
\DoxyCodeLine{7941 \textcolor{preprocessor}{\#define HRTIM\_EEFR1\_EE5FLTR\_3         (0x8UL << HRTIM\_EEFR1\_EE5FLTR\_Pos)       }}
\DoxyCodeLine{7943 \textcolor{comment}{/**** Bit definition for Slave external event filtering  register 2 ***********/}}
\DoxyCodeLine{7944 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE6LTCH\_Pos       (0U)}}
\DoxyCodeLine{7945 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE6LTCH\_Msk       (0x1UL << HRTIM\_EEFR2\_EE6LTCH\_Pos)       }}
\DoxyCodeLine{7946 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE6LTCH           HRTIM\_EEFR2\_EE6LTCH\_Msk                  }}
\DoxyCodeLine{7947 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE6FLTR\_Pos       (1U)}}
\DoxyCodeLine{7948 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE6FLTR\_Msk       (0xFUL << HRTIM\_EEFR2\_EE6FLTR\_Pos)       }}
\DoxyCodeLine{7949 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE6FLTR           HRTIM\_EEFR2\_EE6FLTR\_Msk                  }}
\DoxyCodeLine{7950 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE6FLTR\_0         (0x1UL << HRTIM\_EEFR2\_EE6FLTR\_Pos)       }}
\DoxyCodeLine{7951 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE6FLTR\_1         (0x2UL << HRTIM\_EEFR2\_EE6FLTR\_Pos)       }}
\DoxyCodeLine{7952 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE6FLTR\_2         (0x4UL << HRTIM\_EEFR2\_EE6FLTR\_Pos)       }}
\DoxyCodeLine{7953 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE6FLTR\_3         (0x8UL << HRTIM\_EEFR2\_EE6FLTR\_Pos)       }}
\DoxyCodeLine{7955 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE7LTCH\_Pos       (6U)}}
\DoxyCodeLine{7956 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE7LTCH\_Msk       (0x1UL << HRTIM\_EEFR2\_EE7LTCH\_Pos)       }}
\DoxyCodeLine{7957 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE7LTCH           HRTIM\_EEFR2\_EE7LTCH\_Msk                  }}
\DoxyCodeLine{7958 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE7FLTR\_Pos       (7U)}}
\DoxyCodeLine{7959 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE7FLTR\_Msk       (0xFUL << HRTIM\_EEFR2\_EE7FLTR\_Pos)       }}
\DoxyCodeLine{7960 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE7FLTR           HRTIM\_EEFR2\_EE7FLTR\_Msk                  }}
\DoxyCodeLine{7961 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE7FLTR\_0         (0x1UL << HRTIM\_EEFR2\_EE7FLTR\_Pos)       }}
\DoxyCodeLine{7962 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE7FLTR\_1         (0x2UL << HRTIM\_EEFR2\_EE7FLTR\_Pos)       }}
\DoxyCodeLine{7963 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE7FLTR\_2         (0x4UL << HRTIM\_EEFR2\_EE7FLTR\_Pos)       }}
\DoxyCodeLine{7964 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE7FLTR\_3         (0x8UL << HRTIM\_EEFR2\_EE7FLTR\_Pos)       }}
\DoxyCodeLine{7966 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE8LTCH\_Pos       (12U)}}
\DoxyCodeLine{7967 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE8LTCH\_Msk       (0x1UL << HRTIM\_EEFR2\_EE8LTCH\_Pos)       }}
\DoxyCodeLine{7968 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE8LTCH           HRTIM\_EEFR2\_EE8LTCH\_Msk                  }}
\DoxyCodeLine{7969 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE8FLTR\_Pos       (13U)}}
\DoxyCodeLine{7970 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE8FLTR\_Msk       (0xFUL << HRTIM\_EEFR2\_EE8FLTR\_Pos)       }}
\DoxyCodeLine{7971 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE8FLTR           HRTIM\_EEFR2\_EE8FLTR\_Msk                  }}
\DoxyCodeLine{7972 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE8FLTR\_0         (0x1UL << HRTIM\_EEFR2\_EE8FLTR\_Pos)       }}
\DoxyCodeLine{7973 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE8FLTR\_1         (0x2UL << HRTIM\_EEFR2\_EE8FLTR\_Pos)       }}
\DoxyCodeLine{7974 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE8FLTR\_2         (0x4UL << HRTIM\_EEFR2\_EE8FLTR\_Pos)       }}
\DoxyCodeLine{7975 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE8FLTR\_3         (0x8UL << HRTIM\_EEFR2\_EE8FLTR\_Pos)       }}
\DoxyCodeLine{7977 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE9LTCH\_Pos       (18U)}}
\DoxyCodeLine{7978 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE9LTCH\_Msk       (0x1UL << HRTIM\_EEFR2\_EE9LTCH\_Pos)       }}
\DoxyCodeLine{7979 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE9LTCH           HRTIM\_EEFR2\_EE9LTCH\_Msk                  }}
\DoxyCodeLine{7980 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE9FLTR\_Pos       (19U)}}
\DoxyCodeLine{7981 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE9FLTR\_Msk       (0xFUL << HRTIM\_EEFR2\_EE9FLTR\_Pos)       }}
\DoxyCodeLine{7982 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE9FLTR           HRTIM\_EEFR2\_EE9FLTR\_Msk                  }}
\DoxyCodeLine{7983 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE9FLTR\_0         (0x1UL << HRTIM\_EEFR2\_EE9FLTR\_Pos)       }}
\DoxyCodeLine{7984 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE9FLTR\_1         (0x2UL << HRTIM\_EEFR2\_EE9FLTR\_Pos)       }}
\DoxyCodeLine{7985 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE9FLTR\_2         (0x4UL << HRTIM\_EEFR2\_EE9FLTR\_Pos)       }}
\DoxyCodeLine{7986 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE9FLTR\_3         (0x8UL << HRTIM\_EEFR2\_EE9FLTR\_Pos)       }}
\DoxyCodeLine{7988 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE10LTCH\_Pos      (24U)}}
\DoxyCodeLine{7989 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE10LTCH\_Msk      (0x1UL << HRTIM\_EEFR2\_EE10LTCH\_Pos)      }}
\DoxyCodeLine{7990 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE10LTCH          HRTIM\_EEFR2\_EE10LTCH\_Msk                 }}
\DoxyCodeLine{7991 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE10FLTR\_Pos      (25U)}}
\DoxyCodeLine{7992 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE10FLTR\_Msk      (0xFUL << HRTIM\_EEFR2\_EE10FLTR\_Pos)      }}
\DoxyCodeLine{7993 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE10FLTR          HRTIM\_EEFR2\_EE10FLTR\_Msk                 }}
\DoxyCodeLine{7994 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE10FLTR\_0        (0x1UL << HRTIM\_EEFR2\_EE10FLTR\_Pos)      }}
\DoxyCodeLine{7995 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE10FLTR\_1        (0x2UL << HRTIM\_EEFR2\_EE10FLTR\_Pos)      }}
\DoxyCodeLine{7996 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE10FLTR\_2        (0x4UL << HRTIM\_EEFR2\_EE10FLTR\_Pos)      }}
\DoxyCodeLine{7997 \textcolor{preprocessor}{\#define HRTIM\_EEFR2\_EE10FLTR\_3        (0x8UL << HRTIM\_EEFR2\_EE10FLTR\_Pos)      }}
\DoxyCodeLine{7999 \textcolor{comment}{/**** Bit definition for Slave Timer reset register ***************************/}}
\DoxyCodeLine{8000 }
\DoxyCodeLine{8001 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMFCMP1\_Pos       (0U)}}
\DoxyCodeLine{8002 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMFCMP1\_Msk       (0x1UL << HRTIM\_RSTR\_TIMFCMP1\_Pos)       }}
\DoxyCodeLine{8003 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMFCMP1           HRTIM\_RSTR\_TIMFCMP1\_Msk                  }}
\DoxyCodeLine{8004 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_UPDATE\_Pos         (1U)}}
\DoxyCodeLine{8005 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_UPDATE\_Msk         (0x1UL << HRTIM\_RSTR\_UPDATE\_Pos)         }}
\DoxyCodeLine{8006 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_UPDATE             HRTIM\_RSTR\_UPDATE\_Msk                    }}
\DoxyCodeLine{8007 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_CMP2\_Pos           (2U)}}
\DoxyCodeLine{8008 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_CMP2\_Msk           (0x1UL << HRTIM\_RSTR\_CMP2\_Pos)           }}
\DoxyCodeLine{8009 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_CMP2               HRTIM\_RSTR\_CMP2\_Msk                      }}
\DoxyCodeLine{8010 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_CMP4\_Pos           (3U)}}
\DoxyCodeLine{8011 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_CMP4\_Msk           (0x1UL << HRTIM\_RSTR\_CMP4\_Pos)           }}
\DoxyCodeLine{8012 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_CMP4               HRTIM\_RSTR\_CMP4\_Msk                      }}
\DoxyCodeLine{8013 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_MSTPER\_Pos         (4U)}}
\DoxyCodeLine{8014 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_MSTPER\_Msk         (0x1UL << HRTIM\_RSTR\_MSTPER\_Pos)         }}
\DoxyCodeLine{8015 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_MSTPER             HRTIM\_RSTR\_MSTPER\_Msk                    }}
\DoxyCodeLine{8016 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_MSTCMP1\_Pos        (5U)}}
\DoxyCodeLine{8017 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_MSTCMP1\_Msk        (0x1UL << HRTIM\_RSTR\_MSTCMP1\_Pos)        }}
\DoxyCodeLine{8018 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_MSTCMP1            HRTIM\_RSTR\_MSTCMP1\_Msk                   }}
\DoxyCodeLine{8019 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_MSTCMP2\_Pos        (6U)}}
\DoxyCodeLine{8020 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_MSTCMP2\_Msk        (0x1UL << HRTIM\_RSTR\_MSTCMP2\_Pos)        }}
\DoxyCodeLine{8021 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_MSTCMP2            HRTIM\_RSTR\_MSTCMP2\_Msk                   }}
\DoxyCodeLine{8022 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_MSTCMP3\_Pos        (7U)}}
\DoxyCodeLine{8023 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_MSTCMP3\_Msk        (0x1UL << HRTIM\_RSTR\_MSTCMP3\_Pos)        }}
\DoxyCodeLine{8024 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_MSTCMP3            HRTIM\_RSTR\_MSTCMP3\_Msk                   }}
\DoxyCodeLine{8025 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_MSTCMP4\_Pos        (8U)}}
\DoxyCodeLine{8026 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_MSTCMP4\_Msk        (0x1UL << HRTIM\_RSTR\_MSTCMP4\_Pos)        }}
\DoxyCodeLine{8027 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_MSTCMP4            HRTIM\_RSTR\_MSTCMP4\_Msk                   }}
\DoxyCodeLine{8028 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT1\_Pos       (9U)}}
\DoxyCodeLine{8029 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT1\_Msk       (0x1UL << HRTIM\_RSTR\_EXTEVNT1\_Pos)       }}
\DoxyCodeLine{8030 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT1           HRTIM\_RSTR\_EXTEVNT1\_Msk                  }}
\DoxyCodeLine{8031 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT2\_Pos       (10U)}}
\DoxyCodeLine{8032 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT2\_Msk       (0x1UL << HRTIM\_RSTR\_EXTEVNT2\_Pos)       }}
\DoxyCodeLine{8033 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT2           HRTIM\_RSTR\_EXTEVNT2\_Msk                  }}
\DoxyCodeLine{8034 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT3\_Pos       (11U)}}
\DoxyCodeLine{8035 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT3\_Msk       (0x1UL << HRTIM\_RSTR\_EXTEVNT3\_Pos)       }}
\DoxyCodeLine{8036 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT3           HRTIM\_RSTR\_EXTEVNT3\_Msk                  }}
\DoxyCodeLine{8037 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT4\_Pos       (12U)}}
\DoxyCodeLine{8038 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT4\_Msk       (0x1UL << HRTIM\_RSTR\_EXTEVNT4\_Pos)       }}
\DoxyCodeLine{8039 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT4           HRTIM\_RSTR\_EXTEVNT4\_Msk                  }}
\DoxyCodeLine{8040 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT5\_Pos       (13U)}}
\DoxyCodeLine{8041 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT5\_Msk       (0x1UL << HRTIM\_RSTR\_EXTEVNT5\_Pos)       }}
\DoxyCodeLine{8042 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT5           HRTIM\_RSTR\_EXTEVNT5\_Msk                  }}
\DoxyCodeLine{8043 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT6\_Pos       (14U)}}
\DoxyCodeLine{8044 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT6\_Msk       (0x1UL << HRTIM\_RSTR\_EXTEVNT6\_Pos)       }}
\DoxyCodeLine{8045 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT6           HRTIM\_RSTR\_EXTEVNT6\_Msk                  }}
\DoxyCodeLine{8046 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT7\_Pos       (15U)}}
\DoxyCodeLine{8047 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT7\_Msk       (0x1UL << HRTIM\_RSTR\_EXTEVNT7\_Pos)       }}
\DoxyCodeLine{8048 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT7           HRTIM\_RSTR\_EXTEVNT7\_Msk                  }}
\DoxyCodeLine{8049 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT8\_Pos       (16U)}}
\DoxyCodeLine{8050 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT8\_Msk       (0x1UL << HRTIM\_RSTR\_EXTEVNT8\_Pos)       }}
\DoxyCodeLine{8051 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT8           HRTIM\_RSTR\_EXTEVNT8\_Msk                  }}
\DoxyCodeLine{8052 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT9\_Pos       (17U)}}
\DoxyCodeLine{8053 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT9\_Msk       (0x1UL << HRTIM\_RSTR\_EXTEVNT9\_Pos)       }}
\DoxyCodeLine{8054 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT9           HRTIM\_RSTR\_EXTEVNT9\_Msk                  }}
\DoxyCodeLine{8055 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT10\_Pos      (18U)}}
\DoxyCodeLine{8056 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT10\_Msk      (0x1UL << HRTIM\_RSTR\_EXTEVNT10\_Pos)      }}
\DoxyCodeLine{8057 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_EXTEVNT10          HRTIM\_RSTR\_EXTEVNT10\_Msk                 }}
\DoxyCodeLine{8059 \textcolor{comment}{/* Slave Timer A reset enable bits upon other slave timers events */}}
\DoxyCodeLine{8060 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMBCMP1\_Pos       (19U)}}
\DoxyCodeLine{8061 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMBCMP1\_Msk       (0x1UL << HRTIM\_RSTR\_TIMBCMP1\_Pos)       }}
\DoxyCodeLine{8062 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMBCMP1           HRTIM\_RSTR\_TIMBCMP1\_Msk                  }}
\DoxyCodeLine{8063 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMBCMP2\_Pos       (20U)}}
\DoxyCodeLine{8064 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMBCMP2\_Msk       (0x1UL << HRTIM\_RSTR\_TIMBCMP2\_Pos)       }}
\DoxyCodeLine{8065 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMBCMP2           HRTIM\_RSTR\_TIMBCMP2\_Msk                  }}
\DoxyCodeLine{8066 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMBCMP4\_Pos       (21U)}}
\DoxyCodeLine{8067 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMBCMP4\_Msk       (0x1UL << HRTIM\_RSTR\_TIMBCMP4\_Pos)       }}
\DoxyCodeLine{8068 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMBCMP4           HRTIM\_RSTR\_TIMBCMP4\_Msk                  }}
\DoxyCodeLine{8070 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMCCMP1\_Pos       (22U)}}
\DoxyCodeLine{8071 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMCCMP1\_Msk       (0x1UL << HRTIM\_RSTR\_TIMCCMP1\_Pos)       }}
\DoxyCodeLine{8072 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMCCMP1           HRTIM\_RSTR\_TIMCCMP1\_Msk                  }}
\DoxyCodeLine{8073 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMCCMP2\_Pos       (23U)}}
\DoxyCodeLine{8074 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMCCMP2\_Msk       (0x1UL << HRTIM\_RSTR\_TIMCCMP2\_Pos)       }}
\DoxyCodeLine{8075 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMCCMP2           HRTIM\_RSTR\_TIMCCMP2\_Msk                  }}
\DoxyCodeLine{8076 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMCCMP4\_Pos       (24U)}}
\DoxyCodeLine{8077 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMCCMP4\_Msk       (0x1UL << HRTIM\_RSTR\_TIMCCMP4\_Pos)       }}
\DoxyCodeLine{8078 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMCCMP4           HRTIM\_RSTR\_TIMCCMP4\_Msk                  }}
\DoxyCodeLine{8080 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMDCMP1\_Pos       (25U)}}
\DoxyCodeLine{8081 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMDCMP1\_Msk       (0x1UL << HRTIM\_RSTR\_TIMDCMP1\_Pos)       }}
\DoxyCodeLine{8082 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMDCMP1           HRTIM\_RSTR\_TIMDCMP1\_Msk                  }}
\DoxyCodeLine{8083 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMDCMP2\_Pos       (26U)}}
\DoxyCodeLine{8084 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMDCMP2\_Msk       (0x1UL << HRTIM\_RSTR\_TIMDCMP2\_Pos)       }}
\DoxyCodeLine{8085 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMDCMP2           HRTIM\_RSTR\_TIMDCMP2\_Msk                  }}
\DoxyCodeLine{8086 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMDCMP4\_Pos       (27U)}}
\DoxyCodeLine{8087 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMDCMP4\_Msk       (0x1UL << HRTIM\_RSTR\_TIMDCMP4\_Pos)       }}
\DoxyCodeLine{8088 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMDCMP4           HRTIM\_RSTR\_TIMDCMP4\_Msk                  }}
\DoxyCodeLine{8090 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMECMP1\_Pos       (28U)}}
\DoxyCodeLine{8091 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMECMP1\_Msk       (0x1UL << HRTIM\_RSTR\_TIMECMP1\_Pos)       }}
\DoxyCodeLine{8092 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMECMP1           HRTIM\_RSTR\_TIMECMP1\_Msk                  }}
\DoxyCodeLine{8093 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMECMP2\_Pos       (29U)}}
\DoxyCodeLine{8094 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMECMP2\_Msk       (0x1UL << HRTIM\_RSTR\_TIMECMP2\_Pos)       }}
\DoxyCodeLine{8095 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMECMP2           HRTIM\_RSTR\_TIMECMP2\_Msk                  }}
\DoxyCodeLine{8096 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMECMP4\_Pos       (30U)}}
\DoxyCodeLine{8097 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMECMP4\_Msk       (0x1UL << HRTIM\_RSTR\_TIMECMP4\_Pos)       }}
\DoxyCodeLine{8098 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMECMP4           HRTIM\_RSTR\_TIMECMP4\_Msk                  }}
\DoxyCodeLine{8100 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMFCMP2\_Pos       (31U)}}
\DoxyCodeLine{8101 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMFCMP2\_Msk       (0x1UL << HRTIM\_RSTR\_TIMFCMP2\_Pos)       }}
\DoxyCodeLine{8102 \textcolor{preprocessor}{\#define HRTIM\_RSTR\_TIMFCMP2           HRTIM\_RSTR\_TIMFCMP2\_Msk                  }}
\DoxyCodeLine{8104 \textcolor{comment}{/* Slave Timer B reset enable bits upon other slave timers events */}}
\DoxyCodeLine{8105 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMACMP1\_Pos       (19U)                                    }}
\DoxyCodeLine{8106 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMACMP1\_Msk       (0x1UL << HRTIM\_RSTBR\_TIMACMP1\_Pos)        }}
\DoxyCodeLine{8107 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMACMP1           HRTIM\_RSTBR\_TIMACMP1\_Msk                  }}
\DoxyCodeLine{8108 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMACMP2\_Pos       (20U)                                    }}
\DoxyCodeLine{8109 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMACMP2\_Msk       (0x1UL << HRTIM\_RSTBR\_TIMACMP2\_Pos)        }}
\DoxyCodeLine{8110 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMACMP2           HRTIM\_RSTBR\_TIMACMP2\_Msk                  }}
\DoxyCodeLine{8111 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMACMP4\_Pos       (21U)                                    }}
\DoxyCodeLine{8112 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMACMP4\_Msk       (0x1UL << HRTIM\_RSTBR\_TIMACMP4\_Pos)        }}
\DoxyCodeLine{8113 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMACMP4           HRTIM\_RSTBR\_TIMACMP4\_Msk                  }}
\DoxyCodeLine{8115 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMCCMP1\_Pos       (22U)                                    }}
\DoxyCodeLine{8116 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMCCMP1\_Msk       (0x1UL << HRTIM\_RSTBR\_TIMCCMP1\_Pos)        }}
\DoxyCodeLine{8117 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMCCMP1           HRTIM\_RSTBR\_TIMCCMP1\_Msk                  }}
\DoxyCodeLine{8118 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMCCMP2\_Pos       (23U)                                    }}
\DoxyCodeLine{8119 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMCCMP2\_Msk       (0x1UL << HRTIM\_RSTBR\_TIMCCMP2\_Pos)        }}
\DoxyCodeLine{8120 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMCCMP2           HRTIM\_RSTBR\_TIMCCMP2\_Msk                  }}
\DoxyCodeLine{8121 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMCCMP4\_Pos       (24U)                                    }}
\DoxyCodeLine{8122 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMCCMP4\_Msk       (0x1UL << HRTIM\_RSTBR\_TIMCCMP4\_Pos)        }}
\DoxyCodeLine{8123 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMCCMP4           HRTIM\_RSTBR\_TIMCCMP4\_Msk                  }}
\DoxyCodeLine{8125 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMDCMP1\_Pos       (25U)                                    }}
\DoxyCodeLine{8126 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMDCMP1\_Msk       (0x1UL << HRTIM\_RSTBR\_TIMDCMP1\_Pos)        }}
\DoxyCodeLine{8127 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMDCMP1           HRTIM\_RSTBR\_TIMDCMP1\_Msk                  }}
\DoxyCodeLine{8128 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMDCMP2\_Pos       (26U)                                    }}
\DoxyCodeLine{8129 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMDCMP2\_Msk       (0x1UL << HRTIM\_RSTBR\_TIMDCMP2\_Pos)        }}
\DoxyCodeLine{8130 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMDCMP2           HRTIM\_RSTBR\_TIMDCMP2\_Msk                  }}
\DoxyCodeLine{8131 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMDCMP4\_Pos       (27U)                                    }}
\DoxyCodeLine{8132 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMDCMP4\_Msk       (0x1UL << HRTIM\_RSTBR\_TIMDCMP4\_Pos)        }}
\DoxyCodeLine{8133 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMDCMP4           HRTIM\_RSTBR\_TIMDCMP4\_Msk                  }}
\DoxyCodeLine{8135 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMECMP1\_Pos       (28U)                                    }}
\DoxyCodeLine{8136 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMECMP1\_Msk       (0x1UL << HRTIM\_RSTBR\_TIMECMP1\_Pos)        }}
\DoxyCodeLine{8137 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMECMP1           HRTIM\_RSTBR\_TIMECMP1\_Msk                  }}
\DoxyCodeLine{8138 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMECMP2\_Pos       (29U)                                    }}
\DoxyCodeLine{8139 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMECMP2\_Msk       (0x1UL << HRTIM\_RSTBR\_TIMECMP2\_Pos)        }}
\DoxyCodeLine{8140 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMECMP2           HRTIM\_RSTBR\_TIMECMP2\_Msk                  }}
\DoxyCodeLine{8141 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMECMP4\_Pos       (30U)                                    }}
\DoxyCodeLine{8142 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMECMP4\_Msk       (0x1UL << HRTIM\_RSTBR\_TIMECMP4\_Pos)        }}
\DoxyCodeLine{8143 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMECMP4           HRTIM\_RSTBR\_TIMECMP4\_Msk                  }}
\DoxyCodeLine{8145 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMFCMP2\_Pos       (31U)}}
\DoxyCodeLine{8146 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMFCMP2\_Msk       (0x1UL << HRTIM\_RSTBR\_TIMFCMP2\_Pos)       }}
\DoxyCodeLine{8147 \textcolor{preprocessor}{\#define HRTIM\_RSTBR\_TIMFCMP2           HRTIM\_RSTBR\_TIMFCMP2\_Msk                  }}
\DoxyCodeLine{8149 \textcolor{comment}{/* Slave Timer C reset enable bits upon other slave timers events */}}
\DoxyCodeLine{8150 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMACMP1\_Pos       (19U)                                    }}
\DoxyCodeLine{8151 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMACMP1\_Msk       (0x1UL << HRTIM\_RSTCR\_TIMACMP1\_Pos)        }}
\DoxyCodeLine{8152 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMACMP1           HRTIM\_RSTCR\_TIMACMP1\_Msk                  }}
\DoxyCodeLine{8153 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMACMP2\_Pos       (20U)                                    }}
\DoxyCodeLine{8154 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMACMP2\_Msk       (0x1UL << HRTIM\_RSTCR\_TIMACMP2\_Pos)        }}
\DoxyCodeLine{8155 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMACMP2           HRTIM\_RSTCR\_TIMACMP2\_Msk                  }}
\DoxyCodeLine{8156 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMACMP4\_Pos       (21U)                                    }}
\DoxyCodeLine{8157 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMACMP4\_Msk       (0x1UL << HRTIM\_RSTCR\_TIMACMP4\_Pos)        }}
\DoxyCodeLine{8158 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMACMP4           HRTIM\_RSTCR\_TIMACMP4\_Msk                  }}
\DoxyCodeLine{8160 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMBCMP1\_Pos       (22U)                                    }}
\DoxyCodeLine{8161 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMBCMP1\_Msk       (0x1UL << HRTIM\_RSTCR\_TIMBCMP1\_Pos)        }}
\DoxyCodeLine{8162 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMBCMP1           HRTIM\_RSTCR\_TIMBCMP1\_Msk                  }}
\DoxyCodeLine{8163 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMBCMP2\_Pos       (23U)                                    }}
\DoxyCodeLine{8164 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMBCMP2\_Msk       (0x1UL << HRTIM\_RSTCR\_TIMBCMP2\_Pos)        }}
\DoxyCodeLine{8165 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMBCMP2           HRTIM\_RSTCR\_TIMBCMP2\_Msk                  }}
\DoxyCodeLine{8166 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMBCMP4\_Pos       (24U)                                    }}
\DoxyCodeLine{8167 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMBCMP4\_Msk       (0x1UL << HRTIM\_RSTCR\_TIMBCMP4\_Pos)        }}
\DoxyCodeLine{8168 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMBCMP4           HRTIM\_RSTCR\_TIMBCMP4\_Msk                  }}
\DoxyCodeLine{8170 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMDCMP1\_Pos       (25U)                                    }}
\DoxyCodeLine{8171 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMDCMP1\_Msk       (0x1UL << HRTIM\_RSTCR\_TIMDCMP1\_Pos)        }}
\DoxyCodeLine{8172 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMDCMP1           HRTIM\_RSTCR\_TIMDCMP1\_Msk                  }}
\DoxyCodeLine{8173 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMDCMP2\_Pos       (26U)                                    }}
\DoxyCodeLine{8174 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMDCMP2\_Msk       (0x1UL << HRTIM\_RSTCR\_TIMDCMP2\_Pos)        }}
\DoxyCodeLine{8175 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMDCMP2           HRTIM\_RSTCR\_TIMDCMP2\_Msk                  }}
\DoxyCodeLine{8176 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMDCMP4\_Pos       (27U)                                    }}
\DoxyCodeLine{8177 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMDCMP4\_Msk       (0x1UL << HRTIM\_RSTCR\_TIMDCMP4\_Pos)        }}
\DoxyCodeLine{8178 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMDCMP4           HRTIM\_RSTCR\_TIMDCMP4\_Msk                  }}
\DoxyCodeLine{8180 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMECMP1\_Pos       (28U)                                    }}
\DoxyCodeLine{8181 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMECMP1\_Msk       (0x1UL << HRTIM\_RSTCR\_TIMECMP1\_Pos)        }}
\DoxyCodeLine{8182 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMECMP1           HRTIM\_RSTCR\_TIMECMP1\_Msk                  }}
\DoxyCodeLine{8183 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMECMP2\_Pos       (29U)                                    }}
\DoxyCodeLine{8184 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMECMP2\_Msk       (0x1UL << HRTIM\_RSTCR\_TIMECMP2\_Pos)        }}
\DoxyCodeLine{8185 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMECMP2           HRTIM\_RSTCR\_TIMECMP2\_Msk                  }}
\DoxyCodeLine{8186 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMECMP4\_Pos       (30U)                                    }}
\DoxyCodeLine{8187 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMECMP4\_Msk       (0x1UL << HRTIM\_RSTCR\_TIMECMP4\_Pos)        }}
\DoxyCodeLine{8188 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMECMP4           HRTIM\_RSTCR\_TIMECMP4\_Msk                  }}
\DoxyCodeLine{8190 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMFCMP2\_Pos       (31U)}}
\DoxyCodeLine{8191 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMFCMP2\_Msk       (0x1UL << HRTIM\_RSTCR\_TIMFCMP2\_Pos)       }}
\DoxyCodeLine{8192 \textcolor{preprocessor}{\#define HRTIM\_RSTCR\_TIMFCMP2           HRTIM\_RSTCR\_TIMFCMP2\_Msk                  }}
\DoxyCodeLine{8194 \textcolor{comment}{/* Slave Timer D reset enable bits upon other slave timers events */}}
\DoxyCodeLine{8195 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMACMP1\_Pos       (19U)                                    }}
\DoxyCodeLine{8196 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMACMP1\_Msk       (0x1UL << HRTIM\_RSTDR\_TIMACMP1\_Pos)        }}
\DoxyCodeLine{8197 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMACMP1           HRTIM\_RSTDR\_TIMACMP1\_Msk                  }}
\DoxyCodeLine{8198 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMACMP2\_Pos       (20U)                                    }}
\DoxyCodeLine{8199 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMACMP2\_Msk       (0x1UL << HRTIM\_RSTDR\_TIMACMP2\_Pos)        }}
\DoxyCodeLine{8200 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMACMP2           HRTIM\_RSTDR\_TIMACMP2\_Msk                  }}
\DoxyCodeLine{8201 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMACMP4\_Pos       (21U)                                    }}
\DoxyCodeLine{8202 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMACMP4\_Msk       (0x1UL << HRTIM\_RSTDR\_TIMACMP4\_Pos)        }}
\DoxyCodeLine{8203 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMACMP4           HRTIM\_RSTDR\_TIMACMP4\_Msk                  }}
\DoxyCodeLine{8205 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMBCMP1\_Pos       (22U)                                    }}
\DoxyCodeLine{8206 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMBCMP1\_Msk       (0x1UL << HRTIM\_RSTDR\_TIMBCMP1\_Pos)        }}
\DoxyCodeLine{8207 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMBCMP1           HRTIM\_RSTDR\_TIMBCMP1\_Msk                  }}
\DoxyCodeLine{8208 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMBCMP2\_Pos       (23U)                                    }}
\DoxyCodeLine{8209 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMBCMP2\_Msk       (0x1UL << HRTIM\_RSTDR\_TIMBCMP2\_Pos)        }}
\DoxyCodeLine{8210 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMBCMP2           HRTIM\_RSTDR\_TIMBCMP2\_Msk                  }}
\DoxyCodeLine{8211 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMBCMP4\_Pos       (24U)                                    }}
\DoxyCodeLine{8212 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMBCMP4\_Msk       (0x1UL << HRTIM\_RSTDR\_TIMBCMP4\_Pos)        }}
\DoxyCodeLine{8213 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMBCMP4           HRTIM\_RSTDR\_TIMBCMP4\_Msk                  }}
\DoxyCodeLine{8215 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMCCMP1\_Pos       (25U)                                    }}
\DoxyCodeLine{8216 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMCCMP1\_Msk       (0x1UL << HRTIM\_RSTDR\_TIMCCMP1\_Pos)        }}
\DoxyCodeLine{8217 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMCCMP1           HRTIM\_RSTDR\_TIMCCMP1\_Msk                  }}
\DoxyCodeLine{8218 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMCCMP2\_Pos       (26U)                                    }}
\DoxyCodeLine{8219 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMCCMP2\_Msk       (0x1UL << HRTIM\_RSTDR\_TIMCCMP2\_Pos)        }}
\DoxyCodeLine{8220 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMCCMP2           HRTIM\_RSTDR\_TIMCCMP2\_Msk                  }}
\DoxyCodeLine{8221 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMCCMP4\_Pos       (27U)                                    }}
\DoxyCodeLine{8222 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMCCMP4\_Msk       (0x1UL << HRTIM\_RSTDR\_TIMCCMP4\_Pos)        }}
\DoxyCodeLine{8223 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMCCMP4           HRTIM\_RSTDR\_TIMCCMP4\_Msk                  }}
\DoxyCodeLine{8225 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMECMP1\_Pos       (28U)                                    }}
\DoxyCodeLine{8226 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMECMP1\_Msk       (0x1UL << HRTIM\_RSTDR\_TIMECMP1\_Pos)        }}
\DoxyCodeLine{8227 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMECMP1           HRTIM\_RSTDR\_TIMECMP1\_Msk                  }}
\DoxyCodeLine{8228 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMECMP2\_Pos       (29U)                                    }}
\DoxyCodeLine{8229 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMECMP2\_Msk       (0x1UL << HRTIM\_RSTDR\_TIMECMP2\_Pos)        }}
\DoxyCodeLine{8230 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMECMP2           HRTIM\_RSTDR\_TIMECMP2\_Msk                  }}
\DoxyCodeLine{8231 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMECMP4\_Pos       (30U)                                    }}
\DoxyCodeLine{8232 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMECMP4\_Msk       (0x1UL << HRTIM\_RSTDR\_TIMECMP4\_Pos)        }}
\DoxyCodeLine{8233 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMECMP4           HRTIM\_RSTDR\_TIMECMP4\_Msk                  }}
\DoxyCodeLine{8235 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMFCMP2\_Pos       (31U)}}
\DoxyCodeLine{8236 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMFCMP2\_Msk       (0x1UL << HRTIM\_RSTDR\_TIMFCMP2\_Pos)       }}
\DoxyCodeLine{8237 \textcolor{preprocessor}{\#define HRTIM\_RSTDR\_TIMFCMP2           HRTIM\_RSTDR\_TIMFCMP2\_Msk                  }}
\DoxyCodeLine{8239 \textcolor{comment}{/* Slave Timer E reset enable bits upon other slave timers events */}}
\DoxyCodeLine{8240 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMACMP1\_Pos       (19U)                                    }}
\DoxyCodeLine{8241 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMACMP1\_Msk       (0x1UL << HRTIM\_RSTER\_TIMACMP1\_Pos)        }}
\DoxyCodeLine{8242 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMACMP1           HRTIM\_RSTER\_TIMACMP1\_Msk                  }}
\DoxyCodeLine{8243 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMACMP2\_Pos       (20U)                                    }}
\DoxyCodeLine{8244 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMACMP2\_Msk       (0x1UL << HRTIM\_RSTER\_TIMACMP2\_Pos)        }}
\DoxyCodeLine{8245 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMACMP2           HRTIM\_RSTER\_TIMACMP2\_Msk                  }}
\DoxyCodeLine{8246 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMACMP4\_Pos       (21U)                                    }}
\DoxyCodeLine{8247 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMACMP4\_Msk       (0x1UL << HRTIM\_RSTER\_TIMACMP4\_Pos)        }}
\DoxyCodeLine{8248 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMACMP4           HRTIM\_RSTER\_TIMACMP4\_Msk                  }}
\DoxyCodeLine{8250 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMBCMP1\_Pos       (22U)                                    }}
\DoxyCodeLine{8251 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMBCMP1\_Msk       (0x1UL << HRTIM\_RSTER\_TIMBCMP1\_Pos)        }}
\DoxyCodeLine{8252 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMBCMP1           HRTIM\_RSTER\_TIMBCMP1\_Msk                  }}
\DoxyCodeLine{8253 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMBCMP2\_Pos       (23U)                                    }}
\DoxyCodeLine{8254 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMBCMP2\_Msk       (0x1UL << HRTIM\_RSTER\_TIMBCMP2\_Pos)        }}
\DoxyCodeLine{8255 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMBCMP2           HRTIM\_RSTER\_TIMBCMP2\_Msk                  }}
\DoxyCodeLine{8256 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMBCMP4\_Pos       (24U)                                    }}
\DoxyCodeLine{8257 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMBCMP4\_Msk       (0x1UL << HRTIM\_RSTER\_TIMBCMP4\_Pos)        }}
\DoxyCodeLine{8258 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMBCMP4           HRTIM\_RSTER\_TIMBCMP4\_Msk                  }}
\DoxyCodeLine{8260 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMCCMP1\_Pos       (25U)                                    }}
\DoxyCodeLine{8261 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMCCMP1\_Msk       (0x1UL << HRTIM\_RSTER\_TIMCCMP1\_Pos)        }}
\DoxyCodeLine{8262 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMCCMP1           HRTIM\_RSTER\_TIMCCMP1\_Msk                  }}
\DoxyCodeLine{8263 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMCCMP2\_Pos       (26U)                                    }}
\DoxyCodeLine{8264 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMCCMP2\_Msk       (0x1UL << HRTIM\_RSTER\_TIMCCMP2\_Pos)        }}
\DoxyCodeLine{8265 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMCCMP2           HRTIM\_RSTER\_TIMCCMP2\_Msk                  }}
\DoxyCodeLine{8266 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMCCMP4\_Pos       (27U)                                    }}
\DoxyCodeLine{8267 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMCCMP4\_Msk       (0x1UL << HRTIM\_RSTER\_TIMCCMP4\_Pos)        }}
\DoxyCodeLine{8268 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMCCMP4           HRTIM\_RSTER\_TIMCCMP4\_Msk                  }}
\DoxyCodeLine{8270 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMDCMP1\_Pos       (28U)                                    }}
\DoxyCodeLine{8271 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMDCMP1\_Msk       (0x1UL << HRTIM\_RSTER\_TIMDCMP1\_Pos)        }}
\DoxyCodeLine{8272 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMDCMP1           HRTIM\_RSTER\_TIMDCMP1\_Msk                  }}
\DoxyCodeLine{8273 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMDCMP2\_Pos       (29U)                                    }}
\DoxyCodeLine{8274 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMDCMP2\_Msk       (0x1UL << HRTIM\_RSTER\_TIMDCMP2\_Pos)        }}
\DoxyCodeLine{8275 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMDCMP2           HRTIM\_RSTER\_TIMDCMP2\_Msk                  }}
\DoxyCodeLine{8276 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMDCMP4\_Pos       (30U)                                    }}
\DoxyCodeLine{8277 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMDCMP4\_Msk       (0x1UL << HRTIM\_RSTER\_TIMDCMP4\_Pos)        }}
\DoxyCodeLine{8278 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMDCMP4           HRTIM\_RSTER\_TIMDCMP4\_Msk                  }}
\DoxyCodeLine{8280 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMFCMP2\_Pos       (31U)}}
\DoxyCodeLine{8281 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMFCMP2\_Msk       (0x1UL << HRTIM\_RSTER\_TIMFCMP2\_Pos)       }}
\DoxyCodeLine{8282 \textcolor{preprocessor}{\#define HRTIM\_RSTER\_TIMFCMP2           HRTIM\_RSTER\_TIMFCMP2\_Msk                  }}
\DoxyCodeLine{8284 \textcolor{comment}{/* Slave Timer F reset enable bits upon other slave timers events */}}
\DoxyCodeLine{8285 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMACMP1\_Pos       (19U)                                    }}
\DoxyCodeLine{8286 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMACMP1\_Msk       (0x1UL << HRTIM\_RSTFR\_TIMACMP1\_Pos)        }}
\DoxyCodeLine{8287 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMACMP1           HRTIM\_RSTFR\_TIMACMP1\_Msk                  }}
\DoxyCodeLine{8288 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMACMP2\_Pos       (20U)                                    }}
\DoxyCodeLine{8289 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMACMP2\_Msk       (0x1UL << HRTIM\_RSTFR\_TIMACMP2\_Pos)        }}
\DoxyCodeLine{8290 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMACMP2           HRTIM\_RSTFR\_TIMACMP2\_Msk                  }}
\DoxyCodeLine{8291 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMACMP4\_Pos       (21U)                                    }}
\DoxyCodeLine{8292 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMACMP4\_Msk       (0x1UL << HRTIM\_RSTFR\_TIMACMP4\_Pos)        }}
\DoxyCodeLine{8293 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMACMP4           HRTIM\_RSTFR\_TIMACMP4\_Msk                  }}
\DoxyCodeLine{8295 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMBCMP1\_Pos       (22U)                                    }}
\DoxyCodeLine{8296 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMBCMP1\_Msk       (0x1UL << HRTIM\_RSTFR\_TIMBCMP1\_Pos)        }}
\DoxyCodeLine{8297 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMBCMP1           HRTIM\_RSTFR\_TIMBCMP1\_Msk                  }}
\DoxyCodeLine{8298 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMBCMP2\_Pos       (23U)                                    }}
\DoxyCodeLine{8299 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMBCMP2\_Msk       (0x1UL << HRTIM\_RSTFR\_TIMBCMP2\_Pos)        }}
\DoxyCodeLine{8300 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMBCMP2           HRTIM\_RSTFR\_TIMBCMP2\_Msk                  }}
\DoxyCodeLine{8301 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMBCMP4\_Pos       (24U)                                    }}
\DoxyCodeLine{8302 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMBCMP4\_Msk       (0x1UL << HRTIM\_RSTFR\_TIMBCMP4\_Pos)        }}
\DoxyCodeLine{8303 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMBCMP4           HRTIM\_RSTFR\_TIMBCMP4\_Msk                  }}
\DoxyCodeLine{8305 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMCCMP1\_Pos       (25U)                                    }}
\DoxyCodeLine{8306 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMCCMP1\_Msk       (0x1UL << HRTIM\_RSTFR\_TIMCCMP1\_Pos)        }}
\DoxyCodeLine{8307 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMCCMP1           HRTIM\_RSTFR\_TIMCCMP1\_Msk                  }}
\DoxyCodeLine{8308 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMCCMP2\_Pos       (26U)                                    }}
\DoxyCodeLine{8309 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMCCMP2\_Msk       (0x1UL << HRTIM\_RSTFR\_TIMCCMP2\_Pos)        }}
\DoxyCodeLine{8310 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMCCMP2           HRTIM\_RSTFR\_TIMCCMP2\_Msk                  }}
\DoxyCodeLine{8311 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMCCMP4\_Pos       (27U)                                    }}
\DoxyCodeLine{8312 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMCCMP4\_Msk       (0x1UL << HRTIM\_RSTFR\_TIMCCMP4\_Pos)        }}
\DoxyCodeLine{8313 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMCCMP4           HRTIM\_RSTFR\_TIMCCMP4\_Msk                  }}
\DoxyCodeLine{8315 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMDCMP1\_Pos       (28U)                                    }}
\DoxyCodeLine{8316 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMDCMP1\_Msk       (0x1UL << HRTIM\_RSTFR\_TIMDCMP1\_Pos)        }}
\DoxyCodeLine{8317 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMDCMP1           HRTIM\_RSTFR\_TIMDCMP1\_Msk                  }}
\DoxyCodeLine{8318 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMDCMP2\_Pos       (29U)                                    }}
\DoxyCodeLine{8319 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMDCMP2\_Msk       (0x1UL << HRTIM\_RSTFR\_TIMDCMP2\_Pos)        }}
\DoxyCodeLine{8320 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMDCMP2           HRTIM\_RSTFR\_TIMDCMP2\_Msk                  }}
\DoxyCodeLine{8321 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMDCMP4\_Pos       (30U)                                    }}
\DoxyCodeLine{8322 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMDCMP4\_Msk       (0x1UL << HRTIM\_RSTFR\_TIMDCMP4\_Pos)        }}
\DoxyCodeLine{8323 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMDCMP4           HRTIM\_RSTFR\_TIMDCMP4\_Msk                  }}
\DoxyCodeLine{8325 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMECMP2\_Pos       (31U)}}
\DoxyCodeLine{8326 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMECMP2\_Msk       (0x1UL << HRTIM\_RSTFR\_TIMECMP2\_Pos)       }}
\DoxyCodeLine{8327 \textcolor{preprocessor}{\#define HRTIM\_RSTFR\_TIMECMP2           HRTIM\_RSTFR\_TIMECMP2\_Msk                  }}
\DoxyCodeLine{8329 \textcolor{comment}{/**** Bit definition for Slave Timer Chopper register *************************/}}
\DoxyCodeLine{8330 \textcolor{preprocessor}{\#define HRTIM\_CHPR\_CARFRQ\_Pos         (0U)}}
\DoxyCodeLine{8331 \textcolor{preprocessor}{\#define HRTIM\_CHPR\_CARFRQ\_Msk         (0xFUL << HRTIM\_CHPR\_CARFRQ\_Pos)         }}
\DoxyCodeLine{8332 \textcolor{preprocessor}{\#define HRTIM\_CHPR\_CARFRQ             HRTIM\_CHPR\_CARFRQ\_Msk                    }}
\DoxyCodeLine{8333 \textcolor{preprocessor}{\#define HRTIM\_CHPR\_CARFRQ\_0           (0x1UL << HRTIM\_CHPR\_CARFRQ\_Pos)         }}
\DoxyCodeLine{8334 \textcolor{preprocessor}{\#define HRTIM\_CHPR\_CARFRQ\_1           (0x2UL << HRTIM\_CHPR\_CARFRQ\_Pos)         }}
\DoxyCodeLine{8335 \textcolor{preprocessor}{\#define HRTIM\_CHPR\_CARFRQ\_2           (0x4UL << HRTIM\_CHPR\_CARFRQ\_Pos)         }}
\DoxyCodeLine{8336 \textcolor{preprocessor}{\#define HRTIM\_CHPR\_CARFRQ\_3           (0x8UL << HRTIM\_CHPR\_CARFRQ\_Pos)         }}
\DoxyCodeLine{8338 \textcolor{preprocessor}{\#define HRTIM\_CHPR\_CARDTY\_Pos         (4U)}}
\DoxyCodeLine{8339 \textcolor{preprocessor}{\#define HRTIM\_CHPR\_CARDTY\_Msk         (0x7UL << HRTIM\_CHPR\_CARDTY\_Pos)         }}
\DoxyCodeLine{8340 \textcolor{preprocessor}{\#define HRTIM\_CHPR\_CARDTY             HRTIM\_CHPR\_CARDTY\_Msk                    }}
\DoxyCodeLine{8341 \textcolor{preprocessor}{\#define HRTIM\_CHPR\_CARDTY\_0           (0x1UL << HRTIM\_CHPR\_CARDTY\_Pos)         }}
\DoxyCodeLine{8342 \textcolor{preprocessor}{\#define HRTIM\_CHPR\_CARDTY\_1           (0x2UL << HRTIM\_CHPR\_CARDTY\_Pos)         }}
\DoxyCodeLine{8343 \textcolor{preprocessor}{\#define HRTIM\_CHPR\_CARDTY\_2           (0x4UL << HRTIM\_CHPR\_CARDTY\_Pos)         }}
\DoxyCodeLine{8345 \textcolor{preprocessor}{\#define HRTIM\_CHPR\_STRPW\_Pos          (7U)}}
\DoxyCodeLine{8346 \textcolor{preprocessor}{\#define HRTIM\_CHPR\_STRPW\_Msk          (0xFUL << HRTIM\_CHPR\_STRPW\_Pos)          }}
\DoxyCodeLine{8347 \textcolor{preprocessor}{\#define HRTIM\_CHPR\_STRPW              HRTIM\_CHPR\_STRPW\_Msk                     }}
\DoxyCodeLine{8348 \textcolor{preprocessor}{\#define HRTIM\_CHPR\_STRPW\_0            (0x1UL << HRTIM\_CHPR\_STRPW\_Pos)          }}
\DoxyCodeLine{8349 \textcolor{preprocessor}{\#define HRTIM\_CHPR\_STRPW\_1            (0x2UL << HRTIM\_CHPR\_STRPW\_Pos)          }}
\DoxyCodeLine{8350 \textcolor{preprocessor}{\#define HRTIM\_CHPR\_STRPW\_2            (0x4UL << HRTIM\_CHPR\_STRPW\_Pos)          }}
\DoxyCodeLine{8351 \textcolor{preprocessor}{\#define HRTIM\_CHPR\_STRPW\_3            (0x8UL << HRTIM\_CHPR\_STRPW\_Pos)          }}
\DoxyCodeLine{8353 \textcolor{comment}{/**** Bit definition for Slave Timer Capture 1 control register ***************/}}
\DoxyCodeLine{8354 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_SWCPT\_Pos        (0U)}}
\DoxyCodeLine{8355 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_SWCPT\_Msk        (0x1UL << HRTIM\_CPT1CR\_SWCPT\_Pos)        }}
\DoxyCodeLine{8356 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_SWCPT            HRTIM\_CPT1CR\_SWCPT\_Msk                   }}
\DoxyCodeLine{8357 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_UPDCPT\_Pos       (1U)}}
\DoxyCodeLine{8358 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_UPDCPT\_Msk       (0x1UL << HRTIM\_CPT1CR\_UPDCPT\_Pos)       }}
\DoxyCodeLine{8359 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_UPDCPT           HRTIM\_CPT1CR\_UPDCPT\_Msk                  }}
\DoxyCodeLine{8360 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV1CPT\_Pos     (2U)}}
\DoxyCodeLine{8361 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV1CPT\_Msk     (0x1UL << HRTIM\_CPT1CR\_EXEV1CPT\_Pos)     }}
\DoxyCodeLine{8362 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV1CPT         HRTIM\_CPT1CR\_EXEV1CPT\_Msk                }}
\DoxyCodeLine{8363 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV2CPT\_Pos     (3U)}}
\DoxyCodeLine{8364 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV2CPT\_Msk     (0x1UL << HRTIM\_CPT1CR\_EXEV2CPT\_Pos)     }}
\DoxyCodeLine{8365 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV2CPT         HRTIM\_CPT1CR\_EXEV2CPT\_Msk                }}
\DoxyCodeLine{8366 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV3CPT\_Pos     (4U)}}
\DoxyCodeLine{8367 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV3CPT\_Msk     (0x1UL << HRTIM\_CPT1CR\_EXEV3CPT\_Pos)     }}
\DoxyCodeLine{8368 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV3CPT         HRTIM\_CPT1CR\_EXEV3CPT\_Msk                }}
\DoxyCodeLine{8369 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV4CPT\_Pos     (5U)}}
\DoxyCodeLine{8370 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV4CPT\_Msk     (0x1UL << HRTIM\_CPT1CR\_EXEV4CPT\_Pos)     }}
\DoxyCodeLine{8371 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV4CPT         HRTIM\_CPT1CR\_EXEV4CPT\_Msk                }}
\DoxyCodeLine{8372 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV5CPT\_Pos     (6U)}}
\DoxyCodeLine{8373 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV5CPT\_Msk     (0x1UL << HRTIM\_CPT1CR\_EXEV5CPT\_Pos)     }}
\DoxyCodeLine{8374 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV5CPT         HRTIM\_CPT1CR\_EXEV5CPT\_Msk                }}
\DoxyCodeLine{8375 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV6CPT\_Pos     (7U)}}
\DoxyCodeLine{8376 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV6CPT\_Msk     (0x1UL << HRTIM\_CPT1CR\_EXEV6CPT\_Pos)     }}
\DoxyCodeLine{8377 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV6CPT         HRTIM\_CPT1CR\_EXEV6CPT\_Msk                }}
\DoxyCodeLine{8378 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV7CPT\_Pos     (8U)}}
\DoxyCodeLine{8379 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV7CPT\_Msk     (0x1UL << HRTIM\_CPT1CR\_EXEV7CPT\_Pos)     }}
\DoxyCodeLine{8380 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV7CPT         HRTIM\_CPT1CR\_EXEV7CPT\_Msk                }}
\DoxyCodeLine{8381 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV8CPT\_Pos     (9U)}}
\DoxyCodeLine{8382 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV8CPT\_Msk     (0x1UL << HRTIM\_CPT1CR\_EXEV8CPT\_Pos)     }}
\DoxyCodeLine{8383 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV8CPT         HRTIM\_CPT1CR\_EXEV8CPT\_Msk                }}
\DoxyCodeLine{8384 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV9CPT\_Pos     (10U)}}
\DoxyCodeLine{8385 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV9CPT\_Msk     (0x1UL << HRTIM\_CPT1CR\_EXEV9CPT\_Pos)     }}
\DoxyCodeLine{8386 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV9CPT         HRTIM\_CPT1CR\_EXEV9CPT\_Msk                }}
\DoxyCodeLine{8387 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV10CPT\_Pos    (11U)}}
\DoxyCodeLine{8388 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV10CPT\_Msk    (0x1UL << HRTIM\_CPT1CR\_EXEV10CPT\_Pos)    }}
\DoxyCodeLine{8389 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_EXEV10CPT        HRTIM\_CPT1CR\_EXEV10CPT\_Msk               }}
\DoxyCodeLine{8391 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TF1SET\_Pos       (0U)}}
\DoxyCodeLine{8392 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TF1SET\_Msk       (0x1UL << HRTIM\_CPT1CR\_TF1SET\_Pos)       }}
\DoxyCodeLine{8393 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TF1SET           HRTIM\_CPT1CR\_TF1SET\_Msk                  }}
\DoxyCodeLine{8394 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TF1RST\_Pos       (1U)}}
\DoxyCodeLine{8395 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TF1RST\_Msk       (0x1UL << HRTIM\_CPT1CR\_TF1RST\_Pos)       }}
\DoxyCodeLine{8396 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TF1RST           HRTIM\_CPT1CR\_TF1RST\_Msk                  }}
\DoxyCodeLine{8397 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMFCMP1\_Pos     (2U)}}
\DoxyCodeLine{8398 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMFCMP1\_Msk     (0x1UL << HRTIM\_CPT1CR\_TIMFCMP1\_Pos)     }}
\DoxyCodeLine{8399 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMFCMP1         HRTIM\_CPT1CR\_TIMFCMP1\_Msk                }}
\DoxyCodeLine{8400 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMFCMP2\_Pos     (3U)}}
\DoxyCodeLine{8401 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMFCMP2\_Msk     (0x1UL << HRTIM\_CPT1CR\_TIMFCMP2\_Pos)     }}
\DoxyCodeLine{8402 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMFCMP2         HRTIM\_CPT1CR\_TIMFCMP2\_Msk                }}
\DoxyCodeLine{8404 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TA1SET\_Pos       (12U)}}
\DoxyCodeLine{8405 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TA1SET\_Msk       (0x1UL << HRTIM\_CPT1CR\_TA1SET\_Pos)       }}
\DoxyCodeLine{8406 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TA1SET           HRTIM\_CPT1CR\_TA1SET\_Msk                  }}
\DoxyCodeLine{8407 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TA1RST\_Pos       (13U)}}
\DoxyCodeLine{8408 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TA1RST\_Msk       (0x1UL << HRTIM\_CPT1CR\_TA1RST\_Pos)       }}
\DoxyCodeLine{8409 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TA1RST           HRTIM\_CPT1CR\_TA1RST\_Msk                  }}
\DoxyCodeLine{8410 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMACMP1\_Pos     (14U)}}
\DoxyCodeLine{8411 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMACMP1\_Msk     (0x1UL << HRTIM\_CPT1CR\_TIMACMP1\_Pos)     }}
\DoxyCodeLine{8412 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMACMP1         HRTIM\_CPT1CR\_TIMACMP1\_Msk                }}
\DoxyCodeLine{8413 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMACMP2\_Pos     (15U)}}
\DoxyCodeLine{8414 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMACMP2\_Msk     (0x1UL << HRTIM\_CPT1CR\_TIMACMP2\_Pos)     }}
\DoxyCodeLine{8415 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMACMP2         HRTIM\_CPT1CR\_TIMACMP2\_Msk                }}
\DoxyCodeLine{8417 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TB1SET\_Pos       (16U)}}
\DoxyCodeLine{8418 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TB1SET\_Msk       (0x1UL << HRTIM\_CPT1CR\_TB1SET\_Pos)       }}
\DoxyCodeLine{8419 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TB1SET           HRTIM\_CPT1CR\_TB1SET\_Msk                  }}
\DoxyCodeLine{8420 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TB1RST\_Pos       (17U)}}
\DoxyCodeLine{8421 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TB1RST\_Msk       (0x1UL << HRTIM\_CPT1CR\_TB1RST\_Pos)       }}
\DoxyCodeLine{8422 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TB1RST           HRTIM\_CPT1CR\_TB1RST\_Msk                  }}
\DoxyCodeLine{8423 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMBCMP1\_Pos     (18U)}}
\DoxyCodeLine{8424 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMBCMP1\_Msk     (0x1UL << HRTIM\_CPT1CR\_TIMBCMP1\_Pos)     }}
\DoxyCodeLine{8425 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMBCMP1         HRTIM\_CPT1CR\_TIMBCMP1\_Msk                }}
\DoxyCodeLine{8426 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMBCMP2\_Pos     (19U)}}
\DoxyCodeLine{8427 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMBCMP2\_Msk     (0x1UL << HRTIM\_CPT1CR\_TIMBCMP2\_Pos)     }}
\DoxyCodeLine{8428 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMBCMP2         HRTIM\_CPT1CR\_TIMBCMP2\_Msk                }}
\DoxyCodeLine{8430 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TC1SET\_Pos       (20U)}}
\DoxyCodeLine{8431 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TC1SET\_Msk       (0x1UL << HRTIM\_CPT1CR\_TC1SET\_Pos)       }}
\DoxyCodeLine{8432 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TC1SET           HRTIM\_CPT1CR\_TC1SET\_Msk                  }}
\DoxyCodeLine{8433 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TC1RST\_Pos       (21U)}}
\DoxyCodeLine{8434 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TC1RST\_Msk       (0x1UL << HRTIM\_CPT1CR\_TC1RST\_Pos)       }}
\DoxyCodeLine{8435 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TC1RST           HRTIM\_CPT1CR\_TC1RST\_Msk                  }}
\DoxyCodeLine{8436 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMCCMP1\_Pos     (22U)}}
\DoxyCodeLine{8437 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMCCMP1\_Msk     (0x1UL << HRTIM\_CPT1CR\_TIMCCMP1\_Pos)     }}
\DoxyCodeLine{8438 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMCCMP1         HRTIM\_CPT1CR\_TIMCCMP1\_Msk                }}
\DoxyCodeLine{8439 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMCCMP2\_Pos     (23U)}}
\DoxyCodeLine{8440 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMCCMP2\_Msk     (0x1UL << HRTIM\_CPT1CR\_TIMCCMP2\_Pos)     }}
\DoxyCodeLine{8441 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMCCMP2         HRTIM\_CPT1CR\_TIMCCMP2\_Msk                }}
\DoxyCodeLine{8443 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TD1SET\_Pos       (24U)}}
\DoxyCodeLine{8444 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TD1SET\_Msk       (0x1UL << HRTIM\_CPT1CR\_TD1SET\_Pos)       }}
\DoxyCodeLine{8445 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TD1SET           HRTIM\_CPT1CR\_TD1SET\_Msk                  }}
\DoxyCodeLine{8446 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TD1RST\_Pos       (25U)}}
\DoxyCodeLine{8447 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TD1RST\_Msk       (0x1UL << HRTIM\_CPT1CR\_TD1RST\_Pos)       }}
\DoxyCodeLine{8448 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TD1RST           HRTIM\_CPT1CR\_TD1RST\_Msk                  }}
\DoxyCodeLine{8449 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMDCMP1\_Pos     (26U)}}
\DoxyCodeLine{8450 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMDCMP1\_Msk     (0x1UL << HRTIM\_CPT1CR\_TIMDCMP1\_Pos)     }}
\DoxyCodeLine{8451 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMDCMP1         HRTIM\_CPT1CR\_TIMDCMP1\_Msk                }}
\DoxyCodeLine{8452 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMDCMP2\_Pos     (27U)}}
\DoxyCodeLine{8453 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMDCMP2\_Msk     (0x1UL << HRTIM\_CPT1CR\_TIMDCMP2\_Pos)     }}
\DoxyCodeLine{8454 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMDCMP2         HRTIM\_CPT1CR\_TIMDCMP2\_Msk                }}
\DoxyCodeLine{8456 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TE1SET\_Pos       (28U)}}
\DoxyCodeLine{8457 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TE1SET\_Msk       (0x1UL << HRTIM\_CPT1CR\_TE1SET\_Pos)       }}
\DoxyCodeLine{8458 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TE1SET           HRTIM\_CPT1CR\_TE1SET\_Msk                  }}
\DoxyCodeLine{8459 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TE1RST\_Pos       (29U)}}
\DoxyCodeLine{8460 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TE1RST\_Msk       (0x1UL << HRTIM\_CPT1CR\_TE1RST\_Pos)       }}
\DoxyCodeLine{8461 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TE1RST           HRTIM\_CPT1CR\_TE1RST\_Msk                  }}
\DoxyCodeLine{8462 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMECMP1\_Pos     (30U)}}
\DoxyCodeLine{8463 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMECMP1\_Msk     (0x1UL << HRTIM\_CPT1CR\_TIMECMP1\_Pos)     }}
\DoxyCodeLine{8464 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMECMP1         HRTIM\_CPT1CR\_TIMECMP1\_Msk                }}
\DoxyCodeLine{8465 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMECMP2\_Pos     (31U)}}
\DoxyCodeLine{8466 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMECMP2\_Msk     (0x1UL << HRTIM\_CPT1CR\_TIMECMP2\_Pos)     }}
\DoxyCodeLine{8467 \textcolor{preprocessor}{\#define HRTIM\_CPT1CR\_TIMECMP2         HRTIM\_CPT1CR\_TIMECMP2\_Msk                }}
\DoxyCodeLine{8469 \textcolor{comment}{/**** Bit definition for Slave Timer Capture 2 control register ***************/}}
\DoxyCodeLine{8470 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_SWCPT\_Pos        (0U)}}
\DoxyCodeLine{8471 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_SWCPT\_Msk        (0x1UL << HRTIM\_CPT2CR\_SWCPT\_Pos)        }}
\DoxyCodeLine{8472 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_SWCPT            HRTIM\_CPT2CR\_SWCPT\_Msk                   }}
\DoxyCodeLine{8473 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_UPDCPT\_Pos       (1U)}}
\DoxyCodeLine{8474 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_UPDCPT\_Msk       (0x1UL << HRTIM\_CPT2CR\_UPDCPT\_Pos)       }}
\DoxyCodeLine{8475 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_UPDCPT           HRTIM\_CPT2CR\_UPDCPT\_Msk                  }}
\DoxyCodeLine{8476 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV1CPT\_Pos     (2U)}}
\DoxyCodeLine{8477 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV1CPT\_Msk     (0x1UL << HRTIM\_CPT2CR\_EXEV1CPT\_Pos)     }}
\DoxyCodeLine{8478 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV1CPT         HRTIM\_CPT2CR\_EXEV1CPT\_Msk                }}
\DoxyCodeLine{8479 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV2CPT\_Pos     (3U)}}
\DoxyCodeLine{8480 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV2CPT\_Msk     (0x1UL << HRTIM\_CPT2CR\_EXEV2CPT\_Pos)     }}
\DoxyCodeLine{8481 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV2CPT         HRTIM\_CPT2CR\_EXEV2CPT\_Msk                }}
\DoxyCodeLine{8482 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV3CPT\_Pos     (4U)}}
\DoxyCodeLine{8483 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV3CPT\_Msk     (0x1UL << HRTIM\_CPT2CR\_EXEV3CPT\_Pos)     }}
\DoxyCodeLine{8484 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV3CPT         HRTIM\_CPT2CR\_EXEV3CPT\_Msk                }}
\DoxyCodeLine{8485 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV4CPT\_Pos     (5U)}}
\DoxyCodeLine{8486 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV4CPT\_Msk     (0x1UL << HRTIM\_CPT2CR\_EXEV4CPT\_Pos)     }}
\DoxyCodeLine{8487 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV4CPT         HRTIM\_CPT2CR\_EXEV4CPT\_Msk                }}
\DoxyCodeLine{8488 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV5CPT\_Pos     (6U)}}
\DoxyCodeLine{8489 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV5CPT\_Msk     (0x1UL << HRTIM\_CPT2CR\_EXEV5CPT\_Pos)     }}
\DoxyCodeLine{8490 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV5CPT         HRTIM\_CPT2CR\_EXEV5CPT\_Msk                }}
\DoxyCodeLine{8491 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV6CPT\_Pos     (7U)}}
\DoxyCodeLine{8492 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV6CPT\_Msk     (0x1UL << HRTIM\_CPT2CR\_EXEV6CPT\_Pos)     }}
\DoxyCodeLine{8493 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV6CPT         HRTIM\_CPT2CR\_EXEV6CPT\_Msk                }}
\DoxyCodeLine{8494 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV7CPT\_Pos     (8U)}}
\DoxyCodeLine{8495 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV7CPT\_Msk     (0x1UL << HRTIM\_CPT2CR\_EXEV7CPT\_Pos)     }}
\DoxyCodeLine{8496 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV7CPT         HRTIM\_CPT2CR\_EXEV7CPT\_Msk                }}
\DoxyCodeLine{8497 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV8CPT\_Pos     (9U)}}
\DoxyCodeLine{8498 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV8CPT\_Msk     (0x1UL << HRTIM\_CPT2CR\_EXEV8CPT\_Pos)     }}
\DoxyCodeLine{8499 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV8CPT         HRTIM\_CPT2CR\_EXEV8CPT\_Msk                }}
\DoxyCodeLine{8500 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV9CPT\_Pos     (10U)}}
\DoxyCodeLine{8501 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV9CPT\_Msk     (0x1UL << HRTIM\_CPT2CR\_EXEV9CPT\_Pos)     }}
\DoxyCodeLine{8502 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV9CPT         HRTIM\_CPT2CR\_EXEV9CPT\_Msk                }}
\DoxyCodeLine{8503 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV10CPT\_Pos    (11U)}}
\DoxyCodeLine{8504 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV10CPT\_Msk    (0x1UL << HRTIM\_CPT2CR\_EXEV10CPT\_Pos)    }}
\DoxyCodeLine{8505 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_EXEV10CPT        HRTIM\_CPT2CR\_EXEV10CPT\_Msk               }}
\DoxyCodeLine{8507 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TF1SET\_Pos       (0U)}}
\DoxyCodeLine{8508 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TF1SET\_Msk       (0x1UL << HRTIM\_CPT2CR\_TF1SET\_Pos)       }}
\DoxyCodeLine{8509 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TF1SET           HRTIM\_CPT2CR\_TF1SET\_Msk                  }}
\DoxyCodeLine{8510 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TF1RST\_Pos       (1U)}}
\DoxyCodeLine{8511 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TF1RST\_Msk       (0x1UL << HRTIM\_CPT2CR\_TF1RST\_Pos)       }}
\DoxyCodeLine{8512 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TF1RST           HRTIM\_CPT2CR\_TF1RST\_Msk                  }}
\DoxyCodeLine{8513 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMFCMP1\_Pos     (2U)}}
\DoxyCodeLine{8514 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMFCMP1\_Msk     (0x1UL << HRTIM\_CPT2CR\_TIMFCMP1\_Pos)     }}
\DoxyCodeLine{8515 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMFCMP1         HRTIM\_CPT2CR\_TIMFCMP1\_Msk                }}
\DoxyCodeLine{8516 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMFCMP2\_Pos     (3U)}}
\DoxyCodeLine{8517 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMFCMP2\_Msk     (0x1UL << HRTIM\_CPT2CR\_TIMFCMP2\_Pos)     }}
\DoxyCodeLine{8518 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMFCMP2         HRTIM\_CPT2CR\_TIMFCMP2\_Msk                }}
\DoxyCodeLine{8520 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TA1SET\_Pos       (12U)}}
\DoxyCodeLine{8521 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TA1SET\_Msk       (0x1UL << HRTIM\_CPT2CR\_TA1SET\_Pos)       }}
\DoxyCodeLine{8522 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TA1SET           HRTIM\_CPT2CR\_TA1SET\_Msk                  }}
\DoxyCodeLine{8523 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TA1RST\_Pos       (13U)}}
\DoxyCodeLine{8524 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TA1RST\_Msk       (0x1UL << HRTIM\_CPT2CR\_TA1RST\_Pos)       }}
\DoxyCodeLine{8525 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TA1RST           HRTIM\_CPT2CR\_TA1RST\_Msk                  }}
\DoxyCodeLine{8526 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMACMP1\_Pos     (14U)}}
\DoxyCodeLine{8527 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMACMP1\_Msk     (0x1UL << HRTIM\_CPT2CR\_TIMACMP1\_Pos)     }}
\DoxyCodeLine{8528 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMACMP1         HRTIM\_CPT2CR\_TIMACMP1\_Msk                }}
\DoxyCodeLine{8529 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMACMP2\_Pos     (15U)}}
\DoxyCodeLine{8530 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMACMP2\_Msk     (0x1UL << HRTIM\_CPT2CR\_TIMACMP2\_Pos)     }}
\DoxyCodeLine{8531 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMACMP2         HRTIM\_CPT2CR\_TIMACMP2\_Msk                }}
\DoxyCodeLine{8533 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TB1SET\_Pos       (16U)}}
\DoxyCodeLine{8534 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TB1SET\_Msk       (0x1UL << HRTIM\_CPT2CR\_TB1SET\_Pos)       }}
\DoxyCodeLine{8535 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TB1SET           HRTIM\_CPT2CR\_TB1SET\_Msk                  }}
\DoxyCodeLine{8536 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TB1RST\_Pos       (17U)}}
\DoxyCodeLine{8537 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TB1RST\_Msk       (0x1UL << HRTIM\_CPT2CR\_TB1RST\_Pos)       }}
\DoxyCodeLine{8538 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TB1RST           HRTIM\_CPT2CR\_TB1RST\_Msk                  }}
\DoxyCodeLine{8539 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMBCMP1\_Pos     (18U)}}
\DoxyCodeLine{8540 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMBCMP1\_Msk     (0x1UL << HRTIM\_CPT2CR\_TIMBCMP1\_Pos)     }}
\DoxyCodeLine{8541 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMBCMP1         HRTIM\_CPT2CR\_TIMBCMP1\_Msk                }}
\DoxyCodeLine{8542 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMBCMP2\_Pos     (19U)}}
\DoxyCodeLine{8543 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMBCMP2\_Msk     (0x1UL << HRTIM\_CPT2CR\_TIMBCMP2\_Pos)     }}
\DoxyCodeLine{8544 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMBCMP2         HRTIM\_CPT2CR\_TIMBCMP2\_Msk                }}
\DoxyCodeLine{8546 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TC1SET\_Pos       (20U)}}
\DoxyCodeLine{8547 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TC1SET\_Msk       (0x1UL << HRTIM\_CPT2CR\_TC1SET\_Pos)       }}
\DoxyCodeLine{8548 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TC1SET           HRTIM\_CPT2CR\_TC1SET\_Msk                  }}
\DoxyCodeLine{8549 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TC1RST\_Pos       (21U)}}
\DoxyCodeLine{8550 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TC1RST\_Msk       (0x1UL << HRTIM\_CPT2CR\_TC1RST\_Pos)       }}
\DoxyCodeLine{8551 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TC1RST           HRTIM\_CPT2CR\_TC1RST\_Msk                  }}
\DoxyCodeLine{8552 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMCCMP1\_Pos     (22U)}}
\DoxyCodeLine{8553 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMCCMP1\_Msk     (0x1UL << HRTIM\_CPT2CR\_TIMCCMP1\_Pos)     }}
\DoxyCodeLine{8554 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMCCMP1         HRTIM\_CPT2CR\_TIMCCMP1\_Msk                }}
\DoxyCodeLine{8555 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMCCMP2\_Pos     (23U)}}
\DoxyCodeLine{8556 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMCCMP2\_Msk     (0x1UL << HRTIM\_CPT2CR\_TIMCCMP2\_Pos)     }}
\DoxyCodeLine{8557 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMCCMP2         HRTIM\_CPT2CR\_TIMCCMP2\_Msk                }}
\DoxyCodeLine{8559 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TD1SET\_Pos       (24U)}}
\DoxyCodeLine{8560 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TD1SET\_Msk       (0x1UL << HRTIM\_CPT2CR\_TD1SET\_Pos)       }}
\DoxyCodeLine{8561 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TD1SET           HRTIM\_CPT2CR\_TD1SET\_Msk                  }}
\DoxyCodeLine{8562 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TD1RST\_Pos       (25U)}}
\DoxyCodeLine{8563 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TD1RST\_Msk       (0x1UL << HRTIM\_CPT2CR\_TD1RST\_Pos)       }}
\DoxyCodeLine{8564 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TD1RST           HRTIM\_CPT2CR\_TD1RST\_Msk                  }}
\DoxyCodeLine{8565 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMDCMP1\_Pos     (26U)}}
\DoxyCodeLine{8566 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMDCMP1\_Msk     (0x1UL << HRTIM\_CPT2CR\_TIMDCMP1\_Pos)     }}
\DoxyCodeLine{8567 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMDCMP1         HRTIM\_CPT2CR\_TIMDCMP1\_Msk                }}
\DoxyCodeLine{8568 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMDCMP2\_Pos     (27U)}}
\DoxyCodeLine{8569 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMDCMP2\_Msk     (0x1UL << HRTIM\_CPT2CR\_TIMDCMP2\_Pos)     }}
\DoxyCodeLine{8570 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMDCMP2         HRTIM\_CPT2CR\_TIMDCMP2\_Msk                }}
\DoxyCodeLine{8572 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TE1SET\_Pos       (28U)}}
\DoxyCodeLine{8573 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TE1SET\_Msk       (0x1UL << HRTIM\_CPT2CR\_TE1SET\_Pos)       }}
\DoxyCodeLine{8574 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TE1SET           HRTIM\_CPT2CR\_TE1SET\_Msk                  }}
\DoxyCodeLine{8575 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TE1RST\_Pos       (29U)}}
\DoxyCodeLine{8576 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TE1RST\_Msk       (0x1UL << HRTIM\_CPT2CR\_TE1RST\_Pos)       }}
\DoxyCodeLine{8577 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TE1RST           HRTIM\_CPT2CR\_TE1RST\_Msk                  }}
\DoxyCodeLine{8578 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMECMP1\_Pos     (30U)}}
\DoxyCodeLine{8579 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMECMP1\_Msk     (0x1UL << HRTIM\_CPT2CR\_TIMECMP1\_Pos)     }}
\DoxyCodeLine{8580 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMECMP1         HRTIM\_CPT2CR\_TIMECMP1\_Msk                }}
\DoxyCodeLine{8581 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMECMP2\_Pos     (31U)}}
\DoxyCodeLine{8582 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMECMP2\_Msk     (0x1UL << HRTIM\_CPT2CR\_TIMECMP2\_Pos)     }}
\DoxyCodeLine{8583 \textcolor{preprocessor}{\#define HRTIM\_CPT2CR\_TIMECMP2         HRTIM\_CPT2CR\_TIMECMP2\_Msk                }}
\DoxyCodeLine{8585 \textcolor{comment}{/**** Bit definition for Slave Timer Output register **************************/}}
\DoxyCodeLine{8586 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_POL1\_Pos           (1U)}}
\DoxyCodeLine{8587 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_POL1\_Msk           (0x1UL << HRTIM\_OUTR\_POL1\_Pos)           }}
\DoxyCodeLine{8588 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_POL1               HRTIM\_OUTR\_POL1\_Msk                      }}
\DoxyCodeLine{8589 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_IDLM1\_Pos          (2U)}}
\DoxyCodeLine{8590 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_IDLM1\_Msk          (0x1UL << HRTIM\_OUTR\_IDLM1\_Pos)          }}
\DoxyCodeLine{8591 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_IDLM1              HRTIM\_OUTR\_IDLM1\_Msk                     }}
\DoxyCodeLine{8592 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_IDLES1\_Pos         (3U)}}
\DoxyCodeLine{8593 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_IDLES1\_Msk         (0x1UL << HRTIM\_OUTR\_IDLES1\_Pos)         }}
\DoxyCodeLine{8594 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_IDLES1             HRTIM\_OUTR\_IDLES1\_Msk                    }}
\DoxyCodeLine{8595 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_FAULT1\_Pos         (4U)}}
\DoxyCodeLine{8596 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_FAULT1\_Msk         (0x3UL << HRTIM\_OUTR\_FAULT1\_Pos)         }}
\DoxyCodeLine{8597 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_FAULT1             HRTIM\_OUTR\_FAULT1\_Msk                    }}
\DoxyCodeLine{8598 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_FAULT1\_0           (0x1UL << HRTIM\_OUTR\_FAULT1\_Pos)         }}
\DoxyCodeLine{8599 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_FAULT1\_1           (0x2UL << HRTIM\_OUTR\_FAULT1\_Pos)         }}
\DoxyCodeLine{8600 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_CHP1\_Pos           (6U)}}
\DoxyCodeLine{8601 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_CHP1\_Msk           (0x1UL << HRTIM\_OUTR\_CHP1\_Pos)           }}
\DoxyCodeLine{8602 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_CHP1               HRTIM\_OUTR\_CHP1\_Msk                      }}
\DoxyCodeLine{8603 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_DIDL1\_Pos          (7U)}}
\DoxyCodeLine{8604 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_DIDL1\_Msk          (0x1UL << HRTIM\_OUTR\_DIDL1\_Pos)          }}
\DoxyCodeLine{8605 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_DIDL1              HRTIM\_OUTR\_DIDL1\_Msk                     }}
\DoxyCodeLine{8607 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_DTEN\_Pos           (8U)}}
\DoxyCodeLine{8608 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_DTEN\_Msk           (0x1UL << HRTIM\_OUTR\_DTEN\_Pos)           }}
\DoxyCodeLine{8609 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_DTEN               HRTIM\_OUTR\_DTEN\_Msk                      }}
\DoxyCodeLine{8610 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_DLYPRTEN\_Pos       (9U)}}
\DoxyCodeLine{8611 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_DLYPRTEN\_Msk       (0x1UL << HRTIM\_OUTR\_DLYPRTEN\_Pos)       }}
\DoxyCodeLine{8612 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_DLYPRTEN           HRTIM\_OUTR\_DLYPRTEN\_Msk                  }}
\DoxyCodeLine{8613 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_DLYPRT\_Pos         (10U)}}
\DoxyCodeLine{8614 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_DLYPRT\_Msk         (0x7UL << HRTIM\_OUTR\_DLYPRT\_Pos)         }}
\DoxyCodeLine{8615 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_DLYPRT             HRTIM\_OUTR\_DLYPRT\_Msk                    }}
\DoxyCodeLine{8616 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_DLYPRT\_0           (0x1UL << HRTIM\_OUTR\_DLYPRT\_Pos)         }}
\DoxyCodeLine{8617 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_DLYPRT\_1           (0x2UL << HRTIM\_OUTR\_DLYPRT\_Pos)         }}
\DoxyCodeLine{8618 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_DLYPRT\_2           (0x4UL << HRTIM\_OUTR\_DLYPRT\_Pos)         }}
\DoxyCodeLine{8619 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_BIAR\_Pos           (14U)}}
\DoxyCodeLine{8620 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_BIAR\_Msk           (0x1UL << HRTIM\_OUTR\_BIAR\_Pos)           }}
\DoxyCodeLine{8621 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_BIAR               HRTIM\_OUTR\_BIAR\_Msk                      }}
\DoxyCodeLine{8622 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_POL2\_Pos           (17U)}}
\DoxyCodeLine{8623 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_POL2\_Msk           (0x1UL << HRTIM\_OUTR\_POL2\_Pos)           }}
\DoxyCodeLine{8624 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_POL2               HRTIM\_OUTR\_POL2\_Msk                      }}
\DoxyCodeLine{8625 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_IDLM2\_Pos          (18U)}}
\DoxyCodeLine{8626 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_IDLM2\_Msk          (0x1UL << HRTIM\_OUTR\_IDLM2\_Pos)          }}
\DoxyCodeLine{8627 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_IDLM2              HRTIM\_OUTR\_IDLM2\_Msk                     }}
\DoxyCodeLine{8628 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_IDLES2\_Pos         (19U)}}
\DoxyCodeLine{8629 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_IDLES2\_Msk         (0x1UL << HRTIM\_OUTR\_IDLES2\_Pos)         }}
\DoxyCodeLine{8630 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_IDLES2             HRTIM\_OUTR\_IDLES2\_Msk                    }}
\DoxyCodeLine{8631 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_FAULT2\_Pos         (20U)}}
\DoxyCodeLine{8632 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_FAULT2\_Msk         (0x3UL << HRTIM\_OUTR\_FAULT2\_Pos)         }}
\DoxyCodeLine{8633 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_FAULT2             HRTIM\_OUTR\_FAULT2\_Msk                    }}
\DoxyCodeLine{8634 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_FAULT2\_0           (0x1UL << HRTIM\_OUTR\_FAULT2\_Pos)         }}
\DoxyCodeLine{8635 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_FAULT2\_1           (0x2UL << HRTIM\_OUTR\_FAULT2\_Pos)         }}
\DoxyCodeLine{8636 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_CHP2\_Pos           (22U)}}
\DoxyCodeLine{8637 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_CHP2\_Msk           (0x1UL << HRTIM\_OUTR\_CHP2\_Pos)           }}
\DoxyCodeLine{8638 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_CHP2               HRTIM\_OUTR\_CHP2\_Msk                      }}
\DoxyCodeLine{8639 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_DIDL2\_Pos          (23U)}}
\DoxyCodeLine{8640 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_DIDL2\_Msk          (0x1UL << HRTIM\_OUTR\_DIDL2\_Pos)          }}
\DoxyCodeLine{8641 \textcolor{preprocessor}{\#define HRTIM\_OUTR\_DIDL2              HRTIM\_OUTR\_DIDL2\_Msk                     }}
\DoxyCodeLine{8643 \textcolor{comment}{/**** Bit definition for Timerx Fault register ***************************/}}
\DoxyCodeLine{8644 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLT1EN\_Pos         (0U)}}
\DoxyCodeLine{8645 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLT1EN\_Msk         (0x1UL << HRTIM\_FLTR\_FLT1EN\_Pos)         }}
\DoxyCodeLine{8646 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLT1EN             HRTIM\_FLTR\_FLT1EN\_Msk                    }}
\DoxyCodeLine{8647 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLT2EN\_Pos         (1U)}}
\DoxyCodeLine{8648 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLT2EN\_Msk         (0x1UL << HRTIM\_FLTR\_FLT2EN\_Pos)         }}
\DoxyCodeLine{8649 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLT2EN             HRTIM\_FLTR\_FLT2EN\_Msk                    }}
\DoxyCodeLine{8650 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLT3EN\_Pos         (2U)}}
\DoxyCodeLine{8651 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLT3EN\_Msk         (0x1UL << HRTIM\_FLTR\_FLT3EN\_Pos)         }}
\DoxyCodeLine{8652 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLT3EN             HRTIM\_FLTR\_FLT3EN\_Msk                    }}
\DoxyCodeLine{8653 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLT4EN\_Pos         (3U)}}
\DoxyCodeLine{8654 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLT4EN\_Msk         (0x1UL << HRTIM\_FLTR\_FLT4EN\_Pos)         }}
\DoxyCodeLine{8655 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLT4EN             HRTIM\_FLTR\_FLT4EN\_Msk                    }}
\DoxyCodeLine{8656 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLT5EN\_Pos         (4U)}}
\DoxyCodeLine{8657 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLT5EN\_Msk         (0x1UL << HRTIM\_FLTR\_FLT5EN\_Pos)         }}
\DoxyCodeLine{8658 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLT5EN             HRTIM\_FLTR\_FLT5EN\_Msk                    }}
\DoxyCodeLine{8659 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLT6EN\_Pos         (5U)}}
\DoxyCodeLine{8660 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLT6EN\_Msk         (0x1UL << HRTIM\_FLTR\_FLT6EN\_Pos)         }}
\DoxyCodeLine{8661 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLT6EN             HRTIM\_FLTR\_FLT6EN\_Msk                    }}
\DoxyCodeLine{8662 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLTLCK\_Pos         (31U)}}
\DoxyCodeLine{8663 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLTLCK\_Msk         (0x1UL << HRTIM\_FLTR\_FLTLCK\_Pos)         }}
\DoxyCodeLine{8664 \textcolor{preprocessor}{\#define HRTIM\_FLTR\_FLTLCK             HRTIM\_FLTR\_FLTLCK\_Msk                    }}
\DoxyCodeLine{8666 \textcolor{comment}{/**** Bit definition for HRTIM Timerx control register 2 ****************/}}
\DoxyCodeLine{8667 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_DCDE\_Pos           (0U)}}
\DoxyCodeLine{8668 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_DCDE\_Msk           (0x1UL << HRTIM\_TIMCR2\_DCDE\_Pos)           }}
\DoxyCodeLine{8669 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_DCDE               HRTIM\_TIMCR2\_DCDE\_Msk                      }}
\DoxyCodeLine{8670 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_DCDS\_Pos           (1U)}}
\DoxyCodeLine{8671 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_DCDS\_Msk           (0x1UL << HRTIM\_TIMCR2\_DCDS\_Pos)           }}
\DoxyCodeLine{8672 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_DCDS               HRTIM\_TIMCR2\_DCDS\_Msk                      }}
\DoxyCodeLine{8673 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_DCDR\_Pos           (2U)}}
\DoxyCodeLine{8674 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_DCDR\_Msk           (0x1UL << HRTIM\_TIMCR2\_DCDR\_Pos)           }}
\DoxyCodeLine{8675 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_DCDR               HRTIM\_TIMCR2\_DCDR\_Msk                      }}
\DoxyCodeLine{8676 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_UDM\_Pos           (4U)}}
\DoxyCodeLine{8677 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_UDM\_Msk           (0x1UL << HRTIM\_TIMCR2\_UDM\_Pos)             }}
\DoxyCodeLine{8678 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_UDM               HRTIM\_TIMCR2\_UDM\_Msk                        }}
\DoxyCodeLine{8679 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_ROM\_Pos           (6U)}}
\DoxyCodeLine{8680 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_ROM\_Msk           (0x3UL << HRTIM\_TIMCR2\_ROM\_Pos)             }}
\DoxyCodeLine{8681 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_ROM               HRTIM\_TIMCR2\_ROM\_Msk                        }}
\DoxyCodeLine{8682 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_ROM\_0             (0x1UL << HRTIM\_TIMCR2\_ROM\_Pos)             }}
\DoxyCodeLine{8683 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_ROM\_1             (0x2UL << HRTIM\_TIMCR2\_ROM\_Pos)             }}
\DoxyCodeLine{8684 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_OUTROM\_Pos        (8U)}}
\DoxyCodeLine{8685 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_OUTROM\_Msk        (0x3UL << HRTIM\_TIMCR2\_OUTROM\_Pos)          }}
\DoxyCodeLine{8686 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_OUTROM            HRTIM\_TIMCR2\_OUTROM\_Msk                     }}
\DoxyCodeLine{8687 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_OUTROM\_0          (0x1UL << HRTIM\_TIMCR2\_OUTROM\_Pos)          }}
\DoxyCodeLine{8688 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_OUTROM\_1          (0x2UL << HRTIM\_TIMCR2\_OUTROM\_Pos)          }}
\DoxyCodeLine{8689 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_ADROM\_Pos         (10U)}}
\DoxyCodeLine{8690 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_ADROM\_Msk         (0x3UL << HRTIM\_TIMCR2\_ADROM\_Pos)           }}
\DoxyCodeLine{8691 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_ADROM             HRTIM\_TIMCR2\_ADROM\_Msk                      }}
\DoxyCodeLine{8692 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_ADROM\_0           (0x1UL << HRTIM\_TIMCR2\_ADROM\_Pos)           }}
\DoxyCodeLine{8693 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_ADROM\_1           (0x2UL << HRTIM\_TIMCR2\_ADROM\_Pos)           }}
\DoxyCodeLine{8694 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_BMROM\_Pos         (12U)}}
\DoxyCodeLine{8695 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_BMROM\_Msk         (0x3UL << HRTIM\_TIMCR2\_BMROM\_Pos)           }}
\DoxyCodeLine{8696 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_BMROM             HRTIM\_TIMCR2\_BMROM\_Msk                      }}
\DoxyCodeLine{8697 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_BMROM\_0           (0x1UL << HRTIM\_TIMCR2\_BMROM\_Pos)           }}
\DoxyCodeLine{8698 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_BMROM\_1           (0x2UL << HRTIM\_TIMCR2\_BMROM\_Pos)           }}
\DoxyCodeLine{8699 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_FEROM\_Pos         (14U)}}
\DoxyCodeLine{8700 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_FEROM\_Msk         (0x3UL << HRTIM\_TIMCR2\_FEROM\_Pos)           }}
\DoxyCodeLine{8701 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_FEROM             HRTIM\_TIMCR2\_FEROM\_Msk                      }}
\DoxyCodeLine{8702 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_FEROM\_0           (0x1UL << HRTIM\_TIMCR2\_FEROM\_Pos)           }}
\DoxyCodeLine{8703 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_FEROM\_1           (0x2UL << HRTIM\_TIMCR2\_FEROM\_Pos)           }}
\DoxyCodeLine{8704 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_GTCMP1\_Pos        (16U)}}
\DoxyCodeLine{8705 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_GTCMP1\_Msk        (0x1UL << HRTIM\_TIMCR2\_GTCMP1\_Pos)          }}
\DoxyCodeLine{8706 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_GTCMP1            HRTIM\_TIMCR2\_GTCMP1\_Msk                     }}
\DoxyCodeLine{8707 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_GTCMP3\_Pos        (17U)}}
\DoxyCodeLine{8708 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_GTCMP3\_Msk        (0x1UL << HRTIM\_TIMCR2\_GTCMP3\_Pos)          }}
\DoxyCodeLine{8709 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_GTCMP3            HRTIM\_TIMCR2\_GTCMP3\_Msk                     }}
\DoxyCodeLine{8710 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_TRGHLF\_Pos        (20U)}}
\DoxyCodeLine{8711 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_TRGHLF\_Msk        (0x1UL << HRTIM\_TIMCR2\_TRGHLF\_Pos)          }}
\DoxyCodeLine{8712 \textcolor{preprocessor}{\#define HRTIM\_TIMCR2\_TRGHLF            HRTIM\_TIMCR2\_TRGHLF\_Msk                     }}
\DoxyCodeLine{8714 \textcolor{comment}{/**** Bit definition for Slave external event filtering  register 3 ***********/}}
\DoxyCodeLine{8715 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVACE\_Pos        (0U)}}
\DoxyCodeLine{8716 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVACE\_Msk        (0x1UL << HRTIM\_EEFR3\_EEVACE\_Pos)       }}
\DoxyCodeLine{8717 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVACE            HRTIM\_EEFR3\_EEVACE\_Msk                  }}
\DoxyCodeLine{8718 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVACRES\_Pos      (1U)}}
\DoxyCodeLine{8719 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVACRES\_Msk      (0x1UL << HRTIM\_EEFR3\_EEVACRES\_Pos)     }}
\DoxyCodeLine{8720 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVACRES          HRTIM\_EEFR3\_EEVACRES\_Msk                }}
\DoxyCodeLine{8721 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVARSTM\_Pos      (2U)}}
\DoxyCodeLine{8722 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVARSTM\_Msk      (0x1UL << HRTIM\_EEFR3\_EEVARSTM\_Pos)     }}
\DoxyCodeLine{8723 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVARSTM          HRTIM\_EEFR3\_EEVARSTM\_Msk                }}
\DoxyCodeLine{8724 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVASEL\_Pos       (4U)}}
\DoxyCodeLine{8725 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVASEL\_Msk       (0xFUL << HRTIM\_EEFR3\_EEVASEL\_Pos)      }}
\DoxyCodeLine{8726 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVASEL           HRTIM\_EEFR3\_EEVASEL\_Msk                 }}
\DoxyCodeLine{8727 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVASEL\_0         (0x1UL << HRTIM\_EEFR3\_EEVASEL\_Pos)      }}
\DoxyCodeLine{8728 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVASEL\_1         (0x2UL << HRTIM\_EEFR3\_EEVASEL\_Pos)      }}
\DoxyCodeLine{8729 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVASEL\_2         (0x4UL << HRTIM\_EEFR3\_EEVASEL\_Pos)      }}
\DoxyCodeLine{8730 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVASEL\_3         (0x8UL << HRTIM\_EEFR3\_EEVASEL\_Pos)      }}
\DoxyCodeLine{8731 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVACNT\_Pos       (8U)}}
\DoxyCodeLine{8732 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVACNT\_Msk       (0x3FUL << HRTIM\_EEFR3\_EEVACNT\_Pos)     }}
\DoxyCodeLine{8733 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVACNT           HRTIM\_EEFR3\_EEVACNT\_Msk                 }}
\DoxyCodeLine{8734 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVACNT\_0         (0x1UL << HRTIM\_EEFR3\_EEVACNT\_Pos)      }}
\DoxyCodeLine{8735 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVACNT\_1         (0x2UL << HRTIM\_EEFR3\_EEVACNT\_Pos)      }}
\DoxyCodeLine{8736 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVACNT\_2         (0x4UL << HRTIM\_EEFR3\_EEVACNT\_Pos)      }}
\DoxyCodeLine{8737 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVACNT\_3         (0x8UL << HRTIM\_EEFR3\_EEVACNT\_Pos)      }}
\DoxyCodeLine{8738 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVACNT\_4         (0x10UL << HRTIM\_EEFR3\_EEVACNT\_Pos)     }}
\DoxyCodeLine{8739 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVACNT\_5         (0x20UL << HRTIM\_EEFR3\_EEVACNT\_Pos)     }}
\DoxyCodeLine{8740 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBCE\_Pos        (16U)}}
\DoxyCodeLine{8741 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBCE\_Msk        (0x1UL << HRTIM\_EEFR3\_EEVBCE\_Pos)       }}
\DoxyCodeLine{8742 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBCE            HRTIM\_EEFR3\_EEVBCE\_Msk                  }}
\DoxyCodeLine{8743 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBCRES\_Pos      (17U)}}
\DoxyCodeLine{8744 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBCRES\_Msk      (0x1UL << HRTIM\_EEFR3\_EEVBCRES\_Pos)     }}
\DoxyCodeLine{8745 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBCRES          HRTIM\_EEFR3\_EEVBCRES\_Msk                }}
\DoxyCodeLine{8746 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBRSTM\_Pos      (18U)}}
\DoxyCodeLine{8747 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBRSTM\_Msk      (0x1UL << HRTIM\_EEFR3\_EEVBRSTM\_Pos)     }}
\DoxyCodeLine{8748 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBRSTM          HRTIM\_EEFR3\_EEVBRSTM\_Msk                }}
\DoxyCodeLine{8749 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBSEL\_Pos       (20U)}}
\DoxyCodeLine{8750 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBSEL\_Msk       (0xFUL << HRTIM\_EEFR3\_EEVBSEL\_Pos)      }}
\DoxyCodeLine{8751 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBSEL           HRTIM\_EEFR3\_EEVBSEL\_Msk                 }}
\DoxyCodeLine{8752 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBSEL\_0         (0x1UL << HRTIM\_EEFR3\_EEVBSEL\_Pos)      }}
\DoxyCodeLine{8753 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBSEL\_1         (0x2UL << HRTIM\_EEFR3\_EEVBSEL\_Pos)      }}
\DoxyCodeLine{8754 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBSEL\_2         (0x4UL << HRTIM\_EEFR3\_EEVBSEL\_Pos)      }}
\DoxyCodeLine{8755 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBSEL\_3         (0x8UL << HRTIM\_EEFR3\_EEVBSEL\_Pos)      }}
\DoxyCodeLine{8756 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBCNT\_Pos       (24U)}}
\DoxyCodeLine{8757 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBCNT\_Msk       (0x3FUL << HRTIM\_EEFR3\_EEVBCNT\_Pos)     }}
\DoxyCodeLine{8758 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBCNT           HRTIM\_EEFR3\_EEVBCNT\_Msk                 }}
\DoxyCodeLine{8759 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBCNT\_0         (0x1UL << HRTIM\_EEFR3\_EEVBCNT\_Pos)      }}
\DoxyCodeLine{8760 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBCNT\_1         (0x2UL << HRTIM\_EEFR3\_EEVBCNT\_Pos)      }}
\DoxyCodeLine{8761 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBCNT\_2         (0x4UL << HRTIM\_EEFR3\_EEVBCNT\_Pos)      }}
\DoxyCodeLine{8762 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBCNT\_3         (0x8UL << HRTIM\_EEFR3\_EEVBCNT\_Pos)      }}
\DoxyCodeLine{8763 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBCNT\_4         (0x10UL << HRTIM\_EEFR3\_EEVACNT\_Pos)     }}
\DoxyCodeLine{8764 \textcolor{preprocessor}{\#define HRTIM\_EEFR3\_EEVBCNT\_5         (0x20UL << HRTIM\_EEFR3\_EEVACNT\_Pos)     }}
\DoxyCodeLine{8766 \textcolor{comment}{/**** Bit definition for Common HRTIM Timer control register 1 ****************/}}
\DoxyCodeLine{8767 \textcolor{preprocessor}{\#define HRTIM\_CR1\_MUDIS\_Pos           (0U)}}
\DoxyCodeLine{8768 \textcolor{preprocessor}{\#define HRTIM\_CR1\_MUDIS\_Msk           (0x1UL << HRTIM\_CR1\_MUDIS\_Pos)          }}
\DoxyCodeLine{8769 \textcolor{preprocessor}{\#define HRTIM\_CR1\_MUDIS               HRTIM\_CR1\_MUDIS\_Msk                     }}
\DoxyCodeLine{8770 \textcolor{preprocessor}{\#define HRTIM\_CR1\_TAUDIS\_Pos          (1U)}}
\DoxyCodeLine{8771 \textcolor{preprocessor}{\#define HRTIM\_CR1\_TAUDIS\_Msk          (0x1UL << HRTIM\_CR1\_TAUDIS\_Pos)         }}
\DoxyCodeLine{8772 \textcolor{preprocessor}{\#define HRTIM\_CR1\_TAUDIS              HRTIM\_CR1\_TAUDIS\_Msk                    }}
\DoxyCodeLine{8773 \textcolor{preprocessor}{\#define HRTIM\_CR1\_TBUDIS\_Pos          (2U)}}
\DoxyCodeLine{8774 \textcolor{preprocessor}{\#define HRTIM\_CR1\_TBUDIS\_Msk          (0x1UL << HRTIM\_CR1\_TBUDIS\_Pos)         }}
\DoxyCodeLine{8775 \textcolor{preprocessor}{\#define HRTIM\_CR1\_TBUDIS              HRTIM\_CR1\_TBUDIS\_Msk                    }}
\DoxyCodeLine{8776 \textcolor{preprocessor}{\#define HRTIM\_CR1\_TCUDIS\_Pos          (3U)}}
\DoxyCodeLine{8777 \textcolor{preprocessor}{\#define HRTIM\_CR1\_TCUDIS\_Msk          (0x1UL << HRTIM\_CR1\_TCUDIS\_Pos)         }}
\DoxyCodeLine{8778 \textcolor{preprocessor}{\#define HRTIM\_CR1\_TCUDIS              HRTIM\_CR1\_TCUDIS\_Msk                    }}
\DoxyCodeLine{8779 \textcolor{preprocessor}{\#define HRTIM\_CR1\_TDUDIS\_Pos          (4U)}}
\DoxyCodeLine{8780 \textcolor{preprocessor}{\#define HRTIM\_CR1\_TDUDIS\_Msk          (0x1UL << HRTIM\_CR1\_TDUDIS\_Pos)         }}
\DoxyCodeLine{8781 \textcolor{preprocessor}{\#define HRTIM\_CR1\_TDUDIS              HRTIM\_CR1\_TDUDIS\_Msk                    }}
\DoxyCodeLine{8782 \textcolor{preprocessor}{\#define HRTIM\_CR1\_TEUDIS\_Pos          (5U)}}
\DoxyCodeLine{8783 \textcolor{preprocessor}{\#define HRTIM\_CR1\_TEUDIS\_Msk          (0x1UL << HRTIM\_CR1\_TEUDIS\_Pos)         }}
\DoxyCodeLine{8784 \textcolor{preprocessor}{\#define HRTIM\_CR1\_TEUDIS              HRTIM\_CR1\_TEUDIS\_Msk                    }}
\DoxyCodeLine{8785 \textcolor{preprocessor}{\#define HRTIM\_CR1\_TFUDIS\_Pos          (6U)}}
\DoxyCodeLine{8786 \textcolor{preprocessor}{\#define HRTIM\_CR1\_TFUDIS\_Msk          (0x1UL << HRTIM\_CR1\_TFUDIS\_Pos)         }}
\DoxyCodeLine{8787 \textcolor{preprocessor}{\#define HRTIM\_CR1\_TFUDIS              HRTIM\_CR1\_TFUDIS\_Msk                    }}
\DoxyCodeLine{8788 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC1USRC\_Pos        (16U)}}
\DoxyCodeLine{8789 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC1USRC\_Msk        (0x7UL << HRTIM\_CR1\_ADC1USRC\_Pos)       }}
\DoxyCodeLine{8790 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC1USRC            HRTIM\_CR1\_ADC1USRC\_Msk                  }}
\DoxyCodeLine{8791 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC1USRC\_0          (0x1UL << HRTIM\_CR1\_ADC1USRC\_Pos)       }}
\DoxyCodeLine{8792 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC1USRC\_1          (0x2UL << HRTIM\_CR1\_ADC1USRC\_Pos)       }}
\DoxyCodeLine{8793 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC1USRC\_2          (0x4UL << HRTIM\_CR1\_ADC1USRC\_Pos)       }}
\DoxyCodeLine{8794 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC2USRC\_Pos        (19U)}}
\DoxyCodeLine{8795 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC2USRC\_Msk        (0x7UL << HRTIM\_CR1\_ADC2USRC\_Pos)       }}
\DoxyCodeLine{8796 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC2USRC            HRTIM\_CR1\_ADC2USRC\_Msk                  }}
\DoxyCodeLine{8797 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC2USRC\_0          (0x1UL << HRTIM\_CR1\_ADC2USRC\_Pos)       }}
\DoxyCodeLine{8798 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC2USRC\_1          (0x2UL << HRTIM\_CR1\_ADC2USRC\_Pos)       }}
\DoxyCodeLine{8799 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC2USRC\_2          (0x4UL << HRTIM\_CR1\_ADC2USRC\_Pos)       }}
\DoxyCodeLine{8800 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC3USRC\_Pos        (22U)}}
\DoxyCodeLine{8801 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC3USRC\_Msk        (0x7UL << HRTIM\_CR1\_ADC3USRC\_Pos)       }}
\DoxyCodeLine{8802 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC3USRC            HRTIM\_CR1\_ADC3USRC\_Msk                  }}
\DoxyCodeLine{8803 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC3USRC\_0          (0x1UL << HRTIM\_CR1\_ADC3USRC\_Pos)       }}
\DoxyCodeLine{8804 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC3USRC\_1          (0x2UL << HRTIM\_CR1\_ADC3USRC\_Pos)       }}
\DoxyCodeLine{8805 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC3USRC\_2          (0x4UL << HRTIM\_CR1\_ADC3USRC\_Pos)       }}
\DoxyCodeLine{8806 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC4USRC\_Pos        (25U)}}
\DoxyCodeLine{8807 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC4USRC\_Msk        (0x7UL << HRTIM\_CR1\_ADC4USRC\_Pos)       }}
\DoxyCodeLine{8808 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC4USRC            HRTIM\_CR1\_ADC4USRC\_Msk                  }}
\DoxyCodeLine{8809 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC4USRC\_0          (0x1UL << HRTIM\_CR1\_ADC4USRC\_Pos)       }}
\DoxyCodeLine{8810 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC4USRC\_1          (0x2UL << HRTIM\_CR1\_ADC4USRC\_Pos)       }}
\DoxyCodeLine{8811 \textcolor{preprocessor}{\#define HRTIM\_CR1\_ADC4USRC\_2          (0x0UL << HRTIM\_CR1\_ADC4USRC\_Pos)       }}
\DoxyCodeLine{8813 \textcolor{comment}{/**** Bit definition for Common HRTIM Timer control register 2 ****************/}}
\DoxyCodeLine{8814 \textcolor{preprocessor}{\#define HRTIM\_CR2\_MSWU\_Pos            (0U)}}
\DoxyCodeLine{8815 \textcolor{preprocessor}{\#define HRTIM\_CR2\_MSWU\_Msk            (0x1UL << HRTIM\_CR2\_MSWU\_Pos)           }}
\DoxyCodeLine{8816 \textcolor{preprocessor}{\#define HRTIM\_CR2\_MSWU                HRTIM\_CR2\_MSWU\_Msk                      }}
\DoxyCodeLine{8817 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TASWU\_Pos           (1U)}}
\DoxyCodeLine{8818 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TASWU\_Msk           (0x1UL << HRTIM\_CR2\_TASWU\_Pos)          }}
\DoxyCodeLine{8819 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TASWU               HRTIM\_CR2\_TASWU\_Msk                     }}
\DoxyCodeLine{8820 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TBSWU\_Pos           (2U)}}
\DoxyCodeLine{8821 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TBSWU\_Msk           (0x1UL << HRTIM\_CR2\_TBSWU\_Pos)          }}
\DoxyCodeLine{8822 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TBSWU               HRTIM\_CR2\_TBSWU\_Msk                     }}
\DoxyCodeLine{8823 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TCSWU\_Pos           (3U)}}
\DoxyCodeLine{8824 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TCSWU\_Msk           (0x1UL << HRTIM\_CR2\_TCSWU\_Pos)          }}
\DoxyCodeLine{8825 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TCSWU               HRTIM\_CR2\_TCSWU\_Msk                     }}
\DoxyCodeLine{8826 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TDSWU\_Pos           (4U)}}
\DoxyCodeLine{8827 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TDSWU\_Msk           (0x1UL << HRTIM\_CR2\_TDSWU\_Pos)          }}
\DoxyCodeLine{8828 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TDSWU               HRTIM\_CR2\_TDSWU\_Msk                     }}
\DoxyCodeLine{8829 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TESWU\_Pos           (5U)}}
\DoxyCodeLine{8830 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TESWU\_Msk           (0x1UL << HRTIM\_CR2\_TESWU\_Pos)          }}
\DoxyCodeLine{8831 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TESWU               HRTIM\_CR2\_TESWU\_Msk                     }}
\DoxyCodeLine{8832 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TFSWU\_Pos           (6U)}}
\DoxyCodeLine{8833 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TFSWU\_Msk           (0x1UL << HRTIM\_CR2\_TFSWU\_Pos)          }}
\DoxyCodeLine{8834 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TFSWU               HRTIM\_CR2\_TFSWU\_Msk                     }}
\DoxyCodeLine{8835 \textcolor{preprocessor}{\#define HRTIM\_CR2\_MRST\_Pos            (8U)}}
\DoxyCodeLine{8836 \textcolor{preprocessor}{\#define HRTIM\_CR2\_MRST\_Msk            (0x1UL << HRTIM\_CR2\_MRST\_Pos)           }}
\DoxyCodeLine{8837 \textcolor{preprocessor}{\#define HRTIM\_CR2\_MRST                HRTIM\_CR2\_MRST\_Msk                      }}
\DoxyCodeLine{8838 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TARST\_Pos           (9U)}}
\DoxyCodeLine{8839 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TARST\_Msk           (0x1UL << HRTIM\_CR2\_TARST\_Pos)          }}
\DoxyCodeLine{8840 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TARST               HRTIM\_CR2\_TARST\_Msk                     }}
\DoxyCodeLine{8841 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TBRST\_Pos           (10U)}}
\DoxyCodeLine{8842 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TBRST\_Msk           (0x1UL << HRTIM\_CR2\_TBRST\_Pos)          }}
\DoxyCodeLine{8843 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TBRST               HRTIM\_CR2\_TBRST\_Msk                     }}
\DoxyCodeLine{8844 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TCRST\_Pos           (11U)}}
\DoxyCodeLine{8845 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TCRST\_Msk           (0x1UL << HRTIM\_CR2\_TCRST\_Pos)          }}
\DoxyCodeLine{8846 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TCRST               HRTIM\_CR2\_TCRST\_Msk                     }}
\DoxyCodeLine{8847 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TDRST\_Pos           (12U)}}
\DoxyCodeLine{8848 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TDRST\_Msk           (0x1UL << HRTIM\_CR2\_TDRST\_Pos)          }}
\DoxyCodeLine{8849 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TDRST               HRTIM\_CR2\_TDRST\_Msk                     }}
\DoxyCodeLine{8850 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TERST\_Pos           (13U)}}
\DoxyCodeLine{8851 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TERST\_Msk           (0x1UL << HRTIM\_CR2\_TERST\_Pos)          }}
\DoxyCodeLine{8852 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TERST               HRTIM\_CR2\_TERST\_Msk                     }}
\DoxyCodeLine{8853 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TFRST\_Pos           (14U)}}
\DoxyCodeLine{8854 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TFRST\_Msk           (0x1UL << HRTIM\_CR2\_TFRST\_Pos)          }}
\DoxyCodeLine{8855 \textcolor{preprocessor}{\#define HRTIM\_CR2\_TFRST               HRTIM\_CR2\_TFRST\_Msk                     }}
\DoxyCodeLine{8856 \textcolor{preprocessor}{\#define HRTIM\_CR2\_SWPA\_Pos            (16U)}}
\DoxyCodeLine{8857 \textcolor{preprocessor}{\#define HRTIM\_CR2\_SWPA\_Msk            (0x1UL << HRTIM\_CR2\_SWPA\_Pos)           }}
\DoxyCodeLine{8858 \textcolor{preprocessor}{\#define HRTIM\_CR2\_SWPA                HRTIM\_CR2\_SWPA\_Msk                      }}
\DoxyCodeLine{8859 \textcolor{preprocessor}{\#define HRTIM\_CR2\_SWPB\_Pos            (17U)}}
\DoxyCodeLine{8860 \textcolor{preprocessor}{\#define HRTIM\_CR2\_SWPB\_Msk            (0x1UL << HRTIM\_CR2\_SWPB\_Pos)           }}
\DoxyCodeLine{8861 \textcolor{preprocessor}{\#define HRTIM\_CR2\_SWPB                HRTIM\_CR2\_SWPB\_Msk                      }}
\DoxyCodeLine{8862 \textcolor{preprocessor}{\#define HRTIM\_CR2\_SWPC\_Pos            (18U)}}
\DoxyCodeLine{8863 \textcolor{preprocessor}{\#define HRTIM\_CR2\_SWPC\_Msk            (0x1UL << HRTIM\_CR2\_SWPC\_Pos)           }}
\DoxyCodeLine{8864 \textcolor{preprocessor}{\#define HRTIM\_CR2\_SWPC                HRTIM\_CR2\_SWPC\_Msk                      }}
\DoxyCodeLine{8865 \textcolor{preprocessor}{\#define HRTIM\_CR2\_SWPD\_Pos            (19U)}}
\DoxyCodeLine{8866 \textcolor{preprocessor}{\#define HRTIM\_CR2\_SWPD\_Msk            (0x1UL << HRTIM\_CR2\_SWPD\_Pos)           }}
\DoxyCodeLine{8867 \textcolor{preprocessor}{\#define HRTIM\_CR2\_SWPD                HRTIM\_CR2\_SWPD\_Msk                      }}
\DoxyCodeLine{8868 \textcolor{preprocessor}{\#define HRTIM\_CR2\_SWPE\_Pos            (20U)}}
\DoxyCodeLine{8869 \textcolor{preprocessor}{\#define HRTIM\_CR2\_SWPE\_Msk            (0x1UL << HRTIM\_CR2\_SWPE\_Pos)           }}
\DoxyCodeLine{8870 \textcolor{preprocessor}{\#define HRTIM\_CR2\_SWPE                HRTIM\_CR2\_SWPE\_Msk                      }}
\DoxyCodeLine{8871 \textcolor{preprocessor}{\#define HRTIM\_CR2\_SWPF\_Pos            (21U)}}
\DoxyCodeLine{8872 \textcolor{preprocessor}{\#define HRTIM\_CR2\_SWPF\_Msk            (0x1UL << HRTIM\_CR2\_SWPF\_Pos)           }}
\DoxyCodeLine{8873 \textcolor{preprocessor}{\#define HRTIM\_CR2\_SWPF                HRTIM\_CR2\_SWPF\_Msk                      }}
\DoxyCodeLine{8875 \textcolor{comment}{/**** Bit definition for Common HRTIM Timer interrupt status register *********/}}
\DoxyCodeLine{8876 \textcolor{preprocessor}{\#define HRTIM\_ISR\_FLT1\_Pos            (0U)}}
\DoxyCodeLine{8877 \textcolor{preprocessor}{\#define HRTIM\_ISR\_FLT1\_Msk            (0x1UL << HRTIM\_ISR\_FLT1\_Pos)            }}
\DoxyCodeLine{8878 \textcolor{preprocessor}{\#define HRTIM\_ISR\_FLT1                HRTIM\_ISR\_FLT1\_Msk                       }}
\DoxyCodeLine{8879 \textcolor{preprocessor}{\#define HRTIM\_ISR\_FLT2\_Pos            (1U)}}
\DoxyCodeLine{8880 \textcolor{preprocessor}{\#define HRTIM\_ISR\_FLT2\_Msk            (0x1UL << HRTIM\_ISR\_FLT2\_Pos)            }}
\DoxyCodeLine{8881 \textcolor{preprocessor}{\#define HRTIM\_ISR\_FLT2                HRTIM\_ISR\_FLT2\_Msk                       }}
\DoxyCodeLine{8882 \textcolor{preprocessor}{\#define HRTIM\_ISR\_FLT3\_Pos            (2U)}}
\DoxyCodeLine{8883 \textcolor{preprocessor}{\#define HRTIM\_ISR\_FLT3\_Msk            (0x1UL << HRTIM\_ISR\_FLT3\_Pos)            }}
\DoxyCodeLine{8884 \textcolor{preprocessor}{\#define HRTIM\_ISR\_FLT3                HRTIM\_ISR\_FLT3\_Msk                       }}
\DoxyCodeLine{8885 \textcolor{preprocessor}{\#define HRTIM\_ISR\_FLT4\_Pos            (3U)}}
\DoxyCodeLine{8886 \textcolor{preprocessor}{\#define HRTIM\_ISR\_FLT4\_Msk            (0x1UL << HRTIM\_ISR\_FLT4\_Pos)            }}
\DoxyCodeLine{8887 \textcolor{preprocessor}{\#define HRTIM\_ISR\_FLT4                HRTIM\_ISR\_FLT4\_Msk                       }}
\DoxyCodeLine{8888 \textcolor{preprocessor}{\#define HRTIM\_ISR\_FLT5\_Pos            (4U)}}
\DoxyCodeLine{8889 \textcolor{preprocessor}{\#define HRTIM\_ISR\_FLT5\_Msk            (0x1UL << HRTIM\_ISR\_FLT5\_Pos)            }}
\DoxyCodeLine{8890 \textcolor{preprocessor}{\#define HRTIM\_ISR\_FLT5                HRTIM\_ISR\_FLT5\_Msk                       }}
\DoxyCodeLine{8891 \textcolor{preprocessor}{\#define HRTIM\_ISR\_SYSFLT\_Pos          (5U)}}
\DoxyCodeLine{8892 \textcolor{preprocessor}{\#define HRTIM\_ISR\_SYSFLT\_Msk          (0x1UL << HRTIM\_ISR\_SYSFLT\_Pos)          }}
\DoxyCodeLine{8893 \textcolor{preprocessor}{\#define HRTIM\_ISR\_SYSFLT              HRTIM\_ISR\_SYSFLT\_Msk                     }}
\DoxyCodeLine{8894 \textcolor{preprocessor}{\#define HRTIM\_ISR\_FLT6\_Pos            (6U)}}
\DoxyCodeLine{8895 \textcolor{preprocessor}{\#define HRTIM\_ISR\_FLT6\_Msk            (0x1UL << HRTIM\_ISR\_FLT6\_Pos)            }}
\DoxyCodeLine{8896 \textcolor{preprocessor}{\#define HRTIM\_ISR\_FLT6                HRTIM\_ISR\_FLT6\_Msk                       }}
\DoxyCodeLine{8897 \textcolor{preprocessor}{\#define HRTIM\_ISR\_DLLRDY\_Pos          (16U)}}
\DoxyCodeLine{8898 \textcolor{preprocessor}{\#define HRTIM\_ISR\_DLLRDY\_Msk          (0x1UL << HRTIM\_ISR\_DLLRDY\_Pos)          }}
\DoxyCodeLine{8899 \textcolor{preprocessor}{\#define HRTIM\_ISR\_DLLRDY              HRTIM\_ISR\_DLLRDY\_Msk                     }}
\DoxyCodeLine{8900 \textcolor{preprocessor}{\#define HRTIM\_ISR\_BMPER\_Pos           (17U)}}
\DoxyCodeLine{8901 \textcolor{preprocessor}{\#define HRTIM\_ISR\_BMPER\_Msk           (0x1UL << HRTIM\_ISR\_BMPER\_Pos)           }}
\DoxyCodeLine{8902 \textcolor{preprocessor}{\#define HRTIM\_ISR\_BMPER               HRTIM\_ISR\_BMPER\_Msk                      }}
\DoxyCodeLine{8904 \textcolor{comment}{/**** Bit definition for Common HRTIM Timer interrupt clear register **********/}}
\DoxyCodeLine{8905 \textcolor{preprocessor}{\#define HRTIM\_ICR\_FLT1C\_Pos           (0U)}}
\DoxyCodeLine{8906 \textcolor{preprocessor}{\#define HRTIM\_ICR\_FLT1C\_Msk           (0x1UL << HRTIM\_ICR\_FLT1C\_Pos)           }}
\DoxyCodeLine{8907 \textcolor{preprocessor}{\#define HRTIM\_ICR\_FLT1C               HRTIM\_ICR\_FLT1C\_Msk                      }}
\DoxyCodeLine{8908 \textcolor{preprocessor}{\#define HRTIM\_ICR\_FLT2C\_Pos           (1U)}}
\DoxyCodeLine{8909 \textcolor{preprocessor}{\#define HRTIM\_ICR\_FLT2C\_Msk           (0x1UL << HRTIM\_ICR\_FLT2C\_Pos)           }}
\DoxyCodeLine{8910 \textcolor{preprocessor}{\#define HRTIM\_ICR\_FLT2C               HRTIM\_ICR\_FLT2C\_Msk                      }}
\DoxyCodeLine{8911 \textcolor{preprocessor}{\#define HRTIM\_ICR\_FLT3C\_Pos           (2U)}}
\DoxyCodeLine{8912 \textcolor{preprocessor}{\#define HRTIM\_ICR\_FLT3C\_Msk           (0x1UL << HRTIM\_ICR\_FLT3C\_Pos)           }}
\DoxyCodeLine{8913 \textcolor{preprocessor}{\#define HRTIM\_ICR\_FLT3C               HRTIM\_ICR\_FLT3C\_Msk                      }}
\DoxyCodeLine{8914 \textcolor{preprocessor}{\#define HRTIM\_ICR\_FLT4C\_Pos           (3U)}}
\DoxyCodeLine{8915 \textcolor{preprocessor}{\#define HRTIM\_ICR\_FLT4C\_Msk           (0x1UL << HRTIM\_ICR\_FLT4C\_Pos)           }}
\DoxyCodeLine{8916 \textcolor{preprocessor}{\#define HRTIM\_ICR\_FLT4C               HRTIM\_ICR\_FLT4C\_Msk                      }}
\DoxyCodeLine{8917 \textcolor{preprocessor}{\#define HRTIM\_ICR\_FLT5C\_Pos           (4U)}}
\DoxyCodeLine{8918 \textcolor{preprocessor}{\#define HRTIM\_ICR\_FLT5C\_Msk           (0x1UL << HRTIM\_ICR\_FLT5C\_Pos)           }}
\DoxyCodeLine{8919 \textcolor{preprocessor}{\#define HRTIM\_ICR\_FLT5C               HRTIM\_ICR\_FLT5C\_Msk                      }}
\DoxyCodeLine{8920 \textcolor{preprocessor}{\#define HRTIM\_ICR\_SYSFLTC\_Pos         (5U)}}
\DoxyCodeLine{8921 \textcolor{preprocessor}{\#define HRTIM\_ICR\_SYSFLTC\_Msk         (0x1UL << HRTIM\_ICR\_SYSFLTC\_Pos)         }}
\DoxyCodeLine{8922 \textcolor{preprocessor}{\#define HRTIM\_ICR\_SYSFLTC             HRTIM\_ICR\_SYSFLTC\_Msk                    }}
\DoxyCodeLine{8924 \textcolor{preprocessor}{\#define HRTIM\_ICR\_FLT6C\_Pos           (6U)}}
\DoxyCodeLine{8925 \textcolor{preprocessor}{\#define HRTIM\_ICR\_FLT6C\_Msk           (0x1UL << HRTIM\_ICR\_FLT6C\_Pos)           }}
\DoxyCodeLine{8926 \textcolor{preprocessor}{\#define HRTIM\_ICR\_FLT6C               HRTIM\_ICR\_FLT6C\_Msk                      }}
\DoxyCodeLine{8928 \textcolor{preprocessor}{\#define HRTIM\_ICR\_DLLRDYC\_Pos         (16U)}}
\DoxyCodeLine{8929 \textcolor{preprocessor}{\#define HRTIM\_ICR\_DLLRDYC\_Msk         (0x1UL << HRTIM\_ICR\_DLLRDYC\_Pos)         }}
\DoxyCodeLine{8930 \textcolor{preprocessor}{\#define HRTIM\_ICR\_DLLRDYC             HRTIM\_ICR\_DLLRDYC\_Msk                    }}
\DoxyCodeLine{8931 \textcolor{preprocessor}{\#define HRTIM\_ICR\_BMPERC\_Pos          (17U)}}
\DoxyCodeLine{8932 \textcolor{preprocessor}{\#define HRTIM\_ICR\_BMPERC\_Msk          (0x1UL << HRTIM\_ICR\_BMPERC\_Pos)          }}
\DoxyCodeLine{8933 \textcolor{preprocessor}{\#define HRTIM\_ICR\_BMPERC              HRTIM\_ICR\_BMPERC\_Msk                     }}
\DoxyCodeLine{8935 \textcolor{comment}{/**** Bit definition for Common HRTIM Timer interrupt enable register *********/}}
\DoxyCodeLine{8936 \textcolor{preprocessor}{\#define HRTIM\_IER\_FLT1\_Pos            (0U)}}
\DoxyCodeLine{8937 \textcolor{preprocessor}{\#define HRTIM\_IER\_FLT1\_Msk            (0x1UL << HRTIM\_IER\_FLT1\_Pos)            }}
\DoxyCodeLine{8938 \textcolor{preprocessor}{\#define HRTIM\_IER\_FLT1                HRTIM\_IER\_FLT1\_Msk                       }}
\DoxyCodeLine{8939 \textcolor{preprocessor}{\#define HRTIM\_IER\_FLT2\_Pos            (1U)}}
\DoxyCodeLine{8940 \textcolor{preprocessor}{\#define HRTIM\_IER\_FLT2\_Msk            (0x1UL << HRTIM\_IER\_FLT2\_Pos)            }}
\DoxyCodeLine{8941 \textcolor{preprocessor}{\#define HRTIM\_IER\_FLT2                HRTIM\_IER\_FLT2\_Msk                       }}
\DoxyCodeLine{8942 \textcolor{preprocessor}{\#define HRTIM\_IER\_FLT3\_Pos            (2U)}}
\DoxyCodeLine{8943 \textcolor{preprocessor}{\#define HRTIM\_IER\_FLT3\_Msk            (0x1UL << HRTIM\_IER\_FLT3\_Pos)            }}
\DoxyCodeLine{8944 \textcolor{preprocessor}{\#define HRTIM\_IER\_FLT3                HRTIM\_IER\_FLT3\_Msk                       }}
\DoxyCodeLine{8945 \textcolor{preprocessor}{\#define HRTIM\_IER\_FLT4\_Pos            (3U)}}
\DoxyCodeLine{8946 \textcolor{preprocessor}{\#define HRTIM\_IER\_FLT4\_Msk            (0x1UL << HRTIM\_IER\_FLT4\_Pos)            }}
\DoxyCodeLine{8947 \textcolor{preprocessor}{\#define HRTIM\_IER\_FLT4                HRTIM\_IER\_FLT4\_Msk                       }}
\DoxyCodeLine{8948 \textcolor{preprocessor}{\#define HRTIM\_IER\_FLT5\_Pos            (4U)}}
\DoxyCodeLine{8949 \textcolor{preprocessor}{\#define HRTIM\_IER\_FLT5\_Msk            (0x1UL << HRTIM\_IER\_FLT5\_Pos)            }}
\DoxyCodeLine{8950 \textcolor{preprocessor}{\#define HRTIM\_IER\_FLT5                HRTIM\_IER\_FLT5\_Msk                       }}
\DoxyCodeLine{8951 \textcolor{preprocessor}{\#define HRTIM\_IER\_SYSFLT\_Pos          (5U)}}
\DoxyCodeLine{8952 \textcolor{preprocessor}{\#define HRTIM\_IER\_SYSFLT\_Msk          (0x1UL << HRTIM\_IER\_SYSFLT\_Pos)          }}
\DoxyCodeLine{8953 \textcolor{preprocessor}{\#define HRTIM\_IER\_SYSFLT              HRTIM\_IER\_SYSFLT\_Msk                     }}
\DoxyCodeLine{8954 \textcolor{preprocessor}{\#define HRTIM\_IER\_FLT6\_Pos            (6U)}}
\DoxyCodeLine{8955 \textcolor{preprocessor}{\#define HRTIM\_IER\_FLT6\_Msk            (0x1UL << HRTIM\_IER\_FLT6\_Pos)            }}
\DoxyCodeLine{8956 \textcolor{preprocessor}{\#define HRTIM\_IER\_FLT6                HRTIM\_IER\_FLT6\_Msk                       }}
\DoxyCodeLine{8958 \textcolor{preprocessor}{\#define HRTIM\_IER\_DLLRDY\_Pos          (16U)}}
\DoxyCodeLine{8959 \textcolor{preprocessor}{\#define HRTIM\_IER\_DLLRDY\_Msk          (0x1UL << HRTIM\_IER\_DLLRDY\_Pos)          }}
\DoxyCodeLine{8960 \textcolor{preprocessor}{\#define HRTIM\_IER\_DLLRDY              HRTIM\_IER\_DLLRDY\_Msk                     }}
\DoxyCodeLine{8961 \textcolor{preprocessor}{\#define HRTIM\_IER\_BMPER\_Pos           (17U)}}
\DoxyCodeLine{8962 \textcolor{preprocessor}{\#define HRTIM\_IER\_BMPER\_Msk           (0x1UL << HRTIM\_IER\_BMPER\_Pos)           }}
\DoxyCodeLine{8963 \textcolor{preprocessor}{\#define HRTIM\_IER\_BMPER               HRTIM\_IER\_BMPER\_Msk                      }}
\DoxyCodeLine{8965 \textcolor{comment}{/**** Bit definition for Common HRTIM Timer output enable register ************/}}
\DoxyCodeLine{8966 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TA1OEN\_Pos         (0U)}}
\DoxyCodeLine{8967 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TA1OEN\_Msk         (0x1UL << HRTIM\_OENR\_TA1OEN\_Pos)         }}
\DoxyCodeLine{8968 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TA1OEN             HRTIM\_OENR\_TA1OEN\_Msk                    }}
\DoxyCodeLine{8969 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TA2OEN\_Pos         (1U)}}
\DoxyCodeLine{8970 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TA2OEN\_Msk         (0x1UL << HRTIM\_OENR\_TA2OEN\_Pos)         }}
\DoxyCodeLine{8971 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TA2OEN             HRTIM\_OENR\_TA2OEN\_Msk                    }}
\DoxyCodeLine{8972 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TB1OEN\_Pos         (2U)}}
\DoxyCodeLine{8973 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TB1OEN\_Msk         (0x1UL << HRTIM\_OENR\_TB1OEN\_Pos)         }}
\DoxyCodeLine{8974 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TB1OEN             HRTIM\_OENR\_TB1OEN\_Msk                    }}
\DoxyCodeLine{8975 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TB2OEN\_Pos         (3U)}}
\DoxyCodeLine{8976 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TB2OEN\_Msk         (0x1UL << HRTIM\_OENR\_TB2OEN\_Pos)         }}
\DoxyCodeLine{8977 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TB2OEN             HRTIM\_OENR\_TB2OEN\_Msk                    }}
\DoxyCodeLine{8978 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TC1OEN\_Pos         (4U)}}
\DoxyCodeLine{8979 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TC1OEN\_Msk         (0x1UL << HRTIM\_OENR\_TC1OEN\_Pos)         }}
\DoxyCodeLine{8980 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TC1OEN             HRTIM\_OENR\_TC1OEN\_Msk                    }}
\DoxyCodeLine{8981 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TC2OEN\_Pos         (5U)}}
\DoxyCodeLine{8982 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TC2OEN\_Msk         (0x1UL << HRTIM\_OENR\_TC2OEN\_Pos)         }}
\DoxyCodeLine{8983 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TC2OEN             HRTIM\_OENR\_TC2OEN\_Msk                    }}
\DoxyCodeLine{8984 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TD1OEN\_Pos         (6U)}}
\DoxyCodeLine{8985 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TD1OEN\_Msk         (0x1UL << HRTIM\_OENR\_TD1OEN\_Pos)         }}
\DoxyCodeLine{8986 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TD1OEN             HRTIM\_OENR\_TD1OEN\_Msk                    }}
\DoxyCodeLine{8987 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TD2OEN\_Pos         (7U)}}
\DoxyCodeLine{8988 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TD2OEN\_Msk         (0x1UL << HRTIM\_OENR\_TD2OEN\_Pos)         }}
\DoxyCodeLine{8989 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TD2OEN             HRTIM\_OENR\_TD2OEN\_Msk                    }}
\DoxyCodeLine{8990 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TE1OEN\_Pos         (8U)}}
\DoxyCodeLine{8991 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TE1OEN\_Msk         (0x1UL << HRTIM\_OENR\_TE1OEN\_Pos)         }}
\DoxyCodeLine{8992 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TE1OEN             HRTIM\_OENR\_TE1OEN\_Msk                    }}
\DoxyCodeLine{8993 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TE2OEN\_Pos         (9U)}}
\DoxyCodeLine{8994 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TE2OEN\_Msk         (0x1UL << HRTIM\_OENR\_TE2OEN\_Pos)         }}
\DoxyCodeLine{8995 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TE2OEN             HRTIM\_OENR\_TE2OEN\_Msk                    }}
\DoxyCodeLine{8996 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TF1OEN\_Pos         (10U)}}
\DoxyCodeLine{8997 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TF1OEN\_Msk         (0x1UL << HRTIM\_OENR\_TF1OEN\_Pos)         }}
\DoxyCodeLine{8998 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TF1OEN             HRTIM\_OENR\_TF1OEN\_Msk                    }}
\DoxyCodeLine{8999 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TF2OEN\_Pos         (11U)}}
\DoxyCodeLine{9000 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TF2OEN\_Msk         (0x1UL << HRTIM\_OENR\_TF2OEN\_Pos)         }}
\DoxyCodeLine{9001 \textcolor{preprocessor}{\#define HRTIM\_OENR\_TF2OEN             HRTIM\_OENR\_TF2OEN\_Msk                    }}
\DoxyCodeLine{9003 \textcolor{comment}{/**** Bit definition for Common HRTIM Timer output disable register ***********/}}
\DoxyCodeLine{9004 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TA1ODIS\_Pos       (0U)}}
\DoxyCodeLine{9005 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TA1ODIS\_Msk       (0x1UL << HRTIM\_ODISR\_TA1ODIS\_Pos)       }}
\DoxyCodeLine{9006 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TA1ODIS           HRTIM\_ODISR\_TA1ODIS\_Msk                  }}
\DoxyCodeLine{9007 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TA2ODIS\_Pos       (1U)}}
\DoxyCodeLine{9008 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TA2ODIS\_Msk       (0x1UL << HRTIM\_ODISR\_TA2ODIS\_Pos)       }}
\DoxyCodeLine{9009 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TA2ODIS           HRTIM\_ODISR\_TA2ODIS\_Msk                  }}
\DoxyCodeLine{9010 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TB1ODIS\_Pos       (2U)}}
\DoxyCodeLine{9011 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TB1ODIS\_Msk       (0x1UL << HRTIM\_ODISR\_TB1ODIS\_Pos)       }}
\DoxyCodeLine{9012 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TB1ODIS           HRTIM\_ODISR\_TB1ODIS\_Msk                  }}
\DoxyCodeLine{9013 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TB2ODIS\_Pos       (3U)}}
\DoxyCodeLine{9014 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TB2ODIS\_Msk       (0x1UL << HRTIM\_ODISR\_TB2ODIS\_Pos)       }}
\DoxyCodeLine{9015 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TB2ODIS           HRTIM\_ODISR\_TB2ODIS\_Msk                  }}
\DoxyCodeLine{9016 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TC1ODIS\_Pos       (4U)}}
\DoxyCodeLine{9017 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TC1ODIS\_Msk       (0x1UL << HRTIM\_ODISR\_TC1ODIS\_Pos)       }}
\DoxyCodeLine{9018 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TC1ODIS           HRTIM\_ODISR\_TC1ODIS\_Msk                  }}
\DoxyCodeLine{9019 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TC2ODIS\_Pos       (5U)}}
\DoxyCodeLine{9020 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TC2ODIS\_Msk       (0x1UL << HRTIM\_ODISR\_TC2ODIS\_Pos)       }}
\DoxyCodeLine{9021 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TC2ODIS           HRTIM\_ODISR\_TC2ODIS\_Msk                  }}
\DoxyCodeLine{9022 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TD1ODIS\_Pos       (6U)}}
\DoxyCodeLine{9023 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TD1ODIS\_Msk       (0x1UL << HRTIM\_ODISR\_TD1ODIS\_Pos)       }}
\DoxyCodeLine{9024 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TD1ODIS           HRTIM\_ODISR\_TD1ODIS\_Msk                  }}
\DoxyCodeLine{9025 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TD2ODIS\_Pos       (7U)}}
\DoxyCodeLine{9026 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TD2ODIS\_Msk       (0x1UL << HRTIM\_ODISR\_TD2ODIS\_Pos)       }}
\DoxyCodeLine{9027 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TD2ODIS           HRTIM\_ODISR\_TD2ODIS\_Msk                  }}
\DoxyCodeLine{9028 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TE1ODIS\_Pos       (8U)}}
\DoxyCodeLine{9029 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TE1ODIS\_Msk       (0x1UL << HRTIM\_ODISR\_TE1ODIS\_Pos)       }}
\DoxyCodeLine{9030 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TE1ODIS           HRTIM\_ODISR\_TE1ODIS\_Msk                  }}
\DoxyCodeLine{9031 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TE2ODIS\_Pos       (9U)}}
\DoxyCodeLine{9032 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TE2ODIS\_Msk       (0x1UL << HRTIM\_ODISR\_TE2ODIS\_Pos)       }}
\DoxyCodeLine{9033 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TE2ODIS           HRTIM\_ODISR\_TE2ODIS\_Msk                  }}
\DoxyCodeLine{9034 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TF1ODIS\_Pos       (10U)}}
\DoxyCodeLine{9035 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TF1ODIS\_Msk       (0x1UL << HRTIM\_ODISR\_TF1ODIS\_Pos)       }}
\DoxyCodeLine{9036 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TF1ODIS           HRTIM\_ODISR\_TF1ODIS\_Msk                  }}
\DoxyCodeLine{9037 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TF2ODIS\_Pos       (11U)}}
\DoxyCodeLine{9038 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TF2ODIS\_Msk       (0x1UL << HRTIM\_ODISR\_TF2ODIS\_Pos)       }}
\DoxyCodeLine{9039 \textcolor{preprocessor}{\#define HRTIM\_ODISR\_TF2ODIS           HRTIM\_ODISR\_TF2ODIS\_Msk                  }}
\DoxyCodeLine{9041 \textcolor{comment}{/**** Bit definition for Common HRTIM Timer output disable status register *****/}}
\DoxyCodeLine{9042 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TA1ODS\_Pos         (0U)}}
\DoxyCodeLine{9043 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TA1ODS\_Msk         (0x1UL << HRTIM\_ODSR\_TA1ODS\_Pos)         }}
\DoxyCodeLine{9044 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TA1ODS             HRTIM\_ODSR\_TA1ODS\_Msk                    }}
\DoxyCodeLine{9045 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TA2ODS\_Pos         (1U)}}
\DoxyCodeLine{9046 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TA2ODS\_Msk         (0x1UL << HRTIM\_ODSR\_TA2ODS\_Pos)         }}
\DoxyCodeLine{9047 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TA2ODS             HRTIM\_ODSR\_TA2ODS\_Msk                    }}
\DoxyCodeLine{9048 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TB1ODS\_Pos         (2U)}}
\DoxyCodeLine{9049 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TB1ODS\_Msk         (0x1UL << HRTIM\_ODSR\_TB1ODS\_Pos)         }}
\DoxyCodeLine{9050 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TB1ODS             HRTIM\_ODSR\_TB1ODS\_Msk                    }}
\DoxyCodeLine{9051 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TB2ODS\_Pos         (3U)}}
\DoxyCodeLine{9052 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TB2ODS\_Msk         (0x1UL << HRTIM\_ODSR\_TB2ODS\_Pos)         }}
\DoxyCodeLine{9053 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TB2ODS             HRTIM\_ODSR\_TB2ODS\_Msk                    }}
\DoxyCodeLine{9054 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TC1ODS\_Pos         (4U)}}
\DoxyCodeLine{9055 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TC1ODS\_Msk         (0x1UL << HRTIM\_ODSR\_TC1ODS\_Pos)         }}
\DoxyCodeLine{9056 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TC1ODS             HRTIM\_ODSR\_TC1ODS\_Msk                    }}
\DoxyCodeLine{9057 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TC2ODS\_Pos         (5U)}}
\DoxyCodeLine{9058 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TC2ODS\_Msk         (0x1UL << HRTIM\_ODSR\_TC2ODS\_Pos)         }}
\DoxyCodeLine{9059 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TC2ODS             HRTIM\_ODSR\_TC2ODS\_Msk                    }}
\DoxyCodeLine{9060 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TD1ODS\_Pos         (6U)}}
\DoxyCodeLine{9061 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TD1ODS\_Msk         (0x1UL << HRTIM\_ODSR\_TD1ODS\_Pos)         }}
\DoxyCodeLine{9062 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TD1ODS             HRTIM\_ODSR\_TD1ODS\_Msk                    }}
\DoxyCodeLine{9063 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TD2ODS\_Pos         (7U)}}
\DoxyCodeLine{9064 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TD2ODS\_Msk         (0x1UL << HRTIM\_ODSR\_TD2ODS\_Pos)         }}
\DoxyCodeLine{9065 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TD2ODS             HRTIM\_ODSR\_TD2ODS\_Msk                    }}
\DoxyCodeLine{9066 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TE1ODS\_Pos         (8U)}}
\DoxyCodeLine{9067 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TE1ODS\_Msk         (0x1UL << HRTIM\_ODSR\_TE1ODS\_Pos)         }}
\DoxyCodeLine{9068 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TE1ODS             HRTIM\_ODSR\_TE1ODS\_Msk                    }}
\DoxyCodeLine{9069 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TE2ODS\_Pos         (9U)}}
\DoxyCodeLine{9070 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TE2ODS\_Msk         (0x1UL << HRTIM\_ODSR\_TE2ODS\_Pos)         }}
\DoxyCodeLine{9071 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TE2ODS             HRTIM\_ODSR\_TE2ODS\_Msk                    }}
\DoxyCodeLine{9072 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TF1ODS\_Pos         (10U)}}
\DoxyCodeLine{9073 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TF1ODS\_Msk         (0x1UL << HRTIM\_ODSR\_TF1ODS\_Pos)         }}
\DoxyCodeLine{9074 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TF1ODS             HRTIM\_ODSR\_TF1ODS\_Msk                    }}
\DoxyCodeLine{9075 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TF2ODS\_Pos         (11U)}}
\DoxyCodeLine{9076 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TF2ODS\_Msk         (0x1UL << HRTIM\_ODSR\_TF2ODS\_Pos)         }}
\DoxyCodeLine{9077 \textcolor{preprocessor}{\#define HRTIM\_ODSR\_TF2ODS             HRTIM\_ODSR\_TF2ODS\_Msk                    }}
\DoxyCodeLine{9079 \textcolor{comment}{/**** Bit definition for Common HRTIM Timer Burst mode control register ********/}}
\DoxyCodeLine{9080 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BME\_Pos            (0U)}}
\DoxyCodeLine{9081 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BME\_Msk            (0x1UL << HRTIM\_BMCR\_BME\_Pos)            }}
\DoxyCodeLine{9082 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BME                HRTIM\_BMCR\_BME\_Msk                       }}
\DoxyCodeLine{9083 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMOM\_Pos           (1U)}}
\DoxyCodeLine{9084 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMOM\_Msk           (0x1UL << HRTIM\_BMCR\_BMOM\_Pos)           }}
\DoxyCodeLine{9085 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMOM               HRTIM\_BMCR\_BMOM\_Msk                      }}
\DoxyCodeLine{9086 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMCLK\_Pos          (2U)}}
\DoxyCodeLine{9087 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMCLK\_Msk          (0xFUL << HRTIM\_BMCR\_BMCLK\_Pos)          }}
\DoxyCodeLine{9088 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMCLK              HRTIM\_BMCR\_BMCLK\_Msk                     }}
\DoxyCodeLine{9089 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMCLK\_0            (0x1UL << HRTIM\_BMCR\_BMCLK\_Pos)          }}
\DoxyCodeLine{9090 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMCLK\_1            (0x2UL << HRTIM\_BMCR\_BMCLK\_Pos)          }}
\DoxyCodeLine{9091 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMCLK\_2            (0x4UL << HRTIM\_BMCR\_BMCLK\_Pos)          }}
\DoxyCodeLine{9092 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMCLK\_3            (0x8UL << HRTIM\_BMCR\_BMCLK\_Pos)          }}
\DoxyCodeLine{9093 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMPRSC\_Pos         (6U)}}
\DoxyCodeLine{9094 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMPRSC\_Msk         (0xFUL << HRTIM\_BMCR\_BMPRSC\_Pos)         }}
\DoxyCodeLine{9095 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMPRSC             HRTIM\_BMCR\_BMPRSC\_Msk                    }}
\DoxyCodeLine{9096 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMPRSC\_0           (0x1UL << HRTIM\_BMCR\_BMPRSC\_Pos)         }}
\DoxyCodeLine{9097 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMPRSC\_1           (0x2UL << HRTIM\_BMCR\_BMPRSC\_Pos)         }}
\DoxyCodeLine{9098 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMPRSC\_2           (0x4UL << HRTIM\_BMCR\_BMPRSC\_Pos)         }}
\DoxyCodeLine{9099 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMPRSC\_3           (0x8UL << HRTIM\_BMCR\_BMPRSC\_Pos)         }}
\DoxyCodeLine{9100 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMPREN\_Pos         (10U)}}
\DoxyCodeLine{9101 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMPREN\_Msk         (0x1UL << HRTIM\_BMCR\_BMPREN\_Pos)         }}
\DoxyCodeLine{9102 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMPREN             HRTIM\_BMCR\_BMPREN\_Msk                    }}
\DoxyCodeLine{9103 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_MTBM\_Pos           (16U)}}
\DoxyCodeLine{9104 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_MTBM\_Msk           (0x1UL << HRTIM\_BMCR\_MTBM\_Pos)           }}
\DoxyCodeLine{9105 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_MTBM               HRTIM\_BMCR\_MTBM\_Msk                      }}
\DoxyCodeLine{9106 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_TABM\_Pos           (17U)}}
\DoxyCodeLine{9107 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_TABM\_Msk           (0x1UL << HRTIM\_BMCR\_TABM\_Pos)           }}
\DoxyCodeLine{9108 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_TABM               HRTIM\_BMCR\_TABM\_Msk                      }}
\DoxyCodeLine{9109 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_TBBM\_Pos           (18U)}}
\DoxyCodeLine{9110 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_TBBM\_Msk           (0x1UL << HRTIM\_BMCR\_TBBM\_Pos)           }}
\DoxyCodeLine{9111 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_TBBM               HRTIM\_BMCR\_TBBM\_Msk                      }}
\DoxyCodeLine{9112 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_TCBM\_Pos           (19U)}}
\DoxyCodeLine{9113 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_TCBM\_Msk           (0x1UL << HRTIM\_BMCR\_TCBM\_Pos)           }}
\DoxyCodeLine{9114 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_TCBM               HRTIM\_BMCR\_TCBM\_Msk                      }}
\DoxyCodeLine{9115 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_TDBM\_Pos           (20U)}}
\DoxyCodeLine{9116 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_TDBM\_Msk           (0x1UL << HRTIM\_BMCR\_TDBM\_Pos)           }}
\DoxyCodeLine{9117 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_TDBM               HRTIM\_BMCR\_TDBM\_Msk                      }}
\DoxyCodeLine{9118 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_TEBM\_Pos           (21U)}}
\DoxyCodeLine{9119 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_TEBM\_Msk           (0x1UL << HRTIM\_BMCR\_TEBM\_Pos)           }}
\DoxyCodeLine{9120 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_TEBM               HRTIM\_BMCR\_TEBM\_Msk                      }}
\DoxyCodeLine{9122 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_TFBM\_Pos           (22U)}}
\DoxyCodeLine{9123 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_TFBM\_Msk           (0x1UL << HRTIM\_BMCR\_TFBM\_Pos)           }}
\DoxyCodeLine{9124 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_TFBM               HRTIM\_BMCR\_TFBM\_Msk                      }}
\DoxyCodeLine{9126 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMSTAT\_Pos         (31U)}}
\DoxyCodeLine{9127 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMSTAT\_Msk         (0x1UL << HRTIM\_BMCR\_BMSTAT\_Pos)         }}
\DoxyCodeLine{9128 \textcolor{preprocessor}{\#define HRTIM\_BMCR\_BMSTAT             HRTIM\_BMCR\_BMSTAT\_Msk                    }}
\DoxyCodeLine{9130 \textcolor{comment}{/**** Bit definition for Common HRTIM Timer Burst mode Trigger register *******/}}
\DoxyCodeLine{9131 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_SW\_Pos           (0U)}}
\DoxyCodeLine{9132 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_SW\_Msk           (0x1UL << HRTIM\_BMTRGR\_SW\_Pos)           }}
\DoxyCodeLine{9133 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_SW               HRTIM\_BMTRGR\_SW\_Msk                      }}
\DoxyCodeLine{9134 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_MSTRST\_Pos       (1U)}}
\DoxyCodeLine{9135 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_MSTRST\_Msk       (0x1UL << HRTIM\_BMTRGR\_MSTRST\_Pos)       }}
\DoxyCodeLine{9136 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_MSTRST           HRTIM\_BMTRGR\_MSTRST\_Msk                  }}
\DoxyCodeLine{9137 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_MSTREP\_Pos       (2U)}}
\DoxyCodeLine{9138 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_MSTREP\_Msk       (0x1UL << HRTIM\_BMTRGR\_MSTREP\_Pos)       }}
\DoxyCodeLine{9139 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_MSTREP           HRTIM\_BMTRGR\_MSTREP\_Msk                  }}
\DoxyCodeLine{9140 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_MSTCMP1\_Pos      (3U)}}
\DoxyCodeLine{9141 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_MSTCMP1\_Msk      (0x1UL << HRTIM\_BMTRGR\_MSTCMP1\_Pos)      }}
\DoxyCodeLine{9142 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_MSTCMP1          HRTIM\_BMTRGR\_MSTCMP1\_Msk                 }}
\DoxyCodeLine{9143 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_MSTCMP2\_Pos      (4U)}}
\DoxyCodeLine{9144 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_MSTCMP2\_Msk      (0x1UL << HRTIM\_BMTRGR\_MSTCMP2\_Pos)      }}
\DoxyCodeLine{9145 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_MSTCMP2          HRTIM\_BMTRGR\_MSTCMP2\_Msk                 }}
\DoxyCodeLine{9146 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_MSTCMP3\_Pos      (5U)}}
\DoxyCodeLine{9147 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_MSTCMP3\_Msk      (0x1UL << HRTIM\_BMTRGR\_MSTCMP3\_Pos)      }}
\DoxyCodeLine{9148 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_MSTCMP3          HRTIM\_BMTRGR\_MSTCMP3\_Msk                 }}
\DoxyCodeLine{9149 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_MSTCMP4\_Pos      (6U)}}
\DoxyCodeLine{9150 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_MSTCMP4\_Msk      (0x1UL << HRTIM\_BMTRGR\_MSTCMP4\_Pos)      }}
\DoxyCodeLine{9151 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_MSTCMP4          HRTIM\_BMTRGR\_MSTCMP4\_Msk                 }}
\DoxyCodeLine{9152 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TARST\_Pos        (7U)}}
\DoxyCodeLine{9153 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TARST\_Msk        (0x1UL << HRTIM\_BMTRGR\_TARST\_Pos)        }}
\DoxyCodeLine{9154 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TARST            HRTIM\_BMTRGR\_TARST\_Msk                   }}
\DoxyCodeLine{9155 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TAREP\_Pos        (8U)}}
\DoxyCodeLine{9156 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TAREP\_Msk        (0x1UL << HRTIM\_BMTRGR\_TAREP\_Pos)        }}
\DoxyCodeLine{9157 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TAREP            HRTIM\_BMTRGR\_TAREP\_Msk                   }}
\DoxyCodeLine{9158 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TACMP1\_Pos       (9U)}}
\DoxyCodeLine{9159 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TACMP1\_Msk       (0x1UL << HRTIM\_BMTRGR\_TACMP1\_Pos)       }}
\DoxyCodeLine{9160 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TACMP1           HRTIM\_BMTRGR\_TACMP1\_Msk                  }}
\DoxyCodeLine{9161 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TACMP2\_Pos       (10U)}}
\DoxyCodeLine{9162 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TACMP2\_Msk       (0x1UL << HRTIM\_BMTRGR\_TACMP2\_Pos)       }}
\DoxyCodeLine{9163 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TACMP2           HRTIM\_BMTRGR\_TACMP2\_Msk                  }}
\DoxyCodeLine{9164 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TBRST\_Pos        (11U)}}
\DoxyCodeLine{9165 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TBRST\_Msk        (0x1UL << HRTIM\_BMTRGR\_TBRST\_Pos)        }}
\DoxyCodeLine{9166 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TBRST            HRTIM\_BMTRGR\_TBRST\_Msk                   }}
\DoxyCodeLine{9167 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TBREP\_Pos        (12U)}}
\DoxyCodeLine{9168 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TBREP\_Msk        (0x1UL << HRTIM\_BMTRGR\_TBREP\_Pos)        }}
\DoxyCodeLine{9169 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TBREP            HRTIM\_BMTRGR\_TBREP\_Msk                   }}
\DoxyCodeLine{9170 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TBCMP1\_Pos       (13U)}}
\DoxyCodeLine{9171 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TBCMP1\_Msk       (0x1UL << HRTIM\_BMTRGR\_TBCMP1\_Pos)       }}
\DoxyCodeLine{9172 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TBCMP1           HRTIM\_BMTRGR\_TBCMP1\_Msk                  }}
\DoxyCodeLine{9173 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TBCMP2\_Pos       (14U)}}
\DoxyCodeLine{9174 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TBCMP2\_Msk       (0x1UL << HRTIM\_BMTRGR\_TBCMP2\_Pos)       }}
\DoxyCodeLine{9175 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TBCMP2           HRTIM\_BMTRGR\_TBCMP2\_Msk                  }}
\DoxyCodeLine{9176 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TCRST\_Pos        (15U)}}
\DoxyCodeLine{9177 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TCRST\_Msk        (0x1UL << HRTIM\_BMTRGR\_TCRST\_Pos)        }}
\DoxyCodeLine{9178 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TCRST            HRTIM\_BMTRGR\_TCRST\_Msk                   }}
\DoxyCodeLine{9179 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TCREP\_Pos        (16U)}}
\DoxyCodeLine{9180 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TCREP\_Msk        (0x1UL << HRTIM\_BMTRGR\_TCREP\_Pos)        }}
\DoxyCodeLine{9181 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TCREP            HRTIM\_BMTRGR\_TCREP\_Msk                   }}
\DoxyCodeLine{9182 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TCCMP1\_Pos       (17U)}}
\DoxyCodeLine{9183 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TCCMP1\_Msk       (0x1UL << HRTIM\_BMTRGR\_TCCMP1\_Pos)       }}
\DoxyCodeLine{9184 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TCCMP1           HRTIM\_BMTRGR\_TCCMP1\_Msk                  }}
\DoxyCodeLine{9185 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TFRST\_Pos        (18U)}}
\DoxyCodeLine{9186 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TFRST\_Msk        (0x1UL << HRTIM\_BMTRGR\_TFRST\_Pos)        }}
\DoxyCodeLine{9187 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TFRST            HRTIM\_BMTRGR\_TFRST\_Msk                   }}
\DoxyCodeLine{9188 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TDRST\_Pos        (19U)}}
\DoxyCodeLine{9189 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TDRST\_Msk        (0x1UL << HRTIM\_BMTRGR\_TDRST\_Pos)        }}
\DoxyCodeLine{9190 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TDRST            HRTIM\_BMTRGR\_TDRST\_Msk                   }}
\DoxyCodeLine{9191 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TDREP\_Pos        (20U)}}
\DoxyCodeLine{9192 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TDREP\_Msk        (0x1UL << HRTIM\_BMTRGR\_TDREP\_Pos)        }}
\DoxyCodeLine{9193 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TDREP            HRTIM\_BMTRGR\_TDREP\_Msk                   }}
\DoxyCodeLine{9194 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TFREP\_Pos        (21U)}}
\DoxyCodeLine{9195 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TFREP\_Msk        (0x1UL << HRTIM\_BMTRGR\_TFREP\_Pos)        }}
\DoxyCodeLine{9196 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TFREP            HRTIM\_BMTRGR\_TFREP\_Msk                   }}
\DoxyCodeLine{9197 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TDCMP2\_Pos       (22U)}}
\DoxyCodeLine{9198 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TDCMP2\_Msk       (0x1UL << HRTIM\_BMTRGR\_TDCMP2\_Pos)       }}
\DoxyCodeLine{9199 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TDCMP2           HRTIM\_BMTRGR\_TDCMP2\_Msk                  }}
\DoxyCodeLine{9200 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TFCMP1\_Pos       (23U)}}
\DoxyCodeLine{9201 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TFCMP1\_Msk       (0x1UL << HRTIM\_BMTRGR\_TFCMP1\_Pos)       }}
\DoxyCodeLine{9202 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TFCMP1            HRTIM\_BMTRGR\_TFCMP1\_Msk                 }}
\DoxyCodeLine{9203 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TEREP\_Pos        (24U)}}
\DoxyCodeLine{9204 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TEREP\_Msk        (0x1UL << HRTIM\_BMTRGR\_TEREP\_Pos)        }}
\DoxyCodeLine{9205 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TEREP            HRTIM\_BMTRGR\_TEREP\_Msk                   }}
\DoxyCodeLine{9206 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TECMP1\_Pos       (25U)}}
\DoxyCodeLine{9207 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TECMP1\_Msk       (0x1UL << HRTIM\_BMTRGR\_TECMP1\_Pos)       }}
\DoxyCodeLine{9208 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TECMP1           HRTIM\_BMTRGR\_TECMP1\_Msk                  }}
\DoxyCodeLine{9209 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TECMP2\_Pos       (26U)}}
\DoxyCodeLine{9210 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TECMP2\_Msk       (0x1UL << HRTIM\_BMTRGR\_TECMP2\_Pos)       }}
\DoxyCodeLine{9211 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TECMP2           HRTIM\_BMTRGR\_TECMP2\_Msk                  }}
\DoxyCodeLine{9212 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TAEEV7\_Pos       (27U)}}
\DoxyCodeLine{9213 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TAEEV7\_Msk       (0x1UL << HRTIM\_BMTRGR\_TAEEV7\_Pos)       }}
\DoxyCodeLine{9214 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TAEEV7           HRTIM\_BMTRGR\_TAEEV7\_Msk                  }}
\DoxyCodeLine{9215 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TDEEV8\_Pos       (28U)}}
\DoxyCodeLine{9216 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TDEEV8\_Msk       (0x1UL << HRTIM\_BMTRGR\_TDEEV8\_Pos)       }}
\DoxyCodeLine{9217 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_TDEEV8           HRTIM\_BMTRGR\_TDEEV8\_Msk                  }}
\DoxyCodeLine{9218 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_EEV7\_Pos         (29U)}}
\DoxyCodeLine{9219 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_EEV7\_Msk         (0x1UL << HRTIM\_BMTRGR\_EEV7\_Pos)         }}
\DoxyCodeLine{9220 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_EEV7             HRTIM\_BMTRGR\_EEV7\_Msk                    }}
\DoxyCodeLine{9221 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_EEV8\_Pos         (30U)}}
\DoxyCodeLine{9222 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_EEV8\_Msk         (0x1UL << HRTIM\_BMTRGR\_EEV8\_Pos)         }}
\DoxyCodeLine{9223 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_EEV8             HRTIM\_BMTRGR\_EEV8\_Msk                    }}
\DoxyCodeLine{9224 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_OCHPEV\_Pos       (31U)}}
\DoxyCodeLine{9225 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_OCHPEV\_Msk       (0x1UL << HRTIM\_BMTRGR\_OCHPEV\_Pos)       }}
\DoxyCodeLine{9226 \textcolor{preprocessor}{\#define HRTIM\_BMTRGR\_OCHPEV           HRTIM\_BMTRGR\_OCHPEV\_Msk                  }}
\DoxyCodeLine{9228 \textcolor{comment}{/*******************  Bit definition for HRTIM\_BMCMPR register  ***************/}}
\DoxyCodeLine{9229 \textcolor{preprocessor}{\#define HRTIM\_BMCMPR\_BMCMPR\_Pos       (0U)}}
\DoxyCodeLine{9230 \textcolor{preprocessor}{\#define HRTIM\_BMCMPR\_BMCMPR\_Msk       (0xFFFFUL << HRTIM\_BMCMPR\_BMCMPR\_Pos)    }}
\DoxyCodeLine{9231 \textcolor{preprocessor}{\#define HRTIM\_BMCMPR\_BMCMPR           HRTIM\_BMCMPR\_BMCMPR\_Msk                  }}
\DoxyCodeLine{9233 \textcolor{comment}{/*******************  Bit definition for HRTIM\_BMPER register  ****************/}}
\DoxyCodeLine{9234 \textcolor{preprocessor}{\#define HRTIM\_BMPER\_BMPER\_Pos         (0U)}}
\DoxyCodeLine{9235 \textcolor{preprocessor}{\#define HRTIM\_BMPER\_BMPER\_Msk         (0xFFFFUL << HRTIM\_BMPER\_BMPER\_Pos)      }}
\DoxyCodeLine{9236 \textcolor{preprocessor}{\#define HRTIM\_BMPER\_BMPER             HRTIM\_BMPER\_BMPER\_Msk                    }}
\DoxyCodeLine{9238 \textcolor{comment}{/*******************  Bit definition for HRTIM\_EECR1 register  ****************/}}
\DoxyCodeLine{9239 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE1SRC\_Pos        (0U)}}
\DoxyCodeLine{9240 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE1SRC\_Msk        (0x3UL << HRTIM\_EECR1\_EE1SRC\_Pos)        }}
\DoxyCodeLine{9241 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE1SRC            HRTIM\_EECR1\_EE1SRC\_Msk                   }}
\DoxyCodeLine{9242 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE1SRC\_0          (0x1UL << HRTIM\_EECR1\_EE1SRC\_Pos)        }}
\DoxyCodeLine{9243 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE1SRC\_1          (0x2UL << HRTIM\_EECR1\_EE1SRC\_Pos)        }}
\DoxyCodeLine{9244 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE1POL\_Pos        (2U)}}
\DoxyCodeLine{9245 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE1POL\_Msk        (0x1UL << HRTIM\_EECR1\_EE1POL\_Pos)        }}
\DoxyCodeLine{9246 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE1POL            HRTIM\_EECR1\_EE1POL\_Msk                   }}
\DoxyCodeLine{9247 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE1SNS\_Pos        (3U)}}
\DoxyCodeLine{9248 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE1SNS\_Msk        (0x3UL << HRTIM\_EECR1\_EE1SNS\_Pos)        }}
\DoxyCodeLine{9249 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE1SNS            HRTIM\_EECR1\_EE1SNS\_Msk                   }}
\DoxyCodeLine{9250 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE1SNS\_0          (0x1UL << HRTIM\_EECR1\_EE1SNS\_Pos)        }}
\DoxyCodeLine{9251 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE1SNS\_1          (0x2UL << HRTIM\_EECR1\_EE1SNS\_Pos)        }}
\DoxyCodeLine{9252 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE1FAST\_Pos       (5U)}}
\DoxyCodeLine{9253 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE1FAST\_Msk       (0x1UL << HRTIM\_EECR1\_EE1FAST\_Pos)       }}
\DoxyCodeLine{9254 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE1FAST           HRTIM\_EECR1\_EE1FAST\_Msk                  }}
\DoxyCodeLine{9256 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE2SRC\_Pos        (6U)}}
\DoxyCodeLine{9257 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE2SRC\_Msk        (0x3UL << HRTIM\_EECR1\_EE2SRC\_Pos)        }}
\DoxyCodeLine{9258 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE2SRC            HRTIM\_EECR1\_EE2SRC\_Msk                   }}
\DoxyCodeLine{9259 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE2SRC\_0          (0x1UL << HRTIM\_EECR1\_EE2SRC\_Pos)        }}
\DoxyCodeLine{9260 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE2SRC\_1          (0x2UL << HRTIM\_EECR1\_EE2SRC\_Pos)        }}
\DoxyCodeLine{9261 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE2POL\_Pos        (8U)}}
\DoxyCodeLine{9262 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE2POL\_Msk        (0x1UL << HRTIM\_EECR1\_EE2POL\_Pos)        }}
\DoxyCodeLine{9263 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE2POL            HRTIM\_EECR1\_EE2POL\_Msk                   }}
\DoxyCodeLine{9264 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE2SNS\_Pos        (9U)}}
\DoxyCodeLine{9265 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE2SNS\_Msk        (0x3UL << HRTIM\_EECR1\_EE2SNS\_Pos)        }}
\DoxyCodeLine{9266 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE2SNS            HRTIM\_EECR1\_EE2SNS\_Msk                   }}
\DoxyCodeLine{9267 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE2SNS\_0          (0x1UL << HRTIM\_EECR1\_EE2SNS\_Pos)        }}
\DoxyCodeLine{9268 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE2SNS\_1          (0x2UL << HRTIM\_EECR1\_EE2SNS\_Pos)        }}
\DoxyCodeLine{9269 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE2FAST\_Pos       (11U)}}
\DoxyCodeLine{9270 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE2FAST\_Msk       (0x1UL << HRTIM\_EECR1\_EE2FAST\_Pos)       }}
\DoxyCodeLine{9271 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE2FAST           HRTIM\_EECR1\_EE2FAST\_Msk                  }}
\DoxyCodeLine{9273 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE3SRC\_Pos        (12U)}}
\DoxyCodeLine{9274 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE3SRC\_Msk        (0x3UL << HRTIM\_EECR1\_EE3SRC\_Pos)        }}
\DoxyCodeLine{9275 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE3SRC            HRTIM\_EECR1\_EE3SRC\_Msk                   }}
\DoxyCodeLine{9276 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE3SRC\_0          (0x1UL << HRTIM\_EECR1\_EE3SRC\_Pos)        }}
\DoxyCodeLine{9277 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE3SRC\_1          (0x2UL << HRTIM\_EECR1\_EE3SRC\_Pos)        }}
\DoxyCodeLine{9278 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE3POL\_Pos        (14U)}}
\DoxyCodeLine{9279 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE3POL\_Msk        (0x1UL << HRTIM\_EECR1\_EE3POL\_Pos)        }}
\DoxyCodeLine{9280 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE3POL            HRTIM\_EECR1\_EE3POL\_Msk                   }}
\DoxyCodeLine{9281 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE3SNS\_Pos        (15U)}}
\DoxyCodeLine{9282 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE3SNS\_Msk        (0x3UL << HRTIM\_EECR1\_EE3SNS\_Pos)        }}
\DoxyCodeLine{9283 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE3SNS            HRTIM\_EECR1\_EE3SNS\_Msk                   }}
\DoxyCodeLine{9284 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE3SNS\_0          (0x1UL << HRTIM\_EECR1\_EE3SNS\_Pos)        }}
\DoxyCodeLine{9285 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE3SNS\_1          (0x2UL << HRTIM\_EECR1\_EE3SNS\_Pos)        }}
\DoxyCodeLine{9286 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE3FAST\_Pos       (17U)}}
\DoxyCodeLine{9287 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE3FAST\_Msk       (0x1UL << HRTIM\_EECR1\_EE3FAST\_Pos)       }}
\DoxyCodeLine{9288 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE3FAST           HRTIM\_EECR1\_EE3FAST\_Msk                  }}
\DoxyCodeLine{9290 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE4SRC\_Pos        (18U)}}
\DoxyCodeLine{9291 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE4SRC\_Msk        (0x3UL << HRTIM\_EECR1\_EE4SRC\_Pos)        }}
\DoxyCodeLine{9292 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE4SRC            HRTIM\_EECR1\_EE4SRC\_Msk                   }}
\DoxyCodeLine{9293 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE4SRC\_0          (0x1UL << HRTIM\_EECR1\_EE4SRC\_Pos)        }}
\DoxyCodeLine{9294 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE4SRC\_1          (0x2UL << HRTIM\_EECR1\_EE4SRC\_Pos)        }}
\DoxyCodeLine{9295 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE4POL\_Pos        (20U)}}
\DoxyCodeLine{9296 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE4POL\_Msk        (0x1UL << HRTIM\_EECR1\_EE4POL\_Pos)        }}
\DoxyCodeLine{9297 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE4POL            HRTIM\_EECR1\_EE4POL\_Msk                   }}
\DoxyCodeLine{9298 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE4SNS\_Pos        (21U)}}
\DoxyCodeLine{9299 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE4SNS\_Msk        (0x3UL << HRTIM\_EECR1\_EE4SNS\_Pos)        }}
\DoxyCodeLine{9300 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE4SNS            HRTIM\_EECR1\_EE4SNS\_Msk                   }}
\DoxyCodeLine{9301 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE4SNS\_0          (0x1UL << HRTIM\_EECR1\_EE4SNS\_Pos)        }}
\DoxyCodeLine{9302 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE4SNS\_1          (0x2UL << HRTIM\_EECR1\_EE4SNS\_Pos)        }}
\DoxyCodeLine{9303 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE4FAST\_Pos       (23U)}}
\DoxyCodeLine{9304 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE4FAST\_Msk       (0x1UL << HRTIM\_EECR1\_EE4FAST\_Pos)       }}
\DoxyCodeLine{9305 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE4FAST           HRTIM\_EECR1\_EE4FAST\_Msk                  }}
\DoxyCodeLine{9307 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE5SRC\_Pos        (24U)}}
\DoxyCodeLine{9308 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE5SRC\_Msk        (0x3UL << HRTIM\_EECR1\_EE5SRC\_Pos)        }}
\DoxyCodeLine{9309 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE5SRC            HRTIM\_EECR1\_EE5SRC\_Msk                   }}
\DoxyCodeLine{9310 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE5SRC\_0          (0x1UL << HRTIM\_EECR1\_EE5SRC\_Pos)        }}
\DoxyCodeLine{9311 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE5SRC\_1          (0x2UL << HRTIM\_EECR1\_EE5SRC\_Pos)        }}
\DoxyCodeLine{9312 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE5POL\_Pos        (26U)}}
\DoxyCodeLine{9313 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE5POL\_Msk        (0x1UL << HRTIM\_EECR1\_EE5POL\_Pos)        }}
\DoxyCodeLine{9314 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE5POL            HRTIM\_EECR1\_EE5POL\_Msk                   }}
\DoxyCodeLine{9315 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE5SNS\_Pos        (27U)}}
\DoxyCodeLine{9316 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE5SNS\_Msk        (0x3UL << HRTIM\_EECR1\_EE5SNS\_Pos)        }}
\DoxyCodeLine{9317 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE5SNS            HRTIM\_EECR1\_EE5SNS\_Msk                   }}
\DoxyCodeLine{9318 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE5SNS\_0          (0x1UL << HRTIM\_EECR1\_EE5SNS\_Pos)        }}
\DoxyCodeLine{9319 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE5SNS\_1          (0x2UL << HRTIM\_EECR1\_EE5SNS\_Pos)        }}
\DoxyCodeLine{9320 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE5FAST\_Pos       (29U)}}
\DoxyCodeLine{9321 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE5FAST\_Msk       (0x1UL << HRTIM\_EECR1\_EE5FAST\_Pos)       }}
\DoxyCodeLine{9322 \textcolor{preprocessor}{\#define HRTIM\_EECR1\_EE5FAST           HRTIM\_EECR1\_EE5FAST\_Msk                  }}
\DoxyCodeLine{9324 \textcolor{comment}{/*******************  Bit definition for HRTIM\_EECR2 register  ****************/}}
\DoxyCodeLine{9325 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE6SRC\_Pos        (0U)}}
\DoxyCodeLine{9326 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE6SRC\_Msk        (0x3UL << HRTIM\_EECR2\_EE6SRC\_Pos)        }}
\DoxyCodeLine{9327 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE6SRC            HRTIM\_EECR2\_EE6SRC\_Msk                   }}
\DoxyCodeLine{9328 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE6SRC\_0          (0x1UL << HRTIM\_EECR2\_EE6SRC\_Pos)        }}
\DoxyCodeLine{9329 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE6SRC\_1          (0x2UL << HRTIM\_EECR2\_EE6SRC\_Pos)        }}
\DoxyCodeLine{9330 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE6POL\_Pos        (2U)}}
\DoxyCodeLine{9331 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE6POL\_Msk        (0x1UL << HRTIM\_EECR2\_EE6POL\_Pos)        }}
\DoxyCodeLine{9332 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE6POL            HRTIM\_EECR2\_EE6POL\_Msk                   }}
\DoxyCodeLine{9333 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE6SNS\_Pos        (3U)}}
\DoxyCodeLine{9334 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE6SNS\_Msk        (0x3UL << HRTIM\_EECR2\_EE6SNS\_Pos)        }}
\DoxyCodeLine{9335 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE6SNS            HRTIM\_EECR2\_EE6SNS\_Msk                   }}
\DoxyCodeLine{9336 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE6SNS\_0          (0x1UL << HRTIM\_EECR2\_EE6SNS\_Pos)        }}
\DoxyCodeLine{9337 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE6SNS\_1          (0x2UL << HRTIM\_EECR2\_EE6SNS\_Pos)        }}
\DoxyCodeLine{9339 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE7SRC\_Pos        (6U)}}
\DoxyCodeLine{9340 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE7SRC\_Msk        (0x3UL << HRTIM\_EECR2\_EE7SRC\_Pos)        }}
\DoxyCodeLine{9341 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE7SRC            HRTIM\_EECR2\_EE7SRC\_Msk                   }}
\DoxyCodeLine{9342 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE7SRC\_0          (0x1UL << HRTIM\_EECR2\_EE7SRC\_Pos)        }}
\DoxyCodeLine{9343 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE7SRC\_1          (0x2UL << HRTIM\_EECR2\_EE7SRC\_Pos)        }}
\DoxyCodeLine{9344 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE7POL\_Pos        (8U)}}
\DoxyCodeLine{9345 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE7POL\_Msk        (0x1UL << HRTIM\_EECR2\_EE7POL\_Pos)        }}
\DoxyCodeLine{9346 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE7POL            HRTIM\_EECR2\_EE7POL\_Msk                   }}
\DoxyCodeLine{9347 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE7SNS\_Pos        (9U)}}
\DoxyCodeLine{9348 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE7SNS\_Msk        (0x3UL << HRTIM\_EECR2\_EE7SNS\_Pos)        }}
\DoxyCodeLine{9349 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE7SNS            HRTIM\_EECR2\_EE7SNS\_Msk                   }}
\DoxyCodeLine{9350 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE7SNS\_0          (0x1UL << HRTIM\_EECR2\_EE7SNS\_Pos)        }}
\DoxyCodeLine{9351 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE7SNS\_1          (0x2UL << HRTIM\_EECR2\_EE7SNS\_Pos)        }}
\DoxyCodeLine{9353 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE8SRC\_Pos        (12U)}}
\DoxyCodeLine{9354 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE8SRC\_Msk        (0x3UL << HRTIM\_EECR2\_EE8SRC\_Pos)        }}
\DoxyCodeLine{9355 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE8SRC            HRTIM\_EECR2\_EE8SRC\_Msk                   }}
\DoxyCodeLine{9356 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE8SRC\_0          (0x1UL << HRTIM\_EECR2\_EE8SRC\_Pos)        }}
\DoxyCodeLine{9357 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE8SRC\_1          (0x2UL << HRTIM\_EECR2\_EE8SRC\_Pos)        }}
\DoxyCodeLine{9358 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE8POL\_Pos        (14U)}}
\DoxyCodeLine{9359 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE8POL\_Msk        (0x1UL << HRTIM\_EECR2\_EE8POL\_Pos)        }}
\DoxyCodeLine{9360 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE8POL            HRTIM\_EECR2\_EE8POL\_Msk                   }}
\DoxyCodeLine{9361 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE8SNS\_Pos        (15U)}}
\DoxyCodeLine{9362 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE8SNS\_Msk        (0x3UL << HRTIM\_EECR2\_EE8SNS\_Pos)        }}
\DoxyCodeLine{9363 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE8SNS            HRTIM\_EECR2\_EE8SNS\_Msk                   }}
\DoxyCodeLine{9364 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE8SNS\_0          (0x1UL << HRTIM\_EECR2\_EE8SNS\_Pos)        }}
\DoxyCodeLine{9365 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE8SNS\_1          (0x2UL << HRTIM\_EECR2\_EE8SNS\_Pos)        }}
\DoxyCodeLine{9367 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE9SRC\_Pos        (18U)}}
\DoxyCodeLine{9368 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE9SRC\_Msk        (0x3UL << HRTIM\_EECR2\_EE9SRC\_Pos)        }}
\DoxyCodeLine{9369 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE9SRC            HRTIM\_EECR2\_EE9SRC\_Msk                   }}
\DoxyCodeLine{9370 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE9SRC\_0          (0x1UL << HRTIM\_EECR2\_EE9SRC\_Pos)        }}
\DoxyCodeLine{9371 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE9SRC\_1          (0x2UL << HRTIM\_EECR2\_EE9SRC\_Pos)        }}
\DoxyCodeLine{9372 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE9POL\_Pos        (20U)}}
\DoxyCodeLine{9373 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE9POL\_Msk        (0x1UL << HRTIM\_EECR2\_EE9POL\_Pos)        }}
\DoxyCodeLine{9374 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE9POL            HRTIM\_EECR2\_EE9POL\_Msk                   }}
\DoxyCodeLine{9375 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE9SNS\_Pos        (21U)}}
\DoxyCodeLine{9376 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE9SNS\_Msk        (0x3UL << HRTIM\_EECR2\_EE9SNS\_Pos)        }}
\DoxyCodeLine{9377 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE9SNS            HRTIM\_EECR2\_EE9SNS\_Msk                   }}
\DoxyCodeLine{9378 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE9SNS\_0          (0x1UL << HRTIM\_EECR2\_EE9SNS\_Pos)        }}
\DoxyCodeLine{9379 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE9SNS\_1          (0x2UL << HRTIM\_EECR2\_EE9SNS\_Pos)        }}
\DoxyCodeLine{9381 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE10SRC\_Pos       (24U)}}
\DoxyCodeLine{9382 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE10SRC\_Msk       (0x3UL << HRTIM\_EECR2\_EE10SRC\_Pos)       }}
\DoxyCodeLine{9383 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE10SRC           HRTIM\_EECR2\_EE10SRC\_Msk                  }}
\DoxyCodeLine{9384 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE10SRC\_0         (0x1UL << HRTIM\_EECR2\_EE10SRC\_Pos)       }}
\DoxyCodeLine{9385 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE10SRC\_1         (0x2UL << HRTIM\_EECR2\_EE10SRC\_Pos)       }}
\DoxyCodeLine{9386 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE10POL\_Pos       (26U)}}
\DoxyCodeLine{9387 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE10POL\_Msk       (0x1UL << HRTIM\_EECR2\_EE10POL\_Pos)       }}
\DoxyCodeLine{9388 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE10POL           HRTIM\_EECR2\_EE10POL\_Msk                  }}
\DoxyCodeLine{9389 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE10SNS\_Pos       (27U)}}
\DoxyCodeLine{9390 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE10SNS\_Msk       (0x3UL << HRTIM\_EECR2\_EE10SNS\_Pos)       }}
\DoxyCodeLine{9391 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE10SNS           HRTIM\_EECR2\_EE10SNS\_Msk                  }}
\DoxyCodeLine{9392 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE10SNS\_0         (0x1UL << HRTIM\_EECR2\_EE10SNS\_Pos)       }}
\DoxyCodeLine{9393 \textcolor{preprocessor}{\#define HRTIM\_EECR2\_EE10SNS\_1         (0x2UL << HRTIM\_EECR2\_EE10SNS\_Pos)       }}
\DoxyCodeLine{9395 \textcolor{comment}{/*******************  Bit definition for HRTIM\_EECR3 register  ****************/}}
\DoxyCodeLine{9396 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE6F\_Pos          (0U)}}
\DoxyCodeLine{9397 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE6F\_Msk          (0xFUL << HRTIM\_EECR3\_EE6F\_Pos)          }}
\DoxyCodeLine{9398 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE6F              HRTIM\_EECR3\_EE6F\_Msk                     }}
\DoxyCodeLine{9399 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE6F\_0            (0x1UL << HRTIM\_EECR3\_EE6F\_Pos)          }}
\DoxyCodeLine{9400 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE6F\_1            (0x2UL << HRTIM\_EECR3\_EE6F\_Pos)          }}
\DoxyCodeLine{9401 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE6F\_2            (0x4UL << HRTIM\_EECR3\_EE6F\_Pos)          }}
\DoxyCodeLine{9402 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE6F\_3            (0x8UL << HRTIM\_EECR3\_EE6F\_Pos)          }}
\DoxyCodeLine{9403 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE7F\_Pos          (6U)}}
\DoxyCodeLine{9404 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE7F\_Msk          (0xFUL << HRTIM\_EECR3\_EE7F\_Pos)          }}
\DoxyCodeLine{9405 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE7F              HRTIM\_EECR3\_EE7F\_Msk                     }}
\DoxyCodeLine{9406 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE7F\_0            (0x1UL << HRTIM\_EECR3\_EE7F\_Pos)          }}
\DoxyCodeLine{9407 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE7F\_1            (0x2UL << HRTIM\_EECR3\_EE7F\_Pos)          }}
\DoxyCodeLine{9408 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE7F\_2            (0x4UL << HRTIM\_EECR3\_EE7F\_Pos)          }}
\DoxyCodeLine{9409 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE7F\_3            (0x8UL << HRTIM\_EECR3\_EE7F\_Pos)          }}
\DoxyCodeLine{9410 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE8F\_Pos          (12U)}}
\DoxyCodeLine{9411 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE8F\_Msk          (0xFUL << HRTIM\_EECR3\_EE8F\_Pos)          }}
\DoxyCodeLine{9412 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE8F              HRTIM\_EECR3\_EE8F\_Msk                     }}
\DoxyCodeLine{9413 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE8F\_0            (0x1UL << HRTIM\_EECR3\_EE8F\_Pos)          }}
\DoxyCodeLine{9414 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE8F\_1            (0x2UL << HRTIM\_EECR3\_EE8F\_Pos)          }}
\DoxyCodeLine{9415 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE8F\_2            (0x4UL << HRTIM\_EECR3\_EE8F\_Pos)          }}
\DoxyCodeLine{9416 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE8F\_3            (0x8UL << HRTIM\_EECR3\_EE8F\_Pos)          }}
\DoxyCodeLine{9417 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE9F\_Pos          (18U)}}
\DoxyCodeLine{9418 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE9F\_Msk          (0xFUL << HRTIM\_EECR3\_EE9F\_Pos)          }}
\DoxyCodeLine{9419 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE9F              HRTIM\_EECR3\_EE9F\_Msk                     }}
\DoxyCodeLine{9420 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE9F\_0            (0x1UL << HRTIM\_EECR3\_EE9F\_Pos)          }}
\DoxyCodeLine{9421 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE9F\_1            (0x2UL << HRTIM\_EECR3\_EE9F\_Pos)          }}
\DoxyCodeLine{9422 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE9F\_2            (0x4UL << HRTIM\_EECR3\_EE9F\_Pos)          }}
\DoxyCodeLine{9423 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE9F\_3            (0x8UL << HRTIM\_EECR3\_EE9F\_Pos)          }}
\DoxyCodeLine{9424 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE10F\_Pos         (24U)}}
\DoxyCodeLine{9425 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE10F\_Msk         (0xFUL << HRTIM\_EECR3\_EE10F\_Pos)         }}
\DoxyCodeLine{9426 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE10F             HRTIM\_EECR3\_EE10F\_Msk                    }}
\DoxyCodeLine{9427 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE10F\_0           (0x1UL << HRTIM\_EECR3\_EE10F\_Pos)         }}
\DoxyCodeLine{9428 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE10F\_1           (0x2UL << HRTIM\_EECR3\_EE10F\_Pos)         }}
\DoxyCodeLine{9429 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE10F\_2           (0x4UL << HRTIM\_EECR3\_EE10F\_Pos)         }}
\DoxyCodeLine{9430 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EE10F\_3           (0x8UL << HRTIM\_EECR3\_EE10F\_Pos)         }}
\DoxyCodeLine{9431 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EEVSD\_Pos         (30U)}}
\DoxyCodeLine{9432 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EEVSD\_Msk         (0x3UL << HRTIM\_EECR3\_EEVSD\_Pos)         }}
\DoxyCodeLine{9433 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EEVSD             HRTIM\_EECR3\_EEVSD\_Msk                    }}
\DoxyCodeLine{9434 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EEVSD\_0           (0x1UL << HRTIM\_EECR3\_EEVSD\_Pos)         }}
\DoxyCodeLine{9435 \textcolor{preprocessor}{\#define HRTIM\_EECR3\_EEVSD\_1           (0x2UL << HRTIM\_EECR3\_EEVSD\_Pos)         }}
\DoxyCodeLine{9437 \textcolor{comment}{/*******************  Bit definition for HRTIM\_ADC1R register  ****************/}}
\DoxyCodeLine{9438 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1MC1\_Pos        (0U)}}
\DoxyCodeLine{9439 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1MC1\_Msk        (0x1UL << HRTIM\_ADC1R\_AD1MC1\_Pos)        }}
\DoxyCodeLine{9440 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1MC1            HRTIM\_ADC1R\_AD1MC1\_Msk                   }}
\DoxyCodeLine{9441 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1MC2\_Pos        (1U)}}
\DoxyCodeLine{9442 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1MC2\_Msk        (0x1UL << HRTIM\_ADC1R\_AD1MC2\_Pos)        }}
\DoxyCodeLine{9443 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1MC2            HRTIM\_ADC1R\_AD1MC2\_Msk                   }}
\DoxyCodeLine{9444 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1MC3\_Pos        (2U)}}
\DoxyCodeLine{9445 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1MC3\_Msk        (0x1UL << HRTIM\_ADC1R\_AD1MC3\_Pos)        }}
\DoxyCodeLine{9446 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1MC3            HRTIM\_ADC1R\_AD1MC3\_Msk                   }}
\DoxyCodeLine{9447 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1MC4\_Pos        (3U)}}
\DoxyCodeLine{9448 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1MC4\_Msk        (0x1UL << HRTIM\_ADC1R\_AD1MC4\_Pos)        }}
\DoxyCodeLine{9449 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1MC4            HRTIM\_ADC1R\_AD1MC4\_Msk                   }}
\DoxyCodeLine{9450 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1MPER\_Pos       (4U)}}
\DoxyCodeLine{9451 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1MPER\_Msk       (0x1UL << HRTIM\_ADC1R\_AD1MPER\_Pos)       }}
\DoxyCodeLine{9452 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1MPER           HRTIM\_ADC1R\_AD1MPER\_Msk                  }}
\DoxyCodeLine{9453 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1EEV1\_Pos       (5U)}}
\DoxyCodeLine{9454 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1EEV1\_Msk       (0x1UL << HRTIM\_ADC1R\_AD1EEV1\_Pos)       }}
\DoxyCodeLine{9455 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1EEV1           HRTIM\_ADC1R\_AD1EEV1\_Msk                  }}
\DoxyCodeLine{9456 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1EEV2\_Pos       (6U)}}
\DoxyCodeLine{9457 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1EEV2\_Msk       (0x1UL << HRTIM\_ADC1R\_AD1EEV2\_Pos)       }}
\DoxyCodeLine{9458 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1EEV2           HRTIM\_ADC1R\_AD1EEV2\_Msk                  }}
\DoxyCodeLine{9459 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1EEV3\_Pos       (7U)}}
\DoxyCodeLine{9460 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1EEV3\_Msk       (0x1UL << HRTIM\_ADC1R\_AD1EEV3\_Pos)       }}
\DoxyCodeLine{9461 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1EEV3           HRTIM\_ADC1R\_AD1EEV3\_Msk                  }}
\DoxyCodeLine{9462 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1EEV4\_Pos       (8U)}}
\DoxyCodeLine{9463 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1EEV4\_Msk       (0x1UL << HRTIM\_ADC1R\_AD1EEV4\_Pos)       }}
\DoxyCodeLine{9464 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1EEV4           HRTIM\_ADC1R\_AD1EEV4\_Msk                  }}
\DoxyCodeLine{9465 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1EEV5\_Pos       (9U)}}
\DoxyCodeLine{9466 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1EEV5\_Msk       (0x1UL << HRTIM\_ADC1R\_AD1EEV5\_Pos)       }}
\DoxyCodeLine{9467 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1EEV5           HRTIM\_ADC1R\_AD1EEV5\_Msk                  }}
\DoxyCodeLine{9469 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TFC2\_Pos       (10U)}}
\DoxyCodeLine{9470 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TFC2\_Msk       (0x1UL << HRTIM\_ADC1R\_AD1TFC2\_Pos)       }}
\DoxyCodeLine{9471 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TFC2           HRTIM\_ADC1R\_AD1TFC2\_Msk                  }}
\DoxyCodeLine{9473 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TAC3\_Pos       (11U)}}
\DoxyCodeLine{9474 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TAC3\_Msk       (0x1UL << HRTIM\_ADC1R\_AD1TAC3\_Pos)       }}
\DoxyCodeLine{9475 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TAC3           HRTIM\_ADC1R\_AD1TAC3\_Msk                  }}
\DoxyCodeLine{9476 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TAC4\_Pos       (12U)}}
\DoxyCodeLine{9477 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TAC4\_Msk       (0x1UL << HRTIM\_ADC1R\_AD1TAC4\_Pos)       }}
\DoxyCodeLine{9478 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TAC4           HRTIM\_ADC1R\_AD1TAC4\_Msk                  }}
\DoxyCodeLine{9479 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TAPER\_Pos      (13U)}}
\DoxyCodeLine{9480 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TAPER\_Msk      (0x1UL << HRTIM\_ADC1R\_AD1TAPER\_Pos)      }}
\DoxyCodeLine{9481 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TAPER          HRTIM\_ADC1R\_AD1TAPER\_Msk                 }}
\DoxyCodeLine{9482 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TARST\_Pos      (14U)}}
\DoxyCodeLine{9483 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TARST\_Msk      (0x1UL << HRTIM\_ADC1R\_AD1TARST\_Pos)      }}
\DoxyCodeLine{9484 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TARST          HRTIM\_ADC1R\_AD1TARST\_Msk                 }}
\DoxyCodeLine{9486 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TFC3\_Pos       (15U)}}
\DoxyCodeLine{9487 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TFC3\_Msk       (0x1UL << HRTIM\_ADC1R\_AD1TFC3\_Pos)       }}
\DoxyCodeLine{9488 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TFC3           HRTIM\_ADC1R\_AD1TFC3\_Msk                  }}
\DoxyCodeLine{9490 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TBC3\_Pos       (16U)}}
\DoxyCodeLine{9491 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TBC3\_Msk       (0x1UL << HRTIM\_ADC1R\_AD1TBC3\_Pos)       }}
\DoxyCodeLine{9492 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TBC3           HRTIM\_ADC1R\_AD1TBC3\_Msk                  }}
\DoxyCodeLine{9493 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TBC4\_Pos       (17U)}}
\DoxyCodeLine{9494 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TBC4\_Msk       (0x1UL << HRTIM\_ADC1R\_AD1TBC4\_Pos)       }}
\DoxyCodeLine{9495 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TBC4           HRTIM\_ADC1R\_AD1TBC4\_Msk                  }}
\DoxyCodeLine{9496 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TBPER\_Pos      (18U)}}
\DoxyCodeLine{9497 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TBPER\_Msk      (0x1UL << HRTIM\_ADC1R\_AD1TBPER\_Pos)      }}
\DoxyCodeLine{9498 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TBPER          HRTIM\_ADC1R\_AD1TBPER\_Msk                 }}
\DoxyCodeLine{9499 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TBRST\_Pos      (19U)}}
\DoxyCodeLine{9500 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TBRST\_Msk      (0x1UL << HRTIM\_ADC1R\_AD1TBRST\_Pos)      }}
\DoxyCodeLine{9501 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TBRST          HRTIM\_ADC1R\_AD1TBRST\_Msk                 }}
\DoxyCodeLine{9503 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TFC4\_Pos       (20U)}}
\DoxyCodeLine{9504 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TFC4\_Msk       (0x1UL << HRTIM\_ADC1R\_AD1TFC4\_Pos)       }}
\DoxyCodeLine{9505 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TFC4           HRTIM\_ADC1R\_AD1TFC4\_Msk                  }}
\DoxyCodeLine{9507 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TCC3\_Pos       (21U)}}
\DoxyCodeLine{9508 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TCC3\_Msk       (0x1UL << HRTIM\_ADC1R\_AD1TCC3\_Pos)       }}
\DoxyCodeLine{9509 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TCC3           HRTIM\_ADC1R\_AD1TCC3\_Msk                  }}
\DoxyCodeLine{9510 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TCC4\_Pos       (22U)}}
\DoxyCodeLine{9511 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TCC4\_Msk       (0x1UL << HRTIM\_ADC1R\_AD1TCC4\_Pos)       }}
\DoxyCodeLine{9512 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TCC4           HRTIM\_ADC1R\_AD1TCC4\_Msk                  }}
\DoxyCodeLine{9513 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TCPER\_Pos      (23U)}}
\DoxyCodeLine{9514 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TCPER\_Msk      (0x1UL << HRTIM\_ADC1R\_AD1TCPER\_Pos)      }}
\DoxyCodeLine{9515 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TCPER          HRTIM\_ADC1R\_AD1TCPER\_Msk                 }}
\DoxyCodeLine{9517 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TFPER\_Pos      (24U)}}
\DoxyCodeLine{9518 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TFPER\_Msk      (0x1UL << HRTIM\_ADC1R\_AD1TFPER\_Pos)      }}
\DoxyCodeLine{9519 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TFPER          HRTIM\_ADC1R\_AD1TFPER\_Msk                 }}
\DoxyCodeLine{9521 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TDC3\_Pos       (25U)}}
\DoxyCodeLine{9522 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TDC3\_Msk       (0x1UL << HRTIM\_ADC1R\_AD1TDC3\_Pos)       }}
\DoxyCodeLine{9523 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TDC3           HRTIM\_ADC1R\_AD1TDC3\_Msk                  }}
\DoxyCodeLine{9524 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TDC4\_Pos       (26U)}}
\DoxyCodeLine{9525 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TDC4\_Msk       (0x1UL << HRTIM\_ADC1R\_AD1TDC4\_Pos)       }}
\DoxyCodeLine{9526 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TDC4           HRTIM\_ADC1R\_AD1TDC4\_Msk                  }}
\DoxyCodeLine{9527 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TDPER\_Pos      (27U)}}
\DoxyCodeLine{9528 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TDPER\_Msk      (0x1UL << HRTIM\_ADC1R\_AD1TDPER\_Pos)      }}
\DoxyCodeLine{9529 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TDPER          HRTIM\_ADC1R\_AD1TDPER\_Msk                 }}
\DoxyCodeLine{9531 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TFRST\_Pos      (28U)}}
\DoxyCodeLine{9532 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TFRST\_Msk      (0x1UL << HRTIM\_ADC1R\_AD1TFRST\_Pos)      }}
\DoxyCodeLine{9533 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TFRST          HRTIM\_ADC1R\_AD1TFRST\_Msk                 }}
\DoxyCodeLine{9535 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TEC3\_Pos       (29U)}}
\DoxyCodeLine{9536 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TEC3\_Msk       (0x1UL << HRTIM\_ADC1R\_AD1TEC3\_Pos)       }}
\DoxyCodeLine{9537 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TEC3           HRTIM\_ADC1R\_AD1TEC3\_Msk                  }}
\DoxyCodeLine{9538 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TEC4\_Pos       (30U)}}
\DoxyCodeLine{9539 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TEC4\_Msk       (0x1UL << HRTIM\_ADC1R\_AD1TEC4\_Pos)       }}
\DoxyCodeLine{9540 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TEC4           HRTIM\_ADC1R\_AD1TEC4\_Msk                  }}
\DoxyCodeLine{9541 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TEPER\_Pos      (31U)}}
\DoxyCodeLine{9542 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TEPER\_Msk      (0x1UL << HRTIM\_ADC1R\_AD1TEPER\_Pos)      }}
\DoxyCodeLine{9543 \textcolor{preprocessor}{\#define HRTIM\_ADC1R\_AD1TEPER          HRTIM\_ADC1R\_AD1TEPER\_Msk                 }}
\DoxyCodeLine{9545 \textcolor{comment}{/*******************  Bit definition for HRTIM\_ADC2R register  ****************/}}
\DoxyCodeLine{9546 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2MC1\_Pos        (0U)}}
\DoxyCodeLine{9547 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2MC1\_Msk        (0x1UL << HRTIM\_ADC2R\_AD2MC1\_Pos)        }}
\DoxyCodeLine{9548 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2MC1            HRTIM\_ADC2R\_AD2MC1\_Msk                   }}
\DoxyCodeLine{9549 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2MC2\_Pos        (1U)}}
\DoxyCodeLine{9550 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2MC2\_Msk        (0x1UL << HRTIM\_ADC2R\_AD2MC2\_Pos)        }}
\DoxyCodeLine{9551 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2MC2            HRTIM\_ADC2R\_AD2MC2\_Msk                   }}
\DoxyCodeLine{9552 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2MC3\_Pos        (2U)}}
\DoxyCodeLine{9553 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2MC3\_Msk        (0x1UL << HRTIM\_ADC2R\_AD2MC3\_Pos)        }}
\DoxyCodeLine{9554 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2MC3            HRTIM\_ADC2R\_AD2MC3\_Msk                   }}
\DoxyCodeLine{9555 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2MC4\_Pos        (3U)}}
\DoxyCodeLine{9556 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2MC4\_Msk        (0x1UL << HRTIM\_ADC2R\_AD2MC4\_Pos)        }}
\DoxyCodeLine{9557 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2MC4            HRTIM\_ADC2R\_AD2MC4\_Msk                   }}
\DoxyCodeLine{9558 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2MPER\_Pos       (4U)}}
\DoxyCodeLine{9559 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2MPER\_Msk       (0x1UL << HRTIM\_ADC2R\_AD2MPER\_Pos)       }}
\DoxyCodeLine{9560 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2MPER           HRTIM\_ADC2R\_AD2MPER\_Msk                  }}
\DoxyCodeLine{9561 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2EEV6\_Pos       (5U)}}
\DoxyCodeLine{9562 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2EEV6\_Msk       (0x1UL << HRTIM\_ADC2R\_AD2EEV6\_Pos)       }}
\DoxyCodeLine{9563 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2EEV6           HRTIM\_ADC2R\_AD2EEV6\_Msk                  }}
\DoxyCodeLine{9564 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2EEV7\_Pos       (6U)}}
\DoxyCodeLine{9565 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2EEV7\_Msk       (0x1UL << HRTIM\_ADC2R\_AD2EEV7\_Pos)       }}
\DoxyCodeLine{9566 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2EEV7           HRTIM\_ADC2R\_AD2EEV7\_Msk                  }}
\DoxyCodeLine{9567 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2EEV8\_Pos       (7U)}}
\DoxyCodeLine{9568 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2EEV8\_Msk       (0x1UL << HRTIM\_ADC2R\_AD2EEV8\_Pos)       }}
\DoxyCodeLine{9569 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2EEV8           HRTIM\_ADC2R\_AD2EEV8\_Msk                  }}
\DoxyCodeLine{9570 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2EEV9\_Pos       (8U)}}
\DoxyCodeLine{9571 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2EEV9\_Msk       (0x1UL << HRTIM\_ADC2R\_AD2EEV9\_Pos)       }}
\DoxyCodeLine{9572 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2EEV9           HRTIM\_ADC2R\_AD2EEV9\_Msk                  }}
\DoxyCodeLine{9573 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2EEV10\_Pos      (9U)}}
\DoxyCodeLine{9574 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2EEV10\_Msk      (0x1UL << HRTIM\_ADC2R\_AD2EEV10\_Pos)      }}
\DoxyCodeLine{9575 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2EEV10          HRTIM\_ADC2R\_AD2EEV10\_Msk                 }}
\DoxyCodeLine{9576 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TAC2\_Pos       (10U)}}
\DoxyCodeLine{9577 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TAC2\_Msk       (0x1UL << HRTIM\_ADC2R\_AD2TAC2\_Pos)       }}
\DoxyCodeLine{9578 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TAC2           HRTIM\_ADC2R\_AD2TAC2\_Msk                  }}
\DoxyCodeLine{9580 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TFC2\_Pos       (11U)}}
\DoxyCodeLine{9581 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TFC2\_Msk       (0x1UL << HRTIM\_ADC2R\_AD2TFC2\_Pos)       }}
\DoxyCodeLine{9582 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TFC2           HRTIM\_ADC2R\_AD2TFC2\_Msk                  }}
\DoxyCodeLine{9584 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TAC4\_Pos       (12U)}}
\DoxyCodeLine{9585 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TAC4\_Msk       (0x1UL << HRTIM\_ADC2R\_AD2TAC4\_Pos)       }}
\DoxyCodeLine{9586 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TAC4           HRTIM\_ADC2R\_AD2TAC4\_Msk                  }}
\DoxyCodeLine{9587 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TAPER\_Pos      (13U)}}
\DoxyCodeLine{9588 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TAPER\_Msk      (0x1UL << HRTIM\_ADC2R\_AD2TAPER\_Pos)      }}
\DoxyCodeLine{9589 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TAPER          HRTIM\_ADC2R\_AD2TAPER\_Msk                 }}
\DoxyCodeLine{9590 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TBC2\_Pos       (14U)}}
\DoxyCodeLine{9591 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TBC2\_Msk       (0x1UL << HRTIM\_ADC2R\_AD2TBC2\_Pos)       }}
\DoxyCodeLine{9592 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TBC2           HRTIM\_ADC2R\_AD2TBC2\_Msk                  }}
\DoxyCodeLine{9594 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TFC3\_Pos       (15U)}}
\DoxyCodeLine{9595 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TFC3\_Msk       (0x1UL << HRTIM\_ADC2R\_AD2TFC3\_Pos)       }}
\DoxyCodeLine{9596 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TFC3           HRTIM\_ADC2R\_AD2TFC3\_Msk                  }}
\DoxyCodeLine{9598 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TBC4\_Pos       (16U)}}
\DoxyCodeLine{9599 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TBC4\_Msk       (0x1UL << HRTIM\_ADC2R\_AD2TBC4\_Pos)       }}
\DoxyCodeLine{9600 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TBC4           HRTIM\_ADC2R\_AD2TBC4\_Msk                  }}
\DoxyCodeLine{9601 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TBPER\_Pos      (17U)}}
\DoxyCodeLine{9602 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TBPER\_Msk      (0x1UL << HRTIM\_ADC2R\_AD2TBPER\_Pos)      }}
\DoxyCodeLine{9603 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TBPER          HRTIM\_ADC2R\_AD2TBPER\_Msk                 }}
\DoxyCodeLine{9604 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TCC2\_Pos       (18U)}}
\DoxyCodeLine{9605 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TCC2\_Msk       (0x1UL << HRTIM\_ADC2R\_AD2TCC2\_Pos)       }}
\DoxyCodeLine{9606 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TCC2           HRTIM\_ADC2R\_AD2TCC2\_Msk                  }}
\DoxyCodeLine{9608 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TFC4\_Pos       (19U)}}
\DoxyCodeLine{9609 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TFC4\_Msk       (0x1UL << HRTIM\_ADC2R\_AD2TFC4\_Pos)       }}
\DoxyCodeLine{9610 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TFC4           HRTIM\_ADC2R\_AD2TFC4\_Msk                  }}
\DoxyCodeLine{9612 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TCC4\_Pos       (20U)}}
\DoxyCodeLine{9613 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TCC4\_Msk       (0x1UL << HRTIM\_ADC2R\_AD2TCC4\_Pos)       }}
\DoxyCodeLine{9614 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TCC4           HRTIM\_ADC2R\_AD2TCC4\_Msk                  }}
\DoxyCodeLine{9615 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TCPER\_Pos      (21U)}}
\DoxyCodeLine{9616 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TCPER\_Msk      (0x1UL << HRTIM\_ADC2R\_AD2TCPER\_Pos)      }}
\DoxyCodeLine{9617 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TCPER          HRTIM\_ADC2R\_AD2TCPER\_Msk                 }}
\DoxyCodeLine{9618 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TCRST\_Pos      (22U)}}
\DoxyCodeLine{9619 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TCRST\_Msk      (0x1UL << HRTIM\_ADC2R\_AD2TCRST\_Pos)      }}
\DoxyCodeLine{9620 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TCRST          HRTIM\_ADC2R\_AD2TCRST\_Msk                 }}
\DoxyCodeLine{9621 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TDC2\_Pos       (23U)}}
\DoxyCodeLine{9622 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TDC2\_Msk       (0x1UL << HRTIM\_ADC2R\_AD2TDC2\_Pos)       }}
\DoxyCodeLine{9623 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TDC2           HRTIM\_ADC2R\_AD2TDC2\_Msk                  }}
\DoxyCodeLine{9625 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TFPER\_Pos      (24U)}}
\DoxyCodeLine{9626 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TFPER\_Msk      (0x1UL << HRTIM\_ADC2R\_AD2TFPER\_Pos)      }}
\DoxyCodeLine{9627 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TFPER          HRTIM\_ADC2R\_AD2TFPER\_Msk                 }}
\DoxyCodeLine{9629 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TDC4\_Pos       (25U)}}
\DoxyCodeLine{9630 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TDC4\_Msk       (0x1UL << HRTIM\_ADC2R\_AD2TDC4\_Pos)       }}
\DoxyCodeLine{9631 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TDC4           HRTIM\_ADC2R\_AD2TDC4\_Msk                  }}
\DoxyCodeLine{9632 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TDPER\_Pos      (26U)}}
\DoxyCodeLine{9633 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TDPER\_Msk      (0x1UL << HRTIM\_ADC2R\_AD2TDPER\_Pos)      }}
\DoxyCodeLine{9634 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TDPER          HRTIM\_ADC2R\_AD2TDPER\_Msk                 }}
\DoxyCodeLine{9635 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TDRST\_Pos      (27U)}}
\DoxyCodeLine{9636 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TDRST\_Msk      (0x1UL << HRTIM\_ADC2R\_AD2TDRST\_Pos)      }}
\DoxyCodeLine{9637 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TDRST          HRTIM\_ADC2R\_AD2TDRST\_Msk                 }}
\DoxyCodeLine{9638 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TEC2\_Pos       (28U)}}
\DoxyCodeLine{9639 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TEC2\_Msk       (0x1UL << HRTIM\_ADC2R\_AD2TEC2\_Pos)       }}
\DoxyCodeLine{9640 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TEC2           HRTIM\_ADC2R\_AD2TEC2\_Msk                  }}
\DoxyCodeLine{9641 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TEC3\_Pos       (29U)}}
\DoxyCodeLine{9642 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TEC3\_Msk       (0x1UL << HRTIM\_ADC2R\_AD2TEC3\_Pos)       }}
\DoxyCodeLine{9643 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TEC3           HRTIM\_ADC2R\_AD2TEC3\_Msk                  }}
\DoxyCodeLine{9644 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TEC4\_Pos       (30U)}}
\DoxyCodeLine{9645 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TEC4\_Msk       (0x1UL << HRTIM\_ADC2R\_AD2TEC4\_Pos)       }}
\DoxyCodeLine{9646 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TEC4           HRTIM\_ADC2R\_AD2TEC4\_Msk                  }}
\DoxyCodeLine{9647 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TERST\_Pos      (31U)}}
\DoxyCodeLine{9648 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TERST\_Msk      (0x1UL << HRTIM\_ADC2R\_AD2TERST\_Pos)      }}
\DoxyCodeLine{9649 \textcolor{preprocessor}{\#define HRTIM\_ADC2R\_AD2TERST          HRTIM\_ADC2R\_AD2TERST\_Msk                 }}
\DoxyCodeLine{9651 \textcolor{comment}{/*******************  Bit definition for HRTIM\_ADC3R register  ****************/}}
\DoxyCodeLine{9652 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3MC1\_Pos        (0U)}}
\DoxyCodeLine{9653 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3MC1\_Msk        (0x1UL << HRTIM\_ADC3R\_AD3MC1\_Pos)        }}
\DoxyCodeLine{9654 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3MC1            HRTIM\_ADC3R\_AD3MC1\_Msk                   }}
\DoxyCodeLine{9655 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3MC2\_Pos        (1U)}}
\DoxyCodeLine{9656 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3MC2\_Msk        (0x1UL << HRTIM\_ADC3R\_AD3MC2\_Pos)        }}
\DoxyCodeLine{9657 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3MC2            HRTIM\_ADC3R\_AD3MC2\_Msk                   }}
\DoxyCodeLine{9658 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3MC3\_Pos        (2U)}}
\DoxyCodeLine{9659 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3MC3\_Msk        (0x1UL << HRTIM\_ADC3R\_AD3MC3\_Pos)        }}
\DoxyCodeLine{9660 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3MC3            HRTIM\_ADC3R\_AD3MC3\_Msk                   }}
\DoxyCodeLine{9661 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3MC4\_Pos        (3U)}}
\DoxyCodeLine{9662 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3MC4\_Msk        (0x1UL << HRTIM\_ADC3R\_AD3MC4\_Pos)        }}
\DoxyCodeLine{9663 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3MC4            HRTIM\_ADC3R\_AD3MC4\_Msk                   }}
\DoxyCodeLine{9664 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3MPER\_Pos       (4U)}}
\DoxyCodeLine{9665 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3MPER\_Msk       (0x1UL << HRTIM\_ADC3R\_AD3MPER\_Pos)       }}
\DoxyCodeLine{9666 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3MPER           HRTIM\_ADC3R\_AD3MPER\_Msk                  }}
\DoxyCodeLine{9667 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3EEV1\_Pos       (5U)}}
\DoxyCodeLine{9668 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3EEV1\_Msk       (0x1UL << HRTIM\_ADC3R\_AD3EEV1\_Pos)       }}
\DoxyCodeLine{9669 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3EEV1           HRTIM\_ADC3R\_AD3EEV1\_Msk                  }}
\DoxyCodeLine{9670 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3EEV2\_Pos       (6U)}}
\DoxyCodeLine{9671 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3EEV2\_Msk       (0x1UL << HRTIM\_ADC3R\_AD3EEV2\_Pos)       }}
\DoxyCodeLine{9672 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3EEV2           HRTIM\_ADC3R\_AD3EEV2\_Msk                  }}
\DoxyCodeLine{9673 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3EEV3\_Pos       (7U)}}
\DoxyCodeLine{9674 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3EEV3\_Msk       (0x1UL << HRTIM\_ADC3R\_AD3EEV3\_Pos)       }}
\DoxyCodeLine{9675 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3EEV3           HRTIM\_ADC3R\_AD3EEV3\_Msk                  }}
\DoxyCodeLine{9676 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3EEV4\_Pos       (8U)}}
\DoxyCodeLine{9677 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3EEV4\_Msk       (0x1UL << HRTIM\_ADC3R\_AD3EEV4\_Pos)       }}
\DoxyCodeLine{9678 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3EEV4           HRTIM\_ADC3R\_AD3EEV4\_Msk                  }}
\DoxyCodeLine{9679 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3EEV5\_Pos       (9U)}}
\DoxyCodeLine{9680 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3EEV5\_Msk       (0x1UL << HRTIM\_ADC3R\_AD3EEV5\_Pos)       }}
\DoxyCodeLine{9681 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3EEV5           HRTIM\_ADC3R\_AD3EEV5\_Msk                  }}
\DoxyCodeLine{9683 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TFC2\_Pos       (10U)}}
\DoxyCodeLine{9684 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TFC2\_Msk       (0x1UL << HRTIM\_ADC3R\_AD3TFC2\_Pos)       }}
\DoxyCodeLine{9685 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TFC2           HRTIM\_ADC3R\_AD3TFC2\_Msk                  }}
\DoxyCodeLine{9687 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TAC3\_Pos       (11U)}}
\DoxyCodeLine{9688 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TAC3\_Msk       (0x1UL << HRTIM\_ADC3R\_AD3TAC3\_Pos)       }}
\DoxyCodeLine{9689 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TAC3           HRTIM\_ADC3R\_AD3TAC3\_Msk                  }}
\DoxyCodeLine{9690 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TAC4\_Pos       (12U)}}
\DoxyCodeLine{9691 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TAC4\_Msk       (0x1UL << HRTIM\_ADC3R\_AD3TAC4\_Pos)       }}
\DoxyCodeLine{9692 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TAC4           HRTIM\_ADC3R\_AD3TAC4\_Msk                  }}
\DoxyCodeLine{9693 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TAPER\_Pos      (13U)}}
\DoxyCodeLine{9694 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TAPER\_Msk      (0x1UL << HRTIM\_ADC3R\_AD3TAPER\_Pos)      }}
\DoxyCodeLine{9695 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TAPER          HRTIM\_ADC3R\_AD3TAPER\_Msk                 }}
\DoxyCodeLine{9696 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TARST\_Pos      (14U)}}
\DoxyCodeLine{9697 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TARST\_Msk      (0x1UL << HRTIM\_ADC3R\_AD3TARST\_Pos)      }}
\DoxyCodeLine{9698 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TARST          HRTIM\_ADC3R\_AD3TARST\_Msk                 }}
\DoxyCodeLine{9700 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TFC3\_Pos       (15U)}}
\DoxyCodeLine{9701 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TFC3\_Msk       (0x1UL << HRTIM\_ADC3R\_AD3TFC3\_Pos)       }}
\DoxyCodeLine{9702 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TFC3           HRTIM\_ADC3R\_AD3TFC3\_Msk                  }}
\DoxyCodeLine{9704 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TBC3\_Pos       (16U)}}
\DoxyCodeLine{9705 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TBC3\_Msk       (0x1UL << HRTIM\_ADC3R\_AD3TBC3\_Pos)       }}
\DoxyCodeLine{9706 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TBC3           HRTIM\_ADC3R\_AD3TBC3\_Msk                  }}
\DoxyCodeLine{9707 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TBC4\_Pos       (17U)}}
\DoxyCodeLine{9708 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TBC4\_Msk       (0x1UL << HRTIM\_ADC3R\_AD3TBC4\_Pos)       }}
\DoxyCodeLine{9709 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TBC4           HRTIM\_ADC3R\_AD3TBC4\_Msk                  }}
\DoxyCodeLine{9710 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TBPER\_Pos      (18U)}}
\DoxyCodeLine{9711 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TBPER\_Msk      (0x1UL << HRTIM\_ADC3R\_AD3TBPER\_Pos)      }}
\DoxyCodeLine{9712 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TBPER          HRTIM\_ADC3R\_AD3TBPER\_Msk                 }}
\DoxyCodeLine{9713 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TBRST\_Pos      (19U)}}
\DoxyCodeLine{9714 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TBRST\_Msk      (0x1UL << HRTIM\_ADC3R\_AD3TBRST\_Pos)      }}
\DoxyCodeLine{9715 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TBRST          HRTIM\_ADC3R\_AD3TBRST\_Msk                 }}
\DoxyCodeLine{9717 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TFC4\_Pos       (20U)}}
\DoxyCodeLine{9718 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TFC4\_Msk       (0x1UL << HRTIM\_ADC3R\_AD3TFC4\_Pos)       }}
\DoxyCodeLine{9719 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TFC4           HRTIM\_ADC3R\_AD3TFC4\_Msk                  }}
\DoxyCodeLine{9721 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TCC3\_Pos       (21U)}}
\DoxyCodeLine{9722 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TCC3\_Msk       (0x1UL << HRTIM\_ADC3R\_AD3TCC3\_Pos)       }}
\DoxyCodeLine{9723 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TCC3           HRTIM\_ADC3R\_AD3TCC3\_Msk                  }}
\DoxyCodeLine{9724 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TCC4\_Pos       (22U)}}
\DoxyCodeLine{9725 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TCC4\_Msk       (0x1UL << HRTIM\_ADC3R\_AD3TCC4\_Pos)       }}
\DoxyCodeLine{9726 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TCC4           HRTIM\_ADC3R\_AD3TCC4\_Msk                  }}
\DoxyCodeLine{9727 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TCPER\_Pos      (23U)}}
\DoxyCodeLine{9728 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TCPER\_Msk      (0x1UL << HRTIM\_ADC3R\_AD3TCPER\_Pos)      }}
\DoxyCodeLine{9729 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TCPER          HRTIM\_ADC3R\_AD3TCPER\_Msk                 }}
\DoxyCodeLine{9731 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TFPER\_Pos      (24U)}}
\DoxyCodeLine{9732 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TFPER\_Msk      (0x1UL << HRTIM\_ADC3R\_AD3TFPER\_Pos)      }}
\DoxyCodeLine{9733 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TFPER          HRTIM\_ADC3R\_AD3TFPER\_Msk                 }}
\DoxyCodeLine{9735 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TDC3\_Pos       (25U)}}
\DoxyCodeLine{9736 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TDC3\_Msk       (0x1UL << HRTIM\_ADC3R\_AD3TDC3\_Pos)       }}
\DoxyCodeLine{9737 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TDC3           HRTIM\_ADC3R\_AD3TDC3\_Msk                  }}
\DoxyCodeLine{9738 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TDC4\_Pos       (26U)}}
\DoxyCodeLine{9739 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TDC4\_Msk       (0x1UL << HRTIM\_ADC3R\_AD3TDC4\_Pos)       }}
\DoxyCodeLine{9740 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TDC4           HRTIM\_ADC3R\_AD3TDC4\_Msk                  }}
\DoxyCodeLine{9741 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TDPER\_Pos      (27U)}}
\DoxyCodeLine{9742 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TDPER\_Msk      (0x1UL << HRTIM\_ADC3R\_AD3TDPER\_Pos)      }}
\DoxyCodeLine{9743 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TDPER          HRTIM\_ADC3R\_AD3TDPER\_Msk                 }}
\DoxyCodeLine{9745 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TFRST\_Pos      (28U)}}
\DoxyCodeLine{9746 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TFRST\_Msk      (0x1UL << HRTIM\_ADC3R\_AD3TFRST\_Pos)      }}
\DoxyCodeLine{9747 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TFRST          HRTIM\_ADC3R\_AD3TFRST\_Msk                 }}
\DoxyCodeLine{9749 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TEC3\_Pos       (29U)}}
\DoxyCodeLine{9750 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TEC3\_Msk       (0x1UL << HRTIM\_ADC3R\_AD3TEC3\_Pos)       }}
\DoxyCodeLine{9751 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TEC3           HRTIM\_ADC3R\_AD3TEC3\_Msk                  }}
\DoxyCodeLine{9752 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TEC4\_Pos       (30U)}}
\DoxyCodeLine{9753 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TEC4\_Msk       (0x1UL << HRTIM\_ADC3R\_AD3TEC4\_Pos)       }}
\DoxyCodeLine{9754 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TEC4           HRTIM\_ADC3R\_AD3TEC4\_Msk                  }}
\DoxyCodeLine{9755 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TEPER\_Pos      (31U)}}
\DoxyCodeLine{9756 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TEPER\_Msk      (0x1UL << HRTIM\_ADC3R\_AD3TEPER\_Pos)      }}
\DoxyCodeLine{9757 \textcolor{preprocessor}{\#define HRTIM\_ADC3R\_AD3TEPER          HRTIM\_ADC3R\_AD3TEPER\_Msk                 }}
\DoxyCodeLine{9759 \textcolor{comment}{/*******************  Bit definition for HRTIM\_ADC4R register  ****************/}}
\DoxyCodeLine{9760 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4MC1\_Pos        (0U)}}
\DoxyCodeLine{9761 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4MC1\_Msk        (0x1UL << HRTIM\_ADC4R\_AD4MC1\_Pos)        }}
\DoxyCodeLine{9762 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4MC1            HRTIM\_ADC4R\_AD4MC1\_Msk                   }}
\DoxyCodeLine{9763 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4MC2\_Pos        (1U)}}
\DoxyCodeLine{9764 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4MC2\_Msk        (0x1UL << HRTIM\_ADC4R\_AD4MC2\_Pos)        }}
\DoxyCodeLine{9765 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4MC2            HRTIM\_ADC4R\_AD4MC2\_Msk                   }}
\DoxyCodeLine{9766 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4MC3\_Pos        (2U)}}
\DoxyCodeLine{9767 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4MC3\_Msk        (0x1UL << HRTIM\_ADC4R\_AD4MC3\_Pos)        }}
\DoxyCodeLine{9768 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4MC3            HRTIM\_ADC4R\_AD4MC3\_Msk                   }}
\DoxyCodeLine{9769 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4MC4\_Pos        (3U)}}
\DoxyCodeLine{9770 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4MC4\_Msk        (0x1UL << HRTIM\_ADC4R\_AD4MC4\_Pos)        }}
\DoxyCodeLine{9771 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4MC4            HRTIM\_ADC4R\_AD4MC4\_Msk                   }}
\DoxyCodeLine{9772 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4MPER\_Pos       (4U)}}
\DoxyCodeLine{9773 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4MPER\_Msk       (0x1UL << HRTIM\_ADC4R\_AD4MPER\_Pos)       }}
\DoxyCodeLine{9774 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4MPER           HRTIM\_ADC4R\_AD4MPER\_Msk                  }}
\DoxyCodeLine{9775 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4EEV6\_Pos       (5U)}}
\DoxyCodeLine{9776 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4EEV6\_Msk       (0x1UL << HRTIM\_ADC4R\_AD4EEV6\_Pos)       }}
\DoxyCodeLine{9777 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4EEV6           HRTIM\_ADC4R\_AD4EEV6\_Msk                  }}
\DoxyCodeLine{9778 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4EEV7\_Pos       (6U)}}
\DoxyCodeLine{9779 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4EEV7\_Msk       (0x1UL << HRTIM\_ADC4R\_AD4EEV7\_Pos)       }}
\DoxyCodeLine{9780 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4EEV7           HRTIM\_ADC4R\_AD4EEV7\_Msk                  }}
\DoxyCodeLine{9781 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4EEV8\_Pos       (7U)}}
\DoxyCodeLine{9782 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4EEV8\_Msk       (0x1UL << HRTIM\_ADC4R\_AD4EEV8\_Pos)       }}
\DoxyCodeLine{9783 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4EEV8           HRTIM\_ADC4R\_AD4EEV8\_Msk                  }}
\DoxyCodeLine{9784 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4EEV9\_Pos       (8U)}}
\DoxyCodeLine{9785 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4EEV9\_Msk       (0x1UL << HRTIM\_ADC4R\_AD4EEV9\_Pos)       }}
\DoxyCodeLine{9786 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4EEV9           HRTIM\_ADC4R\_AD4EEV9\_Msk                  }}
\DoxyCodeLine{9787 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4EEV10\_Pos      (9U)}}
\DoxyCodeLine{9788 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4EEV10\_Msk      (0x1UL << HRTIM\_ADC4R\_AD4EEV10\_Pos)      }}
\DoxyCodeLine{9789 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4EEV10          HRTIM\_ADC4R\_AD4EEV10\_Msk                 }}
\DoxyCodeLine{9790 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TAC2\_Pos       (10U)}}
\DoxyCodeLine{9791 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TAC2\_Msk       (0x1UL << HRTIM\_ADC4R\_AD4TAC2\_Pos)       }}
\DoxyCodeLine{9792 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TAC2           HRTIM\_ADC4R\_AD4TAC2\_Msk                  }}
\DoxyCodeLine{9794 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TFC2\_Pos       (11U)}}
\DoxyCodeLine{9795 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TFC2\_Msk       (0x1UL << HRTIM\_ADC4R\_AD4TFC2\_Pos)       }}
\DoxyCodeLine{9796 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TFC2           HRTIM\_ADC4R\_AD4TFC2\_Msk                  }}
\DoxyCodeLine{9798 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TAC4\_Pos       (12U)}}
\DoxyCodeLine{9799 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TAC4\_Msk       (0x1UL << HRTIM\_ADC4R\_AD4TAC4\_Pos)       }}
\DoxyCodeLine{9800 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TAC4           HRTIM\_ADC4R\_AD4TAC4\_Msk                  }}
\DoxyCodeLine{9801 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TAPER\_Pos      (13U)}}
\DoxyCodeLine{9802 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TAPER\_Msk      (0x1UL << HRTIM\_ADC4R\_AD4TAPER\_Pos)      }}
\DoxyCodeLine{9803 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TAPER          HRTIM\_ADC4R\_AD4TAPER\_Msk                 }}
\DoxyCodeLine{9804 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TBC2\_Pos       (14U)}}
\DoxyCodeLine{9805 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TBC2\_Msk       (0x1UL << HRTIM\_ADC4R\_AD4TBC2\_Pos)       }}
\DoxyCodeLine{9806 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TBC2           HRTIM\_ADC4R\_AD4TBC2\_Msk                  }}
\DoxyCodeLine{9808 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TFC3\_Pos       (15U)}}
\DoxyCodeLine{9809 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TFC3\_Msk       (0x1UL << HRTIM\_ADC4R\_AD4TFC3\_Pos)       }}
\DoxyCodeLine{9810 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TFC3           HRTIM\_ADC4R\_AD4TFC3\_Msk                  }}
\DoxyCodeLine{9812 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TBC4\_Pos       (16U)}}
\DoxyCodeLine{9813 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TBC4\_Msk       (0x1UL << HRTIM\_ADC4R\_AD4TBC4\_Pos)       }}
\DoxyCodeLine{9814 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TBC4           HRTIM\_ADC4R\_AD4TBC4\_Msk                  }}
\DoxyCodeLine{9815 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TBPER\_Pos      (17U)}}
\DoxyCodeLine{9816 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TBPER\_Msk      (0x1UL << HRTIM\_ADC4R\_AD4TBPER\_Pos)      }}
\DoxyCodeLine{9817 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TBPER          HRTIM\_ADC4R\_AD4TBPER\_Msk                 }}
\DoxyCodeLine{9818 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TCC2\_Pos       (18U)}}
\DoxyCodeLine{9819 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TCC2\_Msk       (0x1UL << HRTIM\_ADC4R\_AD4TCC2\_Pos)       }}
\DoxyCodeLine{9820 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TCC2           HRTIM\_ADC4R\_AD4TCC2\_Msk                  }}
\DoxyCodeLine{9822 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TFC4\_Pos       (19U)}}
\DoxyCodeLine{9823 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TFC4\_Msk       (0x1UL << HRTIM\_ADC4R\_AD4TFC4\_Pos)       }}
\DoxyCodeLine{9824 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TFC4           HRTIM\_ADC4R\_AD4TFC4\_Msk                  }}
\DoxyCodeLine{9826 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TCC4\_Pos       (20U)}}
\DoxyCodeLine{9827 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TCC4\_Msk       (0x1UL << HRTIM\_ADC4R\_AD4TCC4\_Pos)       }}
\DoxyCodeLine{9828 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TCC4           HRTIM\_ADC4R\_AD4TCC4\_Msk                  }}
\DoxyCodeLine{9829 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TCPER\_Pos      (21U)}}
\DoxyCodeLine{9830 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TCPER\_Msk      (0x1UL << HRTIM\_ADC4R\_AD4TCPER\_Pos)      }}
\DoxyCodeLine{9831 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TCPER          HRTIM\_ADC4R\_AD4TCPER\_Msk                 }}
\DoxyCodeLine{9832 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TCRST\_Pos      (22U)}}
\DoxyCodeLine{9833 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TCRST\_Msk      (0x1UL << HRTIM\_ADC4R\_AD4TCRST\_Pos)      }}
\DoxyCodeLine{9834 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TCRST          HRTIM\_ADC4R\_AD4TCRST\_Msk                 }}
\DoxyCodeLine{9835 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TDC2\_Pos       (23U)}}
\DoxyCodeLine{9836 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TDC2\_Msk       (0x1UL << HRTIM\_ADC4R\_AD4TDC2\_Pos)       }}
\DoxyCodeLine{9837 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TDC2           HRTIM\_ADC4R\_AD4TDC2\_Msk                  }}
\DoxyCodeLine{9839 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TFPER\_Pos      (24U)}}
\DoxyCodeLine{9840 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TFPER\_Msk      (0x1UL << HRTIM\_ADC4R\_AD4TFPER\_Pos)      }}
\DoxyCodeLine{9841 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TFPER          HRTIM\_ADC4R\_AD4TFPER\_Msk                 }}
\DoxyCodeLine{9843 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TDC4\_Pos       (25U)}}
\DoxyCodeLine{9844 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TDC4\_Msk       (0x1UL << HRTIM\_ADC4R\_AD4TDC4\_Pos)       }}
\DoxyCodeLine{9845 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TDC4           HRTIM\_ADC4R\_AD4TDC4\_Msk                  }}
\DoxyCodeLine{9846 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TDPER\_Pos      (26U)}}
\DoxyCodeLine{9847 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TDPER\_Msk      (0x1UL << HRTIM\_ADC4R\_AD4TDPER\_Pos)      }}
\DoxyCodeLine{9848 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TDPER          HRTIM\_ADC4R\_AD4TDPER\_Msk                 }}
\DoxyCodeLine{9849 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TDRST\_Pos      (27U)}}
\DoxyCodeLine{9850 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TDRST\_Msk      (0x1UL << HRTIM\_ADC4R\_AD4TDRST\_Pos)      }}
\DoxyCodeLine{9851 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TDRST          HRTIM\_ADC4R\_AD4TDRST\_Msk                 }}
\DoxyCodeLine{9852 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TEC2\_Pos       (28U)}}
\DoxyCodeLine{9853 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TEC2\_Msk       (0x1UL << HRTIM\_ADC4R\_AD4TEC2\_Pos)       }}
\DoxyCodeLine{9854 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TEC2           HRTIM\_ADC4R\_AD4TEC2\_Msk                  }}
\DoxyCodeLine{9855 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TEC3\_Pos       (29U)}}
\DoxyCodeLine{9856 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TEC3\_Msk       (0x1UL << HRTIM\_ADC4R\_AD4TEC3\_Pos)       }}
\DoxyCodeLine{9857 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TEC3           HRTIM\_ADC4R\_AD4TEC3\_Msk                  }}
\DoxyCodeLine{9858 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TEC4\_Pos       (30U)}}
\DoxyCodeLine{9859 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TEC4\_Msk       (0x1UL << HRTIM\_ADC4R\_AD4TEC4\_Pos)       }}
\DoxyCodeLine{9860 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TEC4           HRTIM\_ADC4R\_AD4TEC4\_Msk                  }}
\DoxyCodeLine{9861 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TERST\_Pos      (31U)}}
\DoxyCodeLine{9862 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TERST\_Msk      (0x1UL << HRTIM\_ADC4R\_AD4TERST\_Pos)      }}
\DoxyCodeLine{9863 \textcolor{preprocessor}{\#define HRTIM\_ADC4R\_AD4TERST          HRTIM\_ADC4R\_AD4TERST\_Msk                 }}
\DoxyCodeLine{9865 \textcolor{comment}{/*******************  Bit definition for HRTIM\_DLLCR register  ****************/}}
\DoxyCodeLine{9866 \textcolor{preprocessor}{\#define HRTIM\_DLLCR\_CAL\_Pos           (0U)}}
\DoxyCodeLine{9867 \textcolor{preprocessor}{\#define HRTIM\_DLLCR\_CAL\_Msk           (0x1UL << HRTIM\_DLLCR\_CAL\_Pos)           }}
\DoxyCodeLine{9868 \textcolor{preprocessor}{\#define HRTIM\_DLLCR\_CAL               HRTIM\_DLLCR\_CAL\_Msk                      }}
\DoxyCodeLine{9869 \textcolor{preprocessor}{\#define HRTIM\_DLLCR\_CALEN\_Pos         (1U)}}
\DoxyCodeLine{9870 \textcolor{preprocessor}{\#define HRTIM\_DLLCR\_CALEN\_Msk         (0x1UL << HRTIM\_DLLCR\_CALEN\_Pos)         }}
\DoxyCodeLine{9871 \textcolor{preprocessor}{\#define HRTIM\_DLLCR\_CALEN             HRTIM\_DLLCR\_CALEN\_Msk                    }}
\DoxyCodeLine{9872 \textcolor{preprocessor}{\#define HRTIM\_DLLCR\_CALRTE\_Pos        (2U)}}
\DoxyCodeLine{9873 \textcolor{preprocessor}{\#define HRTIM\_DLLCR\_CALRTE\_Msk        (0x3UL << HRTIM\_DLLCR\_CALRTE\_Pos)        }}
\DoxyCodeLine{9874 \textcolor{preprocessor}{\#define HRTIM\_DLLCR\_CALRTE            HRTIM\_DLLCR\_CALRTE\_Msk                   }}
\DoxyCodeLine{9875 \textcolor{preprocessor}{\#define HRTIM\_DLLCR\_CALRTE\_0          (0x1UL << HRTIM\_DLLCR\_CALRTE\_Pos)        }}
\DoxyCodeLine{9876 \textcolor{preprocessor}{\#define HRTIM\_DLLCR\_CALRTE\_1          (0x2UL << HRTIM\_DLLCR\_CALRTE\_Pos)        }}
\DoxyCodeLine{9878 \textcolor{comment}{/*******************  Bit definition for HRTIM\_FLTINR1 register  ***************/}}
\DoxyCodeLine{9879 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT1E\_Pos       (0U)}}
\DoxyCodeLine{9880 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT1E\_Msk       (0x1UL << HRTIM\_FLTINR1\_FLT1E\_Pos)       }}
\DoxyCodeLine{9881 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT1E           HRTIM\_FLTINR1\_FLT1E\_Msk                  }}
\DoxyCodeLine{9882 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT1P\_Pos       (1U)}}
\DoxyCodeLine{9883 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT1P\_Msk       (0x1UL << HRTIM\_FLTINR1\_FLT1P\_Pos)       }}
\DoxyCodeLine{9884 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT1P           HRTIM\_FLTINR1\_FLT1P\_Msk                  }}
\DoxyCodeLine{9885 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT1SRC\_0\_Pos   (2U)}}
\DoxyCodeLine{9886 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT1SRC\_0\_Msk   (0x1UL << HRTIM\_FLTINR1\_FLT1SRC\_0\_Pos)   }}
\DoxyCodeLine{9887 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT1SRC\_0       HRTIM\_FLTINR1\_FLT1SRC\_0\_Msk              }}
\DoxyCodeLine{9888 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT1F\_Pos       (3U)}}
\DoxyCodeLine{9889 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT1F\_Msk       (0xFUL << HRTIM\_FLTINR1\_FLT1F\_Pos)       }}
\DoxyCodeLine{9890 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT1F           HRTIM\_FLTINR1\_FLT1F\_Msk                  }}
\DoxyCodeLine{9891 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT1F\_0         (0x1UL << HRTIM\_FLTINR1\_FLT1F\_Pos)       }}
\DoxyCodeLine{9892 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT1F\_1         (0x2UL << HRTIM\_FLTINR1\_FLT1F\_Pos)       }}
\DoxyCodeLine{9893 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT1F\_2         (0x4UL << HRTIM\_FLTINR1\_FLT1F\_Pos)       }}
\DoxyCodeLine{9894 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT1F\_3         (0x8UL << HRTIM\_FLTINR1\_FLT1F\_Pos)       }}
\DoxyCodeLine{9895 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT1LCK\_Pos     (7U)}}
\DoxyCodeLine{9896 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT1LCK\_Msk     (0x1UL << HRTIM\_FLTINR1\_FLT1LCK\_Pos)     }}
\DoxyCodeLine{9897 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT1LCK         HRTIM\_FLTINR1\_FLT1LCK\_Msk                }}
\DoxyCodeLine{9898 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT2E\_Pos       (8U)}}
\DoxyCodeLine{9899 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT2E\_Msk       (0x1UL << HRTIM\_FLTINR1\_FLT2E\_Pos)       }}
\DoxyCodeLine{9900 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT2E           HRTIM\_FLTINR1\_FLT2E\_Msk                  }}
\DoxyCodeLine{9901 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT2P\_Pos       (9U)}}
\DoxyCodeLine{9902 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT2P\_Msk       (0x1UL << HRTIM\_FLTINR1\_FLT2P\_Pos)       }}
\DoxyCodeLine{9903 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT2P           HRTIM\_FLTINR1\_FLT2P\_Msk                  }}
\DoxyCodeLine{9904 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT2SRC\_0\_Pos   (10U)}}
\DoxyCodeLine{9905 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT2SRC\_0\_Msk   (0x1UL << HRTIM\_FLTINR1\_FLT2SRC\_0\_Pos)    }}
\DoxyCodeLine{9906 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT2SRC\_0       HRTIM\_FLTINR1\_FLT2SRC\_0\_Msk               }}
\DoxyCodeLine{9907 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT2F\_Pos       (11U)}}
\DoxyCodeLine{9908 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT2F\_Msk       (0xFUL << HRTIM\_FLTINR1\_FLT2F\_Pos)       }}
\DoxyCodeLine{9909 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT2F           HRTIM\_FLTINR1\_FLT2F\_Msk                  }}
\DoxyCodeLine{9910 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT2F\_0         (0x1UL << HRTIM\_FLTINR1\_FLT2F\_Pos)       }}
\DoxyCodeLine{9911 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT2F\_1         (0x2UL << HRTIM\_FLTINR1\_FLT2F\_Pos)       }}
\DoxyCodeLine{9912 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT2F\_2         (0x4UL << HRTIM\_FLTINR1\_FLT2F\_Pos)       }}
\DoxyCodeLine{9913 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT2F\_3         (0x8UL << HRTIM\_FLTINR1\_FLT2F\_Pos)       }}
\DoxyCodeLine{9914 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT2LCK\_Pos     (15U)}}
\DoxyCodeLine{9915 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT2LCK\_Msk     (0x1UL << HRTIM\_FLTINR1\_FLT2LCK\_Pos)     }}
\DoxyCodeLine{9916 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT2LCK         HRTIM\_FLTINR1\_FLT2LCK\_Msk                }}
\DoxyCodeLine{9917 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT3E\_Pos       (16U)}}
\DoxyCodeLine{9918 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT3E\_Msk       (0x1UL << HRTIM\_FLTINR1\_FLT3E\_Pos)       }}
\DoxyCodeLine{9919 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT3E           HRTIM\_FLTINR1\_FLT3E\_Msk                  }}
\DoxyCodeLine{9920 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT3P\_Pos       (17U)}}
\DoxyCodeLine{9921 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT3P\_Msk       (0x1UL << HRTIM\_FLTINR1\_FLT3P\_Pos)       }}
\DoxyCodeLine{9922 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT3P           HRTIM\_FLTINR1\_FLT3P\_Msk                  }}
\DoxyCodeLine{9923 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT3SRC\_0\_Pos   (18U)}}
\DoxyCodeLine{9924 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT3SRC\_0\_Msk   (0x1UL << HRTIM\_FLTINR1\_FLT3SRC\_0\_Pos)   }}
\DoxyCodeLine{9925 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT3SRC\_0       HRTIM\_FLTINR1\_FLT3SRC\_0\_Msk              }}
\DoxyCodeLine{9926 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT3F\_Pos       (19U)}}
\DoxyCodeLine{9927 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT3F\_Msk       (0xFUL << HRTIM\_FLTINR1\_FLT3F\_Pos)       }}
\DoxyCodeLine{9928 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT3F           HRTIM\_FLTINR1\_FLT3F\_Msk                  }}
\DoxyCodeLine{9929 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT3F\_0         (0x1UL << HRTIM\_FLTINR1\_FLT3F\_Pos)       }}
\DoxyCodeLine{9930 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT3F\_1         (0x2UL << HRTIM\_FLTINR1\_FLT3F\_Pos)       }}
\DoxyCodeLine{9931 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT3F\_2         (0x4UL << HRTIM\_FLTINR1\_FLT3F\_Pos)       }}
\DoxyCodeLine{9932 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT3F\_3         (0x8UL << HRTIM\_FLTINR1\_FLT3F\_Pos)       }}
\DoxyCodeLine{9933 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT3LCK\_Pos     (23U)}}
\DoxyCodeLine{9934 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT3LCK\_Msk     (0x1UL << HRTIM\_FLTINR1\_FLT3LCK\_Pos)     }}
\DoxyCodeLine{9935 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT3LCK         HRTIM\_FLTINR1\_FLT3LCK\_Msk                }}
\DoxyCodeLine{9936 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT4E\_Pos       (24U)}}
\DoxyCodeLine{9937 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT4E\_Msk       (0x1UL << HRTIM\_FLTINR1\_FLT4E\_Pos)       }}
\DoxyCodeLine{9938 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT4E           HRTIM\_FLTINR1\_FLT4E\_Msk                  }}
\DoxyCodeLine{9939 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT4P\_Pos       (25U)}}
\DoxyCodeLine{9940 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT4P\_Msk       (0x1UL << HRTIM\_FLTINR1\_FLT4P\_Pos)       }}
\DoxyCodeLine{9941 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT4P           HRTIM\_FLTINR1\_FLT4P\_Msk                  }}
\DoxyCodeLine{9942 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT4SRC\_0\_Pos   (26U)}}
\DoxyCodeLine{9943 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT4SRC\_0\_Msk   (0x1UL << HRTIM\_FLTINR1\_FLT4SRC\_0\_Pos)    }}
\DoxyCodeLine{9944 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT4SRC\_0       HRTIM\_FLTINR1\_FLT4SRC\_0\_Msk               }}
\DoxyCodeLine{9945 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT4F\_Pos       (27U)}}
\DoxyCodeLine{9946 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT4F\_Msk       (0xFUL << HRTIM\_FLTINR1\_FLT4F\_Pos)       }}
\DoxyCodeLine{9947 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT4F           HRTIM\_FLTINR1\_FLT4F\_Msk                  }}
\DoxyCodeLine{9948 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT4F\_0         (0x1UL << HRTIM\_FLTINR1\_FLT4F\_Pos)       }}
\DoxyCodeLine{9949 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT4F\_1         (0x2UL << HRTIM\_FLTINR1\_FLT4F\_Pos)       }}
\DoxyCodeLine{9950 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT4F\_2         (0x4UL << HRTIM\_FLTINR1\_FLT4F\_Pos)       }}
\DoxyCodeLine{9951 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT4F\_3         (0x8UL << HRTIM\_FLTINR1\_FLT4F\_Pos)       }}
\DoxyCodeLine{9952 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT4LCK\_Pos     (31U)}}
\DoxyCodeLine{9953 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT4LCK\_Msk     (0x1UL << HRTIM\_FLTINR1\_FLT4LCK\_Pos)     }}
\DoxyCodeLine{9954 \textcolor{preprocessor}{\#define HRTIM\_FLTINR1\_FLT4LCK         HRTIM\_FLTINR1\_FLT4LCK\_Msk                }}
\DoxyCodeLine{9956 \textcolor{comment}{/*******************  Bit definition for HRTIM\_FLTINR2 register  ***************/}}
\DoxyCodeLine{9957 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5E\_Pos       (0U)}}
\DoxyCodeLine{9958 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5E\_Msk       (0x1UL << HRTIM\_FLTINR2\_FLT5E\_Pos)       }}
\DoxyCodeLine{9959 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5E           HRTIM\_FLTINR2\_FLT5E\_Msk                  }}
\DoxyCodeLine{9960 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5P\_Pos       (1U)}}
\DoxyCodeLine{9961 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5P\_Msk       (0x1UL << HRTIM\_FLTINR2\_FLT5P\_Pos)       }}
\DoxyCodeLine{9962 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5P           HRTIM\_FLTINR2\_FLT5P\_Msk                  }}
\DoxyCodeLine{9963 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5SRC\_0\_Pos   (2U)}}
\DoxyCodeLine{9964 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5SRC\_0\_Msk   (0x1UL << HRTIM\_FLTINR2\_FLT5SRC\_0\_Pos)   }}
\DoxyCodeLine{9965 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5SRC\_0       HRTIM\_FLTINR2\_FLT5SRC\_0\_Msk              }}
\DoxyCodeLine{9966 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5F\_Pos       (3U)}}
\DoxyCodeLine{9967 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5F\_Msk       (0xFUL << HRTIM\_FLTINR2\_FLT5F\_Pos)       }}
\DoxyCodeLine{9968 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5F           HRTIM\_FLTINR2\_FLT5F\_Msk                  }}
\DoxyCodeLine{9969 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5F\_0         (0x1UL << HRTIM\_FLTINR2\_FLT5F\_Pos)       }}
\DoxyCodeLine{9970 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5F\_1         (0x2UL << HRTIM\_FLTINR2\_FLT5F\_Pos)       }}
\DoxyCodeLine{9971 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5F\_2         (0x4UL << HRTIM\_FLTINR2\_FLT5F\_Pos)       }}
\DoxyCodeLine{9972 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5F\_3         (0x8UL << HRTIM\_FLTINR2\_FLT5F\_Pos)       }}
\DoxyCodeLine{9973 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5LCK\_Pos     (7U)}}
\DoxyCodeLine{9974 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5LCK\_Msk     (0x1UL << HRTIM\_FLTINR2\_FLT5LCK\_Pos)     }}
\DoxyCodeLine{9975 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5LCK         HRTIM\_FLTINR2\_FLT5LCK\_Msk                }}
\DoxyCodeLine{9976 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6E\_Pos       (8U)}}
\DoxyCodeLine{9977 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6E\_Msk       (0x1UL << HRTIM\_FLTINR2\_FLT6E\_Pos)       }}
\DoxyCodeLine{9978 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6E           HRTIM\_FLTINR2\_FLT6E\_Msk                  }}
\DoxyCodeLine{9979 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6P\_Pos       (9U)}}
\DoxyCodeLine{9980 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6P\_Msk       (0x1UL << HRTIM\_FLTINR2\_FLT6P\_Pos)       }}
\DoxyCodeLine{9981 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6P           HRTIM\_FLTINR2\_FLT6P\_Msk                  }}
\DoxyCodeLine{9982 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6SRC\_0\_Pos   (10U)}}
\DoxyCodeLine{9983 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6SRC\_0\_Msk   (0x1UL << HRTIM\_FLTINR2\_FLT6SRC\_0\_Pos)   }}
\DoxyCodeLine{9984 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6SRC\_0       HRTIM\_FLTINR2\_FLT6SRC\_0\_Msk              }}
\DoxyCodeLine{9985 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6F\_Pos       (11U)}}
\DoxyCodeLine{9986 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6F\_Msk       (0xFUL << HRTIM\_FLTINR2\_FLT6F\_Pos)       }}
\DoxyCodeLine{9987 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6F           HRTIM\_FLTINR2\_FLT6F\_Msk                  }}
\DoxyCodeLine{9988 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6F\_0         (0x1UL << HRTIM\_FLTINR2\_FLT6F\_Pos)       }}
\DoxyCodeLine{9989 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6F\_1         (0x2UL << HRTIM\_FLTINR2\_FLT6F\_Pos)       }}
\DoxyCodeLine{9990 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6F\_2         (0x4UL << HRTIM\_FLTINR2\_FLT6F\_Pos)       }}
\DoxyCodeLine{9991 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6F\_3         (0x8UL << HRTIM\_FLTINR2\_FLT6F\_Pos)       }}
\DoxyCodeLine{9992 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6LCK\_Pos     (15U)}}
\DoxyCodeLine{9993 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6LCK\_Msk     (0x1UL << HRTIM\_FLTINR2\_FLT6LCK\_Pos)     }}
\DoxyCodeLine{9994 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6LCK         HRTIM\_FLTINR2\_FLT6LCK\_Msk                }}
\DoxyCodeLine{9995 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT1SRC\_1\_Pos   (16U)}}
\DoxyCodeLine{9996 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT1SRC\_1\_Msk   (0x1UL << HRTIM\_FLTINR2\_FLT1SRC\_1\_Pos)   }}
\DoxyCodeLine{9997 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT1SRC\_1       HRTIM\_FLTINR2\_FLT1SRC\_1\_Msk              }}
\DoxyCodeLine{9998 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT2SRC\_1\_Pos   (17U)}}
\DoxyCodeLine{9999 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT2SRC\_1\_Msk   (0x1UL << HRTIM\_FLTINR2\_FLT2SRC\_1\_Pos)   }}
\DoxyCodeLine{10000 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT2SRC\_1       HRTIM\_FLTINR2\_FLT2SRC\_1\_Msk              }}
\DoxyCodeLine{10001 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT3SRC\_1\_Pos   (18U)}}
\DoxyCodeLine{10002 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT3SRC\_1\_Msk   (0x1UL << HRTIM\_FLTINR2\_FLT3SRC\_1\_Pos)   }}
\DoxyCodeLine{10003 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT3SRC\_1       HRTIM\_FLTINR2\_FLT3SRC\_1\_Msk              }}
\DoxyCodeLine{10004 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT4SRC\_1\_Pos   (19U)}}
\DoxyCodeLine{10005 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT4SRC\_1\_Msk   (0x1UL << HRTIM\_FLTINR2\_FLT4SRC\_1\_Pos)   }}
\DoxyCodeLine{10006 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT4SRC\_1       HRTIM\_FLTINR2\_FLT4SRC\_1\_Msk              }}
\DoxyCodeLine{10007 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5SRC\_1\_Pos   (20U)}}
\DoxyCodeLine{10008 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5SRC\_1\_Msk   (0x1UL << HRTIM\_FLTINR2\_FLT5SRC\_1\_Pos)   }}
\DoxyCodeLine{10009 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT5SRC\_1       HRTIM\_FLTINR2\_FLT5SRC\_1\_Msk              }}
\DoxyCodeLine{10010 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6SRC\_1\_Pos   (21U)}}
\DoxyCodeLine{10011 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6SRC\_1\_Msk   (0x1UL << HRTIM\_FLTINR2\_FLT6SRC\_1\_Pos)   }}
\DoxyCodeLine{10012 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLT6SRC\_1       HRTIM\_FLTINR2\_FLT6SRC\_1\_Msk              }}
\DoxyCodeLine{10013 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLTSD\_Pos       (24U)}}
\DoxyCodeLine{10014 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLTSD\_Msk       (0x3UL << HRTIM\_FLTINR2\_FLTSD\_Pos)       }}
\DoxyCodeLine{10015 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLTSD           HRTIM\_FLTINR2\_FLTSD\_Msk                  }}
\DoxyCodeLine{10016 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLTSD\_0         (0x1UL << HRTIM\_FLTINR2\_FLTSD\_Pos)       }}
\DoxyCodeLine{10017 \textcolor{preprocessor}{\#define HRTIM\_FLTINR2\_FLTSD\_1         (0x2UL << HRTIM\_FLTINR2\_FLTSD\_Pos)       }}
\DoxyCodeLine{10019 \textcolor{comment}{/*******************  Bit definition for HRTIM\_FLTINR3 register  ***************/}}
\DoxyCodeLine{10020 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT1BLKE\_Pos     (0U)}}
\DoxyCodeLine{10021 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT1BLKE\_Msk     (0x1UL << HRTIM\_FLTINR3\_FLT1BLKE\_Pos)   }}
\DoxyCodeLine{10022 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT1BLKE         HRTIM\_FLTINR3\_FLT1BLKE\_Msk              }}
\DoxyCodeLine{10023 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT1BLKS\_Pos     (1U)}}
\DoxyCodeLine{10024 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT1BLKS\_Msk     (0x1UL << HRTIM\_FLTINR3\_FLT1BLKS\_Pos)   }}
\DoxyCodeLine{10025 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT1BLKS         HRTIM\_FLTINR3\_FLT1BLKS\_Msk              }}
\DoxyCodeLine{10026 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT1CNT\_Pos      (2U)}}
\DoxyCodeLine{10027 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT1CNT\_Msk      (0xFUL << HRTIM\_FLTINR3\_FLT1CNT\_Pos)    }}
\DoxyCodeLine{10028 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT1CNT          HRTIM\_FLTINR3\_FLT1CNT\_Msk               }}
\DoxyCodeLine{10029 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT1CNT\_0        (0x1UL << HRTIM\_FLTINR3\_FLT1CNT\_Pos)    }}
\DoxyCodeLine{10030 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT1CNT\_1        (0x2UL << HRTIM\_FLTINR3\_FLT1CNT\_Pos)    }}
\DoxyCodeLine{10031 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT1CNT\_2        (0x4UL << HRTIM\_FLTINR3\_FLT1CNT\_Pos)    }}
\DoxyCodeLine{10032 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT1CNT\_3        (0x8UL << HRTIM\_FLTINR3\_FLT1CNT\_Pos)    }}
\DoxyCodeLine{10033 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT1CRES\_Pos     (6U)}}
\DoxyCodeLine{10034 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT1CRES\_Msk     (0x1UL << HRTIM\_FLTINR3\_FLT1CRES\_Pos)   }}
\DoxyCodeLine{10035 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT1CRES         HRTIM\_FLTINR3\_FLT1CRES\_Msk              }}
\DoxyCodeLine{10036 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT1RSTM\_Pos     (7U)}}
\DoxyCodeLine{10037 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT1RSTM\_Msk     (0x1UL << HRTIM\_FLTINR3\_FLT1RSTM\_Pos)   }}
\DoxyCodeLine{10038 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT1RSTM         HRTIM\_FLTINR3\_FLT1RSTM\_Msk              }}
\DoxyCodeLine{10039 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT2BLKE\_Pos     (8U)}}
\DoxyCodeLine{10040 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT2BLKE\_Msk     (0x1UL << HRTIM\_FLTINR3\_FLT2BLKE\_Pos)   }}
\DoxyCodeLine{10041 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT2BLKE         HRTIM\_FLTINR3\_FLT2BLKE\_Msk              }}
\DoxyCodeLine{10042 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT2BLKS\_Pos     (9U)}}
\DoxyCodeLine{10043 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT2BLKS\_Msk     (0x1UL << HRTIM\_FLTINR3\_FLT2BLKS\_Pos)   }}
\DoxyCodeLine{10044 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT2BLKS         HRTIM\_FLTINR3\_FLT2BLKS\_Msk              }}
\DoxyCodeLine{10045 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT2CNT\_Pos      (10U)}}
\DoxyCodeLine{10046 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT2CNT\_Msk      (0xFUL << HRTIM\_FLTINR3\_FLT2CNT\_Pos)    }}
\DoxyCodeLine{10047 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT2CNT          HRTIM\_FLTINR3\_FLT2CNT\_Msk               }}
\DoxyCodeLine{10048 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT2CNT\_0        (0x1UL << HRTIM\_FLTINR3\_FLT2CNT\_Pos)    }}
\DoxyCodeLine{10049 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT2CNT\_1        (0x2UL << HRTIM\_FLTINR3\_FLT2CNT\_Pos)    }}
\DoxyCodeLine{10050 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT2CNT\_2        (0x4UL << HRTIM\_FLTINR3\_FLT2CNT\_Pos)    }}
\DoxyCodeLine{10051 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT2CNT\_3        (0x8UL << HRTIM\_FLTINR3\_FLT2CNT\_Pos)    }}
\DoxyCodeLine{10052 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT2CRES\_Pos     (14U)}}
\DoxyCodeLine{10053 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT2CRES\_Msk     (0x1UL << HRTIM\_FLTINR3\_FLT2CRES\_Pos)   }}
\DoxyCodeLine{10054 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT2CRES         HRTIM\_FLTINR3\_FLT2CRES\_Msk              }}
\DoxyCodeLine{10055 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT2RSTM\_Pos     (15U)}}
\DoxyCodeLine{10056 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT2RSTM\_Msk     (0x1UL << HRTIM\_FLTINR3\_FLT2RSTM\_Pos)   }}
\DoxyCodeLine{10057 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT2RSTM         HRTIM\_FLTINR3\_FLT2RSTM\_Msk              }}
\DoxyCodeLine{10058 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT3BLKE\_Pos     (16U)}}
\DoxyCodeLine{10059 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT3BLKE\_Msk     (0x1UL << HRTIM\_FLTINR3\_FLT3BLKE\_Pos)   }}
\DoxyCodeLine{10060 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT3BLKE         HRTIM\_FLTINR3\_FLT3BLKE\_Msk              }}
\DoxyCodeLine{10061 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT3BLKS\_Pos     (17U)}}
\DoxyCodeLine{10062 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT3BLKS\_Msk     (0x1UL << HRTIM\_FLTINR3\_FLT3BLKS\_Pos)   }}
\DoxyCodeLine{10063 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT3BLKS         HRTIM\_FLTINR3\_FLT3BLKS\_Msk              }}
\DoxyCodeLine{10064 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT3CNT\_Pos      (18U)}}
\DoxyCodeLine{10065 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT3CNT\_Msk      (0xFUL << HRTIM\_FLTINR3\_FLT3CNT\_Pos)    }}
\DoxyCodeLine{10066 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT3CNT          HRTIM\_FLTINR3\_FLT3CNT\_Msk               }}
\DoxyCodeLine{10067 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT3CNT\_0        (0x1UL << HRTIM\_FLTINR3\_FLT3CNT\_Pos)    }}
\DoxyCodeLine{10068 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT3CNT\_1        (0x2UL << HRTIM\_FLTINR3\_FLT3CNT\_Pos)    }}
\DoxyCodeLine{10069 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT3CNT\_2        (0x4UL << HRTIM\_FLTINR3\_FLT3CNT\_Pos)    }}
\DoxyCodeLine{10070 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT3CNT\_3        (0x8UL << HRTIM\_FLTINR3\_FLT3CNT\_Pos)    }}
\DoxyCodeLine{10071 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT3CRES\_Pos     (22U)}}
\DoxyCodeLine{10072 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT3CRES\_Msk     (0x1UL << HRTIM\_FLTINR3\_FLT3CRES\_Pos)   }}
\DoxyCodeLine{10073 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT3CRES         HRTIM\_FLTINR3\_FLT3CRES\_Msk              }}
\DoxyCodeLine{10074 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT3RSTM\_Pos     (23U)}}
\DoxyCodeLine{10075 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT3RSTM\_Msk     (0x1UL << HRTIM\_FLTINR3\_FLT3RSTM\_Pos)   }}
\DoxyCodeLine{10076 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT3RSTM         HRTIM\_FLTINR3\_FLT3RSTM\_Msk              }}
\DoxyCodeLine{10077 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT4BLKE\_Pos     (24U)}}
\DoxyCodeLine{10078 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT4BLKE\_Msk     (0x1UL << HRTIM\_FLTINR3\_FLT4BLKE\_Pos)   }}
\DoxyCodeLine{10079 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT4BLKE         HRTIM\_FLTINR3\_FLT4BLKE\_Msk              }}
\DoxyCodeLine{10080 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT4BLKS\_Pos     (25U)}}
\DoxyCodeLine{10081 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT4BLKS\_Msk     (0x1UL << HRTIM\_FLTINR3\_FLT4BLKS\_Pos)   }}
\DoxyCodeLine{10082 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT4BLKS         HRTIM\_FLTINR3\_FLT4BLKS\_Msk              }}
\DoxyCodeLine{10083 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT4CNT\_Pos      (26U)}}
\DoxyCodeLine{10084 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT4CNT\_Msk      (0xFUL << HRTIM\_FLTINR3\_FLT4CNT\_Pos)    }}
\DoxyCodeLine{10085 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT4CNT          HRTIM\_FLTINR3\_FLT4CNT\_Msk               }}
\DoxyCodeLine{10086 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT4CNT\_0        (0x1UL << HRTIM\_FLTINR3\_FLT4CNT\_Pos)    }}
\DoxyCodeLine{10087 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT4CNT\_1        (0x2UL << HRTIM\_FLTINR3\_FLT4CNT\_Pos)    }}
\DoxyCodeLine{10088 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT4CNT\_2        (0x4UL << HRTIM\_FLTINR3\_FLT4CNT\_Pos)    }}
\DoxyCodeLine{10089 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT4CNT\_3        (0x8UL << HRTIM\_FLTINR3\_FLT4CNT\_Pos)    }}
\DoxyCodeLine{10090 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT4CRES\_Pos     (30U)}}
\DoxyCodeLine{10091 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT4CRES\_Msk     (0x1UL << HRTIM\_FLTINR3\_FLT4CRES\_Pos)   }}
\DoxyCodeLine{10092 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT4CRES         HRTIM\_FLTINR3\_FLT4CRES\_Msk              }}
\DoxyCodeLine{10093 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT4RSTM\_Pos     (31U)}}
\DoxyCodeLine{10094 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT4RSTM\_Msk     (0x1UL << HRTIM\_FLTINR3\_FLT4RSTM\_Pos)   }}
\DoxyCodeLine{10095 \textcolor{preprocessor}{\#define HRTIM\_FLTINR3\_FLT4RSTM         HRTIM\_FLTINR3\_FLT4RSTM\_Msk              }}
\DoxyCodeLine{10097 \textcolor{comment}{/*******************  Bit definition for HRTIM\_FLTINR4 register  ***************/}}
\DoxyCodeLine{10098 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT5BLKE\_Pos     (0U)}}
\DoxyCodeLine{10099 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT5BLKE\_Msk     (0x1UL << HRTIM\_FLTINR4\_FLT5BLKE\_Pos)   }}
\DoxyCodeLine{10100 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT5BLKE         HRTIM\_FLTINR4\_FLT5BLKE\_Msk              }}
\DoxyCodeLine{10101 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT5BLKS\_Pos     (1U)}}
\DoxyCodeLine{10102 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT5BLKS\_Msk     (0x1UL << HRTIM\_FLTINR4\_FLT5BLKS\_Pos)   }}
\DoxyCodeLine{10103 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT5BLKS         HRTIM\_FLTINR4\_FLT5BLKS\_Msk              }}
\DoxyCodeLine{10104 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT5CNT\_Pos      (2U)}}
\DoxyCodeLine{10105 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT5CNT\_Msk      (0xFUL << HRTIM\_FLTINR4\_FLT5CNT\_Pos)    }}
\DoxyCodeLine{10106 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT5CNT          HRTIM\_FLTINR4\_FLT5CNT\_Msk               }}
\DoxyCodeLine{10107 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT5CNT\_0        (0x1UL << HRTIM\_FLTINR4\_FLT5CNT\_Pos)    }}
\DoxyCodeLine{10108 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT5CNT\_1        (0x2UL << HRTIM\_FLTINR4\_FLT5CNT\_Pos)    }}
\DoxyCodeLine{10109 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT5CNT\_2        (0x4UL << HRTIM\_FLTINR4\_FLT5CNT\_Pos)    }}
\DoxyCodeLine{10110 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT5CNT\_3        (0x8UL << HRTIM\_FLTINR4\_FLT5CNT\_Pos)    }}
\DoxyCodeLine{10111 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT5CRES\_Pos     (6U)}}
\DoxyCodeLine{10112 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT5CRES\_Msk     (0x1UL << HRTIM\_FLTINR4\_FLT5CRES\_Pos)   }}
\DoxyCodeLine{10113 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT5CRES         HRTIM\_FLTINR4\_FLT5CRES\_Msk              }}
\DoxyCodeLine{10114 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT5RSTM\_Pos     (7U)}}
\DoxyCodeLine{10115 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT5RSTM\_Msk     (0x1UL << HRTIM\_FLTINR4\_FLT5RSTM\_Pos)   }}
\DoxyCodeLine{10116 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT5RSTM         HRTIM\_FLTINR4\_FLT5RSTM\_Msk              }}
\DoxyCodeLine{10117 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT6BLKE\_Pos     (8U)}}
\DoxyCodeLine{10118 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT6BLKE\_Msk     (0x1UL << HRTIM\_FLTINR4\_FLT6BLKE\_Pos)   }}
\DoxyCodeLine{10119 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT6BLKE         HRTIM\_FLTINR4\_FLT6BLKE\_Msk              }}
\DoxyCodeLine{10120 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT6BLKS\_Pos     (9U)}}
\DoxyCodeLine{10121 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT6BLKS\_Msk     (0x1UL << HRTIM\_FLTINR4\_FLT6BLKS\_Pos)   }}
\DoxyCodeLine{10122 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT6BLKS         HRTIM\_FLTINR4\_FLT6BLKS\_Msk              }}
\DoxyCodeLine{10123 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT6CNT\_Pos      (10U)}}
\DoxyCodeLine{10124 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT6CNT\_Msk      (0xFUL << HRTIM\_FLTINR4\_FLT6CNT\_Pos)    }}
\DoxyCodeLine{10125 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT6CNT          HRTIM\_FLTINR4\_FLT6CNT\_Msk               }}
\DoxyCodeLine{10126 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT6CNT\_0        (0x1UL << HRTIM\_FLTINR4\_FLT6CNT\_Pos)    }}
\DoxyCodeLine{10127 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT6CNT\_1        (0x2UL << HRTIM\_FLTINR4\_FLT6CNT\_Pos)    }}
\DoxyCodeLine{10128 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT6CNT\_2        (0x4UL << HRTIM\_FLTINR4\_FLT6CNT\_Pos)    }}
\DoxyCodeLine{10129 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT6CNT\_3        (0x8UL << HRTIM\_FLTINR4\_FLT6CNT\_Pos)    }}
\DoxyCodeLine{10130 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT6CRES\_Pos     (14U)}}
\DoxyCodeLine{10131 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT6CRES\_Msk     (0x1UL << HRTIM\_FLTINR4\_FLT6CRES\_Pos)   }}
\DoxyCodeLine{10132 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT6CRES         HRTIM\_FLTINR4\_FLT6CRES\_Msk              }}
\DoxyCodeLine{10133 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT6RSTM\_Pos     (15U)}}
\DoxyCodeLine{10134 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT6RSTM\_Msk     (0x1UL << HRTIM\_FLTINR4\_FLT6RSTM\_Pos)   }}
\DoxyCodeLine{10135 \textcolor{preprocessor}{\#define HRTIM\_FLTINR4\_FLT6RSTM         HRTIM\_FLTINR4\_FLT6RSTM\_Msk              }}
\DoxyCodeLine{10137 \textcolor{comment}{/*******************  Bit definition for HRTIM\_BDMUPR register  ***************/}}
\DoxyCodeLine{10138 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MCR\_Pos          (0U)}}
\DoxyCodeLine{10139 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MCR\_Msk          (0x1UL << HRTIM\_BDMUPR\_MCR\_Pos)          }}
\DoxyCodeLine{10140 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MCR              HRTIM\_BDMUPR\_MCR\_Msk                     }}
\DoxyCodeLine{10141 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MICR\_Pos         (1U)}}
\DoxyCodeLine{10142 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MICR\_Msk         (0x1UL << HRTIM\_BDMUPR\_MICR\_Pos)         }}
\DoxyCodeLine{10143 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MICR             HRTIM\_BDMUPR\_MICR\_Msk                    }}
\DoxyCodeLine{10144 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MDIER\_Pos        (2U)}}
\DoxyCodeLine{10145 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MDIER\_Msk        (0x1UL << HRTIM\_BDMUPR\_MDIER\_Pos)        }}
\DoxyCodeLine{10146 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MDIER            HRTIM\_BDMUPR\_MDIER\_Msk                   }}
\DoxyCodeLine{10147 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MCNT\_Pos         (3U)}}
\DoxyCodeLine{10148 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MCNT\_Msk         (0x1UL << HRTIM\_BDMUPR\_MCNT\_Pos)         }}
\DoxyCodeLine{10149 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MCNT             HRTIM\_BDMUPR\_MCNT\_Msk                    }}
\DoxyCodeLine{10150 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MPER\_Pos         (4U)}}
\DoxyCodeLine{10151 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MPER\_Msk         (0x1UL << HRTIM\_BDMUPR\_MPER\_Pos)         }}
\DoxyCodeLine{10152 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MPER             HRTIM\_BDMUPR\_MPER\_Msk                    }}
\DoxyCodeLine{10153 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MREP\_Pos         (5U)}}
\DoxyCodeLine{10154 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MREP\_Msk         (0x1UL << HRTIM\_BDMUPR\_MREP\_Pos)         }}
\DoxyCodeLine{10155 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MREP             HRTIM\_BDMUPR\_MREP\_Msk                    }}
\DoxyCodeLine{10156 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MCMP1\_Pos        (6U)}}
\DoxyCodeLine{10157 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MCMP1\_Msk        (0x1UL << HRTIM\_BDMUPR\_MCMP1\_Pos)        }}
\DoxyCodeLine{10158 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MCMP1            HRTIM\_BDMUPR\_MCMP1\_Msk                   }}
\DoxyCodeLine{10159 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MCMP2\_Pos        (7U)}}
\DoxyCodeLine{10160 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MCMP2\_Msk        (0x1UL << HRTIM\_BDMUPR\_MCMP2\_Pos)        }}
\DoxyCodeLine{10161 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MCMP2            HRTIM\_BDMUPR\_MCMP2\_Msk                   }}
\DoxyCodeLine{10162 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MCMP3\_Pos        (8U)}}
\DoxyCodeLine{10163 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MCMP3\_Msk        (0x1UL << HRTIM\_BDMUPR\_MCMP3\_Pos)        }}
\DoxyCodeLine{10164 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MCMP3            HRTIM\_BDMUPR\_MCMP3\_Msk                   }}
\DoxyCodeLine{10165 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MCMP4\_Pos        (9U)}}
\DoxyCodeLine{10166 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MCMP4\_Msk        (0x1UL << HRTIM\_BDMUPR\_MCMP4\_Pos)        }}
\DoxyCodeLine{10167 \textcolor{preprocessor}{\#define HRTIM\_BDMUPR\_MCMP4            HRTIM\_BDMUPR\_MCMP4\_Msk                   }}
\DoxyCodeLine{10169 \textcolor{comment}{/*******************  Bit definition for HRTIM\_BDTUPR register  ***************/}}
\DoxyCodeLine{10170 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCR\_Pos        (0U)}}
\DoxyCodeLine{10171 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCR\_Msk        (0x1UL << HRTIM\_BDTUPR\_TIMCR\_Pos)        }}
\DoxyCodeLine{10172 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCR            HRTIM\_BDTUPR\_TIMCR\_Msk                   }}
\DoxyCodeLine{10173 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMICR\_Pos       (1U)}}
\DoxyCodeLine{10174 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMICR\_Msk       (0x1UL << HRTIM\_BDTUPR\_TIMICR\_Pos)       }}
\DoxyCodeLine{10175 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMICR           HRTIM\_BDTUPR\_TIMICR\_Msk                  }}
\DoxyCodeLine{10176 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMDIER\_Pos      (2U)}}
\DoxyCodeLine{10177 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMDIER\_Msk      (0x1UL << HRTIM\_BDTUPR\_TIMDIER\_Pos)      }}
\DoxyCodeLine{10178 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMDIER          HRTIM\_BDTUPR\_TIMDIER\_Msk                 }}
\DoxyCodeLine{10179 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCNT\_Pos       (3U)}}
\DoxyCodeLine{10180 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCNT\_Msk       (0x1UL << HRTIM\_BDTUPR\_TIMCNT\_Pos)       }}
\DoxyCodeLine{10181 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCNT           HRTIM\_BDTUPR\_TIMCNT\_Msk                  }}
\DoxyCodeLine{10182 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMPER\_Pos       (4U)}}
\DoxyCodeLine{10183 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMPER\_Msk       (0x1UL << HRTIM\_BDTUPR\_TIMPER\_Pos)       }}
\DoxyCodeLine{10184 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMPER           HRTIM\_BDTUPR\_TIMPER\_Msk                  }}
\DoxyCodeLine{10185 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMREP\_Pos       (5U)}}
\DoxyCodeLine{10186 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMREP\_Msk       (0x1UL << HRTIM\_BDTUPR\_TIMREP\_Pos)       }}
\DoxyCodeLine{10187 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMREP           HRTIM\_BDTUPR\_TIMREP\_Msk                  }}
\DoxyCodeLine{10188 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCMP1\_Pos      (6U)}}
\DoxyCodeLine{10189 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCMP1\_Msk      (0x1UL << HRTIM\_BDTUPR\_TIMCMP1\_Pos)      }}
\DoxyCodeLine{10190 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCMP1          HRTIM\_BDTUPR\_TIMCMP1\_Msk                 }}
\DoxyCodeLine{10191 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCMP2\_Pos      (7U)}}
\DoxyCodeLine{10192 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCMP2\_Msk      (0x1UL << HRTIM\_BDTUPR\_TIMCMP2\_Pos)      }}
\DoxyCodeLine{10193 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCMP2          HRTIM\_BDTUPR\_TIMCMP2\_Msk                 }}
\DoxyCodeLine{10194 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCMP3\_Pos      (8U)}}
\DoxyCodeLine{10195 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCMP3\_Msk      (0x1UL << HRTIM\_BDTUPR\_TIMCMP3\_Pos)      }}
\DoxyCodeLine{10196 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCMP3          HRTIM\_BDTUPR\_TIMCMP3\_Msk                 }}
\DoxyCodeLine{10197 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCMP4\_Pos      (9U)}}
\DoxyCodeLine{10198 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCMP4\_Msk      (0x1UL << HRTIM\_BDTUPR\_TIMCMP4\_Pos)      }}
\DoxyCodeLine{10199 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCMP4          HRTIM\_BDTUPR\_TIMCMP4\_Msk                 }}
\DoxyCodeLine{10200 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMDTR\_Pos       (10U)}}
\DoxyCodeLine{10201 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMDTR\_Msk       (0x1UL << HRTIM\_BDTUPR\_TIMDTR\_Pos)       }}
\DoxyCodeLine{10202 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMDTR           HRTIM\_BDTUPR\_TIMDTR\_Msk                  }}
\DoxyCodeLine{10203 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMSET1R\_Pos     (11U)}}
\DoxyCodeLine{10204 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMSET1R\_Msk     (0x1UL << HRTIM\_BDTUPR\_TIMSET1R\_Pos)     }}
\DoxyCodeLine{10205 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMSET1R         HRTIM\_BDTUPR\_TIMSET1R\_Msk                }}
\DoxyCodeLine{10206 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMRST1R\_Pos     (12U)}}
\DoxyCodeLine{10207 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMRST1R\_Msk     (0x1UL << HRTIM\_BDTUPR\_TIMRST1R\_Pos)     }}
\DoxyCodeLine{10208 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMRST1R         HRTIM\_BDTUPR\_TIMRST1R\_Msk                }}
\DoxyCodeLine{10209 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMSET2R\_Pos     (13U)}}
\DoxyCodeLine{10210 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMSET2R\_Msk     (0x1UL << HRTIM\_BDTUPR\_TIMSET2R\_Pos)     }}
\DoxyCodeLine{10211 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMSET2R         HRTIM\_BDTUPR\_TIMSET2R\_Msk                }}
\DoxyCodeLine{10212 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMRST2R\_Pos     (14U)}}
\DoxyCodeLine{10213 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMRST2R\_Msk     (0x1UL << HRTIM\_BDTUPR\_TIMRST2R\_Pos)     }}
\DoxyCodeLine{10214 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMRST2R         HRTIM\_BDTUPR\_TIMRST2R\_Msk                }}
\DoxyCodeLine{10215 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMEEFR1\_Pos     (15U)}}
\DoxyCodeLine{10216 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMEEFR1\_Msk     (0x1UL << HRTIM\_BDTUPR\_TIMEEFR1\_Pos)     }}
\DoxyCodeLine{10217 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMEEFR1         HRTIM\_BDTUPR\_TIMEEFR1\_Msk                }}
\DoxyCodeLine{10218 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMEEFR2\_Pos     (16U)}}
\DoxyCodeLine{10219 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMEEFR2\_Msk     (0x1UL << HRTIM\_BDTUPR\_TIMEEFR2\_Pos)     }}
\DoxyCodeLine{10220 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMEEFR2         HRTIM\_BDTUPR\_TIMEEFR2\_Msk                }}
\DoxyCodeLine{10221 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMRSTR\_Pos      (17U)}}
\DoxyCodeLine{10222 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMRSTR\_Msk      (0x1UL << HRTIM\_BDTUPR\_TIMRSTR\_Pos)      }}
\DoxyCodeLine{10223 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMRSTR          HRTIM\_BDTUPR\_TIMRSTR\_Msk                 }}
\DoxyCodeLine{10224 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCHPR\_Pos      (18U)}}
\DoxyCodeLine{10225 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCHPR\_Msk      (0x1UL << HRTIM\_BDTUPR\_TIMCHPR\_Pos)      }}
\DoxyCodeLine{10226 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCHPR          HRTIM\_BDTUPR\_TIMCHPR\_Msk                 }}
\DoxyCodeLine{10227 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMOUTR\_Pos      (19U)}}
\DoxyCodeLine{10228 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMOUTR\_Msk      (0x1UL << HRTIM\_BDTUPR\_TIMOUTR\_Pos)      }}
\DoxyCodeLine{10229 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMOUTR          HRTIM\_BDTUPR\_TIMOUTR\_Msk                 }}
\DoxyCodeLine{10230 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMFLTR\_Pos      (20U)}}
\DoxyCodeLine{10231 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMFLTR\_Msk      (0x1UL << HRTIM\_BDTUPR\_TIMFLTR\_Pos)      }}
\DoxyCodeLine{10232 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMFLTR          HRTIM\_BDTUPR\_TIMFLTR\_Msk                 }}
\DoxyCodeLine{10233 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCR2\_Pos       (21U)}}
\DoxyCodeLine{10234 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCR2\_Msk       (0x1UL << HRTIM\_BDTUPR\_TIMCR2\_Pos)       }}
\DoxyCodeLine{10235 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMCR2           HRTIM\_BDTUPR\_TIMCR2\_Msk                  }}
\DoxyCodeLine{10236 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMEEFR3\_Pos     (22U)}}
\DoxyCodeLine{10237 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMEEFR3\_Msk     (0x1UL << HRTIM\_BDTUPR\_TIMEEFR3\_Pos)     }}
\DoxyCodeLine{10238 \textcolor{preprocessor}{\#define HRTIM\_BDTUPR\_TIMEEFR3         HRTIM\_BDTUPR\_TIMEEFR3\_Msk                }}
\DoxyCodeLine{10240 \textcolor{comment}{/*******************  Bit definition for HRTIM\_BDMADR register  ***************/}}
\DoxyCodeLine{10241 \textcolor{preprocessor}{\#define HRTIM\_BDMADR\_BDMADR\_Pos       (0U)}}
\DoxyCodeLine{10242 \textcolor{preprocessor}{\#define HRTIM\_BDMADR\_BDMADR\_Msk       (0xFFFFFFFFUL << HRTIM\_BDMADR\_BDMADR\_Pos)}}
\DoxyCodeLine{10243 \textcolor{preprocessor}{\#define HRTIM\_BDMADR\_BDMADR           HRTIM\_BDMADR\_BDMADR\_Msk                  }}
\DoxyCodeLine{10245 \textcolor{comment}{/*******************  Bit definition for HRTIM\_ADC Extended Trigger register  ***************/}}
\DoxyCodeLine{10246 \textcolor{preprocessor}{\#define HRTIM\_ADCER\_AD5TRG\_Pos       (0U)}}
\DoxyCodeLine{10247 \textcolor{preprocessor}{\#define HRTIM\_ADCER\_AD5TRG\_Msk       (0x1FUL << HRTIM\_ADCER\_AD5TRG\_Pos)    }}
\DoxyCodeLine{10248 \textcolor{preprocessor}{\#define HRTIM\_ADCER\_AD5TRG           HRTIM\_ADCER\_AD5TRG\_Msk                }}
\DoxyCodeLine{10249 \textcolor{preprocessor}{\#define HRTIM\_ADCER\_AD6TRG\_Pos       (5U)}}
\DoxyCodeLine{10250 \textcolor{preprocessor}{\#define HRTIM\_ADCER\_AD6TRG\_Msk       (0x1FUL << HRTIM\_ADCER\_AD6TRG\_Pos)    }}
\DoxyCodeLine{10251 \textcolor{preprocessor}{\#define HRTIM\_ADCER\_AD6TRG           HRTIM\_ADCER\_AD6TRG\_Msk                }}
\DoxyCodeLine{10252 \textcolor{preprocessor}{\#define HRTIM\_ADCER\_AD7TRG\_Pos       (10U)}}
\DoxyCodeLine{10253 \textcolor{preprocessor}{\#define HRTIM\_ADCER\_AD7TRG\_Msk       (0x1FUL << HRTIM\_ADCER\_AD7TRG\_Pos)    }}
\DoxyCodeLine{10254 \textcolor{preprocessor}{\#define HRTIM\_ADCER\_AD7TRG           HRTIM\_ADCER\_AD7TRG\_Msk                }}
\DoxyCodeLine{10255 \textcolor{preprocessor}{\#define HRTIM\_ADCER\_AD8TRG\_Pos       (16U)}}
\DoxyCodeLine{10256 \textcolor{preprocessor}{\#define HRTIM\_ADCER\_AD8TRG\_Msk       (0x1FUL << HRTIM\_ADCER\_AD8TRG\_Pos)    }}
\DoxyCodeLine{10257 \textcolor{preprocessor}{\#define HRTIM\_ADCER\_AD8TRG           HRTIM\_ADCER\_AD8TRG\_Msk                }}
\DoxyCodeLine{10258 \textcolor{preprocessor}{\#define HRTIM\_ADCER\_AD9TRG\_Pos       (21U)}}
\DoxyCodeLine{10259 \textcolor{preprocessor}{\#define HRTIM\_ADCER\_AD9TRG\_Msk       (0x1FUL << HRTIM\_ADCER\_AD9TRG\_Pos)    }}
\DoxyCodeLine{10260 \textcolor{preprocessor}{\#define HRTIM\_ADCER\_AD9TRG           HRTIM\_ADCER\_AD9TRG\_Msk                }}
\DoxyCodeLine{10261 \textcolor{preprocessor}{\#define HRTIM\_ADCER\_AD10TRG\_Pos      (26U)}}
\DoxyCodeLine{10262 \textcolor{preprocessor}{\#define HRTIM\_ADCER\_AD10TRG\_Msk      (0x1FUL << HRTIM\_ADCER\_AD10TRG\_Pos)    }}
\DoxyCodeLine{10263 \textcolor{preprocessor}{\#define HRTIM\_ADCER\_AD10TRG           HRTIM\_ADCER\_AD10TRG\_Msk                }}
\DoxyCodeLine{10265 \textcolor{comment}{/*******************  Bit definition for HRTIM\_ADC Trigger Update register  ***************/}}
\DoxyCodeLine{10266 \textcolor{preprocessor}{\#define HRTIM\_ADCUR\_AD5USRC\_Pos       (0U)}}
\DoxyCodeLine{10267 \textcolor{preprocessor}{\#define HRTIM\_ADCUR\_AD5USRC\_Msk       (0x7UL << HRTIM\_ADCUR\_AD5USRC\_Pos)     }}
\DoxyCodeLine{10268 \textcolor{preprocessor}{\#define HRTIM\_ADCUR\_AD5USRC           HRTIM\_ADCUR\_AD5USRC\_Msk                }}
\DoxyCodeLine{10269 \textcolor{preprocessor}{\#define HRTIM\_ADCUR\_AD6USRC\_Pos       (4U)}}
\DoxyCodeLine{10270 \textcolor{preprocessor}{\#define HRTIM\_ADCUR\_AD6USRC\_Msk       (0x7UL << HRTIM\_ADCUR\_AD6USRC\_Pos)     }}
\DoxyCodeLine{10271 \textcolor{preprocessor}{\#define HRTIM\_ADCUR\_AD6USRC           HRTIM\_ADCUR\_AD6USRC\_Msk                }}
\DoxyCodeLine{10272 \textcolor{preprocessor}{\#define HRTIM\_ADCUR\_AD7USRC\_Pos       (8U)}}
\DoxyCodeLine{10273 \textcolor{preprocessor}{\#define HRTIM\_ADCUR\_AD7USRC\_Msk       (0x7UL << HRTIM\_ADCUR\_AD7USRC\_Pos)     }}
\DoxyCodeLine{10274 \textcolor{preprocessor}{\#define HRTIM\_ADCUR\_AD7USRC           HRTIM\_ADCUR\_AD7USRC\_Msk                }}
\DoxyCodeLine{10275 \textcolor{preprocessor}{\#define HRTIM\_ADCUR\_AD8USRC\_Pos       (12U)}}
\DoxyCodeLine{10276 \textcolor{preprocessor}{\#define HRTIM\_ADCUR\_AD8USRC\_Msk       (0x7UL << HRTIM\_ADCUR\_AD8USRC\_Pos)     }}
\DoxyCodeLine{10277 \textcolor{preprocessor}{\#define HRTIM\_ADCUR\_AD8USRC           HRTIM\_ADCUR\_AD8USRC\_Msk                }}
\DoxyCodeLine{10278 \textcolor{preprocessor}{\#define HRTIM\_ADCUR\_AD9USRC\_Pos       (16U)}}
\DoxyCodeLine{10279 \textcolor{preprocessor}{\#define HRTIM\_ADCUR\_AD9USRC\_Msk       (0x7UL << HRTIM\_ADCUR\_AD9USRC\_Pos)     }}
\DoxyCodeLine{10280 \textcolor{preprocessor}{\#define HRTIM\_ADCUR\_AD9USRC           HRTIM\_ADCUR\_AD9USRC\_Msk                }}
\DoxyCodeLine{10281 \textcolor{preprocessor}{\#define HRTIM\_ADCUR\_AD10USRC\_Pos      (20U)}}
\DoxyCodeLine{10282 \textcolor{preprocessor}{\#define HRTIM\_ADCUR\_AD10USRC\_Msk      (0x7UL << HRTIM\_ADCUR\_AD10USRC\_Pos)    }}
\DoxyCodeLine{10283 \textcolor{preprocessor}{\#define HRTIM\_ADCUR\_AD10USRC          HRTIM\_ADCUR\_AD10USRC\_Msk               }}
\DoxyCodeLine{10285 \textcolor{comment}{/*******************  Bit definition for HRTIM\_ADCPS1 ADC Post Scaler register 1 ***************/}}
\DoxyCodeLine{10286 \textcolor{preprocessor}{\#define HRTIM\_ADCPS1\_AD1PSC\_Pos       (0U)}}
\DoxyCodeLine{10287 \textcolor{preprocessor}{\#define HRTIM\_ADCPS1\_AD1PSC\_Msk       (0x1FUL << HRTIM\_ADCPS1\_AD1PSC\_Pos)    }}
\DoxyCodeLine{10288 \textcolor{preprocessor}{\#define HRTIM\_ADCPS1\_AD1PSC           HRTIM\_ADCPS1\_AD1PSC\_Msk                }}
\DoxyCodeLine{10289 \textcolor{preprocessor}{\#define HRTIM\_ADCPS1\_AD2PSC\_Pos       (6U)}}
\DoxyCodeLine{10290 \textcolor{preprocessor}{\#define HRTIM\_ADCPS1\_AD2PSC\_Msk       (0x1FUL << HRTIM\_ADCPS1\_AD2PSC\_Pos)    }}
\DoxyCodeLine{10291 \textcolor{preprocessor}{\#define HRTIM\_ADCPS1\_AD2PSC           HRTIM\_ADCPS1\_AD2PSC\_Msk                }}
\DoxyCodeLine{10292 \textcolor{preprocessor}{\#define HRTIM\_ADCPS1\_AD3PSC\_Pos       (12U)}}
\DoxyCodeLine{10293 \textcolor{preprocessor}{\#define HRTIM\_ADCPS1\_AD3PSC\_Msk       (0x1FUL << HRTIM\_ADCPS1\_AD3PSC\_Pos)    }}
\DoxyCodeLine{10294 \textcolor{preprocessor}{\#define HRTIM\_ADCPS1\_AD3PSC           HRTIM\_ADCPS1\_AD3PSC\_Msk                }}
\DoxyCodeLine{10295 \textcolor{preprocessor}{\#define HRTIM\_ADCPS1\_AD4PSC\_Pos       (18U)}}
\DoxyCodeLine{10296 \textcolor{preprocessor}{\#define HRTIM\_ADCPS1\_AD4PSC\_Msk       (0x1FUL << HRTIM\_ADCPS1\_AD4PSC\_Pos)    }}
\DoxyCodeLine{10297 \textcolor{preprocessor}{\#define HRTIM\_ADCPS1\_AD4PSC           HRTIM\_ADCPS1\_AD4PSC\_Msk                }}
\DoxyCodeLine{10298 \textcolor{preprocessor}{\#define HRTIM\_ADCPS1\_AD5PSC\_Pos       (24U)}}
\DoxyCodeLine{10299 \textcolor{preprocessor}{\#define HRTIM\_ADCPS1\_AD5PSC\_Msk       (0x1FUL << HRTIM\_ADCPS1\_AD5PSC\_Pos)    }}
\DoxyCodeLine{10300 \textcolor{preprocessor}{\#define HRTIM\_ADCPS1\_AD5PSC           HRTIM\_ADCPS1\_AD5PSC\_Msk                }}
\DoxyCodeLine{10302 \textcolor{comment}{/*******************  Bit definition for HRTIM\_ADCPS2 ADC Post Scaler register 2 ***************/}}
\DoxyCodeLine{10303 \textcolor{preprocessor}{\#define HRTIM\_ADCPS2\_AD6PSC\_Pos       (0U)}}
\DoxyCodeLine{10304 \textcolor{preprocessor}{\#define HRTIM\_ADCPS2\_AD6PSC\_Msk       (0x1FUL << HRTIM\_ADCPS2\_AD6PSC\_Pos)    }}
\DoxyCodeLine{10305 \textcolor{preprocessor}{\#define HRTIM\_ADCPS2\_AD6PSC           HRTIM\_ADCPS2\_AD6PSC\_Msk                }}
\DoxyCodeLine{10306 \textcolor{preprocessor}{\#define HRTIM\_ADCPS2\_AD7PSC\_Pos       (6U)}}
\DoxyCodeLine{10307 \textcolor{preprocessor}{\#define HRTIM\_ADCPS2\_AD7PSC\_Msk       (0x1FUL << HRTIM\_ADCPS2\_AD7PSC\_Pos)    }}
\DoxyCodeLine{10308 \textcolor{preprocessor}{\#define HRTIM\_ADCPS2\_AD7PSC           HRTIM\_ADCPS2\_AD7PSC\_Msk                }}
\DoxyCodeLine{10309 \textcolor{preprocessor}{\#define HRTIM\_ADCPS2\_AD8PSC\_Pos       (12U)}}
\DoxyCodeLine{10310 \textcolor{preprocessor}{\#define HRTIM\_ADCPS2\_AD8PSC\_Msk       (0x1FUL << HRTIM\_ADCPS2\_AD8PSC\_Pos)    }}
\DoxyCodeLine{10311 \textcolor{preprocessor}{\#define HRTIM\_ADCPS2\_AD8PSC           HRTIM\_ADCPS2\_AD8PSC\_Msk                }}
\DoxyCodeLine{10312 \textcolor{preprocessor}{\#define HRTIM\_ADCPS2\_AD9PSC\_Pos       (18U)}}
\DoxyCodeLine{10313 \textcolor{preprocessor}{\#define HRTIM\_ADCPS2\_AD9PSC\_Msk       (0x1FUL << HRTIM\_ADCPS2\_AD9PSC\_Pos)    }}
\DoxyCodeLine{10314 \textcolor{preprocessor}{\#define HRTIM\_ADCPS2\_AD9PSC           HRTIM\_ADCPS2\_AD9PSC\_Msk                }}
\DoxyCodeLine{10315 \textcolor{preprocessor}{\#define HRTIM\_ADCPS2\_AD10PSC\_Pos      (24U)}}
\DoxyCodeLine{10316 \textcolor{preprocessor}{\#define HRTIM\_ADCPS2\_AD10PSC\_Msk      (0x1FUL << HRTIM\_ADCPS2\_AD10PSC\_Pos)   }}
\DoxyCodeLine{10317 \textcolor{preprocessor}{\#define HRTIM\_ADCPS2\_AD10PSC          HRTIM\_ADCPS2\_AD10PSC\_Msk               }}
\DoxyCodeLine{10320 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10321 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{10322 \textcolor{comment}{/*                      Inter-\/integrated Circuit Interface (I2C)              */}}
\DoxyCodeLine{10323 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{10324 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10325 \textcolor{comment}{/*******************  Bit definition for I2C\_CR1 register  *******************/}}
\DoxyCodeLine{10326 \textcolor{preprocessor}{\#define I2C\_CR1\_PE\_Pos               (0U)}}
\DoxyCodeLine{10327 \textcolor{preprocessor}{\#define I2C\_CR1\_PE\_Msk               (0x1UL << I2C\_CR1\_PE\_Pos)                 }}
\DoxyCodeLine{10328 \textcolor{preprocessor}{\#define I2C\_CR1\_PE                   I2C\_CR1\_PE\_Msk                            }}
\DoxyCodeLine{10329 \textcolor{preprocessor}{\#define I2C\_CR1\_TXIE\_Pos             (1U)}}
\DoxyCodeLine{10330 \textcolor{preprocessor}{\#define I2C\_CR1\_TXIE\_Msk             (0x1UL << I2C\_CR1\_TXIE\_Pos)               }}
\DoxyCodeLine{10331 \textcolor{preprocessor}{\#define I2C\_CR1\_TXIE                 I2C\_CR1\_TXIE\_Msk                          }}
\DoxyCodeLine{10332 \textcolor{preprocessor}{\#define I2C\_CR1\_RXIE\_Pos             (2U)}}
\DoxyCodeLine{10333 \textcolor{preprocessor}{\#define I2C\_CR1\_RXIE\_Msk             (0x1UL << I2C\_CR1\_RXIE\_Pos)               }}
\DoxyCodeLine{10334 \textcolor{preprocessor}{\#define I2C\_CR1\_RXIE                 I2C\_CR1\_RXIE\_Msk                          }}
\DoxyCodeLine{10335 \textcolor{preprocessor}{\#define I2C\_CR1\_ADDRIE\_Pos           (3U)}}
\DoxyCodeLine{10336 \textcolor{preprocessor}{\#define I2C\_CR1\_ADDRIE\_Msk           (0x1UL << I2C\_CR1\_ADDRIE\_Pos)             }}
\DoxyCodeLine{10337 \textcolor{preprocessor}{\#define I2C\_CR1\_ADDRIE               I2C\_CR1\_ADDRIE\_Msk                        }}
\DoxyCodeLine{10338 \textcolor{preprocessor}{\#define I2C\_CR1\_NACKIE\_Pos           (4U)}}
\DoxyCodeLine{10339 \textcolor{preprocessor}{\#define I2C\_CR1\_NACKIE\_Msk           (0x1UL << I2C\_CR1\_NACKIE\_Pos)             }}
\DoxyCodeLine{10340 \textcolor{preprocessor}{\#define I2C\_CR1\_NACKIE               I2C\_CR1\_NACKIE\_Msk                        }}
\DoxyCodeLine{10341 \textcolor{preprocessor}{\#define I2C\_CR1\_STOPIE\_Pos           (5U)}}
\DoxyCodeLine{10342 \textcolor{preprocessor}{\#define I2C\_CR1\_STOPIE\_Msk           (0x1UL << I2C\_CR1\_STOPIE\_Pos)             }}
\DoxyCodeLine{10343 \textcolor{preprocessor}{\#define I2C\_CR1\_STOPIE               I2C\_CR1\_STOPIE\_Msk                        }}
\DoxyCodeLine{10344 \textcolor{preprocessor}{\#define I2C\_CR1\_TCIE\_Pos             (6U)}}
\DoxyCodeLine{10345 \textcolor{preprocessor}{\#define I2C\_CR1\_TCIE\_Msk             (0x1UL << I2C\_CR1\_TCIE\_Pos)               }}
\DoxyCodeLine{10346 \textcolor{preprocessor}{\#define I2C\_CR1\_TCIE                 I2C\_CR1\_TCIE\_Msk                          }}
\DoxyCodeLine{10347 \textcolor{preprocessor}{\#define I2C\_CR1\_ERRIE\_Pos            (7U)}}
\DoxyCodeLine{10348 \textcolor{preprocessor}{\#define I2C\_CR1\_ERRIE\_Msk            (0x1UL << I2C\_CR1\_ERRIE\_Pos)              }}
\DoxyCodeLine{10349 \textcolor{preprocessor}{\#define I2C\_CR1\_ERRIE                I2C\_CR1\_ERRIE\_Msk                         }}
\DoxyCodeLine{10350 \textcolor{preprocessor}{\#define I2C\_CR1\_DNF\_Pos              (8U)}}
\DoxyCodeLine{10351 \textcolor{preprocessor}{\#define I2C\_CR1\_DNF\_Msk              (0xFUL << I2C\_CR1\_DNF\_Pos)                }}
\DoxyCodeLine{10352 \textcolor{preprocessor}{\#define I2C\_CR1\_DNF                  I2C\_CR1\_DNF\_Msk                           }}
\DoxyCodeLine{10353 \textcolor{preprocessor}{\#define I2C\_CR1\_ANFOFF\_Pos           (12U)}}
\DoxyCodeLine{10354 \textcolor{preprocessor}{\#define I2C\_CR1\_ANFOFF\_Msk           (0x1UL << I2C\_CR1\_ANFOFF\_Pos)             }}
\DoxyCodeLine{10355 \textcolor{preprocessor}{\#define I2C\_CR1\_ANFOFF               I2C\_CR1\_ANFOFF\_Msk                        }}
\DoxyCodeLine{10356 \textcolor{preprocessor}{\#define I2C\_CR1\_SWRST\_Pos            (13U)}}
\DoxyCodeLine{10357 \textcolor{preprocessor}{\#define I2C\_CR1\_SWRST\_Msk            (0x1UL << I2C\_CR1\_SWRST\_Pos)              }}
\DoxyCodeLine{10358 \textcolor{preprocessor}{\#define I2C\_CR1\_SWRST                I2C\_CR1\_SWRST\_Msk                         }}
\DoxyCodeLine{10359 \textcolor{preprocessor}{\#define I2C\_CR1\_TXDMAEN\_Pos          (14U)}}
\DoxyCodeLine{10360 \textcolor{preprocessor}{\#define I2C\_CR1\_TXDMAEN\_Msk          (0x1UL << I2C\_CR1\_TXDMAEN\_Pos)            }}
\DoxyCodeLine{10361 \textcolor{preprocessor}{\#define I2C\_CR1\_TXDMAEN              I2C\_CR1\_TXDMAEN\_Msk                       }}
\DoxyCodeLine{10362 \textcolor{preprocessor}{\#define I2C\_CR1\_RXDMAEN\_Pos          (15U)}}
\DoxyCodeLine{10363 \textcolor{preprocessor}{\#define I2C\_CR1\_RXDMAEN\_Msk          (0x1UL << I2C\_CR1\_RXDMAEN\_Pos)            }}
\DoxyCodeLine{10364 \textcolor{preprocessor}{\#define I2C\_CR1\_RXDMAEN              I2C\_CR1\_RXDMAEN\_Msk                       }}
\DoxyCodeLine{10365 \textcolor{preprocessor}{\#define I2C\_CR1\_SBC\_Pos              (16U)}}
\DoxyCodeLine{10366 \textcolor{preprocessor}{\#define I2C\_CR1\_SBC\_Msk              (0x1UL << I2C\_CR1\_SBC\_Pos)                }}
\DoxyCodeLine{10367 \textcolor{preprocessor}{\#define I2C\_CR1\_SBC                  I2C\_CR1\_SBC\_Msk                           }}
\DoxyCodeLine{10368 \textcolor{preprocessor}{\#define I2C\_CR1\_NOSTRETCH\_Pos        (17U)}}
\DoxyCodeLine{10369 \textcolor{preprocessor}{\#define I2C\_CR1\_NOSTRETCH\_Msk        (0x1UL << I2C\_CR1\_NOSTRETCH\_Pos)          }}
\DoxyCodeLine{10370 \textcolor{preprocessor}{\#define I2C\_CR1\_NOSTRETCH            I2C\_CR1\_NOSTRETCH\_Msk                     }}
\DoxyCodeLine{10371 \textcolor{preprocessor}{\#define I2C\_CR1\_WUPEN\_Pos            (18U)}}
\DoxyCodeLine{10372 \textcolor{preprocessor}{\#define I2C\_CR1\_WUPEN\_Msk            (0x1UL << I2C\_CR1\_WUPEN\_Pos)              }}
\DoxyCodeLine{10373 \textcolor{preprocessor}{\#define I2C\_CR1\_WUPEN                I2C\_CR1\_WUPEN\_Msk                         }}
\DoxyCodeLine{10374 \textcolor{preprocessor}{\#define I2C\_CR1\_GCEN\_Pos             (19U)}}
\DoxyCodeLine{10375 \textcolor{preprocessor}{\#define I2C\_CR1\_GCEN\_Msk             (0x1UL << I2C\_CR1\_GCEN\_Pos)               }}
\DoxyCodeLine{10376 \textcolor{preprocessor}{\#define I2C\_CR1\_GCEN                 I2C\_CR1\_GCEN\_Msk                          }}
\DoxyCodeLine{10377 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBHEN\_Pos           (20U)}}
\DoxyCodeLine{10378 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBHEN\_Msk           (0x1UL << I2C\_CR1\_SMBHEN\_Pos)             }}
\DoxyCodeLine{10379 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBHEN               I2C\_CR1\_SMBHEN\_Msk                        }}
\DoxyCodeLine{10380 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBDEN\_Pos           (21U)}}
\DoxyCodeLine{10381 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBDEN\_Msk           (0x1UL << I2C\_CR1\_SMBDEN\_Pos)             }}
\DoxyCodeLine{10382 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBDEN               I2C\_CR1\_SMBDEN\_Msk                        }}
\DoxyCodeLine{10383 \textcolor{preprocessor}{\#define I2C\_CR1\_ALERTEN\_Pos          (22U)}}
\DoxyCodeLine{10384 \textcolor{preprocessor}{\#define I2C\_CR1\_ALERTEN\_Msk          (0x1UL << I2C\_CR1\_ALERTEN\_Pos)            }}
\DoxyCodeLine{10385 \textcolor{preprocessor}{\#define I2C\_CR1\_ALERTEN              I2C\_CR1\_ALERTEN\_Msk                       }}
\DoxyCodeLine{10386 \textcolor{preprocessor}{\#define I2C\_CR1\_PECEN\_Pos            (23U)}}
\DoxyCodeLine{10387 \textcolor{preprocessor}{\#define I2C\_CR1\_PECEN\_Msk            (0x1UL << I2C\_CR1\_PECEN\_Pos)              }}
\DoxyCodeLine{10388 \textcolor{preprocessor}{\#define I2C\_CR1\_PECEN                I2C\_CR1\_PECEN\_Msk                         }}
\DoxyCodeLine{10390 \textcolor{comment}{/******************  Bit definition for I2C\_CR2 register  ********************/}}
\DoxyCodeLine{10391 \textcolor{preprocessor}{\#define I2C\_CR2\_SADD\_Pos             (0U)}}
\DoxyCodeLine{10392 \textcolor{preprocessor}{\#define I2C\_CR2\_SADD\_Msk             (0x3FFUL << I2C\_CR2\_SADD\_Pos)             }}
\DoxyCodeLine{10393 \textcolor{preprocessor}{\#define I2C\_CR2\_SADD                 I2C\_CR2\_SADD\_Msk                          }}
\DoxyCodeLine{10394 \textcolor{preprocessor}{\#define I2C\_CR2\_RD\_WRN\_Pos           (10U)}}
\DoxyCodeLine{10395 \textcolor{preprocessor}{\#define I2C\_CR2\_RD\_WRN\_Msk           (0x1UL << I2C\_CR2\_RD\_WRN\_Pos)             }}
\DoxyCodeLine{10396 \textcolor{preprocessor}{\#define I2C\_CR2\_RD\_WRN               I2C\_CR2\_RD\_WRN\_Msk                        }}
\DoxyCodeLine{10397 \textcolor{preprocessor}{\#define I2C\_CR2\_ADD10\_Pos            (11U)}}
\DoxyCodeLine{10398 \textcolor{preprocessor}{\#define I2C\_CR2\_ADD10\_Msk            (0x1UL << I2C\_CR2\_ADD10\_Pos)              }}
\DoxyCodeLine{10399 \textcolor{preprocessor}{\#define I2C\_CR2\_ADD10                I2C\_CR2\_ADD10\_Msk                         }}
\DoxyCodeLine{10400 \textcolor{preprocessor}{\#define I2C\_CR2\_HEAD10R\_Pos          (12U)}}
\DoxyCodeLine{10401 \textcolor{preprocessor}{\#define I2C\_CR2\_HEAD10R\_Msk          (0x1UL << I2C\_CR2\_HEAD10R\_Pos)            }}
\DoxyCodeLine{10402 \textcolor{preprocessor}{\#define I2C\_CR2\_HEAD10R              I2C\_CR2\_HEAD10R\_Msk                       }}
\DoxyCodeLine{10403 \textcolor{preprocessor}{\#define I2C\_CR2\_START\_Pos            (13U)}}
\DoxyCodeLine{10404 \textcolor{preprocessor}{\#define I2C\_CR2\_START\_Msk            (0x1UL << I2C\_CR2\_START\_Pos)              }}
\DoxyCodeLine{10405 \textcolor{preprocessor}{\#define I2C\_CR2\_START                I2C\_CR2\_START\_Msk                         }}
\DoxyCodeLine{10406 \textcolor{preprocessor}{\#define I2C\_CR2\_STOP\_Pos             (14U)}}
\DoxyCodeLine{10407 \textcolor{preprocessor}{\#define I2C\_CR2\_STOP\_Msk             (0x1UL << I2C\_CR2\_STOP\_Pos)               }}
\DoxyCodeLine{10408 \textcolor{preprocessor}{\#define I2C\_CR2\_STOP                 I2C\_CR2\_STOP\_Msk                          }}
\DoxyCodeLine{10409 \textcolor{preprocessor}{\#define I2C\_CR2\_NACK\_Pos             (15U)}}
\DoxyCodeLine{10410 \textcolor{preprocessor}{\#define I2C\_CR2\_NACK\_Msk             (0x1UL << I2C\_CR2\_NACK\_Pos)               }}
\DoxyCodeLine{10411 \textcolor{preprocessor}{\#define I2C\_CR2\_NACK                 I2C\_CR2\_NACK\_Msk                          }}
\DoxyCodeLine{10412 \textcolor{preprocessor}{\#define I2C\_CR2\_NBYTES\_Pos           (16U)}}
\DoxyCodeLine{10413 \textcolor{preprocessor}{\#define I2C\_CR2\_NBYTES\_Msk           (0xFFUL << I2C\_CR2\_NBYTES\_Pos)            }}
\DoxyCodeLine{10414 \textcolor{preprocessor}{\#define I2C\_CR2\_NBYTES               I2C\_CR2\_NBYTES\_Msk                        }}
\DoxyCodeLine{10415 \textcolor{preprocessor}{\#define I2C\_CR2\_RELOAD\_Pos           (24U)}}
\DoxyCodeLine{10416 \textcolor{preprocessor}{\#define I2C\_CR2\_RELOAD\_Msk           (0x1UL << I2C\_CR2\_RELOAD\_Pos)             }}
\DoxyCodeLine{10417 \textcolor{preprocessor}{\#define I2C\_CR2\_RELOAD               I2C\_CR2\_RELOAD\_Msk                        }}
\DoxyCodeLine{10418 \textcolor{preprocessor}{\#define I2C\_CR2\_AUTOEND\_Pos          (25U)}}
\DoxyCodeLine{10419 \textcolor{preprocessor}{\#define I2C\_CR2\_AUTOEND\_Msk          (0x1UL << I2C\_CR2\_AUTOEND\_Pos)            }}
\DoxyCodeLine{10420 \textcolor{preprocessor}{\#define I2C\_CR2\_AUTOEND              I2C\_CR2\_AUTOEND\_Msk                       }}
\DoxyCodeLine{10421 \textcolor{preprocessor}{\#define I2C\_CR2\_PECBYTE\_Pos          (26U)}}
\DoxyCodeLine{10422 \textcolor{preprocessor}{\#define I2C\_CR2\_PECBYTE\_Msk          (0x1UL << I2C\_CR2\_PECBYTE\_Pos)            }}
\DoxyCodeLine{10423 \textcolor{preprocessor}{\#define I2C\_CR2\_PECBYTE              I2C\_CR2\_PECBYTE\_Msk                       }}
\DoxyCodeLine{10425 \textcolor{comment}{/*******************  Bit definition for I2C\_OAR1 register  ******************/}}
\DoxyCodeLine{10426 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1\_Pos             (0U)}}
\DoxyCodeLine{10427 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1\_Msk             (0x3FFUL << I2C\_OAR1\_OA1\_Pos)             }}
\DoxyCodeLine{10428 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1                 I2C\_OAR1\_OA1\_Msk                          }}
\DoxyCodeLine{10429 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1MODE\_Pos         (10U)}}
\DoxyCodeLine{10430 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1MODE\_Msk         (0x1UL << I2C\_OAR1\_OA1MODE\_Pos)           }}
\DoxyCodeLine{10431 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1MODE             I2C\_OAR1\_OA1MODE\_Msk                      }}
\DoxyCodeLine{10432 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1EN\_Pos           (15U)}}
\DoxyCodeLine{10433 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1EN\_Msk           (0x1UL << I2C\_OAR1\_OA1EN\_Pos)             }}
\DoxyCodeLine{10434 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1EN               I2C\_OAR1\_OA1EN\_Msk                        }}
\DoxyCodeLine{10436 \textcolor{comment}{/*******************  Bit definition for I2C\_OAR2 register  ******************/}}
\DoxyCodeLine{10437 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2\_Pos             (1U)}}
\DoxyCodeLine{10438 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2\_Msk             (0x7FUL << I2C\_OAR2\_OA2\_Pos)              }}
\DoxyCodeLine{10439 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2                 I2C\_OAR2\_OA2\_Msk                          }}
\DoxyCodeLine{10440 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MSK\_Pos          (8U)}}
\DoxyCodeLine{10441 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MSK\_Msk          (0x7UL << I2C\_OAR2\_OA2MSK\_Pos)            }}
\DoxyCodeLine{10442 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MSK              I2C\_OAR2\_OA2MSK\_Msk                       }}
\DoxyCodeLine{10443 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2NOMASK           (0x00000000U)                             }}
\DoxyCodeLine{10444 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK01\_Pos       (8U)}}
\DoxyCodeLine{10445 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK01\_Msk       (0x1UL << I2C\_OAR2\_OA2MASK01\_Pos)         }}
\DoxyCodeLine{10446 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK01           I2C\_OAR2\_OA2MASK01\_Msk                    }}
\DoxyCodeLine{10447 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK02\_Pos       (9U)}}
\DoxyCodeLine{10448 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK02\_Msk       (0x1UL << I2C\_OAR2\_OA2MASK02\_Pos)         }}
\DoxyCodeLine{10449 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK02           I2C\_OAR2\_OA2MASK02\_Msk                    }}
\DoxyCodeLine{10450 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK03\_Pos       (8U)}}
\DoxyCodeLine{10451 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK03\_Msk       (0x3UL << I2C\_OAR2\_OA2MASK03\_Pos)         }}
\DoxyCodeLine{10452 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK03           I2C\_OAR2\_OA2MASK03\_Msk                    }}
\DoxyCodeLine{10453 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK04\_Pos       (10U)}}
\DoxyCodeLine{10454 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK04\_Msk       (0x1UL << I2C\_OAR2\_OA2MASK04\_Pos)         }}
\DoxyCodeLine{10455 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK04           I2C\_OAR2\_OA2MASK04\_Msk                    }}
\DoxyCodeLine{10456 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK05\_Pos       (8U)}}
\DoxyCodeLine{10457 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK05\_Msk       (0x5UL << I2C\_OAR2\_OA2MASK05\_Pos)         }}
\DoxyCodeLine{10458 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK05           I2C\_OAR2\_OA2MASK05\_Msk                    }}
\DoxyCodeLine{10459 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK06\_Pos       (9U)}}
\DoxyCodeLine{10460 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK06\_Msk       (0x3UL << I2C\_OAR2\_OA2MASK06\_Pos)         }}
\DoxyCodeLine{10461 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK06           I2C\_OAR2\_OA2MASK06\_Msk                    }}
\DoxyCodeLine{10462 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK07\_Pos       (8U)}}
\DoxyCodeLine{10463 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK07\_Msk       (0x7UL << I2C\_OAR2\_OA2MASK07\_Pos)         }}
\DoxyCodeLine{10464 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK07           I2C\_OAR2\_OA2MASK07\_Msk                    }}
\DoxyCodeLine{10465 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2EN\_Pos           (15U)}}
\DoxyCodeLine{10466 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2EN\_Msk           (0x1UL << I2C\_OAR2\_OA2EN\_Pos)             }}
\DoxyCodeLine{10467 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2EN               I2C\_OAR2\_OA2EN\_Msk                        }}
\DoxyCodeLine{10469 \textcolor{comment}{/*******************  Bit definition for I2C\_TIMINGR register *******************/}}
\DoxyCodeLine{10470 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLL\_Pos         (0U)}}
\DoxyCodeLine{10471 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLL\_Msk         (0xFFUL << I2C\_TIMINGR\_SCLL\_Pos)          }}
\DoxyCodeLine{10472 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLL             I2C\_TIMINGR\_SCLL\_Msk                      }}
\DoxyCodeLine{10473 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLH\_Pos         (8U)}}
\DoxyCodeLine{10474 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLH\_Msk         (0xFFUL << I2C\_TIMINGR\_SCLH\_Pos)          }}
\DoxyCodeLine{10475 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLH             I2C\_TIMINGR\_SCLH\_Msk                      }}
\DoxyCodeLine{10476 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SDADEL\_Pos       (16U)}}
\DoxyCodeLine{10477 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SDADEL\_Msk       (0xFUL << I2C\_TIMINGR\_SDADEL\_Pos)         }}
\DoxyCodeLine{10478 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SDADEL           I2C\_TIMINGR\_SDADEL\_Msk                    }}
\DoxyCodeLine{10479 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLDEL\_Pos       (20U)}}
\DoxyCodeLine{10480 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLDEL\_Msk       (0xFUL << I2C\_TIMINGR\_SCLDEL\_Pos)         }}
\DoxyCodeLine{10481 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLDEL           I2C\_TIMINGR\_SCLDEL\_Msk                    }}
\DoxyCodeLine{10482 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_PRESC\_Pos        (28U)}}
\DoxyCodeLine{10483 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_PRESC\_Msk        (0xFUL << I2C\_TIMINGR\_PRESC\_Pos)          }}
\DoxyCodeLine{10484 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_PRESC            I2C\_TIMINGR\_PRESC\_Msk                     }}
\DoxyCodeLine{10486 \textcolor{comment}{/******************* Bit definition for I2C\_TIMEOUTR register *******************/}}
\DoxyCodeLine{10487 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTA\_Pos    (0U)}}
\DoxyCodeLine{10488 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTA\_Msk    (0xFFFUL << I2C\_TIMEOUTR\_TIMEOUTA\_Pos)    }}
\DoxyCodeLine{10489 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTA        I2C\_TIMEOUTR\_TIMEOUTA\_Msk                 }}
\DoxyCodeLine{10490 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIDLE\_Pos       (12U)}}
\DoxyCodeLine{10491 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIDLE\_Msk       (0x1UL << I2C\_TIMEOUTR\_TIDLE\_Pos)         }}
\DoxyCodeLine{10492 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIDLE           I2C\_TIMEOUTR\_TIDLE\_Msk                    }}
\DoxyCodeLine{10493 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMOUTEN\_Pos    (15U)}}
\DoxyCodeLine{10494 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMOUTEN\_Msk    (0x1UL << I2C\_TIMEOUTR\_TIMOUTEN\_Pos)      }}
\DoxyCodeLine{10495 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMOUTEN        I2C\_TIMEOUTR\_TIMOUTEN\_Msk                 }}
\DoxyCodeLine{10496 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTB\_Pos    (16U)}}
\DoxyCodeLine{10497 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTB\_Msk    (0xFFFUL << I2C\_TIMEOUTR\_TIMEOUTB\_Pos)    }}
\DoxyCodeLine{10498 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTB        I2C\_TIMEOUTR\_TIMEOUTB\_Msk                 }}
\DoxyCodeLine{10499 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TEXTEN\_Pos      (31U)}}
\DoxyCodeLine{10500 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TEXTEN\_Msk      (0x1UL << I2C\_TIMEOUTR\_TEXTEN\_Pos)        }}
\DoxyCodeLine{10501 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TEXTEN          I2C\_TIMEOUTR\_TEXTEN\_Msk                   }}
\DoxyCodeLine{10503 \textcolor{comment}{/******************  Bit definition for I2C\_ISR register  *********************/}}
\DoxyCodeLine{10504 \textcolor{preprocessor}{\#define I2C\_ISR\_TXE\_Pos              (0U)}}
\DoxyCodeLine{10505 \textcolor{preprocessor}{\#define I2C\_ISR\_TXE\_Msk              (0x1UL << I2C\_ISR\_TXE\_Pos)                }}
\DoxyCodeLine{10506 \textcolor{preprocessor}{\#define I2C\_ISR\_TXE                  I2C\_ISR\_TXE\_Msk                           }}
\DoxyCodeLine{10507 \textcolor{preprocessor}{\#define I2C\_ISR\_TXIS\_Pos             (1U)}}
\DoxyCodeLine{10508 \textcolor{preprocessor}{\#define I2C\_ISR\_TXIS\_Msk             (0x1UL << I2C\_ISR\_TXIS\_Pos)               }}
\DoxyCodeLine{10509 \textcolor{preprocessor}{\#define I2C\_ISR\_TXIS                 I2C\_ISR\_TXIS\_Msk                          }}
\DoxyCodeLine{10510 \textcolor{preprocessor}{\#define I2C\_ISR\_RXNE\_Pos             (2U)}}
\DoxyCodeLine{10511 \textcolor{preprocessor}{\#define I2C\_ISR\_RXNE\_Msk             (0x1UL << I2C\_ISR\_RXNE\_Pos)               }}
\DoxyCodeLine{10512 \textcolor{preprocessor}{\#define I2C\_ISR\_RXNE                 I2C\_ISR\_RXNE\_Msk                          }}
\DoxyCodeLine{10513 \textcolor{preprocessor}{\#define I2C\_ISR\_ADDR\_Pos             (3U)}}
\DoxyCodeLine{10514 \textcolor{preprocessor}{\#define I2C\_ISR\_ADDR\_Msk             (0x1UL << I2C\_ISR\_ADDR\_Pos)               }}
\DoxyCodeLine{10515 \textcolor{preprocessor}{\#define I2C\_ISR\_ADDR                 I2C\_ISR\_ADDR\_Msk                          }}
\DoxyCodeLine{10516 \textcolor{preprocessor}{\#define I2C\_ISR\_NACKF\_Pos            (4U)}}
\DoxyCodeLine{10517 \textcolor{preprocessor}{\#define I2C\_ISR\_NACKF\_Msk            (0x1UL << I2C\_ISR\_NACKF\_Pos)              }}
\DoxyCodeLine{10518 \textcolor{preprocessor}{\#define I2C\_ISR\_NACKF                I2C\_ISR\_NACKF\_Msk                         }}
\DoxyCodeLine{10519 \textcolor{preprocessor}{\#define I2C\_ISR\_STOPF\_Pos            (5U)}}
\DoxyCodeLine{10520 \textcolor{preprocessor}{\#define I2C\_ISR\_STOPF\_Msk            (0x1UL << I2C\_ISR\_STOPF\_Pos)              }}
\DoxyCodeLine{10521 \textcolor{preprocessor}{\#define I2C\_ISR\_STOPF                I2C\_ISR\_STOPF\_Msk                         }}
\DoxyCodeLine{10522 \textcolor{preprocessor}{\#define I2C\_ISR\_TC\_Pos               (6U)}}
\DoxyCodeLine{10523 \textcolor{preprocessor}{\#define I2C\_ISR\_TC\_Msk               (0x1UL << I2C\_ISR\_TC\_Pos)                 }}
\DoxyCodeLine{10524 \textcolor{preprocessor}{\#define I2C\_ISR\_TC                   I2C\_ISR\_TC\_Msk                            }}
\DoxyCodeLine{10525 \textcolor{preprocessor}{\#define I2C\_ISR\_TCR\_Pos              (7U)}}
\DoxyCodeLine{10526 \textcolor{preprocessor}{\#define I2C\_ISR\_TCR\_Msk              (0x1UL << I2C\_ISR\_TCR\_Pos)                }}
\DoxyCodeLine{10527 \textcolor{preprocessor}{\#define I2C\_ISR\_TCR                  I2C\_ISR\_TCR\_Msk                           }}
\DoxyCodeLine{10528 \textcolor{preprocessor}{\#define I2C\_ISR\_BERR\_Pos             (8U)}}
\DoxyCodeLine{10529 \textcolor{preprocessor}{\#define I2C\_ISR\_BERR\_Msk             (0x1UL << I2C\_ISR\_BERR\_Pos)               }}
\DoxyCodeLine{10530 \textcolor{preprocessor}{\#define I2C\_ISR\_BERR                 I2C\_ISR\_BERR\_Msk                          }}
\DoxyCodeLine{10531 \textcolor{preprocessor}{\#define I2C\_ISR\_ARLO\_Pos             (9U)}}
\DoxyCodeLine{10532 \textcolor{preprocessor}{\#define I2C\_ISR\_ARLO\_Msk             (0x1UL << I2C\_ISR\_ARLO\_Pos)               }}
\DoxyCodeLine{10533 \textcolor{preprocessor}{\#define I2C\_ISR\_ARLO                 I2C\_ISR\_ARLO\_Msk                          }}
\DoxyCodeLine{10534 \textcolor{preprocessor}{\#define I2C\_ISR\_OVR\_Pos              (10U)}}
\DoxyCodeLine{10535 \textcolor{preprocessor}{\#define I2C\_ISR\_OVR\_Msk              (0x1UL << I2C\_ISR\_OVR\_Pos)                }}
\DoxyCodeLine{10536 \textcolor{preprocessor}{\#define I2C\_ISR\_OVR                  I2C\_ISR\_OVR\_Msk                           }}
\DoxyCodeLine{10537 \textcolor{preprocessor}{\#define I2C\_ISR\_PECERR\_Pos           (11U)}}
\DoxyCodeLine{10538 \textcolor{preprocessor}{\#define I2C\_ISR\_PECERR\_Msk           (0x1UL << I2C\_ISR\_PECERR\_Pos)             }}
\DoxyCodeLine{10539 \textcolor{preprocessor}{\#define I2C\_ISR\_PECERR               I2C\_ISR\_PECERR\_Msk                        }}
\DoxyCodeLine{10540 \textcolor{preprocessor}{\#define I2C\_ISR\_TIMEOUT\_Pos          (12U)}}
\DoxyCodeLine{10541 \textcolor{preprocessor}{\#define I2C\_ISR\_TIMEOUT\_Msk          (0x1UL << I2C\_ISR\_TIMEOUT\_Pos)            }}
\DoxyCodeLine{10542 \textcolor{preprocessor}{\#define I2C\_ISR\_TIMEOUT              I2C\_ISR\_TIMEOUT\_Msk                       }}
\DoxyCodeLine{10543 \textcolor{preprocessor}{\#define I2C\_ISR\_ALERT\_Pos            (13U)}}
\DoxyCodeLine{10544 \textcolor{preprocessor}{\#define I2C\_ISR\_ALERT\_Msk            (0x1UL << I2C\_ISR\_ALERT\_Pos)              }}
\DoxyCodeLine{10545 \textcolor{preprocessor}{\#define I2C\_ISR\_ALERT                I2C\_ISR\_ALERT\_Msk                         }}
\DoxyCodeLine{10546 \textcolor{preprocessor}{\#define I2C\_ISR\_BUSY\_Pos             (15U)}}
\DoxyCodeLine{10547 \textcolor{preprocessor}{\#define I2C\_ISR\_BUSY\_Msk             (0x1UL << I2C\_ISR\_BUSY\_Pos)               }}
\DoxyCodeLine{10548 \textcolor{preprocessor}{\#define I2C\_ISR\_BUSY                 I2C\_ISR\_BUSY\_Msk                          }}
\DoxyCodeLine{10549 \textcolor{preprocessor}{\#define I2C\_ISR\_DIR\_Pos              (16U)}}
\DoxyCodeLine{10550 \textcolor{preprocessor}{\#define I2C\_ISR\_DIR\_Msk              (0x1UL << I2C\_ISR\_DIR\_Pos)                }}
\DoxyCodeLine{10551 \textcolor{preprocessor}{\#define I2C\_ISR\_DIR                  I2C\_ISR\_DIR\_Msk                           }}
\DoxyCodeLine{10552 \textcolor{preprocessor}{\#define I2C\_ISR\_ADDCODE\_Pos          (17U)}}
\DoxyCodeLine{10553 \textcolor{preprocessor}{\#define I2C\_ISR\_ADDCODE\_Msk          (0x7FUL << I2C\_ISR\_ADDCODE\_Pos)           }}
\DoxyCodeLine{10554 \textcolor{preprocessor}{\#define I2C\_ISR\_ADDCODE              I2C\_ISR\_ADDCODE\_Msk                       }}
\DoxyCodeLine{10556 \textcolor{comment}{/******************  Bit definition for I2C\_ICR register  *********************/}}
\DoxyCodeLine{10557 \textcolor{preprocessor}{\#define I2C\_ICR\_ADDRCF\_Pos           (3U)}}
\DoxyCodeLine{10558 \textcolor{preprocessor}{\#define I2C\_ICR\_ADDRCF\_Msk           (0x1UL << I2C\_ICR\_ADDRCF\_Pos)             }}
\DoxyCodeLine{10559 \textcolor{preprocessor}{\#define I2C\_ICR\_ADDRCF               I2C\_ICR\_ADDRCF\_Msk                        }}
\DoxyCodeLine{10560 \textcolor{preprocessor}{\#define I2C\_ICR\_NACKCF\_Pos           (4U)}}
\DoxyCodeLine{10561 \textcolor{preprocessor}{\#define I2C\_ICR\_NACKCF\_Msk           (0x1UL << I2C\_ICR\_NACKCF\_Pos)             }}
\DoxyCodeLine{10562 \textcolor{preprocessor}{\#define I2C\_ICR\_NACKCF               I2C\_ICR\_NACKCF\_Msk                        }}
\DoxyCodeLine{10563 \textcolor{preprocessor}{\#define I2C\_ICR\_STOPCF\_Pos           (5U)}}
\DoxyCodeLine{10564 \textcolor{preprocessor}{\#define I2C\_ICR\_STOPCF\_Msk           (0x1UL << I2C\_ICR\_STOPCF\_Pos)             }}
\DoxyCodeLine{10565 \textcolor{preprocessor}{\#define I2C\_ICR\_STOPCF               I2C\_ICR\_STOPCF\_Msk                        }}
\DoxyCodeLine{10566 \textcolor{preprocessor}{\#define I2C\_ICR\_BERRCF\_Pos           (8U)}}
\DoxyCodeLine{10567 \textcolor{preprocessor}{\#define I2C\_ICR\_BERRCF\_Msk           (0x1UL << I2C\_ICR\_BERRCF\_Pos)             }}
\DoxyCodeLine{10568 \textcolor{preprocessor}{\#define I2C\_ICR\_BERRCF               I2C\_ICR\_BERRCF\_Msk                        }}
\DoxyCodeLine{10569 \textcolor{preprocessor}{\#define I2C\_ICR\_ARLOCF\_Pos           (9U)}}
\DoxyCodeLine{10570 \textcolor{preprocessor}{\#define I2C\_ICR\_ARLOCF\_Msk           (0x1UL << I2C\_ICR\_ARLOCF\_Pos)             }}
\DoxyCodeLine{10571 \textcolor{preprocessor}{\#define I2C\_ICR\_ARLOCF               I2C\_ICR\_ARLOCF\_Msk                        }}
\DoxyCodeLine{10572 \textcolor{preprocessor}{\#define I2C\_ICR\_OVRCF\_Pos            (10U)}}
\DoxyCodeLine{10573 \textcolor{preprocessor}{\#define I2C\_ICR\_OVRCF\_Msk            (0x1UL << I2C\_ICR\_OVRCF\_Pos)              }}
\DoxyCodeLine{10574 \textcolor{preprocessor}{\#define I2C\_ICR\_OVRCF                I2C\_ICR\_OVRCF\_Msk                         }}
\DoxyCodeLine{10575 \textcolor{preprocessor}{\#define I2C\_ICR\_PECCF\_Pos            (11U)}}
\DoxyCodeLine{10576 \textcolor{preprocessor}{\#define I2C\_ICR\_PECCF\_Msk            (0x1UL << I2C\_ICR\_PECCF\_Pos)              }}
\DoxyCodeLine{10577 \textcolor{preprocessor}{\#define I2C\_ICR\_PECCF                I2C\_ICR\_PECCF\_Msk                         }}
\DoxyCodeLine{10578 \textcolor{preprocessor}{\#define I2C\_ICR\_TIMOUTCF\_Pos         (12U)}}
\DoxyCodeLine{10579 \textcolor{preprocessor}{\#define I2C\_ICR\_TIMOUTCF\_Msk         (0x1UL << I2C\_ICR\_TIMOUTCF\_Pos)           }}
\DoxyCodeLine{10580 \textcolor{preprocessor}{\#define I2C\_ICR\_TIMOUTCF             I2C\_ICR\_TIMOUTCF\_Msk                      }}
\DoxyCodeLine{10581 \textcolor{preprocessor}{\#define I2C\_ICR\_ALERTCF\_Pos          (13U)}}
\DoxyCodeLine{10582 \textcolor{preprocessor}{\#define I2C\_ICR\_ALERTCF\_Msk          (0x1UL << I2C\_ICR\_ALERTCF\_Pos)            }}
\DoxyCodeLine{10583 \textcolor{preprocessor}{\#define I2C\_ICR\_ALERTCF              I2C\_ICR\_ALERTCF\_Msk                       }}
\DoxyCodeLine{10585 \textcolor{comment}{/******************  Bit definition for I2C\_PECR register  *********************/}}
\DoxyCodeLine{10586 \textcolor{preprocessor}{\#define I2C\_PECR\_PEC\_Pos             (0U)}}
\DoxyCodeLine{10587 \textcolor{preprocessor}{\#define I2C\_PECR\_PEC\_Msk             (0xFFUL << I2C\_PECR\_PEC\_Pos)              }}
\DoxyCodeLine{10588 \textcolor{preprocessor}{\#define I2C\_PECR\_PEC                 I2C\_PECR\_PEC\_Msk                          }}
\DoxyCodeLine{10590 \textcolor{comment}{/******************  Bit definition for I2C\_RXDR register  *********************/}}
\DoxyCodeLine{10591 \textcolor{preprocessor}{\#define I2C\_RXDR\_RXDATA\_Pos          (0U)}}
\DoxyCodeLine{10592 \textcolor{preprocessor}{\#define I2C\_RXDR\_RXDATA\_Msk          (0xFFUL << I2C\_RXDR\_RXDATA\_Pos)           }}
\DoxyCodeLine{10593 \textcolor{preprocessor}{\#define I2C\_RXDR\_RXDATA              I2C\_RXDR\_RXDATA\_Msk                       }}
\DoxyCodeLine{10595 \textcolor{comment}{/******************  Bit definition for I2C\_TXDR register  *********************/}}
\DoxyCodeLine{10596 \textcolor{preprocessor}{\#define I2C\_TXDR\_TXDATA\_Pos          (0U)}}
\DoxyCodeLine{10597 \textcolor{preprocessor}{\#define I2C\_TXDR\_TXDATA\_Msk          (0xFFUL << I2C\_TXDR\_TXDATA\_Pos)           }}
\DoxyCodeLine{10598 \textcolor{preprocessor}{\#define I2C\_TXDR\_TXDATA              I2C\_TXDR\_TXDATA\_Msk                       }}
\DoxyCodeLine{10600 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10601 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{10602 \textcolor{comment}{/*                           Independent WATCHDOG                             */}}
\DoxyCodeLine{10603 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{10604 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10605 \textcolor{comment}{/*******************  Bit definition for IWDG\_KR register  ********************/}}
\DoxyCodeLine{10606 \textcolor{preprocessor}{\#define IWDG\_KR\_KEY\_Pos      (0U)}}
\DoxyCodeLine{10607 \textcolor{preprocessor}{\#define IWDG\_KR\_KEY\_Msk      (0xFFFFUL << IWDG\_KR\_KEY\_Pos)                     }}
\DoxyCodeLine{10608 \textcolor{preprocessor}{\#define IWDG\_KR\_KEY          IWDG\_KR\_KEY\_Msk                                   }}
\DoxyCodeLine{10610 \textcolor{comment}{/*******************  Bit definition for IWDG\_PR register  ********************/}}
\DoxyCodeLine{10611 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_Pos       (0U)}}
\DoxyCodeLine{10612 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_Msk       (0x7UL << IWDG\_PR\_PR\_Pos)                         }}
\DoxyCodeLine{10613 \textcolor{preprocessor}{\#define IWDG\_PR\_PR           IWDG\_PR\_PR\_Msk                                    }}
\DoxyCodeLine{10614 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_0         (0x1UL << IWDG\_PR\_PR\_Pos)                         }}
\DoxyCodeLine{10615 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_1         (0x2UL << IWDG\_PR\_PR\_Pos)                         }}
\DoxyCodeLine{10616 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_2         (0x4UL << IWDG\_PR\_PR\_Pos)                         }}
\DoxyCodeLine{10618 \textcolor{comment}{/*******************  Bit definition for IWDG\_RLR register  *******************/}}
\DoxyCodeLine{10619 \textcolor{preprocessor}{\#define IWDG\_RLR\_RL\_Pos      (0U)}}
\DoxyCodeLine{10620 \textcolor{preprocessor}{\#define IWDG\_RLR\_RL\_Msk      (0xFFFUL << IWDG\_RLR\_RL\_Pos)                      }}
\DoxyCodeLine{10621 \textcolor{preprocessor}{\#define IWDG\_RLR\_RL          IWDG\_RLR\_RL\_Msk                                   }}
\DoxyCodeLine{10623 \textcolor{comment}{/*******************  Bit definition for IWDG\_SR register  ********************/}}
\DoxyCodeLine{10624 \textcolor{preprocessor}{\#define IWDG\_SR\_PVU\_Pos      (0U)}}
\DoxyCodeLine{10625 \textcolor{preprocessor}{\#define IWDG\_SR\_PVU\_Msk      (0x1UL << IWDG\_SR\_PVU\_Pos)                        }}
\DoxyCodeLine{10626 \textcolor{preprocessor}{\#define IWDG\_SR\_PVU          IWDG\_SR\_PVU\_Msk                                   }}
\DoxyCodeLine{10627 \textcolor{preprocessor}{\#define IWDG\_SR\_RVU\_Pos      (1U)}}
\DoxyCodeLine{10628 \textcolor{preprocessor}{\#define IWDG\_SR\_RVU\_Msk      (0x1UL << IWDG\_SR\_RVU\_Pos)                        }}
\DoxyCodeLine{10629 \textcolor{preprocessor}{\#define IWDG\_SR\_RVU          IWDG\_SR\_RVU\_Msk                                   }}
\DoxyCodeLine{10630 \textcolor{preprocessor}{\#define IWDG\_SR\_WVU\_Pos      (2U)}}
\DoxyCodeLine{10631 \textcolor{preprocessor}{\#define IWDG\_SR\_WVU\_Msk      (0x1UL << IWDG\_SR\_WVU\_Pos)                        }}
\DoxyCodeLine{10632 \textcolor{preprocessor}{\#define IWDG\_SR\_WVU          IWDG\_SR\_WVU\_Msk                                   }}
\DoxyCodeLine{10634 \textcolor{comment}{/*******************  Bit definition for IWDG\_KR register  ********************/}}
\DoxyCodeLine{10635 \textcolor{preprocessor}{\#define IWDG\_WINR\_WIN\_Pos    (0U)}}
\DoxyCodeLine{10636 \textcolor{preprocessor}{\#define IWDG\_WINR\_WIN\_Msk    (0xFFFUL << IWDG\_WINR\_WIN\_Pos)                    }}
\DoxyCodeLine{10637 \textcolor{preprocessor}{\#define IWDG\_WINR\_WIN        IWDG\_WINR\_WIN\_Msk                                 }}
\DoxyCodeLine{10639 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10640 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{10641 \textcolor{comment}{/*                         Operational Amplifier (OPAMP)                      */}}
\DoxyCodeLine{10642 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{10643 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10644 \textcolor{comment}{/*********************  Bit definition for OPAMPx\_CSR register  ***************/}}
\DoxyCodeLine{10645 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OPAMPxEN\_Pos       (0U)}}
\DoxyCodeLine{10646 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OPAMPxEN\_Msk       (0x1UL << OPAMP\_CSR\_OPAMPxEN\_Pos)         }}
\DoxyCodeLine{10647 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OPAMPxEN           OPAMP\_CSR\_OPAMPxEN\_Msk                    }}
\DoxyCodeLine{10648 \textcolor{preprocessor}{\#define OPAMP\_CSR\_FORCEVP\_Pos        (1U)}}
\DoxyCodeLine{10649 \textcolor{preprocessor}{\#define OPAMP\_CSR\_FORCEVP\_Msk        (0x1UL << OPAMP\_CSR\_FORCEVP\_Pos)          }}
\DoxyCodeLine{10650 \textcolor{preprocessor}{\#define OPAMP\_CSR\_FORCEVP            OPAMP\_CSR\_FORCEVP\_Msk                     }}
\DoxyCodeLine{10651 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VPSEL\_Pos          (2U)}}
\DoxyCodeLine{10652 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VPSEL\_Msk          (0x3UL << OPAMP\_CSR\_VPSEL\_Pos)            }}
\DoxyCodeLine{10653 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VPSEL              OPAMP\_CSR\_VPSEL\_Msk                       }}
\DoxyCodeLine{10654 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VPSEL\_0            (0x1UL << OPAMP\_CSR\_VPSEL\_Pos)            }}
\DoxyCodeLine{10655 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VPSEL\_1            (0x2UL << OPAMP\_CSR\_VPSEL\_Pos)            }}
\DoxyCodeLine{10656 \textcolor{preprocessor}{\#define OPAMP\_CSR\_USERTRIM\_Pos       (4U)}}
\DoxyCodeLine{10657 \textcolor{preprocessor}{\#define OPAMP\_CSR\_USERTRIM\_Msk       (0x1UL << OPAMP\_CSR\_USERTRIM\_Pos)         }}
\DoxyCodeLine{10658 \textcolor{preprocessor}{\#define OPAMP\_CSR\_USERTRIM           OPAMP\_CSR\_USERTRIM\_Msk                    }}
\DoxyCodeLine{10659 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VMSEL\_Pos          (5U)}}
\DoxyCodeLine{10660 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VMSEL\_Msk          (0x3UL << OPAMP\_CSR\_VMSEL\_Pos)            }}
\DoxyCodeLine{10661 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VMSEL              OPAMP\_CSR\_VMSEL\_Msk                       }}
\DoxyCodeLine{10662 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VMSEL\_0            (0x1UL << OPAMP\_CSR\_VMSEL\_Pos)            }}
\DoxyCodeLine{10663 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VMSEL\_1            (0x2UL << OPAMP\_CSR\_VMSEL\_Pos)            }}
\DoxyCodeLine{10664 \textcolor{preprocessor}{\#define OPAMP\_CSR\_HIGHSPEEDEN\_Pos    (7U)}}
\DoxyCodeLine{10665 \textcolor{preprocessor}{\#define OPAMP\_CSR\_HIGHSPEEDEN\_Msk    (0x1UL << OPAMP\_CSR\_HIGHSPEEDEN\_Pos)      }}
\DoxyCodeLine{10666 \textcolor{preprocessor}{\#define OPAMP\_CSR\_HIGHSPEEDEN        OPAMP\_CSR\_HIGHSPEEDEN\_Msk                 }}
\DoxyCodeLine{10667 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OPAMPINTEN\_Pos     (8U)}}
\DoxyCodeLine{10668 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OPAMPINTEN\_Msk     (0x1UL << OPAMP\_CSR\_OPAMPINTEN\_Pos)       }}
\DoxyCodeLine{10669 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OPAMPINTEN         OPAMP\_CSR\_OPAMPINTEN\_Msk                  }}
\DoxyCodeLine{10670 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALON\_Pos          (11U)}}
\DoxyCodeLine{10671 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALON\_Msk          (0x1UL << OPAMP\_CSR\_CALON\_Pos)            }}
\DoxyCodeLine{10672 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALON              OPAMP\_CSR\_CALON\_Msk                       }}
\DoxyCodeLine{10673 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALSEL\_Pos         (12U)}}
\DoxyCodeLine{10674 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALSEL\_Msk         (0x3UL << OPAMP\_CSR\_CALSEL\_Pos)           }}
\DoxyCodeLine{10675 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALSEL             OPAMP\_CSR\_CALSEL\_Msk                      }}
\DoxyCodeLine{10676 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALSEL\_0           (0x1UL << OPAMP\_CSR\_CALSEL\_Pos)           }}
\DoxyCodeLine{10677 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALSEL\_1           (0x2UL << OPAMP\_CSR\_CALSEL\_Pos)           }}
\DoxyCodeLine{10678 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN\_Pos         (14U)}}
\DoxyCodeLine{10679 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN\_Msk         (0x1FUL << OPAMP\_CSR\_PGGAIN\_Pos)          }}
\DoxyCodeLine{10680 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN             OPAMP\_CSR\_PGGAIN\_Msk                      }}
\DoxyCodeLine{10681 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN\_0           (0x1UL << OPAMP\_CSR\_PGGAIN\_Pos)           }}
\DoxyCodeLine{10682 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN\_1           (0x2UL << OPAMP\_CSR\_PGGAIN\_Pos)           }}
\DoxyCodeLine{10683 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN\_2           (0x4UL << OPAMP\_CSR\_PGGAIN\_Pos)           }}
\DoxyCodeLine{10684 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN\_3           (0x8UL << OPAMP\_CSR\_PGGAIN\_Pos)           }}
\DoxyCodeLine{10685 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN\_4           (0x10UL << OPAMP\_CSR\_PGGAIN\_Pos)          }}
\DoxyCodeLine{10686 \textcolor{preprocessor}{\#define OPAMP\_CSR\_TRIMOFFSETP\_Pos    (19U)}}
\DoxyCodeLine{10687 \textcolor{preprocessor}{\#define OPAMP\_CSR\_TRIMOFFSETP\_Msk    (0x1FUL << OPAMP\_CSR\_TRIMOFFSETP\_Pos)     }}
\DoxyCodeLine{10688 \textcolor{preprocessor}{\#define OPAMP\_CSR\_TRIMOFFSETP        OPAMP\_CSR\_TRIMOFFSETP\_Msk                 }}
\DoxyCodeLine{10689 \textcolor{preprocessor}{\#define OPAMP\_CSR\_TRIMOFFSETN\_Pos    (24U)}}
\DoxyCodeLine{10690 \textcolor{preprocessor}{\#define OPAMP\_CSR\_TRIMOFFSETN\_Msk    (0x1FUL << OPAMP\_CSR\_TRIMOFFSETN\_Pos)     }}
\DoxyCodeLine{10691 \textcolor{preprocessor}{\#define OPAMP\_CSR\_TRIMOFFSETN        OPAMP\_CSR\_TRIMOFFSETN\_Msk                 }}
\DoxyCodeLine{10692 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OUTCAL\_Pos         (30U)}}
\DoxyCodeLine{10693 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OUTCAL\_Msk         (0x1UL << OPAMP\_CSR\_OUTCAL\_Pos)           }}
\DoxyCodeLine{10694 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OUTCAL             OPAMP\_CSR\_OUTCAL\_Msk                      }}
\DoxyCodeLine{10695 \textcolor{preprocessor}{\#define OPAMP\_CSR\_LOCK\_Pos           (31U)}}
\DoxyCodeLine{10696 \textcolor{preprocessor}{\#define OPAMP\_CSR\_LOCK\_Msk           (0x1UL << OPAMP\_CSR\_LOCK\_Pos)             }}
\DoxyCodeLine{10697 \textcolor{preprocessor}{\#define OPAMP\_CSR\_LOCK               OPAMP\_CSR\_LOCK\_Msk                        }}
\DoxyCodeLine{10699 \textcolor{comment}{/*********************  Bit definition for OPAMPx\_TCMR register  ***************/}}
\DoxyCodeLine{10700 }
\DoxyCodeLine{10701 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_VMSSEL\_Pos        (0U)}}
\DoxyCodeLine{10702 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_VMSSEL\_Msk        (0x1UL << OPAMP\_TCMR\_VMSSEL\_Pos)          }}
\DoxyCodeLine{10703 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_VMSSEL            OPAMP\_TCMR\_VMSSEL\_Msk                     }}
\DoxyCodeLine{10704 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_VPSSEL\_Pos        (1U)}}
\DoxyCodeLine{10705 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_VPSSEL\_Msk        (0x3UL << OPAMP\_TCMR\_VPSSEL\_Pos)          }}
\DoxyCodeLine{10706 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_VPSSEL            OPAMP\_TCMR\_VPSSEL\_Msk                     }}
\DoxyCodeLine{10707 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_VPSSEL\_0          (0x1UL << OPAMP\_TCMR\_VPSSEL\_Pos)          }}
\DoxyCodeLine{10708 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_VPSSEL\_1          (0x2UL << OPAMP\_TCMR\_VPSSEL\_Pos)          }}
\DoxyCodeLine{10709 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_T1CMEN\_Pos        (3U)}}
\DoxyCodeLine{10710 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_T1CMEN\_Msk        (0x1UL << OPAMP\_TCMR\_T1CMEN\_Pos)          }}
\DoxyCodeLine{10711 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_T1CMEN            OPAMP\_TCMR\_T1CMEN\_Msk                     }}
\DoxyCodeLine{10712 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_T8CMEN\_Pos        (4U)}}
\DoxyCodeLine{10713 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_T8CMEN\_Msk        (0x1UL << OPAMP\_TCMR\_T8CMEN\_Pos)          }}
\DoxyCodeLine{10714 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_T8CMEN            OPAMP\_TCMR\_T8CMEN\_Msk                     }}
\DoxyCodeLine{10715 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_T20CMEN\_Pos       (5U)}}
\DoxyCodeLine{10716 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_T20CMEN\_Msk       (0x1UL << OPAMP\_TCMR\_T20CMEN\_Pos)         }}
\DoxyCodeLine{10717 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_T20CMEN           OPAMP\_TCMR\_T20CMEN\_Msk                    }}
\DoxyCodeLine{10718 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_LOCK\_Pos          (31U)}}
\DoxyCodeLine{10719 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_LOCK\_Msk          (0x1UL << OPAMP\_TCMR\_LOCK\_Pos)            }}
\DoxyCodeLine{10720 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_LOCK              OPAMP\_TCMR\_LOCK\_Msk                       }}
\DoxyCodeLine{10723 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10724 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{10725 \textcolor{comment}{/*                             Power Control                                  */}}
\DoxyCodeLine{10726 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{10727 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10728 }
\DoxyCodeLine{10729 \textcolor{comment}{/********************  Bit definition for PWR\_CR1 register  ********************/}}
\DoxyCodeLine{10730 }
\DoxyCodeLine{10731 \textcolor{preprocessor}{\#define PWR\_CR1\_LPR\_Pos              (14U)}}
\DoxyCodeLine{10732 \textcolor{preprocessor}{\#define PWR\_CR1\_LPR\_Msk              (0x1UL << PWR\_CR1\_LPR\_Pos)                }}
\DoxyCodeLine{10733 \textcolor{preprocessor}{\#define PWR\_CR1\_LPR                  PWR\_CR1\_LPR\_Msk                           }}
\DoxyCodeLine{10734 \textcolor{preprocessor}{\#define PWR\_CR1\_VOS\_Pos              (9U)}}
\DoxyCodeLine{10735 \textcolor{preprocessor}{\#define PWR\_CR1\_VOS\_Msk              (0x3UL << PWR\_CR1\_VOS\_Pos)                }}
\DoxyCodeLine{10736 \textcolor{preprocessor}{\#define PWR\_CR1\_VOS                  PWR\_CR1\_VOS\_Msk                           }}
\DoxyCodeLine{10737 \textcolor{preprocessor}{\#define PWR\_CR1\_VOS\_0                (0x1UL << PWR\_CR1\_VOS\_Pos)                }}
\DoxyCodeLine{10738 \textcolor{preprocessor}{\#define PWR\_CR1\_VOS\_1                (0x2UL << PWR\_CR1\_VOS\_Pos)                }}
\DoxyCodeLine{10739 \textcolor{preprocessor}{\#define PWR\_CR1\_DBP\_Pos              (8U)}}
\DoxyCodeLine{10740 \textcolor{preprocessor}{\#define PWR\_CR1\_DBP\_Msk              (0x1UL << PWR\_CR1\_DBP\_Pos)                }}
\DoxyCodeLine{10741 \textcolor{preprocessor}{\#define PWR\_CR1\_DBP                  PWR\_CR1\_DBP\_Msk                           }}
\DoxyCodeLine{10742 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_Pos             (0U)}}
\DoxyCodeLine{10743 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_Msk             (0x7UL << PWR\_CR1\_LPMS\_Pos)               }}
\DoxyCodeLine{10744 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS                 PWR\_CR1\_LPMS\_Msk                          }}
\DoxyCodeLine{10745 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_STOP0           (0x00000000U)                             }}
\DoxyCodeLine{10746 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_STOP1\_Pos       (0U)}}
\DoxyCodeLine{10747 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_STOP1\_Msk       (0x1UL << PWR\_CR1\_LPMS\_STOP1\_Pos)         }}
\DoxyCodeLine{10748 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_STOP1           PWR\_CR1\_LPMS\_STOP1\_Msk                    }}
\DoxyCodeLine{10749 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_STANDBY\_Pos     (0U)}}
\DoxyCodeLine{10750 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_STANDBY\_Msk     (0x3UL << PWR\_CR1\_LPMS\_STANDBY\_Pos)       }}
\DoxyCodeLine{10751 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_STANDBY         PWR\_CR1\_LPMS\_STANDBY\_Msk                  }}
\DoxyCodeLine{10752 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_SHUTDOWN\_Pos    (2U)}}
\DoxyCodeLine{10753 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_SHUTDOWN\_Msk    (0x1UL << PWR\_CR1\_LPMS\_SHUTDOWN\_Pos)      }}
\DoxyCodeLine{10754 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_SHUTDOWN        PWR\_CR1\_LPMS\_SHUTDOWN\_Msk                 }}
\DoxyCodeLine{10757 \textcolor{comment}{/********************  Bit definition for PWR\_CR2 register  ********************/}}
\DoxyCodeLine{10758 }
\DoxyCodeLine{10760 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME\_Pos             (4U)}}
\DoxyCodeLine{10761 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME\_Msk             (0xFUL << PWR\_CR2\_PVME\_Pos)               }}
\DoxyCodeLine{10762 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME                 PWR\_CR2\_PVME\_Msk                          }}
\DoxyCodeLine{10763 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME4\_Pos            (7U)}}
\DoxyCodeLine{10764 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME4\_Msk            (0x1UL << PWR\_CR2\_PVME4\_Pos)              }}
\DoxyCodeLine{10765 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME4                PWR\_CR2\_PVME4\_Msk                         }}
\DoxyCodeLine{10766 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME3\_Pos            (6U)}}
\DoxyCodeLine{10767 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME3\_Msk            (0x1UL << PWR\_CR2\_PVME3\_Pos)              }}
\DoxyCodeLine{10768 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME3                PWR\_CR2\_PVME3\_Msk                         }}
\DoxyCodeLine{10769 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME2\_Pos            (5U)}}
\DoxyCodeLine{10770 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME2\_Msk            (0x1UL << PWR\_CR2\_PVME2\_Pos)              }}
\DoxyCodeLine{10771 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME2                PWR\_CR2\_PVME2\_Msk                         }}
\DoxyCodeLine{10772 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME1\_Pos            (4U)}}
\DoxyCodeLine{10773 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME1\_Msk            (0x1UL << PWR\_CR2\_PVME1\_Pos)              }}
\DoxyCodeLine{10774 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME1                PWR\_CR2\_PVME1\_Msk                         }}
\DoxyCodeLine{10777 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_Pos              (1U)}}
\DoxyCodeLine{10778 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_Msk              (0x7UL << PWR\_CR2\_PLS\_Pos)                }}
\DoxyCodeLine{10779 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS                  PWR\_CR2\_PLS\_Msk                           }}
\DoxyCodeLine{10780 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV0             (0x00000000U)                             }}
\DoxyCodeLine{10781 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV1\_Pos         (1U)}}
\DoxyCodeLine{10782 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV1\_Msk         (0x1UL << PWR\_CR2\_PLS\_LEV1\_Pos)           }}
\DoxyCodeLine{10783 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV1             PWR\_CR2\_PLS\_LEV1\_Msk                      }}
\DoxyCodeLine{10784 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV2\_Pos         (2U)}}
\DoxyCodeLine{10785 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV2\_Msk         (0x1UL << PWR\_CR2\_PLS\_LEV2\_Pos)           }}
\DoxyCodeLine{10786 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV2             PWR\_CR2\_PLS\_LEV2\_Msk                      }}
\DoxyCodeLine{10787 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV3\_Pos         (1U)}}
\DoxyCodeLine{10788 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV3\_Msk         (0x3UL << PWR\_CR2\_PLS\_LEV3\_Pos)           }}
\DoxyCodeLine{10789 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV3             PWR\_CR2\_PLS\_LEV3\_Msk                      }}
\DoxyCodeLine{10790 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV4\_Pos         (3U)}}
\DoxyCodeLine{10791 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV4\_Msk         (0x1UL << PWR\_CR2\_PLS\_LEV4\_Pos)           }}
\DoxyCodeLine{10792 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV4             PWR\_CR2\_PLS\_LEV4\_Msk                      }}
\DoxyCodeLine{10793 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV5\_Pos         (1U)}}
\DoxyCodeLine{10794 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV5\_Msk         (0x5UL << PWR\_CR2\_PLS\_LEV5\_Pos)           }}
\DoxyCodeLine{10795 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV5             PWR\_CR2\_PLS\_LEV5\_Msk                      }}
\DoxyCodeLine{10796 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV6\_Pos         (2U)}}
\DoxyCodeLine{10797 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV6\_Msk         (0x3UL << PWR\_CR2\_PLS\_LEV6\_Pos)           }}
\DoxyCodeLine{10798 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV6             PWR\_CR2\_PLS\_LEV6\_Msk                      }}
\DoxyCodeLine{10799 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV7\_Pos         (1U)}}
\DoxyCodeLine{10800 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV7\_Msk         (0x7UL << PWR\_CR2\_PLS\_LEV7\_Pos)           }}
\DoxyCodeLine{10801 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV7             PWR\_CR2\_PLS\_LEV7\_Msk                      }}
\DoxyCodeLine{10802 \textcolor{preprocessor}{\#define PWR\_CR2\_PVDE\_Pos             (0U)}}
\DoxyCodeLine{10803 \textcolor{preprocessor}{\#define PWR\_CR2\_PVDE\_Msk             (0x1UL << PWR\_CR2\_PVDE\_Pos)               }}
\DoxyCodeLine{10804 \textcolor{preprocessor}{\#define PWR\_CR2\_PVDE                 PWR\_CR2\_PVDE\_Msk                          }}
\DoxyCodeLine{10806 \textcolor{comment}{/********************  Bit definition for PWR\_CR3 register  ********************/}}
\DoxyCodeLine{10807 \textcolor{preprocessor}{\#define PWR\_CR3\_EIWF\_Pos             (15U)}}
\DoxyCodeLine{10808 \textcolor{preprocessor}{\#define PWR\_CR3\_EIWF\_Msk             (0x1UL << PWR\_CR3\_EIWF\_Pos)               }}
\DoxyCodeLine{10809 \textcolor{preprocessor}{\#define PWR\_CR3\_EIWF                 PWR\_CR3\_EIWF\_Msk                          }}
\DoxyCodeLine{10810 \textcolor{preprocessor}{\#define PWR\_CR3\_UCPD\_DBDIS\_Pos       (14U)}}
\DoxyCodeLine{10811 \textcolor{preprocessor}{\#define PWR\_CR3\_UCPD\_DBDIS\_Msk       (0x1UL << PWR\_CR3\_UCPD\_DBDIS\_Pos)         }}
\DoxyCodeLine{10812 \textcolor{preprocessor}{\#define PWR\_CR3\_UCPD\_DBDIS           PWR\_CR3\_UCPD\_DBDIS\_Msk                    }}
\DoxyCodeLine{10813 \textcolor{preprocessor}{\#define PWR\_CR3\_UCPD\_STDBY\_Pos       (13U)}}
\DoxyCodeLine{10814 \textcolor{preprocessor}{\#define PWR\_CR3\_UCPD\_STDBY\_Msk       (0x1UL << PWR\_CR3\_UCPD\_STDBY\_Pos)         }}
\DoxyCodeLine{10815 \textcolor{preprocessor}{\#define PWR\_CR3\_UCPD\_STDBY           PWR\_CR3\_UCPD\_STDBY\_Msk                    }}
\DoxyCodeLine{10816 \textcolor{preprocessor}{\#define PWR\_CR3\_APC\_Pos              (10U)}}
\DoxyCodeLine{10817 \textcolor{preprocessor}{\#define PWR\_CR3\_APC\_Msk              (0x1UL << PWR\_CR3\_APC\_Pos)                }}
\DoxyCodeLine{10818 \textcolor{preprocessor}{\#define PWR\_CR3\_APC                  PWR\_CR3\_APC\_Msk                           }}
\DoxyCodeLine{10819 \textcolor{preprocessor}{\#define PWR\_CR3\_RRS\_Pos              (8U)}}
\DoxyCodeLine{10820 \textcolor{preprocessor}{\#define PWR\_CR3\_RRS\_Msk              (0x1UL << PWR\_CR3\_RRS\_Pos)                }}
\DoxyCodeLine{10821 \textcolor{preprocessor}{\#define PWR\_CR3\_RRS                  PWR\_CR3\_RRS\_Msk                           }}
\DoxyCodeLine{10822 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP5\_Pos            (4U)}}
\DoxyCodeLine{10823 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP5\_Msk            (0x1UL << PWR\_CR3\_EWUP5\_Pos)              }}
\DoxyCodeLine{10824 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP5                PWR\_CR3\_EWUP5\_Msk                         }}
\DoxyCodeLine{10825 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP4\_Pos            (3U)}}
\DoxyCodeLine{10826 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP4\_Msk            (0x1UL << PWR\_CR3\_EWUP4\_Pos)              }}
\DoxyCodeLine{10827 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP4                PWR\_CR3\_EWUP4\_Msk                         }}
\DoxyCodeLine{10828 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP3\_Pos            (2U)}}
\DoxyCodeLine{10829 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP3\_Msk            (0x1UL << PWR\_CR3\_EWUP3\_Pos)              }}
\DoxyCodeLine{10830 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP3                PWR\_CR3\_EWUP3\_Msk                         }}
\DoxyCodeLine{10831 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP2\_Pos            (1U)}}
\DoxyCodeLine{10832 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP2\_Msk            (0x1UL << PWR\_CR3\_EWUP2\_Pos)              }}
\DoxyCodeLine{10833 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP2                PWR\_CR3\_EWUP2\_Msk                         }}
\DoxyCodeLine{10834 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP1\_Pos            (0U)}}
\DoxyCodeLine{10835 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP1\_Msk            (0x1UL << PWR\_CR3\_EWUP1\_Pos)              }}
\DoxyCodeLine{10836 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP1                PWR\_CR3\_EWUP1\_Msk                         }}
\DoxyCodeLine{10837 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP\_Pos             (0U)}}
\DoxyCodeLine{10838 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP\_Msk             (0x1FUL << PWR\_CR3\_EWUP\_Pos)              }}
\DoxyCodeLine{10839 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP                 PWR\_CR3\_EWUP\_Msk                          }}
\DoxyCodeLine{10841 \textcolor{comment}{/********************  Bit definition for PWR\_CR4 register  ********************/}}
\DoxyCodeLine{10842 \textcolor{preprocessor}{\#define PWR\_CR4\_VBRS\_Pos             (9U)}}
\DoxyCodeLine{10843 \textcolor{preprocessor}{\#define PWR\_CR4\_VBRS\_Msk             (0x1UL << PWR\_CR4\_VBRS\_Pos)               }}
\DoxyCodeLine{10844 \textcolor{preprocessor}{\#define PWR\_CR4\_VBRS                 PWR\_CR4\_VBRS\_Msk                          }}
\DoxyCodeLine{10845 \textcolor{preprocessor}{\#define PWR\_CR4\_VBE\_Pos              (8U)}}
\DoxyCodeLine{10846 \textcolor{preprocessor}{\#define PWR\_CR4\_VBE\_Msk              (0x1UL << PWR\_CR4\_VBE\_Pos)                }}
\DoxyCodeLine{10847 \textcolor{preprocessor}{\#define PWR\_CR4\_VBE                  PWR\_CR4\_VBE\_Msk                           }}
\DoxyCodeLine{10848 \textcolor{preprocessor}{\#define PWR\_CR4\_WP5\_Pos              (4U)}}
\DoxyCodeLine{10849 \textcolor{preprocessor}{\#define PWR\_CR4\_WP5\_Msk              (0x1UL << PWR\_CR4\_WP5\_Pos)                }}
\DoxyCodeLine{10850 \textcolor{preprocessor}{\#define PWR\_CR4\_WP5                  PWR\_CR4\_WP5\_Msk                           }}
\DoxyCodeLine{10851 \textcolor{preprocessor}{\#define PWR\_CR4\_WP4\_Pos              (3U)}}
\DoxyCodeLine{10852 \textcolor{preprocessor}{\#define PWR\_CR4\_WP4\_Msk              (0x1UL << PWR\_CR4\_WP4\_Pos)                }}
\DoxyCodeLine{10853 \textcolor{preprocessor}{\#define PWR\_CR4\_WP4                  PWR\_CR4\_WP4\_Msk                           }}
\DoxyCodeLine{10854 \textcolor{preprocessor}{\#define PWR\_CR4\_WP3\_Pos              (2U)}}
\DoxyCodeLine{10855 \textcolor{preprocessor}{\#define PWR\_CR4\_WP3\_Msk              (0x1UL << PWR\_CR4\_WP3\_Pos)                }}
\DoxyCodeLine{10856 \textcolor{preprocessor}{\#define PWR\_CR4\_WP3                  PWR\_CR4\_WP3\_Msk                           }}
\DoxyCodeLine{10857 \textcolor{preprocessor}{\#define PWR\_CR4\_WP2\_Pos              (1U)}}
\DoxyCodeLine{10858 \textcolor{preprocessor}{\#define PWR\_CR4\_WP2\_Msk              (0x1UL << PWR\_CR4\_WP2\_Pos)                }}
\DoxyCodeLine{10859 \textcolor{preprocessor}{\#define PWR\_CR4\_WP2                  PWR\_CR4\_WP2\_Msk                           }}
\DoxyCodeLine{10860 \textcolor{preprocessor}{\#define PWR\_CR4\_WP1\_Pos              (0U)}}
\DoxyCodeLine{10861 \textcolor{preprocessor}{\#define PWR\_CR4\_WP1\_Msk              (0x1UL << PWR\_CR4\_WP1\_Pos)                }}
\DoxyCodeLine{10862 \textcolor{preprocessor}{\#define PWR\_CR4\_WP1                  PWR\_CR4\_WP1\_Msk                           }}
\DoxyCodeLine{10864 \textcolor{comment}{/********************  Bit definition for PWR\_SR1 register  ********************/}}
\DoxyCodeLine{10865 \textcolor{preprocessor}{\#define PWR\_SR1\_WUFI\_Pos             (15U)}}
\DoxyCodeLine{10866 \textcolor{preprocessor}{\#define PWR\_SR1\_WUFI\_Msk             (0x1UL << PWR\_SR1\_WUFI\_Pos)               }}
\DoxyCodeLine{10867 \textcolor{preprocessor}{\#define PWR\_SR1\_WUFI                 PWR\_SR1\_WUFI\_Msk                          }}
\DoxyCodeLine{10868 \textcolor{preprocessor}{\#define PWR\_SR1\_SBF\_Pos              (8U)}}
\DoxyCodeLine{10869 \textcolor{preprocessor}{\#define PWR\_SR1\_SBF\_Msk              (0x1UL << PWR\_SR1\_SBF\_Pos)                }}
\DoxyCodeLine{10870 \textcolor{preprocessor}{\#define PWR\_SR1\_SBF                  PWR\_SR1\_SBF\_Msk                           }}
\DoxyCodeLine{10871 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF\_Pos              (0U)}}
\DoxyCodeLine{10872 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF\_Msk              (0x1FUL << PWR\_SR1\_WUF\_Pos)               }}
\DoxyCodeLine{10873 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF                  PWR\_SR1\_WUF\_Msk                           }}
\DoxyCodeLine{10874 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF5\_Pos             (4U)}}
\DoxyCodeLine{10875 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF5\_Msk             (0x1UL << PWR\_SR1\_WUF5\_Pos)               }}
\DoxyCodeLine{10876 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF5                 PWR\_SR1\_WUF5\_Msk                          }}
\DoxyCodeLine{10877 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF4\_Pos             (3U)}}
\DoxyCodeLine{10878 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF4\_Msk             (0x1UL << PWR\_SR1\_WUF4\_Pos)               }}
\DoxyCodeLine{10879 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF4                 PWR\_SR1\_WUF4\_Msk                          }}
\DoxyCodeLine{10880 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF3\_Pos             (2U)}}
\DoxyCodeLine{10881 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF3\_Msk             (0x1UL << PWR\_SR1\_WUF3\_Pos)               }}
\DoxyCodeLine{10882 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF3                 PWR\_SR1\_WUF3\_Msk                          }}
\DoxyCodeLine{10883 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF2\_Pos             (1U)}}
\DoxyCodeLine{10884 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF2\_Msk             (0x1UL << PWR\_SR1\_WUF2\_Pos)               }}
\DoxyCodeLine{10885 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF2                 PWR\_SR1\_WUF2\_Msk                          }}
\DoxyCodeLine{10886 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF1\_Pos             (0U)}}
\DoxyCodeLine{10887 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF1\_Msk             (0x1UL << PWR\_SR1\_WUF1\_Pos)               }}
\DoxyCodeLine{10888 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF1                 PWR\_SR1\_WUF1\_Msk                          }}
\DoxyCodeLine{10890 \textcolor{comment}{/********************  Bit definition for PWR\_SR2 register  ********************/}}
\DoxyCodeLine{10891 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO4\_Pos            (15U)}}
\DoxyCodeLine{10892 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO4\_Msk            (0x1UL << PWR\_SR2\_PVMO4\_Pos)              }}
\DoxyCodeLine{10893 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO4                PWR\_SR2\_PVMO4\_Msk                         }}
\DoxyCodeLine{10894 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO3\_Pos            (14U)}}
\DoxyCodeLine{10895 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO3\_Msk            (0x1UL << PWR\_SR2\_PVMO3\_Pos)              }}
\DoxyCodeLine{10896 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO3                PWR\_SR2\_PVMO3\_Msk                         }}
\DoxyCodeLine{10897 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO2\_Pos            (13U)}}
\DoxyCodeLine{10898 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO2\_Msk            (0x1UL << PWR\_SR2\_PVMO2\_Pos)              }}
\DoxyCodeLine{10899 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO2                PWR\_SR2\_PVMO2\_Msk                         }}
\DoxyCodeLine{10900 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO1\_Pos            (12U)}}
\DoxyCodeLine{10901 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO1\_Msk            (0x1UL << PWR\_SR2\_PVMO1\_Pos)              }}
\DoxyCodeLine{10902 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO1                PWR\_SR2\_PVMO1\_Msk                         }}
\DoxyCodeLine{10903 \textcolor{preprocessor}{\#define PWR\_SR2\_PVDO\_Pos             (11U)}}
\DoxyCodeLine{10904 \textcolor{preprocessor}{\#define PWR\_SR2\_PVDO\_Msk             (0x1UL << PWR\_SR2\_PVDO\_Pos)               }}
\DoxyCodeLine{10905 \textcolor{preprocessor}{\#define PWR\_SR2\_PVDO                 PWR\_SR2\_PVDO\_Msk                          }}
\DoxyCodeLine{10906 \textcolor{preprocessor}{\#define PWR\_SR2\_VOSF\_Pos             (10U)}}
\DoxyCodeLine{10907 \textcolor{preprocessor}{\#define PWR\_SR2\_VOSF\_Msk             (0x1UL << PWR\_SR2\_VOSF\_Pos)               }}
\DoxyCodeLine{10908 \textcolor{preprocessor}{\#define PWR\_SR2\_VOSF                 PWR\_SR2\_VOSF\_Msk                          }}
\DoxyCodeLine{10909 \textcolor{preprocessor}{\#define PWR\_SR2\_REGLPF\_Pos           (9U)}}
\DoxyCodeLine{10910 \textcolor{preprocessor}{\#define PWR\_SR2\_REGLPF\_Msk           (0x1UL << PWR\_SR2\_REGLPF\_Pos)             }}
\DoxyCodeLine{10911 \textcolor{preprocessor}{\#define PWR\_SR2\_REGLPF               PWR\_SR2\_REGLPF\_Msk                        }}
\DoxyCodeLine{10912 \textcolor{preprocessor}{\#define PWR\_SR2\_REGLPS\_Pos           (8U)}}
\DoxyCodeLine{10913 \textcolor{preprocessor}{\#define PWR\_SR2\_REGLPS\_Msk           (0x1UL << PWR\_SR2\_REGLPS\_Pos)             }}
\DoxyCodeLine{10914 \textcolor{preprocessor}{\#define PWR\_SR2\_REGLPS               PWR\_SR2\_REGLPS\_Msk                        }}
\DoxyCodeLine{10916 \textcolor{comment}{/********************  Bit definition for PWR\_SCR register  ********************/}}
\DoxyCodeLine{10917 \textcolor{preprocessor}{\#define PWR\_SCR\_CSBF\_Pos             (8U)}}
\DoxyCodeLine{10918 \textcolor{preprocessor}{\#define PWR\_SCR\_CSBF\_Msk             (0x1UL << PWR\_SCR\_CSBF\_Pos)               }}
\DoxyCodeLine{10919 \textcolor{preprocessor}{\#define PWR\_SCR\_CSBF                 PWR\_SCR\_CSBF\_Msk                          }}
\DoxyCodeLine{10920 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF\_Pos             (0U)}}
\DoxyCodeLine{10921 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF\_Msk             (0x1FUL << PWR\_SCR\_CWUF\_Pos)              }}
\DoxyCodeLine{10922 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF                 PWR\_SCR\_CWUF\_Msk                          }}
\DoxyCodeLine{10923 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF5\_Pos            (4U)}}
\DoxyCodeLine{10924 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF5\_Msk            (0x1UL << PWR\_SCR\_CWUF5\_Pos)              }}
\DoxyCodeLine{10925 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF5                PWR\_SCR\_CWUF5\_Msk                         }}
\DoxyCodeLine{10926 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF4\_Pos            (3U)}}
\DoxyCodeLine{10927 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF4\_Msk            (0x1UL << PWR\_SCR\_CWUF4\_Pos)              }}
\DoxyCodeLine{10928 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF4                PWR\_SCR\_CWUF4\_Msk                         }}
\DoxyCodeLine{10929 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF3\_Pos            (2U)}}
\DoxyCodeLine{10930 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF3\_Msk            (0x1UL << PWR\_SCR\_CWUF3\_Pos)              }}
\DoxyCodeLine{10931 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF3                PWR\_SCR\_CWUF3\_Msk                         }}
\DoxyCodeLine{10932 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF2\_Pos            (1U)}}
\DoxyCodeLine{10933 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF2\_Msk            (0x1UL << PWR\_SCR\_CWUF2\_Pos)              }}
\DoxyCodeLine{10934 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF2                PWR\_SCR\_CWUF2\_Msk                         }}
\DoxyCodeLine{10935 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF1\_Pos            (0U)}}
\DoxyCodeLine{10936 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF1\_Msk            (0x1UL << PWR\_SCR\_CWUF1\_Pos)              }}
\DoxyCodeLine{10937 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF1                PWR\_SCR\_CWUF1\_Msk                         }}
\DoxyCodeLine{10939 \textcolor{comment}{/********************  Bit definition for PWR\_PUCRA register  ********************/}}
\DoxyCodeLine{10940 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA15\_Pos           (15U)}}
\DoxyCodeLine{10941 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA15\_Msk           (0x1UL << PWR\_PUCRA\_PA15\_Pos)             }}
\DoxyCodeLine{10942 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA15               PWR\_PUCRA\_PA15\_Msk                        }}
\DoxyCodeLine{10943 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA13\_Pos           (13U)}}
\DoxyCodeLine{10944 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA13\_Msk           (0x1UL << PWR\_PUCRA\_PA13\_Pos)             }}
\DoxyCodeLine{10945 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA13               PWR\_PUCRA\_PA13\_Msk                        }}
\DoxyCodeLine{10946 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA12\_Pos           (12U)}}
\DoxyCodeLine{10947 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA12\_Msk           (0x1UL << PWR\_PUCRA\_PA12\_Pos)             }}
\DoxyCodeLine{10948 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA12               PWR\_PUCRA\_PA12\_Msk                        }}
\DoxyCodeLine{10949 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA11\_Pos           (11U)}}
\DoxyCodeLine{10950 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA11\_Msk           (0x1UL << PWR\_PUCRA\_PA11\_Pos)             }}
\DoxyCodeLine{10951 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA11               PWR\_PUCRA\_PA11\_Msk                        }}
\DoxyCodeLine{10952 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA10\_Pos           (10U)}}
\DoxyCodeLine{10953 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA10\_Msk           (0x1UL << PWR\_PUCRA\_PA10\_Pos)             }}
\DoxyCodeLine{10954 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA10               PWR\_PUCRA\_PA10\_Msk                        }}
\DoxyCodeLine{10955 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA9\_Pos            (9U)}}
\DoxyCodeLine{10956 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA9\_Msk            (0x1UL << PWR\_PUCRA\_PA9\_Pos)              }}
\DoxyCodeLine{10957 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA9                PWR\_PUCRA\_PA9\_Msk                         }}
\DoxyCodeLine{10958 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA8\_Pos            (8U)}}
\DoxyCodeLine{10959 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA8\_Msk            (0x1UL << PWR\_PUCRA\_PA8\_Pos)              }}
\DoxyCodeLine{10960 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA8                PWR\_PUCRA\_PA8\_Msk                         }}
\DoxyCodeLine{10961 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA7\_Pos            (7U)}}
\DoxyCodeLine{10962 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA7\_Msk            (0x1UL << PWR\_PUCRA\_PA7\_Pos)              }}
\DoxyCodeLine{10963 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA7                PWR\_PUCRA\_PA7\_Msk                         }}
\DoxyCodeLine{10964 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA6\_Pos            (6U)}}
\DoxyCodeLine{10965 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA6\_Msk            (0x1UL << PWR\_PUCRA\_PA6\_Pos)              }}
\DoxyCodeLine{10966 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA6                PWR\_PUCRA\_PA6\_Msk                         }}
\DoxyCodeLine{10967 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA5\_Pos            (5U)}}
\DoxyCodeLine{10968 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA5\_Msk            (0x1UL << PWR\_PUCRA\_PA5\_Pos)              }}
\DoxyCodeLine{10969 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA5                PWR\_PUCRA\_PA5\_Msk                         }}
\DoxyCodeLine{10970 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA4\_Pos            (4U)}}
\DoxyCodeLine{10971 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA4\_Msk            (0x1UL << PWR\_PUCRA\_PA4\_Pos)              }}
\DoxyCodeLine{10972 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA4                PWR\_PUCRA\_PA4\_Msk                         }}
\DoxyCodeLine{10973 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA3\_Pos            (3U)}}
\DoxyCodeLine{10974 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA3\_Msk            (0x1UL << PWR\_PUCRA\_PA3\_Pos)              }}
\DoxyCodeLine{10975 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA3                PWR\_PUCRA\_PA3\_Msk                         }}
\DoxyCodeLine{10976 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA2\_Pos            (2U)}}
\DoxyCodeLine{10977 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA2\_Msk            (0x1UL << PWR\_PUCRA\_PA2\_Pos)              }}
\DoxyCodeLine{10978 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA2                PWR\_PUCRA\_PA2\_Msk                         }}
\DoxyCodeLine{10979 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA1\_Pos            (1U)}}
\DoxyCodeLine{10980 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA1\_Msk            (0x1UL << PWR\_PUCRA\_PA1\_Pos)              }}
\DoxyCodeLine{10981 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA1                PWR\_PUCRA\_PA1\_Msk                         }}
\DoxyCodeLine{10982 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA0\_Pos            (0U)}}
\DoxyCodeLine{10983 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA0\_Msk            (0x1UL << PWR\_PUCRA\_PA0\_Pos)              }}
\DoxyCodeLine{10984 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA0                PWR\_PUCRA\_PA0\_Msk                         }}
\DoxyCodeLine{10986 \textcolor{comment}{/********************  Bit definition for PWR\_PDCRA register  ********************/}}
\DoxyCodeLine{10987 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA14\_Pos           (14U)}}
\DoxyCodeLine{10988 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA14\_Msk           (0x1UL << PWR\_PDCRA\_PA14\_Pos)             }}
\DoxyCodeLine{10989 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA14               PWR\_PDCRA\_PA14\_Msk                        }}
\DoxyCodeLine{10990 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA12\_Pos           (12U)}}
\DoxyCodeLine{10991 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA12\_Msk           (0x1UL << PWR\_PDCRA\_PA12\_Pos)             }}
\DoxyCodeLine{10992 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA12               PWR\_PDCRA\_PA12\_Msk                        }}
\DoxyCodeLine{10993 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA11\_Pos           (11U)}}
\DoxyCodeLine{10994 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA11\_Msk           (0x1UL << PWR\_PDCRA\_PA11\_Pos)             }}
\DoxyCodeLine{10995 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA11               PWR\_PDCRA\_PA11\_Msk                        }}
\DoxyCodeLine{10996 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA10\_Pos           (10U)}}
\DoxyCodeLine{10997 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA10\_Msk           (0x1UL << PWR\_PDCRA\_PA10\_Pos)             }}
\DoxyCodeLine{10998 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA10               PWR\_PDCRA\_PA10\_Msk                        }}
\DoxyCodeLine{10999 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA9\_Pos            (9U)}}
\DoxyCodeLine{11000 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA9\_Msk            (0x1UL << PWR\_PDCRA\_PA9\_Pos)              }}
\DoxyCodeLine{11001 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA9                PWR\_PDCRA\_PA9\_Msk                         }}
\DoxyCodeLine{11002 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA8\_Pos            (8U)}}
\DoxyCodeLine{11003 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA8\_Msk            (0x1UL << PWR\_PDCRA\_PA8\_Pos)              }}
\DoxyCodeLine{11004 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA8                PWR\_PDCRA\_PA8\_Msk                         }}
\DoxyCodeLine{11005 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA7\_Pos            (7U)}}
\DoxyCodeLine{11006 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA7\_Msk            (0x1UL << PWR\_PDCRA\_PA7\_Pos)              }}
\DoxyCodeLine{11007 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA7                PWR\_PDCRA\_PA7\_Msk                         }}
\DoxyCodeLine{11008 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA6\_Pos            (6U)}}
\DoxyCodeLine{11009 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA6\_Msk            (0x1UL << PWR\_PDCRA\_PA6\_Pos)              }}
\DoxyCodeLine{11010 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA6                PWR\_PDCRA\_PA6\_Msk                         }}
\DoxyCodeLine{11011 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA5\_Pos            (5U)}}
\DoxyCodeLine{11012 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA5\_Msk            (0x1UL << PWR\_PDCRA\_PA5\_Pos)              }}
\DoxyCodeLine{11013 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA5                PWR\_PDCRA\_PA5\_Msk                         }}
\DoxyCodeLine{11014 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA4\_Pos            (4U)}}
\DoxyCodeLine{11015 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA4\_Msk            (0x1UL << PWR\_PDCRA\_PA4\_Pos)              }}
\DoxyCodeLine{11016 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA4                PWR\_PDCRA\_PA4\_Msk                         }}
\DoxyCodeLine{11017 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA3\_Pos            (3U)}}
\DoxyCodeLine{11018 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA3\_Msk            (0x1UL << PWR\_PDCRA\_PA3\_Pos)              }}
\DoxyCodeLine{11019 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA3                PWR\_PDCRA\_PA3\_Msk                         }}
\DoxyCodeLine{11020 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA2\_Pos            (2U)}}
\DoxyCodeLine{11021 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA2\_Msk            (0x1UL << PWR\_PDCRA\_PA2\_Pos)              }}
\DoxyCodeLine{11022 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA2                PWR\_PDCRA\_PA2\_Msk                         }}
\DoxyCodeLine{11023 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA1\_Pos            (1U)}}
\DoxyCodeLine{11024 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA1\_Msk            (0x1UL << PWR\_PDCRA\_PA1\_Pos)              }}
\DoxyCodeLine{11025 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA1                PWR\_PDCRA\_PA1\_Msk                         }}
\DoxyCodeLine{11026 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA0\_Pos            (0U)}}
\DoxyCodeLine{11027 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA0\_Msk            (0x1UL << PWR\_PDCRA\_PA0\_Pos)              }}
\DoxyCodeLine{11028 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA0                PWR\_PDCRA\_PA0\_Msk                         }}
\DoxyCodeLine{11030 \textcolor{comment}{/********************  Bit definition for PWR\_PUCRB register  ********************/}}
\DoxyCodeLine{11031 }
\DoxyCodeLine{11032 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB15\_Pos           (15U)}}
\DoxyCodeLine{11033 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB15\_Msk           (0x1UL << PWR\_PUCRB\_PB15\_Pos)             }}
\DoxyCodeLine{11034 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB15               PWR\_PUCRB\_PB15\_Msk                        }}
\DoxyCodeLine{11035 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB14\_Pos           (14U)}}
\DoxyCodeLine{11036 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB14\_Msk           (0x1UL << PWR\_PUCRB\_PB14\_Pos)             }}
\DoxyCodeLine{11037 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB14               PWR\_PUCRB\_PB14\_Msk                        }}
\DoxyCodeLine{11038 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB13\_Pos           (13U)}}
\DoxyCodeLine{11039 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB13\_Msk           (0x1UL << PWR\_PUCRB\_PB13\_Pos)             }}
\DoxyCodeLine{11040 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB13               PWR\_PUCRB\_PB13\_Msk                        }}
\DoxyCodeLine{11041 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB12\_Pos           (12U)}}
\DoxyCodeLine{11042 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB12\_Msk           (0x1UL << PWR\_PUCRB\_PB12\_Pos)             }}
\DoxyCodeLine{11043 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB12               PWR\_PUCRB\_PB12\_Msk                        }}
\DoxyCodeLine{11044 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB11\_Pos           (11U)}}
\DoxyCodeLine{11045 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB11\_Msk           (0x1UL << PWR\_PUCRB\_PB11\_Pos)             }}
\DoxyCodeLine{11046 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB11               PWR\_PUCRB\_PB11\_Msk                        }}
\DoxyCodeLine{11047 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB10\_Pos           (10U)}}
\DoxyCodeLine{11048 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB10\_Msk           (0x1UL << PWR\_PUCRB\_PB10\_Pos)             }}
\DoxyCodeLine{11049 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB10               PWR\_PUCRB\_PB10\_Msk                        }}
\DoxyCodeLine{11050 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB9\_Pos            (9U)}}
\DoxyCodeLine{11051 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB9\_Msk            (0x1UL << PWR\_PUCRB\_PB9\_Pos)              }}
\DoxyCodeLine{11052 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB9                PWR\_PUCRB\_PB9\_Msk                         }}
\DoxyCodeLine{11053 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB8\_Pos            (8U)}}
\DoxyCodeLine{11054 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB8\_Msk            (0x1UL << PWR\_PUCRB\_PB8\_Pos)              }}
\DoxyCodeLine{11055 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB8                PWR\_PUCRB\_PB8\_Msk                         }}
\DoxyCodeLine{11056 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB7\_Pos            (7U)}}
\DoxyCodeLine{11057 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB7\_Msk            (0x1UL << PWR\_PUCRB\_PB7\_Pos)              }}
\DoxyCodeLine{11058 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB7                PWR\_PUCRB\_PB7\_Msk                         }}
\DoxyCodeLine{11059 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB6\_Pos            (6U)}}
\DoxyCodeLine{11060 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB6\_Msk            (0x1UL << PWR\_PUCRB\_PB6\_Pos)              }}
\DoxyCodeLine{11061 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB6                PWR\_PUCRB\_PB6\_Msk                         }}
\DoxyCodeLine{11062 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB5\_Pos            (5U)}}
\DoxyCodeLine{11063 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB5\_Msk            (0x1UL << PWR\_PUCRB\_PB5\_Pos)              }}
\DoxyCodeLine{11064 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB5                PWR\_PUCRB\_PB5\_Msk                         }}
\DoxyCodeLine{11065 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB4\_Pos            (4U)}}
\DoxyCodeLine{11066 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB4\_Msk            (0x1UL << PWR\_PUCRB\_PB4\_Pos)              }}
\DoxyCodeLine{11067 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB4                PWR\_PUCRB\_PB4\_Msk                         }}
\DoxyCodeLine{11068 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB3\_Pos            (3U)}}
\DoxyCodeLine{11069 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB3\_Msk            (0x1UL << PWR\_PUCRB\_PB3\_Pos)              }}
\DoxyCodeLine{11070 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB3                PWR\_PUCRB\_PB3\_Msk                         }}
\DoxyCodeLine{11071 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB2\_Pos            (2U)}}
\DoxyCodeLine{11072 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB2\_Msk            (0x1UL << PWR\_PUCRB\_PB2\_Pos)              }}
\DoxyCodeLine{11073 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB2                PWR\_PUCRB\_PB2\_Msk                         }}
\DoxyCodeLine{11074 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB1\_Pos            (1U)}}
\DoxyCodeLine{11075 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB1\_Msk            (0x1UL << PWR\_PUCRB\_PB1\_Pos)              }}
\DoxyCodeLine{11076 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB1                PWR\_PUCRB\_PB1\_Msk                         }}
\DoxyCodeLine{11077 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB0\_Pos            (0U)}}
\DoxyCodeLine{11078 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB0\_Msk            (0x1UL << PWR\_PUCRB\_PB0\_Pos)              }}
\DoxyCodeLine{11079 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB0                PWR\_PUCRB\_PB0\_Msk                         }}
\DoxyCodeLine{11081 \textcolor{comment}{/********************  Bit definition for PWR\_PDCRB register  ********************/}}
\DoxyCodeLine{11082 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB15\_Pos           (15U)}}
\DoxyCodeLine{11083 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB15\_Msk           (0x1UL << PWR\_PDCRB\_PB15\_Pos)             }}
\DoxyCodeLine{11084 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB15               PWR\_PDCRB\_PB15\_Msk                        }}
\DoxyCodeLine{11085 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB14\_Pos           (14U)}}
\DoxyCodeLine{11086 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB14\_Msk           (0x1UL << PWR\_PDCRB\_PB14\_Pos)             }}
\DoxyCodeLine{11087 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB14               PWR\_PDCRB\_PB14\_Msk                        }}
\DoxyCodeLine{11088 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB13\_Pos           (13U)}}
\DoxyCodeLine{11089 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB13\_Msk           (0x1UL << PWR\_PDCRB\_PB13\_Pos)             }}
\DoxyCodeLine{11090 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB13               PWR\_PDCRB\_PB13\_Msk                        }}
\DoxyCodeLine{11091 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB12\_Pos           (12U)}}
\DoxyCodeLine{11092 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB12\_Msk           (0x1UL << PWR\_PDCRB\_PB12\_Pos)             }}
\DoxyCodeLine{11093 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB12               PWR\_PDCRB\_PB12\_Msk                        }}
\DoxyCodeLine{11094 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB11\_Pos           (11U)}}
\DoxyCodeLine{11095 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB11\_Msk           (0x1UL << PWR\_PDCRB\_PB11\_Pos)             }}
\DoxyCodeLine{11096 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB11               PWR\_PDCRB\_PB11\_Msk                        }}
\DoxyCodeLine{11097 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB10\_Pos           (10U)}}
\DoxyCodeLine{11098 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB10\_Msk           (0x1UL << PWR\_PDCRB\_PB10\_Pos)             }}
\DoxyCodeLine{11099 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB10               PWR\_PDCRB\_PB10\_Msk                        }}
\DoxyCodeLine{11100 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB9\_Pos            (9U)}}
\DoxyCodeLine{11101 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB9\_Msk            (0x1UL << PWR\_PDCRB\_PB9\_Pos)              }}
\DoxyCodeLine{11102 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB9                PWR\_PDCRB\_PB9\_Msk                         }}
\DoxyCodeLine{11103 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB8\_Pos            (8U)}}
\DoxyCodeLine{11104 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB8\_Msk            (0x1UL << PWR\_PDCRB\_PB8\_Pos)              }}
\DoxyCodeLine{11105 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB8                PWR\_PDCRB\_PB8\_Msk                         }}
\DoxyCodeLine{11106 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB7\_Pos            (7U)}}
\DoxyCodeLine{11107 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB7\_Msk            (0x1UL << PWR\_PDCRB\_PB7\_Pos)              }}
\DoxyCodeLine{11108 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB7                PWR\_PDCRB\_PB7\_Msk                         }}
\DoxyCodeLine{11109 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB6\_Pos            (6U)}}
\DoxyCodeLine{11110 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB6\_Msk            (0x1UL << PWR\_PDCRB\_PB6\_Pos)              }}
\DoxyCodeLine{11111 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB6                PWR\_PDCRB\_PB6\_Msk                         }}
\DoxyCodeLine{11112 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB5\_Pos            (5U)}}
\DoxyCodeLine{11113 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB5\_Msk            (0x1UL << PWR\_PDCRB\_PB5\_Pos)              }}
\DoxyCodeLine{11114 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB5                PWR\_PDCRB\_PB5\_Msk                         }}
\DoxyCodeLine{11115 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB3\_Pos            (3U)}}
\DoxyCodeLine{11116 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB3\_Msk            (0x1UL << PWR\_PDCRB\_PB3\_Pos)              }}
\DoxyCodeLine{11117 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB3                PWR\_PDCRB\_PB3\_Msk                         }}
\DoxyCodeLine{11118 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB2\_Pos            (2U)}}
\DoxyCodeLine{11119 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB2\_Msk            (0x1UL << PWR\_PDCRB\_PB2\_Pos)              }}
\DoxyCodeLine{11120 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB2                PWR\_PDCRB\_PB2\_Msk                         }}
\DoxyCodeLine{11121 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB1\_Pos            (1U)}}
\DoxyCodeLine{11122 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB1\_Msk            (0x1UL << PWR\_PDCRB\_PB1\_Pos)              }}
\DoxyCodeLine{11123 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB1                PWR\_PDCRB\_PB1\_Msk                         }}
\DoxyCodeLine{11124 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB0\_Pos            (0U)}}
\DoxyCodeLine{11125 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB0\_Msk            (0x1UL << PWR\_PDCRB\_PB0\_Pos)              }}
\DoxyCodeLine{11126 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB0                PWR\_PDCRB\_PB0\_Msk                         }}
\DoxyCodeLine{11128 \textcolor{comment}{/********************  Bit definition for PWR\_PUCRC register  ********************/}}
\DoxyCodeLine{11129 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC15\_Pos           (15U)}}
\DoxyCodeLine{11130 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC15\_Msk           (0x1UL << PWR\_PUCRC\_PC15\_Pos)             }}
\DoxyCodeLine{11131 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC15               PWR\_PUCRC\_PC15\_Msk                        }}
\DoxyCodeLine{11132 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC14\_Pos           (14U)}}
\DoxyCodeLine{11133 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC14\_Msk           (0x1UL << PWR\_PUCRC\_PC14\_Pos)             }}
\DoxyCodeLine{11134 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC14               PWR\_PUCRC\_PC14\_Msk                        }}
\DoxyCodeLine{11135 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC13\_Pos           (13U)}}
\DoxyCodeLine{11136 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC13\_Msk           (0x1UL << PWR\_PUCRC\_PC13\_Pos)             }}
\DoxyCodeLine{11137 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC13               PWR\_PUCRC\_PC13\_Msk                        }}
\DoxyCodeLine{11138 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC12\_Pos           (12U)}}
\DoxyCodeLine{11139 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC12\_Msk           (0x1UL << PWR\_PUCRC\_PC12\_Pos)             }}
\DoxyCodeLine{11140 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC12               PWR\_PUCRC\_PC12\_Msk                        }}
\DoxyCodeLine{11141 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC11\_Pos           (11U)}}
\DoxyCodeLine{11142 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC11\_Msk           (0x1UL << PWR\_PUCRC\_PC11\_Pos)             }}
\DoxyCodeLine{11143 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC11               PWR\_PUCRC\_PC11\_Msk                        }}
\DoxyCodeLine{11144 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC10\_Pos           (10U)}}
\DoxyCodeLine{11145 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC10\_Msk           (0x1UL << PWR\_PUCRC\_PC10\_Pos)             }}
\DoxyCodeLine{11146 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC10               PWR\_PUCRC\_PC10\_Msk                        }}
\DoxyCodeLine{11147 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC9\_Pos            (9U)}}
\DoxyCodeLine{11148 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC9\_Msk            (0x1UL << PWR\_PUCRC\_PC9\_Pos)              }}
\DoxyCodeLine{11149 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC9                PWR\_PUCRC\_PC9\_Msk                         }}
\DoxyCodeLine{11150 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC8\_Pos            (8U)}}
\DoxyCodeLine{11151 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC8\_Msk            (0x1UL << PWR\_PUCRC\_PC8\_Pos)              }}
\DoxyCodeLine{11152 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC8                PWR\_PUCRC\_PC8\_Msk                         }}
\DoxyCodeLine{11153 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC7\_Pos            (7U)}}
\DoxyCodeLine{11154 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC7\_Msk            (0x1UL << PWR\_PUCRC\_PC7\_Pos)              }}
\DoxyCodeLine{11155 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC7                PWR\_PUCRC\_PC7\_Msk                         }}
\DoxyCodeLine{11156 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC6\_Pos            (6U)}}
\DoxyCodeLine{11157 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC6\_Msk            (0x1UL << PWR\_PUCRC\_PC6\_Pos)              }}
\DoxyCodeLine{11158 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC6                PWR\_PUCRC\_PC6\_Msk                         }}
\DoxyCodeLine{11159 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC5\_Pos            (5U)}}
\DoxyCodeLine{11160 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC5\_Msk            (0x1UL << PWR\_PUCRC\_PC5\_Pos)              }}
\DoxyCodeLine{11161 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC5                PWR\_PUCRC\_PC5\_Msk                         }}
\DoxyCodeLine{11162 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC4\_Pos            (4U)}}
\DoxyCodeLine{11163 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC4\_Msk            (0x1UL << PWR\_PUCRC\_PC4\_Pos)              }}
\DoxyCodeLine{11164 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC4                PWR\_PUCRC\_PC4\_Msk                         }}
\DoxyCodeLine{11165 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC3\_Pos            (3U)}}
\DoxyCodeLine{11166 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC3\_Msk            (0x1UL << PWR\_PUCRC\_PC3\_Pos)              }}
\DoxyCodeLine{11167 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC3                PWR\_PUCRC\_PC3\_Msk                         }}
\DoxyCodeLine{11168 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC2\_Pos            (2U)}}
\DoxyCodeLine{11169 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC2\_Msk            (0x1UL << PWR\_PUCRC\_PC2\_Pos)              }}
\DoxyCodeLine{11170 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC2                PWR\_PUCRC\_PC2\_Msk                         }}
\DoxyCodeLine{11171 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC1\_Pos            (1U)}}
\DoxyCodeLine{11172 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC1\_Msk            (0x1UL << PWR\_PUCRC\_PC1\_Pos)              }}
\DoxyCodeLine{11173 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC1                PWR\_PUCRC\_PC1\_Msk                         }}
\DoxyCodeLine{11174 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC0\_Pos            (0U)}}
\DoxyCodeLine{11175 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC0\_Msk            (0x1UL << PWR\_PUCRC\_PC0\_Pos)              }}
\DoxyCodeLine{11176 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC0                PWR\_PUCRC\_PC0\_Msk                         }}
\DoxyCodeLine{11178 \textcolor{comment}{/********************  Bit definition for PWR\_PDCRC register  ********************/}}
\DoxyCodeLine{11179 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC15\_Pos           (15U)}}
\DoxyCodeLine{11180 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC15\_Msk           (0x1UL << PWR\_PDCRC\_PC15\_Pos)             }}
\DoxyCodeLine{11181 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC15               PWR\_PDCRC\_PC15\_Msk                        }}
\DoxyCodeLine{11182 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC14\_Pos           (14U)}}
\DoxyCodeLine{11183 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC14\_Msk           (0x1UL << PWR\_PDCRC\_PC14\_Pos)             }}
\DoxyCodeLine{11184 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC14               PWR\_PDCRC\_PC14\_Msk                        }}
\DoxyCodeLine{11185 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC13\_Pos           (13U)}}
\DoxyCodeLine{11186 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC13\_Msk           (0x1UL << PWR\_PDCRC\_PC13\_Pos)             }}
\DoxyCodeLine{11187 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC13               PWR\_PDCRC\_PC13\_Msk                        }}
\DoxyCodeLine{11188 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC12\_Pos           (12U)}}
\DoxyCodeLine{11189 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC12\_Msk           (0x1UL << PWR\_PDCRC\_PC12\_Pos)             }}
\DoxyCodeLine{11190 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC12               PWR\_PDCRC\_PC12\_Msk                        }}
\DoxyCodeLine{11191 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC11\_Pos           (11U)}}
\DoxyCodeLine{11192 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC11\_Msk           (0x1UL << PWR\_PDCRC\_PC11\_Pos)             }}
\DoxyCodeLine{11193 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC11               PWR\_PDCRC\_PC11\_Msk                        }}
\DoxyCodeLine{11194 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC10\_Pos           (10U)}}
\DoxyCodeLine{11195 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC10\_Msk           (0x1UL << PWR\_PDCRC\_PC10\_Pos)             }}
\DoxyCodeLine{11196 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC10               PWR\_PDCRC\_PC10\_Msk                        }}
\DoxyCodeLine{11197 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC9\_Pos            (9U)}}
\DoxyCodeLine{11198 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC9\_Msk            (0x1UL << PWR\_PDCRC\_PC9\_Pos)              }}
\DoxyCodeLine{11199 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC9                PWR\_PDCRC\_PC9\_Msk                         }}
\DoxyCodeLine{11200 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC8\_Pos            (8U)}}
\DoxyCodeLine{11201 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC8\_Msk            (0x1UL << PWR\_PDCRC\_PC8\_Pos)              }}
\DoxyCodeLine{11202 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC8                PWR\_PDCRC\_PC8\_Msk                         }}
\DoxyCodeLine{11203 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC7\_Pos            (7U)}}
\DoxyCodeLine{11204 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC7\_Msk            (0x1UL << PWR\_PDCRC\_PC7\_Pos)              }}
\DoxyCodeLine{11205 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC7                PWR\_PDCRC\_PC7\_Msk                         }}
\DoxyCodeLine{11206 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC6\_Pos            (6U)}}
\DoxyCodeLine{11207 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC6\_Msk            (0x1UL << PWR\_PDCRC\_PC6\_Pos)              }}
\DoxyCodeLine{11208 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC6                PWR\_PDCRC\_PC6\_Msk                         }}
\DoxyCodeLine{11209 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC5\_Pos            (5U)}}
\DoxyCodeLine{11210 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC5\_Msk            (0x1UL << PWR\_PDCRC\_PC5\_Pos)              }}
\DoxyCodeLine{11211 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC5                PWR\_PDCRC\_PC5\_Msk                         }}
\DoxyCodeLine{11212 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC4\_Pos            (4U)}}
\DoxyCodeLine{11213 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC4\_Msk            (0x1UL << PWR\_PDCRC\_PC4\_Pos)              }}
\DoxyCodeLine{11214 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC4                PWR\_PDCRC\_PC4\_Msk                         }}
\DoxyCodeLine{11215 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC3\_Pos            (3U)}}
\DoxyCodeLine{11216 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC3\_Msk            (0x1UL << PWR\_PDCRC\_PC3\_Pos)              }}
\DoxyCodeLine{11217 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC3                PWR\_PDCRC\_PC3\_Msk                         }}
\DoxyCodeLine{11218 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC2\_Pos            (2U)}}
\DoxyCodeLine{11219 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC2\_Msk            (0x1UL << PWR\_PDCRC\_PC2\_Pos)              }}
\DoxyCodeLine{11220 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC2                PWR\_PDCRC\_PC2\_Msk                         }}
\DoxyCodeLine{11221 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC1\_Pos            (1U)}}
\DoxyCodeLine{11222 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC1\_Msk            (0x1UL << PWR\_PDCRC\_PC1\_Pos)              }}
\DoxyCodeLine{11223 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC1                PWR\_PDCRC\_PC1\_Msk                         }}
\DoxyCodeLine{11224 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC0\_Pos            (0U)}}
\DoxyCodeLine{11225 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC0\_Msk            (0x1UL << PWR\_PDCRC\_PC0\_Pos)              }}
\DoxyCodeLine{11226 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC0                PWR\_PDCRC\_PC0\_Msk                         }}
\DoxyCodeLine{11228 \textcolor{comment}{/********************  Bit definition for PWR\_PUCRD register  ********************/}}
\DoxyCodeLine{11229 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD15\_Pos           (15U)}}
\DoxyCodeLine{11230 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD15\_Msk           (0x1UL << PWR\_PUCRD\_PD15\_Pos)             }}
\DoxyCodeLine{11231 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD15               PWR\_PUCRD\_PD15\_Msk                        }}
\DoxyCodeLine{11232 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD14\_Pos           (14U)}}
\DoxyCodeLine{11233 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD14\_Msk           (0x1UL << PWR\_PUCRD\_PD14\_Pos)             }}
\DoxyCodeLine{11234 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD14               PWR\_PUCRD\_PD14\_Msk                        }}
\DoxyCodeLine{11235 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD13\_Pos           (13U)}}
\DoxyCodeLine{11236 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD13\_Msk           (0x1UL << PWR\_PUCRD\_PD13\_Pos)             }}
\DoxyCodeLine{11237 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD13               PWR\_PUCRD\_PD13\_Msk                        }}
\DoxyCodeLine{11238 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD12\_Pos           (12U)}}
\DoxyCodeLine{11239 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD12\_Msk           (0x1UL << PWR\_PUCRD\_PD12\_Pos)             }}
\DoxyCodeLine{11240 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD12               PWR\_PUCRD\_PD12\_Msk                        }}
\DoxyCodeLine{11241 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD11\_Pos           (11U)}}
\DoxyCodeLine{11242 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD11\_Msk           (0x1UL << PWR\_PUCRD\_PD11\_Pos)             }}
\DoxyCodeLine{11243 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD11               PWR\_PUCRD\_PD11\_Msk                        }}
\DoxyCodeLine{11244 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD10\_Pos           (10U)}}
\DoxyCodeLine{11245 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD10\_Msk           (0x1UL << PWR\_PUCRD\_PD10\_Pos)             }}
\DoxyCodeLine{11246 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD10               PWR\_PUCRD\_PD10\_Msk                        }}
\DoxyCodeLine{11247 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD9\_Pos            (9U)}}
\DoxyCodeLine{11248 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD9\_Msk            (0x1UL << PWR\_PUCRD\_PD9\_Pos)              }}
\DoxyCodeLine{11249 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD9                PWR\_PUCRD\_PD9\_Msk                         }}
\DoxyCodeLine{11250 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD8\_Pos            (8U)}}
\DoxyCodeLine{11251 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD8\_Msk            (0x1UL << PWR\_PUCRD\_PD8\_Pos)              }}
\DoxyCodeLine{11252 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD8                PWR\_PUCRD\_PD8\_Msk                         }}
\DoxyCodeLine{11253 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD7\_Pos            (7U)}}
\DoxyCodeLine{11254 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD7\_Msk            (0x1UL << PWR\_PUCRD\_PD7\_Pos)              }}
\DoxyCodeLine{11255 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD7                PWR\_PUCRD\_PD7\_Msk                         }}
\DoxyCodeLine{11256 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD6\_Pos            (6U)}}
\DoxyCodeLine{11257 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD6\_Msk            (0x1UL << PWR\_PUCRD\_PD6\_Pos)              }}
\DoxyCodeLine{11258 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD6                PWR\_PUCRD\_PD6\_Msk                         }}
\DoxyCodeLine{11259 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD5\_Pos            (5U)}}
\DoxyCodeLine{11260 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD5\_Msk            (0x1UL << PWR\_PUCRD\_PD5\_Pos)              }}
\DoxyCodeLine{11261 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD5                PWR\_PUCRD\_PD5\_Msk                         }}
\DoxyCodeLine{11262 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD4\_Pos            (4U)}}
\DoxyCodeLine{11263 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD4\_Msk            (0x1UL << PWR\_PUCRD\_PD4\_Pos)              }}
\DoxyCodeLine{11264 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD4                PWR\_PUCRD\_PD4\_Msk                         }}
\DoxyCodeLine{11265 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD3\_Pos            (3U)}}
\DoxyCodeLine{11266 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD3\_Msk            (0x1UL << PWR\_PUCRD\_PD3\_Pos)              }}
\DoxyCodeLine{11267 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD3                PWR\_PUCRD\_PD3\_Msk                         }}
\DoxyCodeLine{11268 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD2\_Pos            (2U)}}
\DoxyCodeLine{11269 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD2\_Msk            (0x1UL << PWR\_PUCRD\_PD2\_Pos)              }}
\DoxyCodeLine{11270 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD2                PWR\_PUCRD\_PD2\_Msk                         }}
\DoxyCodeLine{11271 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD1\_Pos            (1U)}}
\DoxyCodeLine{11272 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD1\_Msk            (0x1UL << PWR\_PUCRD\_PD1\_Pos)              }}
\DoxyCodeLine{11273 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD1                PWR\_PUCRD\_PD1\_Msk                         }}
\DoxyCodeLine{11274 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD0\_Pos            (0U)}}
\DoxyCodeLine{11275 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD0\_Msk            (0x1UL << PWR\_PUCRD\_PD0\_Pos)              }}
\DoxyCodeLine{11276 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD0                PWR\_PUCRD\_PD0\_Msk                         }}
\DoxyCodeLine{11278 \textcolor{comment}{/********************  Bit definition for PWR\_PDCRD register  ********************/}}
\DoxyCodeLine{11279 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD15\_Pos           (15U)}}
\DoxyCodeLine{11280 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD15\_Msk           (0x1UL << PWR\_PDCRD\_PD15\_Pos)             }}
\DoxyCodeLine{11281 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD15               PWR\_PDCRD\_PD15\_Msk                        }}
\DoxyCodeLine{11282 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD14\_Pos           (14U)}}
\DoxyCodeLine{11283 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD14\_Msk           (0x1UL << PWR\_PDCRD\_PD14\_Pos)             }}
\DoxyCodeLine{11284 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD14               PWR\_PDCRD\_PD14\_Msk                        }}
\DoxyCodeLine{11285 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD13\_Pos           (13U)}}
\DoxyCodeLine{11286 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD13\_Msk           (0x1UL << PWR\_PDCRD\_PD13\_Pos)             }}
\DoxyCodeLine{11287 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD13               PWR\_PDCRD\_PD13\_Msk                        }}
\DoxyCodeLine{11288 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD12\_Pos           (12U)}}
\DoxyCodeLine{11289 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD12\_Msk           (0x1UL << PWR\_PDCRD\_PD12\_Pos)             }}
\DoxyCodeLine{11290 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD12               PWR\_PDCRD\_PD12\_Msk                        }}
\DoxyCodeLine{11291 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD11\_Pos           (11U)}}
\DoxyCodeLine{11292 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD11\_Msk           (0x1UL << PWR\_PDCRD\_PD11\_Pos)             }}
\DoxyCodeLine{11293 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD11               PWR\_PDCRD\_PD11\_Msk                        }}
\DoxyCodeLine{11294 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD10\_Pos           (10U)}}
\DoxyCodeLine{11295 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD10\_Msk           (0x1UL << PWR\_PDCRD\_PD10\_Pos)             }}
\DoxyCodeLine{11296 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD10               PWR\_PDCRD\_PD10\_Msk                        }}
\DoxyCodeLine{11297 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD9\_Pos            (9U)}}
\DoxyCodeLine{11298 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD9\_Msk            (0x1UL << PWR\_PDCRD\_PD9\_Pos)              }}
\DoxyCodeLine{11299 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD9                PWR\_PDCRD\_PD9\_Msk                         }}
\DoxyCodeLine{11300 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD8\_Pos            (8U)}}
\DoxyCodeLine{11301 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD8\_Msk            (0x1UL << PWR\_PDCRD\_PD8\_Pos)              }}
\DoxyCodeLine{11302 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD8                PWR\_PDCRD\_PD8\_Msk                         }}
\DoxyCodeLine{11303 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD7\_Pos            (7U)}}
\DoxyCodeLine{11304 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD7\_Msk            (0x1UL << PWR\_PDCRD\_PD7\_Pos)              }}
\DoxyCodeLine{11305 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD7                PWR\_PDCRD\_PD7\_Msk                         }}
\DoxyCodeLine{11306 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD6\_Pos            (6U)}}
\DoxyCodeLine{11307 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD6\_Msk            (0x1UL << PWR\_PDCRD\_PD6\_Pos)              }}
\DoxyCodeLine{11308 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD6                PWR\_PDCRD\_PD6\_Msk                         }}
\DoxyCodeLine{11309 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD5\_Pos            (5U)}}
\DoxyCodeLine{11310 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD5\_Msk            (0x1UL << PWR\_PDCRD\_PD5\_Pos)              }}
\DoxyCodeLine{11311 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD5                PWR\_PDCRD\_PD5\_Msk                         }}
\DoxyCodeLine{11312 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD4\_Pos            (4U)}}
\DoxyCodeLine{11313 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD4\_Msk            (0x1UL << PWR\_PDCRD\_PD4\_Pos)              }}
\DoxyCodeLine{11314 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD4                PWR\_PDCRD\_PD4\_Msk                         }}
\DoxyCodeLine{11315 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD3\_Pos            (3U)}}
\DoxyCodeLine{11316 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD3\_Msk            (0x1UL << PWR\_PDCRD\_PD3\_Pos)              }}
\DoxyCodeLine{11317 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD3                PWR\_PDCRD\_PD3\_Msk                         }}
\DoxyCodeLine{11318 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD2\_Pos            (2U)}}
\DoxyCodeLine{11319 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD2\_Msk            (0x1UL << PWR\_PDCRD\_PD2\_Pos)              }}
\DoxyCodeLine{11320 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD2                PWR\_PDCRD\_PD2\_Msk                         }}
\DoxyCodeLine{11321 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD1\_Pos            (1U)}}
\DoxyCodeLine{11322 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD1\_Msk            (0x1UL << PWR\_PDCRD\_PD1\_Pos)              }}
\DoxyCodeLine{11323 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD1                PWR\_PDCRD\_PD1\_Msk                         }}
\DoxyCodeLine{11324 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD0\_Pos            (0U)}}
\DoxyCodeLine{11325 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD0\_Msk            (0x1UL << PWR\_PDCRD\_PD0\_Pos)              }}
\DoxyCodeLine{11326 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD0                PWR\_PDCRD\_PD0\_Msk                         }}
\DoxyCodeLine{11328 \textcolor{comment}{/********************  Bit definition for PWR\_PUCRE register  ********************/}}
\DoxyCodeLine{11329 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE15\_Pos           (15U)}}
\DoxyCodeLine{11330 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE15\_Msk           (0x1UL << PWR\_PUCRE\_PE15\_Pos)             }}
\DoxyCodeLine{11331 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE15               PWR\_PUCRE\_PE15\_Msk                        }}
\DoxyCodeLine{11332 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE14\_Pos           (14U)}}
\DoxyCodeLine{11333 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE14\_Msk           (0x1UL << PWR\_PUCRE\_PE14\_Pos)             }}
\DoxyCodeLine{11334 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE14               PWR\_PUCRE\_PE14\_Msk                        }}
\DoxyCodeLine{11335 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE13\_Pos           (13U)}}
\DoxyCodeLine{11336 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE13\_Msk           (0x1UL << PWR\_PUCRE\_PE13\_Pos)             }}
\DoxyCodeLine{11337 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE13               PWR\_PUCRE\_PE13\_Msk                        }}
\DoxyCodeLine{11338 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE12\_Pos           (12U)}}
\DoxyCodeLine{11339 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE12\_Msk           (0x1UL << PWR\_PUCRE\_PE12\_Pos)             }}
\DoxyCodeLine{11340 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE12               PWR\_PUCRE\_PE12\_Msk                        }}
\DoxyCodeLine{11341 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE11\_Pos           (11U)}}
\DoxyCodeLine{11342 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE11\_Msk           (0x1UL << PWR\_PUCRE\_PE11\_Pos)             }}
\DoxyCodeLine{11343 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE11               PWR\_PUCRE\_PE11\_Msk                        }}
\DoxyCodeLine{11344 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE10\_Pos           (10U)}}
\DoxyCodeLine{11345 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE10\_Msk           (0x1UL << PWR\_PUCRE\_PE10\_Pos)             }}
\DoxyCodeLine{11346 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE10               PWR\_PUCRE\_PE10\_Msk                        }}
\DoxyCodeLine{11347 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE9\_Pos            (9U)}}
\DoxyCodeLine{11348 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE9\_Msk            (0x1UL << PWR\_PUCRE\_PE9\_Pos)              }}
\DoxyCodeLine{11349 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE9                PWR\_PUCRE\_PE9\_Msk                         }}
\DoxyCodeLine{11350 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE8\_Pos            (8U)}}
\DoxyCodeLine{11351 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE8\_Msk            (0x1UL << PWR\_PUCRE\_PE8\_Pos)              }}
\DoxyCodeLine{11352 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE8                PWR\_PUCRE\_PE8\_Msk                         }}
\DoxyCodeLine{11353 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE7\_Pos            (7U)}}
\DoxyCodeLine{11354 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE7\_Msk            (0x1UL << PWR\_PUCRE\_PE7\_Pos)              }}
\DoxyCodeLine{11355 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE7                PWR\_PUCRE\_PE7\_Msk                         }}
\DoxyCodeLine{11356 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE6\_Pos            (6U)}}
\DoxyCodeLine{11357 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE6\_Msk            (0x1UL << PWR\_PUCRE\_PE6\_Pos)              }}
\DoxyCodeLine{11358 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE6                PWR\_PUCRE\_PE6\_Msk                         }}
\DoxyCodeLine{11359 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE5\_Pos            (5U)}}
\DoxyCodeLine{11360 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE5\_Msk            (0x1UL << PWR\_PUCRE\_PE5\_Pos)              }}
\DoxyCodeLine{11361 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE5                PWR\_PUCRE\_PE5\_Msk                         }}
\DoxyCodeLine{11362 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE4\_Pos            (4U)}}
\DoxyCodeLine{11363 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE4\_Msk            (0x1UL << PWR\_PUCRE\_PE4\_Pos)              }}
\DoxyCodeLine{11364 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE4                PWR\_PUCRE\_PE4\_Msk                         }}
\DoxyCodeLine{11365 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE3\_Pos            (3U)}}
\DoxyCodeLine{11366 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE3\_Msk            (0x1UL << PWR\_PUCRE\_PE3\_Pos)              }}
\DoxyCodeLine{11367 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE3                PWR\_PUCRE\_PE3\_Msk                         }}
\DoxyCodeLine{11368 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE2\_Pos            (2U)}}
\DoxyCodeLine{11369 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE2\_Msk            (0x1UL << PWR\_PUCRE\_PE2\_Pos)              }}
\DoxyCodeLine{11370 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE2                PWR\_PUCRE\_PE2\_Msk                         }}
\DoxyCodeLine{11371 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE1\_Pos            (1U)}}
\DoxyCodeLine{11372 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE1\_Msk            (0x1UL << PWR\_PUCRE\_PE1\_Pos)              }}
\DoxyCodeLine{11373 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE1                PWR\_PUCRE\_PE1\_Msk                         }}
\DoxyCodeLine{11374 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE0\_Pos            (0U)}}
\DoxyCodeLine{11375 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE0\_Msk            (0x1UL << PWR\_PUCRE\_PE0\_Pos)              }}
\DoxyCodeLine{11376 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE0                PWR\_PUCRE\_PE0\_Msk                         }}
\DoxyCodeLine{11378 \textcolor{comment}{/********************  Bit definition for PWR\_PDCRE register  ********************/}}
\DoxyCodeLine{11379 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE15\_Pos           (15U)}}
\DoxyCodeLine{11380 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE15\_Msk           (0x1UL << PWR\_PDCRE\_PE15\_Pos)             }}
\DoxyCodeLine{11381 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE15               PWR\_PDCRE\_PE15\_Msk                        }}
\DoxyCodeLine{11382 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE14\_Pos           (14U)}}
\DoxyCodeLine{11383 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE14\_Msk           (0x1UL << PWR\_PDCRE\_PE14\_Pos)             }}
\DoxyCodeLine{11384 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE14               PWR\_PDCRE\_PE14\_Msk                        }}
\DoxyCodeLine{11385 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE13\_Pos           (13U)}}
\DoxyCodeLine{11386 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE13\_Msk           (0x1UL << PWR\_PDCRE\_PE13\_Pos)             }}
\DoxyCodeLine{11387 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE13               PWR\_PDCRE\_PE13\_Msk                        }}
\DoxyCodeLine{11388 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE12\_Pos           (12U)}}
\DoxyCodeLine{11389 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE12\_Msk           (0x1UL << PWR\_PDCRE\_PE12\_Pos)             }}
\DoxyCodeLine{11390 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE12               PWR\_PDCRE\_PE12\_Msk                        }}
\DoxyCodeLine{11391 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE11\_Pos           (11U)}}
\DoxyCodeLine{11392 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE11\_Msk           (0x1UL << PWR\_PDCRE\_PE11\_Pos)             }}
\DoxyCodeLine{11393 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE11               PWR\_PDCRE\_PE11\_Msk                        }}
\DoxyCodeLine{11394 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE10\_Pos           (10U)}}
\DoxyCodeLine{11395 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE10\_Msk           (0x1UL << PWR\_PDCRE\_PE10\_Pos)             }}
\DoxyCodeLine{11396 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE10               PWR\_PDCRE\_PE10\_Msk                        }}
\DoxyCodeLine{11397 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE9\_Pos            (9U)}}
\DoxyCodeLine{11398 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE9\_Msk            (0x1UL << PWR\_PDCRE\_PE9\_Pos)              }}
\DoxyCodeLine{11399 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE9                PWR\_PDCRE\_PE9\_Msk                         }}
\DoxyCodeLine{11400 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE8\_Pos            (8U)}}
\DoxyCodeLine{11401 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE8\_Msk            (0x1UL << PWR\_PDCRE\_PE8\_Pos)              }}
\DoxyCodeLine{11402 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE8                PWR\_PDCRE\_PE8\_Msk                         }}
\DoxyCodeLine{11403 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE7\_Pos            (7U)}}
\DoxyCodeLine{11404 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE7\_Msk            (0x1UL << PWR\_PDCRE\_PE7\_Pos)              }}
\DoxyCodeLine{11405 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE7                PWR\_PDCRE\_PE7\_Msk                         }}
\DoxyCodeLine{11406 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE6\_Pos            (6U)}}
\DoxyCodeLine{11407 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE6\_Msk            (0x1UL << PWR\_PDCRE\_PE6\_Pos)              }}
\DoxyCodeLine{11408 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE6                PWR\_PDCRE\_PE6\_Msk                         }}
\DoxyCodeLine{11409 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE5\_Pos            (5U)}}
\DoxyCodeLine{11410 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE5\_Msk            (0x1UL << PWR\_PDCRE\_PE5\_Pos)              }}
\DoxyCodeLine{11411 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE5                PWR\_PDCRE\_PE5\_Msk                         }}
\DoxyCodeLine{11412 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE4\_Pos            (4U)}}
\DoxyCodeLine{11413 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE4\_Msk            (0x1UL << PWR\_PDCRE\_PE4\_Pos)              }}
\DoxyCodeLine{11414 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE4                PWR\_PDCRE\_PE4\_Msk                         }}
\DoxyCodeLine{11415 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE3\_Pos            (3U)}}
\DoxyCodeLine{11416 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE3\_Msk            (0x1UL << PWR\_PDCRE\_PE3\_Pos)              }}
\DoxyCodeLine{11417 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE3                PWR\_PDCRE\_PE3\_Msk                         }}
\DoxyCodeLine{11418 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE2\_Pos            (2U)}}
\DoxyCodeLine{11419 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE2\_Msk            (0x1UL << PWR\_PDCRE\_PE2\_Pos)              }}
\DoxyCodeLine{11420 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE2                PWR\_PDCRE\_PE2\_Msk                         }}
\DoxyCodeLine{11421 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE1\_Pos            (1U)}}
\DoxyCodeLine{11422 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE1\_Msk            (0x1UL << PWR\_PDCRE\_PE1\_Pos)              }}
\DoxyCodeLine{11423 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE1                PWR\_PDCRE\_PE1\_Msk                         }}
\DoxyCodeLine{11424 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE0\_Pos            (0U)}}
\DoxyCodeLine{11425 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE0\_Msk            (0x1UL << PWR\_PDCRE\_PE0\_Pos)              }}
\DoxyCodeLine{11426 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE0                PWR\_PDCRE\_PE0\_Msk                         }}
\DoxyCodeLine{11428 \textcolor{comment}{/********************  Bit definition for PWR\_PUCRF register  ********************/}}
\DoxyCodeLine{11429 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF15\_Pos           (15U)}}
\DoxyCodeLine{11430 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF15\_Msk           (0x1UL << PWR\_PUCRF\_PF15\_Pos)             }}
\DoxyCodeLine{11431 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF15               PWR\_PUCRF\_PF15\_Msk                        }}
\DoxyCodeLine{11432 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF14\_Pos           (14U)}}
\DoxyCodeLine{11433 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF14\_Msk           (0x1UL << PWR\_PUCRF\_PF14\_Pos)             }}
\DoxyCodeLine{11434 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF14               PWR\_PUCRF\_PF14\_Msk                        }}
\DoxyCodeLine{11435 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF13\_Pos           (13U)}}
\DoxyCodeLine{11436 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF13\_Msk           (0x1UL << PWR\_PUCRF\_PF13\_Pos)             }}
\DoxyCodeLine{11437 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF13               PWR\_PUCRF\_PF13\_Msk                        }}
\DoxyCodeLine{11438 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF12\_Pos           (12U)}}
\DoxyCodeLine{11439 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF12\_Msk           (0x1UL << PWR\_PUCRF\_PF12\_Pos)             }}
\DoxyCodeLine{11440 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF12               PWR\_PUCRF\_PF12\_Msk                        }}
\DoxyCodeLine{11441 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF11\_Pos           (11U)}}
\DoxyCodeLine{11442 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF11\_Msk           (0x1UL << PWR\_PUCRF\_PF11\_Pos)             }}
\DoxyCodeLine{11443 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF11               PWR\_PUCRF\_PF11\_Msk                        }}
\DoxyCodeLine{11444 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF10\_Pos           (10U)}}
\DoxyCodeLine{11445 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF10\_Msk           (0x1UL << PWR\_PUCRF\_PF10\_Pos)             }}
\DoxyCodeLine{11446 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF10               PWR\_PUCRF\_PF10\_Msk                        }}
\DoxyCodeLine{11447 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF9\_Pos            (9U)}}
\DoxyCodeLine{11448 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF9\_Msk            (0x1UL << PWR\_PUCRF\_PF9\_Pos)              }}
\DoxyCodeLine{11449 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF9                PWR\_PUCRF\_PF9\_Msk                         }}
\DoxyCodeLine{11450 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF8\_Pos            (8U)}}
\DoxyCodeLine{11451 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF8\_Msk            (0x1UL << PWR\_PUCRF\_PF8\_Pos)              }}
\DoxyCodeLine{11452 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF8                PWR\_PUCRF\_PF8\_Msk                         }}
\DoxyCodeLine{11453 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF7\_Pos            (7U)}}
\DoxyCodeLine{11454 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF7\_Msk            (0x1UL << PWR\_PUCRF\_PF7\_Pos)              }}
\DoxyCodeLine{11455 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF7                PWR\_PUCRF\_PF7\_Msk                         }}
\DoxyCodeLine{11456 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF6\_Pos            (6U)}}
\DoxyCodeLine{11457 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF6\_Msk            (0x1UL << PWR\_PUCRF\_PF6\_Pos)              }}
\DoxyCodeLine{11458 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF6                PWR\_PUCRF\_PF6\_Msk                         }}
\DoxyCodeLine{11459 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF5\_Pos            (5U)}}
\DoxyCodeLine{11460 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF5\_Msk            (0x1UL << PWR\_PUCRF\_PF5\_Pos)              }}
\DoxyCodeLine{11461 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF5                PWR\_PUCRF\_PF5\_Msk                         }}
\DoxyCodeLine{11462 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF4\_Pos            (4U)}}
\DoxyCodeLine{11463 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF4\_Msk            (0x1UL << PWR\_PUCRF\_PF4\_Pos)              }}
\DoxyCodeLine{11464 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF4                PWR\_PUCRF\_PF4\_Msk                         }}
\DoxyCodeLine{11465 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF3\_Pos            (3U)}}
\DoxyCodeLine{11466 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF3\_Msk            (0x1UL << PWR\_PUCRF\_PF3\_Pos)              }}
\DoxyCodeLine{11467 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF3                PWR\_PUCRF\_PF3\_Msk                         }}
\DoxyCodeLine{11468 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF2\_Pos            (2U)}}
\DoxyCodeLine{11469 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF2\_Msk            (0x1UL << PWR\_PUCRF\_PF2\_Pos)              }}
\DoxyCodeLine{11470 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF2                PWR\_PUCRF\_PF2\_Msk                         }}
\DoxyCodeLine{11471 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF1\_Pos            (1U)}}
\DoxyCodeLine{11472 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF1\_Msk            (0x1UL << PWR\_PUCRF\_PF1\_Pos)              }}
\DoxyCodeLine{11473 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF1                PWR\_PUCRF\_PF1\_Msk                         }}
\DoxyCodeLine{11474 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF0\_Pos            (0U)}}
\DoxyCodeLine{11475 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF0\_Msk            (0x1UL << PWR\_PUCRF\_PF0\_Pos)              }}
\DoxyCodeLine{11476 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF0                PWR\_PUCRF\_PF0\_Msk                         }}
\DoxyCodeLine{11478 \textcolor{comment}{/********************  Bit definition for PWR\_PDCRF register  ********************/}}
\DoxyCodeLine{11479 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF15\_Pos           (15U)}}
\DoxyCodeLine{11480 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF15\_Msk           (0x1UL << PWR\_PDCRF\_PF15\_Pos)             }}
\DoxyCodeLine{11481 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF15               PWR\_PDCRF\_PF15\_Msk                        }}
\DoxyCodeLine{11482 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF14\_Pos           (14U)}}
\DoxyCodeLine{11483 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF14\_Msk           (0x1UL << PWR\_PDCRF\_PF14\_Pos)             }}
\DoxyCodeLine{11484 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF14               PWR\_PDCRF\_PF14\_Msk                        }}
\DoxyCodeLine{11485 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF13\_Pos           (13U)}}
\DoxyCodeLine{11486 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF13\_Msk           (0x1UL << PWR\_PDCRF\_PF13\_Pos)             }}
\DoxyCodeLine{11487 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF13               PWR\_PDCRF\_PF13\_Msk                        }}
\DoxyCodeLine{11488 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF12\_Pos           (12U)}}
\DoxyCodeLine{11489 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF12\_Msk           (0x1UL << PWR\_PDCRF\_PF12\_Pos)             }}
\DoxyCodeLine{11490 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF12               PWR\_PDCRF\_PF12\_Msk                        }}
\DoxyCodeLine{11491 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF11\_Pos           (11U)}}
\DoxyCodeLine{11492 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF11\_Msk           (0x1UL << PWR\_PDCRF\_PF11\_Pos)             }}
\DoxyCodeLine{11493 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF11               PWR\_PDCRF\_PF11\_Msk                        }}
\DoxyCodeLine{11494 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF10\_Pos           (10U)}}
\DoxyCodeLine{11495 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF10\_Msk           (0x1UL << PWR\_PDCRF\_PF10\_Pos)             }}
\DoxyCodeLine{11496 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF10               PWR\_PDCRF\_PF10\_Msk                        }}
\DoxyCodeLine{11497 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF9\_Pos            (9U)}}
\DoxyCodeLine{11498 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF9\_Msk            (0x1UL << PWR\_PDCRF\_PF9\_Pos)              }}
\DoxyCodeLine{11499 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF9                PWR\_PDCRF\_PF9\_Msk                         }}
\DoxyCodeLine{11500 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF8\_Pos            (8U)}}
\DoxyCodeLine{11501 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF8\_Msk            (0x1UL << PWR\_PDCRF\_PF8\_Pos)              }}
\DoxyCodeLine{11502 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF8                PWR\_PDCRF\_PF8\_Msk                         }}
\DoxyCodeLine{11503 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF7\_Pos            (7U)}}
\DoxyCodeLine{11504 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF7\_Msk            (0x1UL << PWR\_PDCRF\_PF7\_Pos)              }}
\DoxyCodeLine{11505 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF7                PWR\_PDCRF\_PF7\_Msk                         }}
\DoxyCodeLine{11506 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF6\_Pos            (6U)}}
\DoxyCodeLine{11507 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF6\_Msk            (0x1UL << PWR\_PDCRF\_PF6\_Pos)              }}
\DoxyCodeLine{11508 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF6                PWR\_PDCRF\_PF6\_Msk                         }}
\DoxyCodeLine{11509 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF5\_Pos            (5U)}}
\DoxyCodeLine{11510 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF5\_Msk            (0x1UL << PWR\_PDCRF\_PF5\_Pos)              }}
\DoxyCodeLine{11511 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF5                PWR\_PDCRF\_PF5\_Msk                         }}
\DoxyCodeLine{11512 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF4\_Pos            (4U)}}
\DoxyCodeLine{11513 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF4\_Msk            (0x1UL << PWR\_PDCRF\_PF4\_Pos)              }}
\DoxyCodeLine{11514 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF4                PWR\_PDCRF\_PF4\_Msk                         }}
\DoxyCodeLine{11515 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF3\_Pos            (3U)}}
\DoxyCodeLine{11516 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF3\_Msk            (0x1UL << PWR\_PDCRF\_PF3\_Pos)              }}
\DoxyCodeLine{11517 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF3                PWR\_PDCRF\_PF3\_Msk                         }}
\DoxyCodeLine{11518 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF2\_Pos            (2U)}}
\DoxyCodeLine{11519 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF2\_Msk            (0x1UL << PWR\_PDCRF\_PF2\_Pos)              }}
\DoxyCodeLine{11520 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF2                PWR\_PDCRF\_PF2\_Msk                         }}
\DoxyCodeLine{11521 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF1\_Pos            (1U)}}
\DoxyCodeLine{11522 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF1\_Msk            (0x1UL << PWR\_PDCRF\_PF1\_Pos)              }}
\DoxyCodeLine{11523 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF1                PWR\_PDCRF\_PF1\_Msk                         }}
\DoxyCodeLine{11524 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF0\_Pos            (0U)}}
\DoxyCodeLine{11525 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF0\_Msk            (0x1UL << PWR\_PDCRF\_PF0\_Pos)              }}
\DoxyCodeLine{11526 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF0                PWR\_PDCRF\_PF0\_Msk                         }}
\DoxyCodeLine{11528 \textcolor{comment}{/********************  Bit definition for PWR\_PUCRG register  ********************/}}
\DoxyCodeLine{11529 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG15\_Pos           (15U)}}
\DoxyCodeLine{11530 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG15\_Msk           (0x1UL << PWR\_PUCRG\_PG15\_Pos)             }}
\DoxyCodeLine{11531 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG15               PWR\_PUCRG\_PG15\_Msk                        }}
\DoxyCodeLine{11532 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG14\_Pos           (14U)}}
\DoxyCodeLine{11533 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG14\_Msk           (0x1UL << PWR\_PUCRG\_PG14\_Pos)             }}
\DoxyCodeLine{11534 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG14               PWR\_PUCRG\_PG14\_Msk                        }}
\DoxyCodeLine{11535 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG13\_Pos           (13U)}}
\DoxyCodeLine{11536 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG13\_Msk           (0x1UL << PWR\_PUCRG\_PG13\_Pos)             }}
\DoxyCodeLine{11537 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG13               PWR\_PUCRG\_PG13\_Msk                        }}
\DoxyCodeLine{11538 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG12\_Pos           (12U)}}
\DoxyCodeLine{11539 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG12\_Msk           (0x1UL << PWR\_PUCRG\_PG12\_Pos)             }}
\DoxyCodeLine{11540 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG12               PWR\_PUCRG\_PG12\_Msk                        }}
\DoxyCodeLine{11541 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG11\_Pos           (11U)}}
\DoxyCodeLine{11542 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG11\_Msk           (0x1UL << PWR\_PUCRG\_PG11\_Pos)             }}
\DoxyCodeLine{11543 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG11               PWR\_PUCRG\_PG11\_Msk                        }}
\DoxyCodeLine{11544 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG10\_Pos           (10U)}}
\DoxyCodeLine{11545 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG10\_Msk           (0x1UL << PWR\_PUCRG\_PG10\_Pos)             }}
\DoxyCodeLine{11546 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG10               PWR\_PUCRG\_PG10\_Msk                        }}
\DoxyCodeLine{11547 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG9\_Pos            (9U)}}
\DoxyCodeLine{11548 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG9\_Msk            (0x1UL << PWR\_PUCRG\_PG9\_Pos)              }}
\DoxyCodeLine{11549 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG9                PWR\_PUCRG\_PG9\_Msk                         }}
\DoxyCodeLine{11550 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG8\_Pos            (8U)}}
\DoxyCodeLine{11551 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG8\_Msk            (0x1UL << PWR\_PUCRG\_PG8\_Pos)              }}
\DoxyCodeLine{11552 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG8                PWR\_PUCRG\_PG8\_Msk                         }}
\DoxyCodeLine{11553 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG7\_Pos            (7U)}}
\DoxyCodeLine{11554 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG7\_Msk            (0x1UL << PWR\_PUCRG\_PG7\_Pos)              }}
\DoxyCodeLine{11555 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG7                PWR\_PUCRG\_PG7\_Msk                         }}
\DoxyCodeLine{11556 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG6\_Pos            (6U)}}
\DoxyCodeLine{11557 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG6\_Msk            (0x1UL << PWR\_PUCRG\_PG6\_Pos)              }}
\DoxyCodeLine{11558 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG6                PWR\_PUCRG\_PG6\_Msk                         }}
\DoxyCodeLine{11559 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG5\_Pos            (5U)}}
\DoxyCodeLine{11560 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG5\_Msk            (0x1UL << PWR\_PUCRG\_PG5\_Pos)              }}
\DoxyCodeLine{11561 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG5                PWR\_PUCRG\_PG5\_Msk                         }}
\DoxyCodeLine{11562 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG4\_Pos            (4U)}}
\DoxyCodeLine{11563 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG4\_Msk            (0x1UL << PWR\_PUCRG\_PG4\_Pos)              }}
\DoxyCodeLine{11564 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG4                PWR\_PUCRG\_PG4\_Msk                         }}
\DoxyCodeLine{11565 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG3\_Pos            (3U)}}
\DoxyCodeLine{11566 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG3\_Msk            (0x1UL << PWR\_PUCRG\_PG3\_Pos)              }}
\DoxyCodeLine{11567 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG3                PWR\_PUCRG\_PG3\_Msk                         }}
\DoxyCodeLine{11568 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG2\_Pos            (2U)}}
\DoxyCodeLine{11569 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG2\_Msk            (0x1UL << PWR\_PUCRG\_PG2\_Pos)              }}
\DoxyCodeLine{11570 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG2                PWR\_PUCRG\_PG2\_Msk                         }}
\DoxyCodeLine{11571 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG1\_Pos            (1U)}}
\DoxyCodeLine{11572 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG1\_Msk            (0x1UL << PWR\_PUCRG\_PG1\_Pos)              }}
\DoxyCodeLine{11573 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG1                PWR\_PUCRG\_PG1\_Msk                         }}
\DoxyCodeLine{11574 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG0\_Pos            (0U)}}
\DoxyCodeLine{11575 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG0\_Msk            (0x1UL << PWR\_PUCRG\_PG0\_Pos)              }}
\DoxyCodeLine{11576 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG0                PWR\_PUCRG\_PG0\_Msk                         }}
\DoxyCodeLine{11578 \textcolor{comment}{/********************  Bit definition for PWR\_PDCRG register  ********************/}}
\DoxyCodeLine{11579 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG10\_Pos           (10U)}}
\DoxyCodeLine{11580 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG10\_Msk           (0x1UL << PWR\_PDCRG\_PG10\_Pos)             }}
\DoxyCodeLine{11581 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG10               PWR\_PDCRG\_PG10\_Msk                        }}
\DoxyCodeLine{11582 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG9\_Pos            (9U)}}
\DoxyCodeLine{11583 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG9\_Msk            (0x1UL << PWR\_PDCRG\_PG9\_Pos)              }}
\DoxyCodeLine{11584 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG9                PWR\_PDCRG\_PG9\_Msk                         }}
\DoxyCodeLine{11585 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG8\_Pos            (8U)}}
\DoxyCodeLine{11586 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG8\_Msk            (0x1UL << PWR\_PDCRG\_PG8\_Pos)              }}
\DoxyCodeLine{11587 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG8                PWR\_PDCRG\_PG8\_Msk                         }}
\DoxyCodeLine{11588 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG7\_Pos            (7U)}}
\DoxyCodeLine{11589 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG7\_Msk            (0x1UL << PWR\_PDCRG\_PG7\_Pos)              }}
\DoxyCodeLine{11590 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG7                PWR\_PDCRG\_PG7\_Msk                         }}
\DoxyCodeLine{11591 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG6\_Pos            (6U)}}
\DoxyCodeLine{11592 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG6\_Msk            (0x1UL << PWR\_PDCRG\_PG6\_Pos)              }}
\DoxyCodeLine{11593 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG6                PWR\_PDCRG\_PG6\_Msk                         }}
\DoxyCodeLine{11594 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG5\_Pos            (5U)}}
\DoxyCodeLine{11595 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG5\_Msk            (0x1UL << PWR\_PDCRG\_PG5\_Pos)              }}
\DoxyCodeLine{11596 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG5                PWR\_PDCRG\_PG5\_Msk                         }}
\DoxyCodeLine{11597 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG4\_Pos            (4U)}}
\DoxyCodeLine{11598 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG4\_Msk            (0x1UL << PWR\_PDCRG\_PG4\_Pos)              }}
\DoxyCodeLine{11599 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG4                PWR\_PDCRG\_PG4\_Msk                         }}
\DoxyCodeLine{11600 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG3\_Pos            (3U)}}
\DoxyCodeLine{11601 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG3\_Msk            (0x1UL << PWR\_PDCRG\_PG3\_Pos)              }}
\DoxyCodeLine{11602 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG3                PWR\_PDCRG\_PG3\_Msk                         }}
\DoxyCodeLine{11603 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG2\_Pos            (2U)}}
\DoxyCodeLine{11604 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG2\_Msk            (0x1UL << PWR\_PDCRG\_PG2\_Pos)              }}
\DoxyCodeLine{11605 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG2                PWR\_PDCRG\_PG2\_Msk                         }}
\DoxyCodeLine{11606 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG1\_Pos            (1U)}}
\DoxyCodeLine{11607 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG1\_Msk            (0x1UL << PWR\_PDCRG\_PG1\_Pos)              }}
\DoxyCodeLine{11608 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG1                PWR\_PDCRG\_PG1\_Msk                         }}
\DoxyCodeLine{11609 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG0\_Pos            (0U)}}
\DoxyCodeLine{11610 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG0\_Msk            (0x1UL << PWR\_PDCRG\_PG0\_Pos)              }}
\DoxyCodeLine{11611 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG0                PWR\_PDCRG\_PG0\_Msk                         }}
\DoxyCodeLine{11613 \textcolor{comment}{/********************  Bit definition for PWR\_CR5 register  ********************/}}
\DoxyCodeLine{11614 \textcolor{preprocessor}{\#define PWR\_CR5\_R1MODE\_Pos           (8U)}}
\DoxyCodeLine{11615 \textcolor{preprocessor}{\#define PWR\_CR5\_R1MODE\_Msk           (0x1U << PWR\_CR5\_R1MODE\_Pos)              }}
\DoxyCodeLine{11616 \textcolor{preprocessor}{\#define PWR\_CR5\_R1MODE               PWR\_CR5\_R1MODE\_Msk                        }}
\DoxyCodeLine{11618 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11619 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11620 \textcolor{comment}{/*                                    QUADSPI                                 */}}
\DoxyCodeLine{11621 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11622 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11623 \textcolor{comment}{/*****************  Bit definition for QUADSPI\_CR register  *******************/}}
\DoxyCodeLine{11624 \textcolor{preprocessor}{\#define QUADSPI\_CR\_EN\_Pos              (0U)}}
\DoxyCodeLine{11625 \textcolor{preprocessor}{\#define QUADSPI\_CR\_EN\_Msk              (0x1UL << QUADSPI\_CR\_EN\_Pos)            }}
\DoxyCodeLine{11626 \textcolor{preprocessor}{\#define QUADSPI\_CR\_EN                  QUADSPI\_CR\_EN\_Msk                       }}
\DoxyCodeLine{11627 \textcolor{preprocessor}{\#define QUADSPI\_CR\_ABORT\_Pos           (1U)}}
\DoxyCodeLine{11628 \textcolor{preprocessor}{\#define QUADSPI\_CR\_ABORT\_Msk           (0x1UL << QUADSPI\_CR\_ABORT\_Pos)         }}
\DoxyCodeLine{11629 \textcolor{preprocessor}{\#define QUADSPI\_CR\_ABORT               QUADSPI\_CR\_ABORT\_Msk                    }}
\DoxyCodeLine{11630 \textcolor{preprocessor}{\#define QUADSPI\_CR\_DMAEN\_Pos           (2U)}}
\DoxyCodeLine{11631 \textcolor{preprocessor}{\#define QUADSPI\_CR\_DMAEN\_Msk           (0x1UL << QUADSPI\_CR\_DMAEN\_Pos)         }}
\DoxyCodeLine{11632 \textcolor{preprocessor}{\#define QUADSPI\_CR\_DMAEN               QUADSPI\_CR\_DMAEN\_Msk                    }}
\DoxyCodeLine{11633 \textcolor{preprocessor}{\#define QUADSPI\_CR\_TCEN\_Pos            (3U)}}
\DoxyCodeLine{11634 \textcolor{preprocessor}{\#define QUADSPI\_CR\_TCEN\_Msk            (0x1UL << QUADSPI\_CR\_TCEN\_Pos)          }}
\DoxyCodeLine{11635 \textcolor{preprocessor}{\#define QUADSPI\_CR\_TCEN                QUADSPI\_CR\_TCEN\_Msk                     }}
\DoxyCodeLine{11636 \textcolor{preprocessor}{\#define QUADSPI\_CR\_SSHIFT\_Pos          (4U)}}
\DoxyCodeLine{11637 \textcolor{preprocessor}{\#define QUADSPI\_CR\_SSHIFT\_Msk          (0x1UL << QUADSPI\_CR\_SSHIFT\_Pos)        }}
\DoxyCodeLine{11638 \textcolor{preprocessor}{\#define QUADSPI\_CR\_SSHIFT              QUADSPI\_CR\_SSHIFT\_Msk                   }}
\DoxyCodeLine{11639 \textcolor{preprocessor}{\#define QUADSPI\_CR\_DFM\_Pos             (6U)}}
\DoxyCodeLine{11640 \textcolor{preprocessor}{\#define QUADSPI\_CR\_DFM\_Msk             (0x1UL << QUADSPI\_CR\_DFM\_Pos)           }}
\DoxyCodeLine{11641 \textcolor{preprocessor}{\#define QUADSPI\_CR\_DFM                 QUADSPI\_CR\_DFM\_Msk                      }}
\DoxyCodeLine{11642 \textcolor{preprocessor}{\#define QUADSPI\_CR\_FSEL\_Pos            (7U)}}
\DoxyCodeLine{11643 \textcolor{preprocessor}{\#define QUADSPI\_CR\_FSEL\_Msk            (0x1UL << QUADSPI\_CR\_FSEL\_Pos)          }}
\DoxyCodeLine{11644 \textcolor{preprocessor}{\#define QUADSPI\_CR\_FSEL                QUADSPI\_CR\_FSEL\_Msk                     }}
\DoxyCodeLine{11645 \textcolor{preprocessor}{\#define QUADSPI\_CR\_FTHRES\_Pos          (8U)}}
\DoxyCodeLine{11646 \textcolor{preprocessor}{\#define QUADSPI\_CR\_FTHRES\_Msk          (0xFUL << QUADSPI\_CR\_FTHRES\_Pos)        }}
\DoxyCodeLine{11647 \textcolor{preprocessor}{\#define QUADSPI\_CR\_FTHRES              QUADSPI\_CR\_FTHRES\_Msk                   }}
\DoxyCodeLine{11648 \textcolor{preprocessor}{\#define QUADSPI\_CR\_TEIE\_Pos            (16U)}}
\DoxyCodeLine{11649 \textcolor{preprocessor}{\#define QUADSPI\_CR\_TEIE\_Msk            (0x1UL << QUADSPI\_CR\_TEIE\_Pos)          }}
\DoxyCodeLine{11650 \textcolor{preprocessor}{\#define QUADSPI\_CR\_TEIE                QUADSPI\_CR\_TEIE\_Msk                     }}
\DoxyCodeLine{11651 \textcolor{preprocessor}{\#define QUADSPI\_CR\_TCIE\_Pos            (17U)}}
\DoxyCodeLine{11652 \textcolor{preprocessor}{\#define QUADSPI\_CR\_TCIE\_Msk            (0x1UL << QUADSPI\_CR\_TCIE\_Pos)          }}
\DoxyCodeLine{11653 \textcolor{preprocessor}{\#define QUADSPI\_CR\_TCIE                QUADSPI\_CR\_TCIE\_Msk                     }}
\DoxyCodeLine{11654 \textcolor{preprocessor}{\#define QUADSPI\_CR\_FTIE\_Pos            (18U)}}
\DoxyCodeLine{11655 \textcolor{preprocessor}{\#define QUADSPI\_CR\_FTIE\_Msk            (0x1UL << QUADSPI\_CR\_FTIE\_Pos)          }}
\DoxyCodeLine{11656 \textcolor{preprocessor}{\#define QUADSPI\_CR\_FTIE                QUADSPI\_CR\_FTIE\_Msk                     }}
\DoxyCodeLine{11657 \textcolor{preprocessor}{\#define QUADSPI\_CR\_SMIE\_Pos            (19U)}}
\DoxyCodeLine{11658 \textcolor{preprocessor}{\#define QUADSPI\_CR\_SMIE\_Msk            (0x1UL << QUADSPI\_CR\_SMIE\_Pos)          }}
\DoxyCodeLine{11659 \textcolor{preprocessor}{\#define QUADSPI\_CR\_SMIE                QUADSPI\_CR\_SMIE\_Msk                     }}
\DoxyCodeLine{11660 \textcolor{preprocessor}{\#define QUADSPI\_CR\_TOIE\_Pos            (20U)}}
\DoxyCodeLine{11661 \textcolor{preprocessor}{\#define QUADSPI\_CR\_TOIE\_Msk            (0x1UL << QUADSPI\_CR\_TOIE\_Pos)          }}
\DoxyCodeLine{11662 \textcolor{preprocessor}{\#define QUADSPI\_CR\_TOIE                QUADSPI\_CR\_TOIE\_Msk                     }}
\DoxyCodeLine{11663 \textcolor{preprocessor}{\#define QUADSPI\_CR\_APMS\_Pos            (22U)}}
\DoxyCodeLine{11664 \textcolor{preprocessor}{\#define QUADSPI\_CR\_APMS\_Msk            (0x1UL << QUADSPI\_CR\_APMS\_Pos)          }}
\DoxyCodeLine{11665 \textcolor{preprocessor}{\#define QUADSPI\_CR\_APMS                QUADSPI\_CR\_APMS\_Msk                     }}
\DoxyCodeLine{11666 \textcolor{preprocessor}{\#define QUADSPI\_CR\_PMM\_Pos             (23U)}}
\DoxyCodeLine{11667 \textcolor{preprocessor}{\#define QUADSPI\_CR\_PMM\_Msk             (0x1UL << QUADSPI\_CR\_PMM\_Pos)           }}
\DoxyCodeLine{11668 \textcolor{preprocessor}{\#define QUADSPI\_CR\_PMM                 QUADSPI\_CR\_PMM\_Msk                      }}
\DoxyCodeLine{11669 \textcolor{preprocessor}{\#define QUADSPI\_CR\_PRESCALER\_Pos       (24U)}}
\DoxyCodeLine{11670 \textcolor{preprocessor}{\#define QUADSPI\_CR\_PRESCALER\_Msk       (0xFFUL << QUADSPI\_CR\_PRESCALER\_Pos)    }}
\DoxyCodeLine{11671 \textcolor{preprocessor}{\#define QUADSPI\_CR\_PRESCALER           QUADSPI\_CR\_PRESCALER\_Msk                }}
\DoxyCodeLine{11673 \textcolor{comment}{/*****************  Bit definition for QUADSPI\_DCR register  ******************/}}
\DoxyCodeLine{11674 \textcolor{preprocessor}{\#define QUADSPI\_DCR\_CKMODE\_Pos         (0U)}}
\DoxyCodeLine{11675 \textcolor{preprocessor}{\#define QUADSPI\_DCR\_CKMODE\_Msk         (0x1UL << QUADSPI\_DCR\_CKMODE\_Pos)       }}
\DoxyCodeLine{11676 \textcolor{preprocessor}{\#define QUADSPI\_DCR\_CKMODE             QUADSPI\_DCR\_CKMODE\_Msk                  }}
\DoxyCodeLine{11677 \textcolor{preprocessor}{\#define QUADSPI\_DCR\_CSHT\_Pos           (8U)}}
\DoxyCodeLine{11678 \textcolor{preprocessor}{\#define QUADSPI\_DCR\_CSHT\_Msk           (0x7UL << QUADSPI\_DCR\_CSHT\_Pos)         }}
\DoxyCodeLine{11679 \textcolor{preprocessor}{\#define QUADSPI\_DCR\_CSHT               QUADSPI\_DCR\_CSHT\_Msk                    }}
\DoxyCodeLine{11680 \textcolor{preprocessor}{\#define QUADSPI\_DCR\_CSHT\_0             (0x1UL << QUADSPI\_DCR\_CSHT\_Pos)         }}
\DoxyCodeLine{11681 \textcolor{preprocessor}{\#define QUADSPI\_DCR\_CSHT\_1             (0x2UL << QUADSPI\_DCR\_CSHT\_Pos)         }}
\DoxyCodeLine{11682 \textcolor{preprocessor}{\#define QUADSPI\_DCR\_CSHT\_2             (0x4UL << QUADSPI\_DCR\_CSHT\_Pos)         }}
\DoxyCodeLine{11683 \textcolor{preprocessor}{\#define QUADSPI\_DCR\_FSIZE\_Pos          (16U)}}
\DoxyCodeLine{11684 \textcolor{preprocessor}{\#define QUADSPI\_DCR\_FSIZE\_Msk          (0x1FUL << QUADSPI\_DCR\_FSIZE\_Pos)       }}
\DoxyCodeLine{11685 \textcolor{preprocessor}{\#define QUADSPI\_DCR\_FSIZE              QUADSPI\_DCR\_FSIZE\_Msk                   }}
\DoxyCodeLine{11687 \textcolor{comment}{/******************  Bit definition for QUADSPI\_SR register  *******************/}}
\DoxyCodeLine{11688 \textcolor{preprocessor}{\#define QUADSPI\_SR\_TEF\_Pos             (0U)}}
\DoxyCodeLine{11689 \textcolor{preprocessor}{\#define QUADSPI\_SR\_TEF\_Msk             (0x1UL << QUADSPI\_SR\_TEF\_Pos)           }}
\DoxyCodeLine{11690 \textcolor{preprocessor}{\#define QUADSPI\_SR\_TEF                 QUADSPI\_SR\_TEF\_Msk                      }}
\DoxyCodeLine{11691 \textcolor{preprocessor}{\#define QUADSPI\_SR\_TCF\_Pos             (1U)}}
\DoxyCodeLine{11692 \textcolor{preprocessor}{\#define QUADSPI\_SR\_TCF\_Msk             (0x1UL << QUADSPI\_SR\_TCF\_Pos)           }}
\DoxyCodeLine{11693 \textcolor{preprocessor}{\#define QUADSPI\_SR\_TCF                 QUADSPI\_SR\_TCF\_Msk                      }}
\DoxyCodeLine{11694 \textcolor{preprocessor}{\#define QUADSPI\_SR\_FTF\_Pos             (2U)}}
\DoxyCodeLine{11695 \textcolor{preprocessor}{\#define QUADSPI\_SR\_FTF\_Msk             (0x1UL << QUADSPI\_SR\_FTF\_Pos)           }}
\DoxyCodeLine{11696 \textcolor{preprocessor}{\#define QUADSPI\_SR\_FTF                 QUADSPI\_SR\_FTF\_Msk                      }}
\DoxyCodeLine{11697 \textcolor{preprocessor}{\#define QUADSPI\_SR\_SMF\_Pos             (3U)}}
\DoxyCodeLine{11698 \textcolor{preprocessor}{\#define QUADSPI\_SR\_SMF\_Msk             (0x1UL << QUADSPI\_SR\_SMF\_Pos)           }}
\DoxyCodeLine{11699 \textcolor{preprocessor}{\#define QUADSPI\_SR\_SMF                 QUADSPI\_SR\_SMF\_Msk                      }}
\DoxyCodeLine{11700 \textcolor{preprocessor}{\#define QUADSPI\_SR\_TOF\_Pos             (4U)}}
\DoxyCodeLine{11701 \textcolor{preprocessor}{\#define QUADSPI\_SR\_TOF\_Msk             (0x1UL << QUADSPI\_SR\_TOF\_Pos)           }}
\DoxyCodeLine{11702 \textcolor{preprocessor}{\#define QUADSPI\_SR\_TOF                 QUADSPI\_SR\_TOF\_Msk                      }}
\DoxyCodeLine{11703 \textcolor{preprocessor}{\#define QUADSPI\_SR\_BUSY\_Pos            (5U)}}
\DoxyCodeLine{11704 \textcolor{preprocessor}{\#define QUADSPI\_SR\_BUSY\_Msk            (0x1UL << QUADSPI\_SR\_BUSY\_Pos)          }}
\DoxyCodeLine{11705 \textcolor{preprocessor}{\#define QUADSPI\_SR\_BUSY                QUADSPI\_SR\_BUSY\_Msk                     }}
\DoxyCodeLine{11706 \textcolor{preprocessor}{\#define QUADSPI\_SR\_FLEVEL\_Pos          (8U)}}
\DoxyCodeLine{11707 \textcolor{preprocessor}{\#define QUADSPI\_SR\_FLEVEL\_Msk          (0x1FUL << QUADSPI\_SR\_FLEVEL\_Pos)       }}
\DoxyCodeLine{11708 \textcolor{preprocessor}{\#define QUADSPI\_SR\_FLEVEL              QUADSPI\_SR\_FLEVEL\_Msk                   }}
\DoxyCodeLine{11710 \textcolor{comment}{/******************  Bit definition for QUADSPI\_FCR register  ******************/}}
\DoxyCodeLine{11711 \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CTEF\_Pos           (0U)}}
\DoxyCodeLine{11712 \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CTEF\_Msk           (0x1UL << QUADSPI\_FCR\_CTEF\_Pos)         }}
\DoxyCodeLine{11713 \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CTEF               QUADSPI\_FCR\_CTEF\_Msk                    }}
\DoxyCodeLine{11714 \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CTCF\_Pos           (1U)}}
\DoxyCodeLine{11715 \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CTCF\_Msk           (0x1UL << QUADSPI\_FCR\_CTCF\_Pos)         }}
\DoxyCodeLine{11716 \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CTCF               QUADSPI\_FCR\_CTCF\_Msk                    }}
\DoxyCodeLine{11717 \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CSMF\_Pos           (3U)}}
\DoxyCodeLine{11718 \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CSMF\_Msk           (0x1UL << QUADSPI\_FCR\_CSMF\_Pos)         }}
\DoxyCodeLine{11719 \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CSMF               QUADSPI\_FCR\_CSMF\_Msk                    }}
\DoxyCodeLine{11720 \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CTOF\_Pos           (4U)}}
\DoxyCodeLine{11721 \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CTOF\_Msk           (0x1UL << QUADSPI\_FCR\_CTOF\_Pos)         }}
\DoxyCodeLine{11722 \textcolor{preprocessor}{\#define QUADSPI\_FCR\_CTOF               QUADSPI\_FCR\_CTOF\_Msk                    }}
\DoxyCodeLine{11724 \textcolor{comment}{/******************  Bit definition for QUADSPI\_DLR register  ******************/}}
\DoxyCodeLine{11725 \textcolor{preprocessor}{\#define QUADSPI\_DLR\_DL\_Pos             (0U)}}
\DoxyCodeLine{11726 \textcolor{preprocessor}{\#define QUADSPI\_DLR\_DL\_Msk             (0xFFFFFFFFUL << QUADSPI\_DLR\_DL\_Pos)    }}
\DoxyCodeLine{11727 \textcolor{preprocessor}{\#define QUADSPI\_DLR\_DL                 QUADSPI\_DLR\_DL\_Msk                      }}
\DoxyCodeLine{11729 \textcolor{comment}{/******************  Bit definition for QUADSPI\_CCR register  ******************/}}
\DoxyCodeLine{11730 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_INSTRUCTION\_Pos    (0U)}}
\DoxyCodeLine{11731 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_INSTRUCTION\_Msk    (0xFFUL << QUADSPI\_CCR\_INSTRUCTION\_Pos) }}
\DoxyCodeLine{11732 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_INSTRUCTION        QUADSPI\_CCR\_INSTRUCTION\_Msk             }}
\DoxyCodeLine{11733 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_IMODE\_Pos          (8U)}}
\DoxyCodeLine{11734 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_IMODE\_Msk          (0x3UL << QUADSPI\_CCR\_IMODE\_Pos)        }}
\DoxyCodeLine{11735 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_IMODE              QUADSPI\_CCR\_IMODE\_Msk                   }}
\DoxyCodeLine{11736 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_IMODE\_0            (0x1UL << QUADSPI\_CCR\_IMODE\_Pos)        }}
\DoxyCodeLine{11737 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_IMODE\_1            (0x2UL << QUADSPI\_CCR\_IMODE\_Pos)        }}
\DoxyCodeLine{11738 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ADMODE\_Pos         (10U)}}
\DoxyCodeLine{11739 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ADMODE\_Msk         (0x3UL << QUADSPI\_CCR\_ADMODE\_Pos)       }}
\DoxyCodeLine{11740 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ADMODE             QUADSPI\_CCR\_ADMODE\_Msk                  }}
\DoxyCodeLine{11741 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ADMODE\_0           (0x1UL << QUADSPI\_CCR\_ADMODE\_Pos)       }}
\DoxyCodeLine{11742 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ADMODE\_1           (0x2UL << QUADSPI\_CCR\_ADMODE\_Pos)       }}
\DoxyCodeLine{11743 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ADSIZE\_Pos         (12U)}}
\DoxyCodeLine{11744 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ADSIZE\_Msk         (0x3UL << QUADSPI\_CCR\_ADSIZE\_Pos)       }}
\DoxyCodeLine{11745 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ADSIZE             QUADSPI\_CCR\_ADSIZE\_Msk                  }}
\DoxyCodeLine{11746 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ADSIZE\_0           (0x1UL << QUADSPI\_CCR\_ADSIZE\_Pos)       }}
\DoxyCodeLine{11747 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ADSIZE\_1           (0x2UL << QUADSPI\_CCR\_ADSIZE\_Pos)       }}
\DoxyCodeLine{11748 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ABMODE\_Pos         (14U)}}
\DoxyCodeLine{11749 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ABMODE\_Msk         (0x3UL << QUADSPI\_CCR\_ABMODE\_Pos)       }}
\DoxyCodeLine{11750 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ABMODE             QUADSPI\_CCR\_ABMODE\_Msk                  }}
\DoxyCodeLine{11751 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ABMODE\_0           (0x1UL << QUADSPI\_CCR\_ABMODE\_Pos)       }}
\DoxyCodeLine{11752 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ABMODE\_1           (0x2UL << QUADSPI\_CCR\_ABMODE\_Pos)       }}
\DoxyCodeLine{11753 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ABSIZE\_Pos         (16U)}}
\DoxyCodeLine{11754 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ABSIZE\_Msk         (0x3UL << QUADSPI\_CCR\_ABSIZE\_Pos)       }}
\DoxyCodeLine{11755 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ABSIZE             QUADSPI\_CCR\_ABSIZE\_Msk                  }}
\DoxyCodeLine{11756 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ABSIZE\_0           (0x1UL << QUADSPI\_CCR\_ABSIZE\_Pos)       }}
\DoxyCodeLine{11757 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_ABSIZE\_1           (0x2UL << QUADSPI\_CCR\_ABSIZE\_Pos)       }}
\DoxyCodeLine{11758 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DCYC\_Pos           (18U)}}
\DoxyCodeLine{11759 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DCYC\_Msk           (0x1FUL << QUADSPI\_CCR\_DCYC\_Pos)        }}
\DoxyCodeLine{11760 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DCYC               QUADSPI\_CCR\_DCYC\_Msk                    }}
\DoxyCodeLine{11761 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DMODE\_Pos          (24U)}}
\DoxyCodeLine{11762 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DMODE\_Msk          (0x3UL << QUADSPI\_CCR\_DMODE\_Pos)        }}
\DoxyCodeLine{11763 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DMODE              QUADSPI\_CCR\_DMODE\_Msk                   }}
\DoxyCodeLine{11764 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DMODE\_0            (0x1UL << QUADSPI\_CCR\_DMODE\_Pos)        }}
\DoxyCodeLine{11765 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DMODE\_1            (0x2UL << QUADSPI\_CCR\_DMODE\_Pos)        }}
\DoxyCodeLine{11766 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_FMODE\_Pos          (26U)}}
\DoxyCodeLine{11767 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_FMODE\_Msk          (0x3UL << QUADSPI\_CCR\_FMODE\_Pos)        }}
\DoxyCodeLine{11768 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_FMODE              QUADSPI\_CCR\_FMODE\_Msk                   }}
\DoxyCodeLine{11769 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_FMODE\_0            (0x1UL << QUADSPI\_CCR\_FMODE\_Pos)        }}
\DoxyCodeLine{11770 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_FMODE\_1            (0x2UL << QUADSPI\_CCR\_FMODE\_Pos)        }}
\DoxyCodeLine{11771 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_SIOO\_Pos           (28U)}}
\DoxyCodeLine{11772 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_SIOO\_Msk           (0x1UL << QUADSPI\_CCR\_SIOO\_Pos)         }}
\DoxyCodeLine{11773 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_SIOO               QUADSPI\_CCR\_SIOO\_Msk                    }}
\DoxyCodeLine{11774 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DHHC\_Pos           (30U)}}
\DoxyCodeLine{11775 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DHHC\_Msk           (0x1UL << QUADSPI\_CCR\_DHHC\_Pos)         }}
\DoxyCodeLine{11776 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DHHC               QUADSPI\_CCR\_DHHC\_Msk                    }}
\DoxyCodeLine{11777 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DDRM\_Pos           (31U)}}
\DoxyCodeLine{11778 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DDRM\_Msk           (0x1UL << QUADSPI\_CCR\_DDRM\_Pos)         }}
\DoxyCodeLine{11779 \textcolor{preprocessor}{\#define QUADSPI\_CCR\_DDRM               QUADSPI\_CCR\_DDRM\_Msk                    }}
\DoxyCodeLine{11781 \textcolor{comment}{/******************  Bit definition for QUADSPI\_AR register  *******************/}}
\DoxyCodeLine{11782 \textcolor{preprocessor}{\#define QUADSPI\_AR\_ADDRESS\_Pos         (0U)}}
\DoxyCodeLine{11783 \textcolor{preprocessor}{\#define QUADSPI\_AR\_ADDRESS\_Msk         (0xFFFFFFFFUL << QUADSPI\_AR\_ADDRESS\_Pos)}}
\DoxyCodeLine{11784 \textcolor{preprocessor}{\#define QUADSPI\_AR\_ADDRESS             QUADSPI\_AR\_ADDRESS\_Msk                  }}
\DoxyCodeLine{11786 \textcolor{comment}{/******************  Bit definition for QUADSPI\_ABR register  ******************/}}
\DoxyCodeLine{11787 \textcolor{preprocessor}{\#define QUADSPI\_ABR\_ALTERNATE\_Pos      (0U)}}
\DoxyCodeLine{11788 \textcolor{preprocessor}{\#define QUADSPI\_ABR\_ALTERNATE\_Msk      (0xFFFFFFFFUL << QUADSPI\_ABR\_ALTERNATE\_Pos)}}
\DoxyCodeLine{11789 \textcolor{preprocessor}{\#define QUADSPI\_ABR\_ALTERNATE          QUADSPI\_ABR\_ALTERNATE\_Msk               }}
\DoxyCodeLine{11791 \textcolor{comment}{/******************  Bit definition for QUADSPI\_DR register  *******************/}}
\DoxyCodeLine{11792 \textcolor{preprocessor}{\#define QUADSPI\_DR\_DATA\_Pos            (0U)}}
\DoxyCodeLine{11793 \textcolor{preprocessor}{\#define QUADSPI\_DR\_DATA\_Msk            (0xFFFFFFFFUL << QUADSPI\_DR\_DATA\_Pos)   }}
\DoxyCodeLine{11794 \textcolor{preprocessor}{\#define QUADSPI\_DR\_DATA                QUADSPI\_DR\_DATA\_Msk                     }}
\DoxyCodeLine{11796 \textcolor{comment}{/******************  Bit definition for QUADSPI\_PSMKR register  ****************/}}
\DoxyCodeLine{11797 \textcolor{preprocessor}{\#define QUADSPI\_PSMKR\_MASK\_Pos         (0U)}}
\DoxyCodeLine{11798 \textcolor{preprocessor}{\#define QUADSPI\_PSMKR\_MASK\_Msk         (0xFFFFFFFFUL << QUADSPI\_PSMKR\_MASK\_Pos)}}
\DoxyCodeLine{11799 \textcolor{preprocessor}{\#define QUADSPI\_PSMKR\_MASK             QUADSPI\_PSMKR\_MASK\_Msk                  }}
\DoxyCodeLine{11801 \textcolor{comment}{/******************  Bit definition for QUADSPI\_PSMAR register  ****************/}}
\DoxyCodeLine{11802 \textcolor{preprocessor}{\#define QUADSPI\_PSMAR\_MATCH\_Pos        (0U)}}
\DoxyCodeLine{11803 \textcolor{preprocessor}{\#define QUADSPI\_PSMAR\_MATCH\_Msk        (0xFFFFFFFFUL << QUADSPI\_PSMAR\_MATCH\_Pos)}}
\DoxyCodeLine{11804 \textcolor{preprocessor}{\#define QUADSPI\_PSMAR\_MATCH            QUADSPI\_PSMAR\_MATCH\_Msk                 }}
\DoxyCodeLine{11806 \textcolor{comment}{/******************  Bit definition for QUADSPI\_PIR register  *****************/}}
\DoxyCodeLine{11807 \textcolor{preprocessor}{\#define QUADSPI\_PIR\_INTERVAL\_Pos       (0U)}}
\DoxyCodeLine{11808 \textcolor{preprocessor}{\#define QUADSPI\_PIR\_INTERVAL\_Msk       (0xFFFFUL << QUADSPI\_PIR\_INTERVAL\_Pos)  }}
\DoxyCodeLine{11809 \textcolor{preprocessor}{\#define QUADSPI\_PIR\_INTERVAL           QUADSPI\_PIR\_INTERVAL\_Msk                }}
\DoxyCodeLine{11811 \textcolor{comment}{/******************  Bit definition for QUADSPI\_LPTR register  *****************/}}
\DoxyCodeLine{11812 \textcolor{preprocessor}{\#define QUADSPI\_LPTR\_TIMEOUT\_Pos       (0U)}}
\DoxyCodeLine{11813 \textcolor{preprocessor}{\#define QUADSPI\_LPTR\_TIMEOUT\_Msk       (0xFFFFUL << QUADSPI\_LPTR\_TIMEOUT\_Pos)  }}
\DoxyCodeLine{11814 \textcolor{preprocessor}{\#define QUADSPI\_LPTR\_TIMEOUT           QUADSPI\_LPTR\_TIMEOUT\_Msk                }}
\DoxyCodeLine{11816 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11817 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11818 \textcolor{comment}{/*                         Reset and Clock Control                            */}}
\DoxyCodeLine{11819 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11820 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11821 \textcolor{comment}{/*}}
\DoxyCodeLine{11822 \textcolor{comment}{* @brief Specific device feature definitions  (not present on all devices in the STM32G4 serie)}}
\DoxyCodeLine{11823 \textcolor{comment}{*/}}
\DoxyCodeLine{11824 }
\DoxyCodeLine{11825 \textcolor{preprocessor}{\#define RCC\_HSI48\_SUPPORT}}
\DoxyCodeLine{11826 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV\_2\_31\_SUPPORT}}
\DoxyCodeLine{11827 }
\DoxyCodeLine{11828 \textcolor{comment}{/********************  Bit definition for RCC\_CR register  ********************/}}
\DoxyCodeLine{11829 \textcolor{preprocessor}{\#define RCC\_CR\_HSION\_Pos                     (8U)}}
\DoxyCodeLine{11830 \textcolor{preprocessor}{\#define RCC\_CR\_HSION\_Msk                     (0x1UL << RCC\_CR\_HSION\_Pos)       }}
\DoxyCodeLine{11831 \textcolor{preprocessor}{\#define RCC\_CR\_HSION                         RCC\_CR\_HSION\_Msk                  }}
\DoxyCodeLine{11832 \textcolor{preprocessor}{\#define RCC\_CR\_HSIKERON\_Pos                  (9U)}}
\DoxyCodeLine{11833 \textcolor{preprocessor}{\#define RCC\_CR\_HSIKERON\_Msk                  (0x1UL << RCC\_CR\_HSIKERON\_Pos)    }}
\DoxyCodeLine{11834 \textcolor{preprocessor}{\#define RCC\_CR\_HSIKERON                      RCC\_CR\_HSIKERON\_Msk               }}
\DoxyCodeLine{11835 \textcolor{preprocessor}{\#define RCC\_CR\_HSIRDY\_Pos                    (10U)}}
\DoxyCodeLine{11836 \textcolor{preprocessor}{\#define RCC\_CR\_HSIRDY\_Msk                    (0x1UL << RCC\_CR\_HSIRDY\_Pos)      }}
\DoxyCodeLine{11837 \textcolor{preprocessor}{\#define RCC\_CR\_HSIRDY                        RCC\_CR\_HSIRDY\_Msk                 }}
\DoxyCodeLine{11839 \textcolor{preprocessor}{\#define RCC\_CR\_HSEON\_Pos                     (16U)}}
\DoxyCodeLine{11840 \textcolor{preprocessor}{\#define RCC\_CR\_HSEON\_Msk                     (0x1UL << RCC\_CR\_HSEON\_Pos)       }}
\DoxyCodeLine{11841 \textcolor{preprocessor}{\#define RCC\_CR\_HSEON                         RCC\_CR\_HSEON\_Msk                  }}
\DoxyCodeLine{11842 \textcolor{preprocessor}{\#define RCC\_CR\_HSERDY\_Pos                    (17U)}}
\DoxyCodeLine{11843 \textcolor{preprocessor}{\#define RCC\_CR\_HSERDY\_Msk                    (0x1UL << RCC\_CR\_HSERDY\_Pos)      }}
\DoxyCodeLine{11844 \textcolor{preprocessor}{\#define RCC\_CR\_HSERDY                        RCC\_CR\_HSERDY\_Msk                 }}
\DoxyCodeLine{11845 \textcolor{preprocessor}{\#define RCC\_CR\_HSEBYP\_Pos                    (18U)}}
\DoxyCodeLine{11846 \textcolor{preprocessor}{\#define RCC\_CR\_HSEBYP\_Msk                    (0x1UL << RCC\_CR\_HSEBYP\_Pos)      }}
\DoxyCodeLine{11847 \textcolor{preprocessor}{\#define RCC\_CR\_HSEBYP                        RCC\_CR\_HSEBYP\_Msk                 }}
\DoxyCodeLine{11848 \textcolor{preprocessor}{\#define RCC\_CR\_CSSON\_Pos                     (19U)}}
\DoxyCodeLine{11849 \textcolor{preprocessor}{\#define RCC\_CR\_CSSON\_Msk                     (0x1UL << RCC\_CR\_CSSON\_Pos)       }}
\DoxyCodeLine{11850 \textcolor{preprocessor}{\#define RCC\_CR\_CSSON                         RCC\_CR\_CSSON\_Msk                  }}
\DoxyCodeLine{11852 \textcolor{preprocessor}{\#define RCC\_CR\_PLLON\_Pos                     (24U)}}
\DoxyCodeLine{11853 \textcolor{preprocessor}{\#define RCC\_CR\_PLLON\_Msk                     (0x1UL << RCC\_CR\_PLLON\_Pos)       }}
\DoxyCodeLine{11854 \textcolor{preprocessor}{\#define RCC\_CR\_PLLON                         RCC\_CR\_PLLON\_Msk                  }}
\DoxyCodeLine{11855 \textcolor{preprocessor}{\#define RCC\_CR\_PLLRDY\_Pos                    (25U)}}
\DoxyCodeLine{11856 \textcolor{preprocessor}{\#define RCC\_CR\_PLLRDY\_Msk                    (0x1UL << RCC\_CR\_PLLRDY\_Pos)      }}
\DoxyCodeLine{11857 \textcolor{preprocessor}{\#define RCC\_CR\_PLLRDY                        RCC\_CR\_PLLRDY\_Msk                 }}
\DoxyCodeLine{11859 \textcolor{comment}{/********************  Bit definition for RCC\_ICSCR register  ***************/}}
\DoxyCodeLine{11861 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL\_Pos                 (16U)}}
\DoxyCodeLine{11862 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL\_Msk                 (0xFFUL << RCC\_ICSCR\_HSICAL\_Pos)  }}
\DoxyCodeLine{11863 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL                     RCC\_ICSCR\_HSICAL\_Msk              }}
\DoxyCodeLine{11864 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL\_0                   (0x01UL << RCC\_ICSCR\_HSICAL\_Pos)  }}
\DoxyCodeLine{11865 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL\_1                   (0x02UL << RCC\_ICSCR\_HSICAL\_Pos)  }}
\DoxyCodeLine{11866 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL\_2                   (0x04UL << RCC\_ICSCR\_HSICAL\_Pos)  }}
\DoxyCodeLine{11867 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL\_3                   (0x08UL << RCC\_ICSCR\_HSICAL\_Pos)  }}
\DoxyCodeLine{11868 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL\_4                   (0x10UL << RCC\_ICSCR\_HSICAL\_Pos)  }}
\DoxyCodeLine{11869 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL\_5                   (0x20UL << RCC\_ICSCR\_HSICAL\_Pos)  }}
\DoxyCodeLine{11870 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL\_6                   (0x40UL << RCC\_ICSCR\_HSICAL\_Pos)  }}
\DoxyCodeLine{11871 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL\_7                   (0x80UL << RCC\_ICSCR\_HSICAL\_Pos)  }}
\DoxyCodeLine{11874 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSITRIM\_Pos                (24U)}}
\DoxyCodeLine{11875 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSITRIM\_Msk                (0x7FUL << RCC\_ICSCR\_HSITRIM\_Pos) }}
\DoxyCodeLine{11876 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSITRIM                    RCC\_ICSCR\_HSITRIM\_Msk             }}
\DoxyCodeLine{11877 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSITRIM\_0                  (0x01UL << RCC\_ICSCR\_HSITRIM\_Pos) }}
\DoxyCodeLine{11878 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSITRIM\_1                  (0x02UL << RCC\_ICSCR\_HSITRIM\_Pos) }}
\DoxyCodeLine{11879 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSITRIM\_2                  (0x04UL << RCC\_ICSCR\_HSITRIM\_Pos) }}
\DoxyCodeLine{11880 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSITRIM\_3                  (0x08UL << RCC\_ICSCR\_HSITRIM\_Pos) }}
\DoxyCodeLine{11881 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSITRIM\_4                  (0x10UL << RCC\_ICSCR\_HSITRIM\_Pos) }}
\DoxyCodeLine{11882 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSITRIM\_5                  (0x20UL << RCC\_ICSCR\_HSITRIM\_Pos) }}
\DoxyCodeLine{11883 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSITRIM\_6                  (0x40UL << RCC\_ICSCR\_HSITRIM\_Pos) }}
\DoxyCodeLine{11885 \textcolor{comment}{/********************  Bit definition for RCC\_CFGR register  ******************/}}
\DoxyCodeLine{11887 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_Pos                      (0U)}}
\DoxyCodeLine{11888 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_Msk                      (0x3UL << RCC\_CFGR\_SW\_Pos)        }}
\DoxyCodeLine{11889 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW                          RCC\_CFGR\_SW\_Msk                   }}
\DoxyCodeLine{11890 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_0                        (0x1UL << RCC\_CFGR\_SW\_Pos)        }}
\DoxyCodeLine{11891 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_1                        (0x2UL << RCC\_CFGR\_SW\_Pos)        }}
\DoxyCodeLine{11893 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_HSI                      (0x00000001U)                     }}
\DoxyCodeLine{11894 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_HSE                      (0x00000002U)                     }}
\DoxyCodeLine{11895 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_PLL                      (0x00000003U)                     }}
\DoxyCodeLine{11898 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_Pos                     (2U)}}
\DoxyCodeLine{11899 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_Msk                     (0x3UL << RCC\_CFGR\_SWS\_Pos)       }}
\DoxyCodeLine{11900 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS                         RCC\_CFGR\_SWS\_Msk                  }}
\DoxyCodeLine{11901 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_0                       (0x1UL << RCC\_CFGR\_SWS\_Pos)       }}
\DoxyCodeLine{11902 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_1                       (0x2UL << RCC\_CFGR\_SWS\_Pos)       }}
\DoxyCodeLine{11904 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_HSI                     (0x00000004U)                     }}
\DoxyCodeLine{11905 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_HSE                     (0x00000008U)                     }}
\DoxyCodeLine{11906 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_PLL                     (0x0000000CU)                     }}
\DoxyCodeLine{11909 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_Pos                    (4U)}}
\DoxyCodeLine{11910 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_Msk                    (0xFUL << RCC\_CFGR\_HPRE\_Pos)      }}
\DoxyCodeLine{11911 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE                        RCC\_CFGR\_HPRE\_Msk                 }}
\DoxyCodeLine{11912 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_0                      (0x1UL << RCC\_CFGR\_HPRE\_Pos)      }}
\DoxyCodeLine{11913 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_1                      (0x2UL << RCC\_CFGR\_HPRE\_Pos)      }}
\DoxyCodeLine{11914 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_2                      (0x4UL << RCC\_CFGR\_HPRE\_Pos)      }}
\DoxyCodeLine{11915 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_3                      (0x8UL << RCC\_CFGR\_HPRE\_Pos)      }}
\DoxyCodeLine{11917 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV1                   (0x00000000U)                     }}
\DoxyCodeLine{11918 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV2                   (0x00000080U)                     }}
\DoxyCodeLine{11919 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV4                   (0x00000090U)                     }}
\DoxyCodeLine{11920 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV8                   (0x000000A0U)                     }}
\DoxyCodeLine{11921 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV16                  (0x000000B0U)                     }}
\DoxyCodeLine{11922 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV64                  (0x000000C0U)                     }}
\DoxyCodeLine{11923 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV128                 (0x000000D0U)                     }}
\DoxyCodeLine{11924 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV256                 (0x000000E0U)                     }}
\DoxyCodeLine{11925 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV512                 (0x000000F0U)                     }}
\DoxyCodeLine{11928 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_Pos                   (8U)}}
\DoxyCodeLine{11929 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_Msk                   (0x7UL << RCC\_CFGR\_PPRE1\_Pos)     }}
\DoxyCodeLine{11930 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1                       RCC\_CFGR\_PPRE1\_Msk                }}
\DoxyCodeLine{11931 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_0                     (0x1UL << RCC\_CFGR\_PPRE1\_Pos)     }}
\DoxyCodeLine{11932 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_1                     (0x2UL << RCC\_CFGR\_PPRE1\_Pos)     }}
\DoxyCodeLine{11933 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_2                     (0x4UL << RCC\_CFGR\_PPRE1\_Pos)     }}
\DoxyCodeLine{11935 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV1                  (0x00000000U)                     }}
\DoxyCodeLine{11936 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV2                  (0x00000400U)                     }}
\DoxyCodeLine{11937 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV4                  (0x00000500U)                     }}
\DoxyCodeLine{11938 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV8                  (0x00000600U)                     }}
\DoxyCodeLine{11939 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV16                 (0x00000700U)                     }}
\DoxyCodeLine{11942 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_Pos                   (11U)}}
\DoxyCodeLine{11943 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_Msk                   (0x7UL << RCC\_CFGR\_PPRE2\_Pos)     }}
\DoxyCodeLine{11944 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2                       RCC\_CFGR\_PPRE2\_Msk                }}
\DoxyCodeLine{11945 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_0                     (0x1UL << RCC\_CFGR\_PPRE2\_Pos)     }}
\DoxyCodeLine{11946 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_1                     (0x2UL << RCC\_CFGR\_PPRE2\_Pos)     }}
\DoxyCodeLine{11947 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_2                     (0x4UL << RCC\_CFGR\_PPRE2\_Pos)     }}
\DoxyCodeLine{11949 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV1                  (0x00000000U)                     }}
\DoxyCodeLine{11950 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV2                  (0x00002000U)                     }}
\DoxyCodeLine{11951 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV4                  (0x00002800U)                     }}
\DoxyCodeLine{11952 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV8                  (0x00003000U)                     }}
\DoxyCodeLine{11953 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV16                 (0x00003800U)                     }}
\DoxyCodeLine{11956 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOSEL\_Pos                  (24U)}}
\DoxyCodeLine{11957 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOSEL\_Msk                  (0xFUL << RCC\_CFGR\_MCOSEL\_Pos)    }}
\DoxyCodeLine{11958 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOSEL                      RCC\_CFGR\_MCOSEL\_Msk               }}
\DoxyCodeLine{11959 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOSEL\_0                    (0x1UL << RCC\_CFGR\_MCOSEL\_Pos)    }}
\DoxyCodeLine{11960 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOSEL\_1                    (0x2UL << RCC\_CFGR\_MCOSEL\_Pos)    }}
\DoxyCodeLine{11961 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOSEL\_2                    (0x4UL << RCC\_CFGR\_MCOSEL\_Pos)    }}
\DoxyCodeLine{11962 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOSEL\_3                    (0x8UL << RCC\_CFGR\_MCOSEL\_Pos)    }}
\DoxyCodeLine{11964 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE\_Pos                  (28U)}}
\DoxyCodeLine{11965 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE\_Msk                  (0x7UL << RCC\_CFGR\_MCOPRE\_Pos)    }}
\DoxyCodeLine{11966 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE                      RCC\_CFGR\_MCOPRE\_Msk               }}
\DoxyCodeLine{11967 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE\_0                    (0x1UL << RCC\_CFGR\_MCOPRE\_Pos)    }}
\DoxyCodeLine{11968 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE\_1                    (0x2UL << RCC\_CFGR\_MCOPRE\_Pos)    }}
\DoxyCodeLine{11969 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE\_2                    (0x4UL << RCC\_CFGR\_MCOPRE\_Pos)    }}
\DoxyCodeLine{11971 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE\_DIV1                 (0x00000000U)                     }}
\DoxyCodeLine{11972 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE\_DIV2                 (0x10000000U)                     }}
\DoxyCodeLine{11973 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE\_DIV4                 (0x20000000U)                     }}
\DoxyCodeLine{11974 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE\_DIV8                 (0x30000000U)                     }}
\DoxyCodeLine{11975 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE\_DIV16                (0x40000000U)                     }}
\DoxyCodeLine{11977 \textcolor{comment}{/* Legacy aliases */}}
\DoxyCodeLine{11978 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO\_PRE                     RCC\_CFGR\_MCOPRE}}
\DoxyCodeLine{11979 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO\_PRE\_1                   RCC\_CFGR\_MCOPRE\_DIV1}}
\DoxyCodeLine{11980 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO\_PRE\_2                   RCC\_CFGR\_MCOPRE\_DIV2}}
\DoxyCodeLine{11981 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO\_PRE\_4                   RCC\_CFGR\_MCOPRE\_DIV4}}
\DoxyCodeLine{11982 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO\_PRE\_8                   RCC\_CFGR\_MCOPRE\_DIV8}}
\DoxyCodeLine{11983 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO\_PRE\_16                  RCC\_CFGR\_MCOPRE\_DIV16}}
\DoxyCodeLine{11984 }
\DoxyCodeLine{11985 \textcolor{comment}{/********************  Bit definition for RCC\_PLLCFGR register  ***************/}}
\DoxyCodeLine{11986 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_Pos               (0U)}}
\DoxyCodeLine{11987 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_Msk               (0x3UL << RCC\_PLLCFGR\_PLLSRC\_Pos) }}
\DoxyCodeLine{11988 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC                   RCC\_PLLCFGR\_PLLSRC\_Msk}}
\DoxyCodeLine{11989 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_0                 (0x1UL << RCC\_PLLCFGR\_PLLSRC\_Pos) }}
\DoxyCodeLine{11990 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_1                 (0x2UL << RCC\_PLLCFGR\_PLLSRC\_Pos) }}
\DoxyCodeLine{11992 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSI\_Pos           (1U)}}
\DoxyCodeLine{11993 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSI\_Msk           (0x1UL << RCC\_PLLCFGR\_PLLSRC\_HSI\_Pos)}}
\DoxyCodeLine{11994 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSI               RCC\_PLLCFGR\_PLLSRC\_HSI\_Msk        }}
\DoxyCodeLine{11995 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSE\_Pos           (0U)}}
\DoxyCodeLine{11996 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSE\_Msk           (0x3UL << RCC\_PLLCFGR\_PLLSRC\_HSE\_Pos)}}
\DoxyCodeLine{11997 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSE               RCC\_PLLCFGR\_PLLSRC\_HSE\_Msk        }}
\DoxyCodeLine{11999 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_Pos                 (4U)}}
\DoxyCodeLine{12000 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_Msk                 (0xFUL << RCC\_PLLCFGR\_PLLM\_Pos)   }}
\DoxyCodeLine{12001 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM                     RCC\_PLLCFGR\_PLLM\_Msk}}
\DoxyCodeLine{12002 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_0                   (0x1UL << RCC\_PLLCFGR\_PLLM\_Pos)   }}
\DoxyCodeLine{12003 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_1                   (0x2UL << RCC\_PLLCFGR\_PLLM\_Pos)   }}
\DoxyCodeLine{12004 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_2                   (0x4UL << RCC\_PLLCFGR\_PLLM\_Pos)   }}
\DoxyCodeLine{12005 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_3                   (0x8UL << RCC\_PLLCFGR\_PLLM\_Pos)   }}
\DoxyCodeLine{12007 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_Pos                 (8U)}}
\DoxyCodeLine{12008 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_Msk                 (0x7FUL << RCC\_PLLCFGR\_PLLN\_Pos)  }}
\DoxyCodeLine{12009 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN                     RCC\_PLLCFGR\_PLLN\_Msk}}
\DoxyCodeLine{12010 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_0                   (0x01UL << RCC\_PLLCFGR\_PLLN\_Pos)  }}
\DoxyCodeLine{12011 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_1                   (0x02UL << RCC\_PLLCFGR\_PLLN\_Pos)  }}
\DoxyCodeLine{12012 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_2                   (0x04UL << RCC\_PLLCFGR\_PLLN\_Pos)  }}
\DoxyCodeLine{12013 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_3                   (0x08UL << RCC\_PLLCFGR\_PLLN\_Pos)  }}
\DoxyCodeLine{12014 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_4                   (0x10UL << RCC\_PLLCFGR\_PLLN\_Pos)  }}
\DoxyCodeLine{12015 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_5                   (0x20UL << RCC\_PLLCFGR\_PLLN\_Pos)  }}
\DoxyCodeLine{12016 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_6                   (0x40UL << RCC\_PLLCFGR\_PLLN\_Pos)  }}
\DoxyCodeLine{12018 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPEN\_Pos               (16U)}}
\DoxyCodeLine{12019 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPEN\_Msk               (0x1UL << RCC\_PLLCFGR\_PLLPEN\_Pos) }}
\DoxyCodeLine{12020 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPEN                   RCC\_PLLCFGR\_PLLPEN\_Msk}}
\DoxyCodeLine{12021 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP\_Pos                 (17U)}}
\DoxyCodeLine{12022 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP\_Msk                 (0x1UL << RCC\_PLLCFGR\_PLLP\_Pos)   }}
\DoxyCodeLine{12023 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP                     RCC\_PLLCFGR\_PLLP\_Msk}}
\DoxyCodeLine{12024 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQEN\_Pos               (20U)}}
\DoxyCodeLine{12025 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQEN\_Msk               (0x1UL << RCC\_PLLCFGR\_PLLQEN\_Pos) }}
\DoxyCodeLine{12026 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQEN                   RCC\_PLLCFGR\_PLLQEN\_Msk}}
\DoxyCodeLine{12027 }
\DoxyCodeLine{12028 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_Pos                 (21U)}}
\DoxyCodeLine{12029 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_Msk                 (0x3UL << RCC\_PLLCFGR\_PLLQ\_Pos)   }}
\DoxyCodeLine{12030 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ                     RCC\_PLLCFGR\_PLLQ\_Msk}}
\DoxyCodeLine{12031 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_0                   (0x1UL << RCC\_PLLCFGR\_PLLQ\_Pos)   }}
\DoxyCodeLine{12032 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_1                   (0x2UL << RCC\_PLLCFGR\_PLLQ\_Pos)   }}
\DoxyCodeLine{12034 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLREN\_Pos               (24U)}}
\DoxyCodeLine{12035 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLREN\_Msk               (0x1UL << RCC\_PLLCFGR\_PLLREN\_Pos) }}
\DoxyCodeLine{12036 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLREN                   RCC\_PLLCFGR\_PLLREN\_Msk}}
\DoxyCodeLine{12037 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLR\_Pos                 (25U)}}
\DoxyCodeLine{12038 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLR\_Msk                 (0x3UL << RCC\_PLLCFGR\_PLLR\_Pos)   }}
\DoxyCodeLine{12039 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLR                     RCC\_PLLCFGR\_PLLR\_Msk}}
\DoxyCodeLine{12040 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLR\_0                   (0x1UL << RCC\_PLLCFGR\_PLLR\_Pos)   }}
\DoxyCodeLine{12041 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLR\_1                   (0x2UL << RCC\_PLLCFGR\_PLLR\_Pos)   }}
\DoxyCodeLine{12043 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPDIV\_Pos              (27U)}}
\DoxyCodeLine{12044 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPDIV\_Msk              (0x1FUL << RCC\_PLLCFGR\_PLLPDIV\_Pos)}}
\DoxyCodeLine{12045 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPDIV                  RCC\_PLLCFGR\_PLLPDIV\_Msk}}
\DoxyCodeLine{12046 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPDIV\_0                (0x01UL << RCC\_PLLCFGR\_PLLPDIV\_Pos)}}
\DoxyCodeLine{12047 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPDIV\_1                (0x02UL << RCC\_PLLCFGR\_PLLPDIV\_Pos)}}
\DoxyCodeLine{12048 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPDIV\_2                (0x04UL << RCC\_PLLCFGR\_PLLPDIV\_Pos)}}
\DoxyCodeLine{12049 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPDIV\_3                (0x08UL << RCC\_PLLCFGR\_PLLPDIV\_Pos)}}
\DoxyCodeLine{12050 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPDIV\_4                (0x10UL << RCC\_PLLCFGR\_PLLPDIV\_Pos)}}
\DoxyCodeLine{12052 \textcolor{comment}{/********************  Bit definition for RCC\_CIER register  ******************/}}
\DoxyCodeLine{12053 \textcolor{preprocessor}{\#define RCC\_CIER\_LSIRDYIE\_Pos                (0U)}}
\DoxyCodeLine{12054 \textcolor{preprocessor}{\#define RCC\_CIER\_LSIRDYIE\_Msk                (0x1UL << RCC\_CIER\_LSIRDYIE\_Pos)  }}
\DoxyCodeLine{12055 \textcolor{preprocessor}{\#define RCC\_CIER\_LSIRDYIE                    RCC\_CIER\_LSIRDYIE\_Msk}}
\DoxyCodeLine{12056 \textcolor{preprocessor}{\#define RCC\_CIER\_LSERDYIE\_Pos                (1U)}}
\DoxyCodeLine{12057 \textcolor{preprocessor}{\#define RCC\_CIER\_LSERDYIE\_Msk                (0x1UL << RCC\_CIER\_LSERDYIE\_Pos)  }}
\DoxyCodeLine{12058 \textcolor{preprocessor}{\#define RCC\_CIER\_LSERDYIE                    RCC\_CIER\_LSERDYIE\_Msk}}
\DoxyCodeLine{12059 \textcolor{preprocessor}{\#define RCC\_CIER\_HSIRDYIE\_Pos                (3U)}}
\DoxyCodeLine{12060 \textcolor{preprocessor}{\#define RCC\_CIER\_HSIRDYIE\_Msk                (0x1UL << RCC\_CIER\_HSIRDYIE\_Pos)  }}
\DoxyCodeLine{12061 \textcolor{preprocessor}{\#define RCC\_CIER\_HSIRDYIE                    RCC\_CIER\_HSIRDYIE\_Msk}}
\DoxyCodeLine{12062 \textcolor{preprocessor}{\#define RCC\_CIER\_HSERDYIE\_Pos                (4U)}}
\DoxyCodeLine{12063 \textcolor{preprocessor}{\#define RCC\_CIER\_HSERDYIE\_Msk                (0x1UL << RCC\_CIER\_HSERDYIE\_Pos)  }}
\DoxyCodeLine{12064 \textcolor{preprocessor}{\#define RCC\_CIER\_HSERDYIE                    RCC\_CIER\_HSERDYIE\_Msk}}
\DoxyCodeLine{12065 \textcolor{preprocessor}{\#define RCC\_CIER\_PLLRDYIE\_Pos                (5U)}}
\DoxyCodeLine{12066 \textcolor{preprocessor}{\#define RCC\_CIER\_PLLRDYIE\_Msk                (0x1UL << RCC\_CIER\_PLLRDYIE\_Pos)  }}
\DoxyCodeLine{12067 \textcolor{preprocessor}{\#define RCC\_CIER\_PLLRDYIE                    RCC\_CIER\_PLLRDYIE\_Msk}}
\DoxyCodeLine{12068 \textcolor{preprocessor}{\#define RCC\_CIER\_LSECSSIE\_Pos                (9U)}}
\DoxyCodeLine{12069 \textcolor{preprocessor}{\#define RCC\_CIER\_LSECSSIE\_Msk                (0x1UL << RCC\_CIER\_LSECSSIE\_Pos)  }}
\DoxyCodeLine{12070 \textcolor{preprocessor}{\#define RCC\_CIER\_LSECSSIE                    RCC\_CIER\_LSECSSIE\_Msk}}
\DoxyCodeLine{12071 \textcolor{preprocessor}{\#define RCC\_CIER\_HSI48RDYIE\_Pos              (10U)}}
\DoxyCodeLine{12072 \textcolor{preprocessor}{\#define RCC\_CIER\_HSI48RDYIE\_Msk              (0x1UL << RCC\_CIER\_HSI48RDYIE\_Pos)}}
\DoxyCodeLine{12073 \textcolor{preprocessor}{\#define RCC\_CIER\_HSI48RDYIE                  RCC\_CIER\_HSI48RDYIE\_Msk}}
\DoxyCodeLine{12074 }
\DoxyCodeLine{12075 \textcolor{comment}{/********************  Bit definition for RCC\_CIFR register  ******************/}}
\DoxyCodeLine{12076 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSIRDYF\_Pos                 (0U)}}
\DoxyCodeLine{12077 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSIRDYF\_Msk                 (0x1UL << RCC\_CIFR\_LSIRDYF\_Pos)   }}
\DoxyCodeLine{12078 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSIRDYF                     RCC\_CIFR\_LSIRDYF\_Msk}}
\DoxyCodeLine{12079 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSERDYF\_Pos                 (1U)}}
\DoxyCodeLine{12080 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSERDYF\_Msk                 (0x1UL << RCC\_CIFR\_LSERDYF\_Pos)   }}
\DoxyCodeLine{12081 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSERDYF                     RCC\_CIFR\_LSERDYF\_Msk}}
\DoxyCodeLine{12082 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSIRDYF\_Pos                 (3U)}}
\DoxyCodeLine{12083 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSIRDYF\_Msk                 (0x1UL << RCC\_CIFR\_HSIRDYF\_Pos)   }}
\DoxyCodeLine{12084 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSIRDYF                     RCC\_CIFR\_HSIRDYF\_Msk}}
\DoxyCodeLine{12085 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSERDYF\_Pos                 (4U)}}
\DoxyCodeLine{12086 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSERDYF\_Msk                 (0x1UL << RCC\_CIFR\_HSERDYF\_Pos)   }}
\DoxyCodeLine{12087 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSERDYF                     RCC\_CIFR\_HSERDYF\_Msk}}
\DoxyCodeLine{12088 \textcolor{preprocessor}{\#define RCC\_CIFR\_PLLRDYF\_Pos                 (5U)}}
\DoxyCodeLine{12089 \textcolor{preprocessor}{\#define RCC\_CIFR\_PLLRDYF\_Msk                 (0x1UL << RCC\_CIFR\_PLLRDYF\_Pos)   }}
\DoxyCodeLine{12090 \textcolor{preprocessor}{\#define RCC\_CIFR\_PLLRDYF                     RCC\_CIFR\_PLLRDYF\_Msk}}
\DoxyCodeLine{12091 \textcolor{preprocessor}{\#define RCC\_CIFR\_CSSF\_Pos                    (8U)}}
\DoxyCodeLine{12092 \textcolor{preprocessor}{\#define RCC\_CIFR\_CSSF\_Msk                    (0x1UL << RCC\_CIFR\_CSSF\_Pos)      }}
\DoxyCodeLine{12093 \textcolor{preprocessor}{\#define RCC\_CIFR\_CSSF                        RCC\_CIFR\_CSSF\_Msk}}
\DoxyCodeLine{12094 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSECSSF\_Pos                 (9U)}}
\DoxyCodeLine{12095 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSECSSF\_Msk                 (0x1UL << RCC\_CIFR\_LSECSSF\_Pos)   }}
\DoxyCodeLine{12096 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSECSSF                     RCC\_CIFR\_LSECSSF\_Msk}}
\DoxyCodeLine{12097 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSI48RDYF\_Pos               (10U)}}
\DoxyCodeLine{12098 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSI48RDYF\_Msk               (0x1UL << RCC\_CIFR\_HSI48RDYF\_Pos) }}
\DoxyCodeLine{12099 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSI48RDYF                   RCC\_CIFR\_HSI48RDYF\_Msk}}
\DoxyCodeLine{12100 }
\DoxyCodeLine{12101 \textcolor{comment}{/********************  Bit definition for RCC\_CICR register  ******************/}}
\DoxyCodeLine{12102 \textcolor{preprocessor}{\#define RCC\_CICR\_LSIRDYC\_Pos                 (0U)}}
\DoxyCodeLine{12103 \textcolor{preprocessor}{\#define RCC\_CICR\_LSIRDYC\_Msk                 (0x1UL << RCC\_CICR\_LSIRDYC\_Pos)   }}
\DoxyCodeLine{12104 \textcolor{preprocessor}{\#define RCC\_CICR\_LSIRDYC                     RCC\_CICR\_LSIRDYC\_Msk}}
\DoxyCodeLine{12105 \textcolor{preprocessor}{\#define RCC\_CICR\_LSERDYC\_Pos                 (1U)}}
\DoxyCodeLine{12106 \textcolor{preprocessor}{\#define RCC\_CICR\_LSERDYC\_Msk                 (0x1UL << RCC\_CICR\_LSERDYC\_Pos)   }}
\DoxyCodeLine{12107 \textcolor{preprocessor}{\#define RCC\_CICR\_LSERDYC                     RCC\_CICR\_LSERDYC\_Msk}}
\DoxyCodeLine{12108 \textcolor{preprocessor}{\#define RCC\_CICR\_HSIRDYC\_Pos                 (3U)}}
\DoxyCodeLine{12109 \textcolor{preprocessor}{\#define RCC\_CICR\_HSIRDYC\_Msk                 (0x1UL << RCC\_CICR\_HSIRDYC\_Pos)   }}
\DoxyCodeLine{12110 \textcolor{preprocessor}{\#define RCC\_CICR\_HSIRDYC                     RCC\_CICR\_HSIRDYC\_Msk}}
\DoxyCodeLine{12111 \textcolor{preprocessor}{\#define RCC\_CICR\_HSERDYC\_Pos                 (4U)}}
\DoxyCodeLine{12112 \textcolor{preprocessor}{\#define RCC\_CICR\_HSERDYC\_Msk                 (0x1UL << RCC\_CICR\_HSERDYC\_Pos)   }}
\DoxyCodeLine{12113 \textcolor{preprocessor}{\#define RCC\_CICR\_HSERDYC                     RCC\_CICR\_HSERDYC\_Msk}}
\DoxyCodeLine{12114 \textcolor{preprocessor}{\#define RCC\_CICR\_PLLRDYC\_Pos                 (5U)}}
\DoxyCodeLine{12115 \textcolor{preprocessor}{\#define RCC\_CICR\_PLLRDYC\_Msk                 (0x1UL << RCC\_CICR\_PLLRDYC\_Pos)   }}
\DoxyCodeLine{12116 \textcolor{preprocessor}{\#define RCC\_CICR\_PLLRDYC                     RCC\_CICR\_PLLRDYC\_Msk}}
\DoxyCodeLine{12117 \textcolor{preprocessor}{\#define RCC\_CICR\_CSSC\_Pos                    (8U)}}
\DoxyCodeLine{12118 \textcolor{preprocessor}{\#define RCC\_CICR\_CSSC\_Msk                    (0x1UL << RCC\_CICR\_CSSC\_Pos)      }}
\DoxyCodeLine{12119 \textcolor{preprocessor}{\#define RCC\_CICR\_CSSC                        RCC\_CICR\_CSSC\_Msk}}
\DoxyCodeLine{12120 \textcolor{preprocessor}{\#define RCC\_CICR\_LSECSSC\_Pos                 (9U)}}
\DoxyCodeLine{12121 \textcolor{preprocessor}{\#define RCC\_CICR\_LSECSSC\_Msk                 (0x1UL << RCC\_CICR\_LSECSSC\_Pos)   }}
\DoxyCodeLine{12122 \textcolor{preprocessor}{\#define RCC\_CICR\_LSECSSC                     RCC\_CICR\_LSECSSC\_Msk}}
\DoxyCodeLine{12123 \textcolor{preprocessor}{\#define RCC\_CICR\_HSI48RDYC\_Pos               (10U)}}
\DoxyCodeLine{12124 \textcolor{preprocessor}{\#define RCC\_CICR\_HSI48RDYC\_Msk               (0x1UL << RCC\_CICR\_HSI48RDYC\_Pos) }}
\DoxyCodeLine{12125 \textcolor{preprocessor}{\#define RCC\_CICR\_HSI48RDYC                   RCC\_CICR\_HSI48RDYC\_Msk}}
\DoxyCodeLine{12126 }
\DoxyCodeLine{12127 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1RSTR register  **************/}}
\DoxyCodeLine{12128 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA1RST\_Pos             (0U)}}
\DoxyCodeLine{12129 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA1RST\_Msk             (0x1UL << RCC\_AHB1RSTR\_DMA1RST\_Pos)}}
\DoxyCodeLine{12130 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA1RST                 RCC\_AHB1RSTR\_DMA1RST\_Msk}}
\DoxyCodeLine{12131 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2RST\_Pos             (1U)}}
\DoxyCodeLine{12132 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2RST\_Msk             (0x1UL << RCC\_AHB1RSTR\_DMA2RST\_Pos)}}
\DoxyCodeLine{12133 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2RST                 RCC\_AHB1RSTR\_DMA2RST\_Msk}}
\DoxyCodeLine{12134 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMAMUX1RST\_Pos          (2U)}}
\DoxyCodeLine{12135 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMAMUX1RST\_Msk          (0x1UL << RCC\_AHB1RSTR\_DMAMUX1RST\_Pos)}}
\DoxyCodeLine{12136 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMAMUX1RST              RCC\_AHB1RSTR\_DMAMUX1RST\_Msk}}
\DoxyCodeLine{12137 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CORDICRST\_Pos           (3U)}}
\DoxyCodeLine{12138 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CORDICRST\_Msk           (0x1UL << RCC\_AHB1RSTR\_CORDICRST\_Pos)}}
\DoxyCodeLine{12139 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CORDICRST               RCC\_AHB1RSTR\_CORDICRST\_Msk}}
\DoxyCodeLine{12140 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_FMACRST\_Pos             (4U)}}
\DoxyCodeLine{12141 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_FMACRST\_Msk             (0x1UL << RCC\_AHB1RSTR\_FMACRST\_Pos)  }}
\DoxyCodeLine{12142 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_FMACRST                 RCC\_AHB1RSTR\_FMACRST\_Msk}}
\DoxyCodeLine{12143 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_FLASHRST\_Pos            (8U)}}
\DoxyCodeLine{12144 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_FLASHRST\_Msk            (0x1UL << RCC\_AHB1RSTR\_FLASHRST\_Pos)}}
\DoxyCodeLine{12145 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_FLASHRST                RCC\_AHB1RSTR\_FLASHRST\_Msk}}
\DoxyCodeLine{12146 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CRCRST\_Pos              (12U)}}
\DoxyCodeLine{12147 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CRCRST\_Msk              (0x1UL << RCC\_AHB1RSTR\_CRCRST\_Pos)}}
\DoxyCodeLine{12148 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CRCRST                  RCC\_AHB1RSTR\_CRCRST\_Msk}}
\DoxyCodeLine{12149 }
\DoxyCodeLine{12150 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2RSTR register  **************/}}
\DoxyCodeLine{12151 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOARST\_Pos            (0U)}}
\DoxyCodeLine{12152 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOARST\_Msk            (0x1UL << RCC\_AHB2RSTR\_GPIOARST\_Pos)}}
\DoxyCodeLine{12153 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOARST                RCC\_AHB2RSTR\_GPIOARST\_Msk}}
\DoxyCodeLine{12154 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOBRST\_Pos            (1U)}}
\DoxyCodeLine{12155 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOBRST\_Msk            (0x1UL << RCC\_AHB2RSTR\_GPIOBRST\_Pos)}}
\DoxyCodeLine{12156 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOBRST                RCC\_AHB2RSTR\_GPIOBRST\_Msk}}
\DoxyCodeLine{12157 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOCRST\_Pos            (2U)}}
\DoxyCodeLine{12158 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOCRST\_Msk            (0x1UL << RCC\_AHB2RSTR\_GPIOCRST\_Pos)}}
\DoxyCodeLine{12159 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOCRST                RCC\_AHB2RSTR\_GPIOCRST\_Msk}}
\DoxyCodeLine{12160 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIODRST\_Pos            (3U)}}
\DoxyCodeLine{12161 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIODRST\_Msk            (0x1UL << RCC\_AHB2RSTR\_GPIODRST\_Pos)}}
\DoxyCodeLine{12162 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIODRST                RCC\_AHB2RSTR\_GPIODRST\_Msk}}
\DoxyCodeLine{12163 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOERST\_Pos            (4U)}}
\DoxyCodeLine{12164 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOERST\_Msk            (0x1UL << RCC\_AHB2RSTR\_GPIOERST\_Pos)}}
\DoxyCodeLine{12165 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOERST                RCC\_AHB2RSTR\_GPIOERST\_Msk}}
\DoxyCodeLine{12166 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOFRST\_Pos            (5U)}}
\DoxyCodeLine{12167 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOFRST\_Msk            (0x1UL << RCC\_AHB2RSTR\_GPIOFRST\_Pos)}}
\DoxyCodeLine{12168 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOFRST                RCC\_AHB2RSTR\_GPIOFRST\_Msk}}
\DoxyCodeLine{12169 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOGRST\_Pos            (6U)}}
\DoxyCodeLine{12170 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOGRST\_Msk            (0x1UL << RCC\_AHB2RSTR\_GPIOGRST\_Pos)}}
\DoxyCodeLine{12171 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOGRST                RCC\_AHB2RSTR\_GPIOGRST\_Msk}}
\DoxyCodeLine{12172 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_ADC12RST\_Pos            (13U)}}
\DoxyCodeLine{12173 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_ADC12RST\_Msk            (0x1UL << RCC\_AHB2RSTR\_ADC12RST\_Pos)}}
\DoxyCodeLine{12174 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_ADC12RST                RCC\_AHB2RSTR\_ADC12RST\_Msk}}
\DoxyCodeLine{12175 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_ADC345RST\_Pos           (14U)}}
\DoxyCodeLine{12176 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_ADC345RST\_Msk           (0x1UL << RCC\_AHB2RSTR\_ADC345RST\_Pos)}}
\DoxyCodeLine{12177 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_ADC345RST               RCC\_AHB2RSTR\_ADC345RST\_Msk}}
\DoxyCodeLine{12178 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DAC1RST\_Pos             (16U)}}
\DoxyCodeLine{12179 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DAC1RST\_Msk             (0x1UL << RCC\_AHB2RSTR\_DAC1RST\_Pos)}}
\DoxyCodeLine{12180 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DAC1RST                 RCC\_AHB2RSTR\_DAC1RST\_Msk}}
\DoxyCodeLine{12181 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DAC2RST\_Pos             (17U)}}
\DoxyCodeLine{12182 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DAC2RST\_Msk             (0x1UL << RCC\_AHB2RSTR\_DAC2RST\_Pos)}}
\DoxyCodeLine{12183 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DAC2RST                 RCC\_AHB2RSTR\_DAC2RST\_Msk}}
\DoxyCodeLine{12184 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DAC3RST\_Pos             (18U)}}
\DoxyCodeLine{12185 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DAC3RST\_Msk             (0x1UL << RCC\_AHB2RSTR\_DAC3RST\_Pos)}}
\DoxyCodeLine{12186 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DAC3RST                 RCC\_AHB2RSTR\_DAC3RST\_Msk}}
\DoxyCodeLine{12187 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DAC4RST\_Pos             (19U)}}
\DoxyCodeLine{12188 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DAC4RST\_Msk             (0x1UL << RCC\_AHB2RSTR\_DAC4RST\_Pos)}}
\DoxyCodeLine{12189 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DAC4RST                 RCC\_AHB2RSTR\_DAC4RST\_Msk}}
\DoxyCodeLine{12190 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_RNGRST\_Pos              (26U)}}
\DoxyCodeLine{12191 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_RNGRST\_Msk              (0x1UL << RCC\_AHB2RSTR\_RNGRST\_Pos)}}
\DoxyCodeLine{12192 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_RNGRST                  RCC\_AHB2RSTR\_RNGRST\_Msk}}
\DoxyCodeLine{12193 }
\DoxyCodeLine{12194 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3RSTR register  **************/}}
\DoxyCodeLine{12195 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_FMCRST\_Pos              (0U)}}
\DoxyCodeLine{12196 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_FMCRST\_Msk              (0x1UL << RCC\_AHB3RSTR\_FMCRST\_Pos)}}
\DoxyCodeLine{12197 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_FMCRST                  RCC\_AHB3RSTR\_FMCRST\_Msk}}
\DoxyCodeLine{12198 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_QSPIRST\_Pos             (8U)}}
\DoxyCodeLine{12199 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_QSPIRST\_Msk             (0x1UL << RCC\_AHB3RSTR\_QSPIRST\_Pos)}}
\DoxyCodeLine{12200 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_QSPIRST                 RCC\_AHB3RSTR\_QSPIRST\_Msk}}
\DoxyCodeLine{12201 }
\DoxyCodeLine{12202 \textcolor{comment}{/********************  Bit definition for RCC\_APB1RSTR1 register  **************/}}
\DoxyCodeLine{12203 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM2RST\_Pos            (0U)}}
\DoxyCodeLine{12204 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM2RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_TIM2RST\_Pos)}}
\DoxyCodeLine{12205 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM2RST                RCC\_APB1RSTR1\_TIM2RST\_Msk}}
\DoxyCodeLine{12206 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM3RST\_Pos            (1U)}}
\DoxyCodeLine{12207 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM3RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_TIM3RST\_Pos)}}
\DoxyCodeLine{12208 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM3RST                RCC\_APB1RSTR1\_TIM3RST\_Msk}}
\DoxyCodeLine{12209 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM4RST\_Pos            (2U)}}
\DoxyCodeLine{12210 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM4RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_TIM4RST\_Pos)}}
\DoxyCodeLine{12211 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM4RST                RCC\_APB1RSTR1\_TIM4RST\_Msk}}
\DoxyCodeLine{12212 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM5RST\_Pos            (3U)}}
\DoxyCodeLine{12213 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM5RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_TIM5RST\_Pos)}}
\DoxyCodeLine{12214 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM5RST                RCC\_APB1RSTR1\_TIM5RST\_Msk}}
\DoxyCodeLine{12215 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM6RST\_Pos            (4U)}}
\DoxyCodeLine{12216 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM6RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_TIM6RST\_Pos)}}
\DoxyCodeLine{12217 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM6RST                RCC\_APB1RSTR1\_TIM6RST\_Msk}}
\DoxyCodeLine{12218 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM7RST\_Pos            (5U)}}
\DoxyCodeLine{12219 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM7RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_TIM7RST\_Pos)}}
\DoxyCodeLine{12220 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM7RST                RCC\_APB1RSTR1\_TIM7RST\_Msk}}
\DoxyCodeLine{12221 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_CRSRST\_Pos             (8U)}}
\DoxyCodeLine{12222 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_CRSRST\_Msk             (0x1UL << RCC\_APB1RSTR1\_CRSRST\_Pos)}}
\DoxyCodeLine{12223 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_CRSRST                 RCC\_APB1RSTR1\_CRSRST\_Msk}}
\DoxyCodeLine{12224 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_SPI2RST\_Pos            (14U)}}
\DoxyCodeLine{12225 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_SPI2RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_SPI2RST\_Pos)}}
\DoxyCodeLine{12226 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_SPI2RST                RCC\_APB1RSTR1\_SPI2RST\_Msk}}
\DoxyCodeLine{12227 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_SPI3RST\_Pos            (15U)}}
\DoxyCodeLine{12228 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_SPI3RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_SPI3RST\_Pos)}}
\DoxyCodeLine{12229 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_SPI3RST                RCC\_APB1RSTR1\_SPI3RST\_Msk}}
\DoxyCodeLine{12230 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_USART2RST\_Pos          (17U)}}
\DoxyCodeLine{12231 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_USART2RST\_Msk          (0x1UL << RCC\_APB1RSTR1\_USART2RST\_Pos)}}
\DoxyCodeLine{12232 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_USART2RST              RCC\_APB1RSTR1\_USART2RST\_Msk}}
\DoxyCodeLine{12233 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_USART3RST\_Pos          (18U)}}
\DoxyCodeLine{12234 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_USART3RST\_Msk          (0x1UL << RCC\_APB1RSTR1\_USART3RST\_Pos)}}
\DoxyCodeLine{12235 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_USART3RST              RCC\_APB1RSTR1\_USART3RST\_Msk}}
\DoxyCodeLine{12236 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_UART4RST\_Pos           (19U)}}
\DoxyCodeLine{12237 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_UART4RST\_Msk           (0x1UL << RCC\_APB1RSTR1\_UART4RST\_Pos)}}
\DoxyCodeLine{12238 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_UART4RST               RCC\_APB1RSTR1\_UART4RST\_Msk}}
\DoxyCodeLine{12239 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_UART5RST\_Pos           (20U)}}
\DoxyCodeLine{12240 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_UART5RST\_Msk           (0x1UL << RCC\_APB1RSTR1\_UART5RST\_Pos)}}
\DoxyCodeLine{12241 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_UART5RST               RCC\_APB1RSTR1\_UART5RST\_Msk}}
\DoxyCodeLine{12242 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_I2C1RST\_Pos            (21U)}}
\DoxyCodeLine{12243 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_I2C1RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_I2C1RST\_Pos)}}
\DoxyCodeLine{12244 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_I2C1RST                RCC\_APB1RSTR1\_I2C1RST\_Msk}}
\DoxyCodeLine{12245 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_I2C2RST\_Pos            (22U)}}
\DoxyCodeLine{12246 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_I2C2RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_I2C2RST\_Pos)}}
\DoxyCodeLine{12247 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_I2C2RST                RCC\_APB1RSTR1\_I2C2RST\_Msk}}
\DoxyCodeLine{12248 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_USBRST\_Pos             (23U)}}
\DoxyCodeLine{12249 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_USBRST\_Msk             (0x1UL << RCC\_APB1RSTR1\_USBRST\_Pos)}}
\DoxyCodeLine{12250 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_USBRST                 RCC\_APB1RSTR1\_USBRST\_Msk}}
\DoxyCodeLine{12251 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_FDCANRST\_Pos           (25U)}}
\DoxyCodeLine{12252 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_FDCANRST\_Msk           (0x1UL << RCC\_APB1RSTR1\_FDCANRST\_Pos)}}
\DoxyCodeLine{12253 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_FDCANRST               RCC\_APB1RSTR1\_FDCANRST\_Msk}}
\DoxyCodeLine{12254 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_PWRRST\_Pos             (28U)}}
\DoxyCodeLine{12255 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_PWRRST\_Msk             (0x1UL << RCC\_APB1RSTR1\_PWRRST\_Pos)}}
\DoxyCodeLine{12256 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_PWRRST                 RCC\_APB1RSTR1\_PWRRST\_Msk}}
\DoxyCodeLine{12257 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_I2C3RST\_Pos            (30U)}}
\DoxyCodeLine{12258 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_I2C3RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_I2C3RST\_Pos)}}
\DoxyCodeLine{12259 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_I2C3RST                RCC\_APB1RSTR1\_I2C3RST\_Msk}}
\DoxyCodeLine{12260 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_LPTIM1RST\_Pos          (31U)}}
\DoxyCodeLine{12261 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_LPTIM1RST\_Msk          (0x1UL << RCC\_APB1RSTR1\_LPTIM1RST\_Pos)}}
\DoxyCodeLine{12262 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_LPTIM1RST              RCC\_APB1RSTR1\_LPTIM1RST\_Msk}}
\DoxyCodeLine{12263 }
\DoxyCodeLine{12264 \textcolor{comment}{/********************  Bit definition for RCC\_APB1RSTR2 register  **************/}}
\DoxyCodeLine{12265 \textcolor{preprocessor}{\#define RCC\_APB1RSTR2\_LPUART1RST\_Pos         (0U)}}
\DoxyCodeLine{12266 \textcolor{preprocessor}{\#define RCC\_APB1RSTR2\_LPUART1RST\_Msk         (0x1UL << RCC\_APB1RSTR2\_LPUART1RST\_Pos)}}
\DoxyCodeLine{12267 \textcolor{preprocessor}{\#define RCC\_APB1RSTR2\_LPUART1RST             RCC\_APB1RSTR2\_LPUART1RST\_Msk}}
\DoxyCodeLine{12268 \textcolor{preprocessor}{\#define RCC\_APB1RSTR2\_I2C4RST\_Pos            (1U)}}
\DoxyCodeLine{12269 \textcolor{preprocessor}{\#define RCC\_APB1RSTR2\_I2C4RST\_Msk            (0x1UL << RCC\_APB1RSTR2\_I2C4RST\_Pos)}}
\DoxyCodeLine{12270 \textcolor{preprocessor}{\#define RCC\_APB1RSTR2\_I2C4RST                RCC\_APB1RSTR2\_I2C4RST\_Msk}}
\DoxyCodeLine{12271 \textcolor{preprocessor}{\#define RCC\_APB1RSTR2\_UCPD1RST\_Pos           (8U)}}
\DoxyCodeLine{12272 \textcolor{preprocessor}{\#define RCC\_APB1RSTR2\_UCPD1RST\_Msk           (0x1UL << RCC\_APB1RSTR2\_UCPD1RST\_Pos)}}
\DoxyCodeLine{12273 \textcolor{preprocessor}{\#define RCC\_APB1RSTR2\_UCPD1RST               RCC\_APB1RSTR2\_UCPD1RST\_Msk}}
\DoxyCodeLine{12274 }
\DoxyCodeLine{12275 \textcolor{comment}{/********************  Bit definition for RCC\_APB2RSTR register  **************/}}
\DoxyCodeLine{12276 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SYSCFGRST\_Pos           (0U)}}
\DoxyCodeLine{12277 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SYSCFGRST\_Msk           (0x1UL << RCC\_APB2RSTR\_SYSCFGRST\_Pos)}}
\DoxyCodeLine{12278 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SYSCFGRST               RCC\_APB2RSTR\_SYSCFGRST\_Msk}}
\DoxyCodeLine{12279 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM1RST\_Pos             (11U)}}
\DoxyCodeLine{12280 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM1RST\_Msk             (0x1UL << RCC\_APB2RSTR\_TIM1RST\_Pos)}}
\DoxyCodeLine{12281 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM1RST                 RCC\_APB2RSTR\_TIM1RST\_Msk}}
\DoxyCodeLine{12282 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI1RST\_Pos             (12U)}}
\DoxyCodeLine{12283 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI1RST\_Msk             (0x1UL << RCC\_APB2RSTR\_SPI1RST\_Pos)}}
\DoxyCodeLine{12284 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI1RST                 RCC\_APB2RSTR\_SPI1RST\_Msk}}
\DoxyCodeLine{12285 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM8RST\_Pos             (13U)}}
\DoxyCodeLine{12286 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM8RST\_Msk             (0x1UL << RCC\_APB2RSTR\_TIM8RST\_Pos)}}
\DoxyCodeLine{12287 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM8RST                 RCC\_APB2RSTR\_TIM8RST\_Msk}}
\DoxyCodeLine{12288 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART1RST\_Pos           (14U)}}
\DoxyCodeLine{12289 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART1RST\_Msk           (0x1UL << RCC\_APB2RSTR\_USART1RST\_Pos)}}
\DoxyCodeLine{12290 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART1RST               RCC\_APB2RSTR\_USART1RST\_Msk}}
\DoxyCodeLine{12291 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI4RST\_Pos             (15U)}}
\DoxyCodeLine{12292 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI4RST\_Msk             (0x1UL << RCC\_APB2RSTR\_SPI4RST\_Pos)}}
\DoxyCodeLine{12293 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI4RST                 RCC\_APB2RSTR\_SPI4RST\_Msk}}
\DoxyCodeLine{12294 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM15RST\_Pos            (16U)}}
\DoxyCodeLine{12295 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM15RST\_Msk            (0x1UL << RCC\_APB2RSTR\_TIM15RST\_Pos)}}
\DoxyCodeLine{12296 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM15RST                RCC\_APB2RSTR\_TIM15RST\_Msk}}
\DoxyCodeLine{12297 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM16RST\_Pos            (17U)}}
\DoxyCodeLine{12298 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM16RST\_Msk            (0x1UL << RCC\_APB2RSTR\_TIM16RST\_Pos)}}
\DoxyCodeLine{12299 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM16RST                RCC\_APB2RSTR\_TIM16RST\_Msk}}
\DoxyCodeLine{12300 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM17RST\_Pos            (18U)}}
\DoxyCodeLine{12301 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM17RST\_Msk            (0x1UL << RCC\_APB2RSTR\_TIM17RST\_Pos)}}
\DoxyCodeLine{12302 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM17RST                RCC\_APB2RSTR\_TIM17RST\_Msk}}
\DoxyCodeLine{12303 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM20RST\_Pos            (20U)}}
\DoxyCodeLine{12304 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM20RST\_Msk            (0x1UL << RCC\_APB2RSTR\_TIM20RST\_Pos)}}
\DoxyCodeLine{12305 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM20RST                RCC\_APB2RSTR\_TIM20RST\_Msk}}
\DoxyCodeLine{12306 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SAI1RST\_Pos             (21U)}}
\DoxyCodeLine{12307 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SAI1RST\_Msk             (0x1UL << RCC\_APB2RSTR\_SAI1RST\_Pos)}}
\DoxyCodeLine{12308 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SAI1RST                 RCC\_APB2RSTR\_SAI1RST\_Msk}}
\DoxyCodeLine{12309 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_HRTIM1RST\_Pos           (26U)}}
\DoxyCodeLine{12310 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_HRTIM1RST\_Msk           (0x1UL << RCC\_APB2RSTR\_HRTIM1RST\_Pos)}}
\DoxyCodeLine{12311 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_HRTIM1RST               RCC\_APB2RSTR\_HRTIM1RST\_Msk}}
\DoxyCodeLine{12312 }
\DoxyCodeLine{12313 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1ENR register  ***************/}}
\DoxyCodeLine{12314 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA1EN\_Pos               (0U)}}
\DoxyCodeLine{12315 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA1EN\_Msk               (0x1UL << RCC\_AHB1ENR\_DMA1EN\_Pos) }}
\DoxyCodeLine{12316 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA1EN                   RCC\_AHB1ENR\_DMA1EN\_Msk}}
\DoxyCodeLine{12317 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2EN\_Pos               (1U)}}
\DoxyCodeLine{12318 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2EN\_Msk               (0x1UL << RCC\_AHB1ENR\_DMA2EN\_Pos) }}
\DoxyCodeLine{12319 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2EN                   RCC\_AHB1ENR\_DMA2EN\_Msk}}
\DoxyCodeLine{12320 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMAMUX1EN\_Pos            (2U)}}
\DoxyCodeLine{12321 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMAMUX1EN\_Msk            (0x1UL << RCC\_AHB1ENR\_DMAMUX1EN\_Pos)}}
\DoxyCodeLine{12322 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMAMUX1EN                RCC\_AHB1ENR\_DMAMUX1EN\_Msk}}
\DoxyCodeLine{12323 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CORDICEN\_Pos             (3U)}}
\DoxyCodeLine{12324 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CORDICEN\_Msk             (0x1UL << RCC\_AHB1ENR\_CORDICEN\_Pos)}}
\DoxyCodeLine{12325 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CORDICEN                 RCC\_AHB1ENR\_CORDICEN\_Msk}}
\DoxyCodeLine{12326 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_FMACEN\_Pos               (4U)}}
\DoxyCodeLine{12327 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_FMACEN\_Msk               (0x1UL << RCC\_AHB1ENR\_FMACEN\_Pos)  }}
\DoxyCodeLine{12328 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_FMACEN                   RCC\_AHB1ENR\_FMACEN\_Msk}}
\DoxyCodeLine{12329 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_FLASHEN\_Pos              (8U)}}
\DoxyCodeLine{12330 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_FLASHEN\_Msk              (0x1UL << RCC\_AHB1ENR\_FLASHEN\_Pos)}}
\DoxyCodeLine{12331 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_FLASHEN                  RCC\_AHB1ENR\_FLASHEN\_Msk}}
\DoxyCodeLine{12332 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CRCEN\_Pos                (12U)}}
\DoxyCodeLine{12333 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CRCEN\_Msk                (0x1UL << RCC\_AHB1ENR\_CRCEN\_Pos)  }}
\DoxyCodeLine{12334 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CRCEN                    RCC\_AHB1ENR\_CRCEN\_Msk}}
\DoxyCodeLine{12335 }
\DoxyCodeLine{12336 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2ENR register  ***************/}}
\DoxyCodeLine{12337 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOAEN\_Pos              (0U)}}
\DoxyCodeLine{12338 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOAEN\_Msk              (0x1UL << RCC\_AHB2ENR\_GPIOAEN\_Pos)}}
\DoxyCodeLine{12339 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOAEN                  RCC\_AHB2ENR\_GPIOAEN\_Msk}}
\DoxyCodeLine{12340 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOBEN\_Pos              (1U)}}
\DoxyCodeLine{12341 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOBEN\_Msk              (0x1UL << RCC\_AHB2ENR\_GPIOBEN\_Pos)}}
\DoxyCodeLine{12342 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOBEN                  RCC\_AHB2ENR\_GPIOBEN\_Msk}}
\DoxyCodeLine{12343 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOCEN\_Pos              (2U)}}
\DoxyCodeLine{12344 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOCEN\_Msk              (0x1UL << RCC\_AHB2ENR\_GPIOCEN\_Pos)}}
\DoxyCodeLine{12345 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOCEN                  RCC\_AHB2ENR\_GPIOCEN\_Msk}}
\DoxyCodeLine{12346 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIODEN\_Pos              (3U)}}
\DoxyCodeLine{12347 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIODEN\_Msk              (0x1UL << RCC\_AHB2ENR\_GPIODEN\_Pos)}}
\DoxyCodeLine{12348 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIODEN                  RCC\_AHB2ENR\_GPIODEN\_Msk}}
\DoxyCodeLine{12349 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOEEN\_Pos              (4U)}}
\DoxyCodeLine{12350 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOEEN\_Msk              (0x1UL << RCC\_AHB2ENR\_GPIOEEN\_Pos)}}
\DoxyCodeLine{12351 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOEEN                  RCC\_AHB2ENR\_GPIOEEN\_Msk}}
\DoxyCodeLine{12352 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOFEN\_Pos              (5U)}}
\DoxyCodeLine{12353 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOFEN\_Msk              (0x1UL << RCC\_AHB2ENR\_GPIOFEN\_Pos)}}
\DoxyCodeLine{12354 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOFEN                  RCC\_AHB2ENR\_GPIOFEN\_Msk}}
\DoxyCodeLine{12355 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOGEN\_Pos              (6U)}}
\DoxyCodeLine{12356 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOGEN\_Msk              (0x1UL << RCC\_AHB2ENR\_GPIOGEN\_Pos)}}
\DoxyCodeLine{12357 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOGEN                  RCC\_AHB2ENR\_GPIOGEN\_Msk}}
\DoxyCodeLine{12358 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_ADC12EN\_Pos              (13U)}}
\DoxyCodeLine{12359 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_ADC12EN\_Msk              (0x1UL << RCC\_AHB2ENR\_ADC12EN\_Pos)  }}
\DoxyCodeLine{12360 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_ADC12EN                  RCC\_AHB2ENR\_ADC12EN\_Msk}}
\DoxyCodeLine{12361 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_ADC345EN\_Pos             (14U)}}
\DoxyCodeLine{12362 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_ADC345EN\_Msk             (0x1UL << RCC\_AHB2ENR\_ADC345EN\_Pos)  }}
\DoxyCodeLine{12363 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_ADC345EN                 RCC\_AHB2ENR\_ADC345EN\_Msk}}
\DoxyCodeLine{12364 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DAC1EN\_Pos               (16U)}}
\DoxyCodeLine{12365 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DAC1EN\_Msk               (0x1UL << RCC\_AHB2ENR\_DAC1EN\_Pos)  }}
\DoxyCodeLine{12366 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DAC1EN                   RCC\_AHB2ENR\_DAC1EN\_Msk}}
\DoxyCodeLine{12367 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DAC2EN\_Pos               (17U)}}
\DoxyCodeLine{12368 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DAC2EN\_Msk               (0x1UL << RCC\_AHB2ENR\_DAC2EN\_Pos)  }}
\DoxyCodeLine{12369 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DAC2EN                   RCC\_AHB2ENR\_DAC2EN\_Msk}}
\DoxyCodeLine{12370 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DAC3EN\_Pos               (18U)}}
\DoxyCodeLine{12371 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DAC3EN\_Msk               (0x1UL << RCC\_AHB2ENR\_DAC3EN\_Pos)  }}
\DoxyCodeLine{12372 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DAC3EN                   RCC\_AHB2ENR\_DAC3EN\_Msk}}
\DoxyCodeLine{12373 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DAC4EN\_Pos               (19U)}}
\DoxyCodeLine{12374 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DAC4EN\_Msk               (0x1UL << RCC\_AHB2ENR\_DAC4EN\_Pos)  }}
\DoxyCodeLine{12375 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DAC4EN                   RCC\_AHB2ENR\_DAC4EN\_Msk}}
\DoxyCodeLine{12376 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_RNGEN\_Pos                (26U)}}
\DoxyCodeLine{12377 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_RNGEN\_Msk                (0x1UL << RCC\_AHB2ENR\_RNGEN\_Pos)  }}
\DoxyCodeLine{12378 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_RNGEN                    RCC\_AHB2ENR\_RNGEN\_Msk}}
\DoxyCodeLine{12379 }
\DoxyCodeLine{12380 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3ENR register  ***************/}}
\DoxyCodeLine{12381 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_FMCEN\_Pos                (0U)}}
\DoxyCodeLine{12382 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_FMCEN\_Msk                (0x1UL << RCC\_AHB3ENR\_FMCEN\_Pos)  }}
\DoxyCodeLine{12383 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_FMCEN                    RCC\_AHB3ENR\_FMCEN\_Msk}}
\DoxyCodeLine{12384 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_QSPIEN\_Pos               (8U)}}
\DoxyCodeLine{12385 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_QSPIEN\_Msk               (0x1UL << RCC\_AHB3ENR\_QSPIEN\_Pos)  }}
\DoxyCodeLine{12386 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_QSPIEN                   RCC\_AHB3ENR\_QSPIEN\_Msk}}
\DoxyCodeLine{12387 }
\DoxyCodeLine{12388 \textcolor{comment}{/********************  Bit definition for RCC\_APB1ENR1 register  ***************/}}
\DoxyCodeLine{12389 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM2EN\_Pos              (0U)}}
\DoxyCodeLine{12390 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM2EN\_Msk              (0x1UL << RCC\_APB1ENR1\_TIM2EN\_Pos)}}
\DoxyCodeLine{12391 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM2EN                  RCC\_APB1ENR1\_TIM2EN\_Msk}}
\DoxyCodeLine{12392 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM3EN\_Pos              (1U)}}
\DoxyCodeLine{12393 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM3EN\_Msk              (0x1UL << RCC\_APB1ENR1\_TIM3EN\_Pos)}}
\DoxyCodeLine{12394 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM3EN                  RCC\_APB1ENR1\_TIM3EN\_Msk}}
\DoxyCodeLine{12395 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM4EN\_Pos              (2U)}}
\DoxyCodeLine{12396 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM4EN\_Msk              (0x1UL << RCC\_APB1ENR1\_TIM4EN\_Pos)}}
\DoxyCodeLine{12397 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM4EN                  RCC\_APB1ENR1\_TIM4EN\_Msk}}
\DoxyCodeLine{12398 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM5EN\_Pos              (3U)}}
\DoxyCodeLine{12399 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM5EN\_Msk              (0x1UL << RCC\_APB1ENR1\_TIM5EN\_Pos)}}
\DoxyCodeLine{12400 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM5EN                  RCC\_APB1ENR1\_TIM5EN\_Msk}}
\DoxyCodeLine{12401 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM6EN\_Pos              (4U)}}
\DoxyCodeLine{12402 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM6EN\_Msk              (0x1UL << RCC\_APB1ENR1\_TIM6EN\_Pos)}}
\DoxyCodeLine{12403 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM6EN                  RCC\_APB1ENR1\_TIM6EN\_Msk}}
\DoxyCodeLine{12404 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM7EN\_Pos              (5U)}}
\DoxyCodeLine{12405 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM7EN\_Msk              (0x1UL << RCC\_APB1ENR1\_TIM7EN\_Pos)}}
\DoxyCodeLine{12406 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM7EN                  RCC\_APB1ENR1\_TIM7EN\_Msk}}
\DoxyCodeLine{12407 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_CRSEN\_Pos               (8U)}}
\DoxyCodeLine{12408 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_CRSEN\_Msk               (0x1UL << RCC\_APB1ENR1\_CRSEN\_Pos) }}
\DoxyCodeLine{12409 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_CRSEN                   RCC\_APB1ENR1\_CRSEN\_Msk}}
\DoxyCodeLine{12410 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_RTCAPBEN\_Pos            (10U)}}
\DoxyCodeLine{12411 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_RTCAPBEN\_Msk            (0x1UL << RCC\_APB1ENR1\_RTCAPBEN\_Pos)}}
\DoxyCodeLine{12412 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_RTCAPBEN                RCC\_APB1ENR1\_RTCAPBEN\_Msk}}
\DoxyCodeLine{12413 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_WWDGEN\_Pos              (11U)}}
\DoxyCodeLine{12414 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_WWDGEN\_Msk              (0x1UL << RCC\_APB1ENR1\_WWDGEN\_Pos)}}
\DoxyCodeLine{12415 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_WWDGEN                  RCC\_APB1ENR1\_WWDGEN\_Msk}}
\DoxyCodeLine{12416 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_SPI2EN\_Pos              (14U)}}
\DoxyCodeLine{12417 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_SPI2EN\_Msk              (0x1UL << RCC\_APB1ENR1\_SPI2EN\_Pos)}}
\DoxyCodeLine{12418 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_SPI2EN                  RCC\_APB1ENR1\_SPI2EN\_Msk}}
\DoxyCodeLine{12419 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_SPI3EN\_Pos              (15U)}}
\DoxyCodeLine{12420 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_SPI3EN\_Msk              (0x1UL << RCC\_APB1ENR1\_SPI3EN\_Pos)}}
\DoxyCodeLine{12421 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_SPI3EN                  RCC\_APB1ENR1\_SPI3EN\_Msk}}
\DoxyCodeLine{12422 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_USART2EN\_Pos            (17U)}}
\DoxyCodeLine{12423 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_USART2EN\_Msk            (0x1UL << RCC\_APB1ENR1\_USART2EN\_Pos)}}
\DoxyCodeLine{12424 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_USART2EN                RCC\_APB1ENR1\_USART2EN\_Msk}}
\DoxyCodeLine{12425 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_USART3EN\_Pos            (18U)}}
\DoxyCodeLine{12426 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_USART3EN\_Msk            (0x1UL << RCC\_APB1ENR1\_USART3EN\_Pos)}}
\DoxyCodeLine{12427 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_USART3EN                RCC\_APB1ENR1\_USART3EN\_Msk}}
\DoxyCodeLine{12428 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_UART4EN\_Pos             (19U)}}
\DoxyCodeLine{12429 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_UART4EN\_Msk             (0x1UL << RCC\_APB1ENR1\_UART4EN\_Pos)}}
\DoxyCodeLine{12430 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_UART4EN                 RCC\_APB1ENR1\_UART4EN\_Msk}}
\DoxyCodeLine{12431 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_UART5EN\_Pos             (20U)}}
\DoxyCodeLine{12432 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_UART5EN\_Msk             (0x1UL << RCC\_APB1ENR1\_UART5EN\_Pos)}}
\DoxyCodeLine{12433 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_UART5EN                 RCC\_APB1ENR1\_UART5EN\_Msk}}
\DoxyCodeLine{12434 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_I2C1EN\_Pos              (21U)}}
\DoxyCodeLine{12435 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_I2C1EN\_Msk              (0x1UL << RCC\_APB1ENR1\_I2C1EN\_Pos)}}
\DoxyCodeLine{12436 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_I2C1EN                  RCC\_APB1ENR1\_I2C1EN\_Msk}}
\DoxyCodeLine{12437 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_I2C2EN\_Pos              (22U)}}
\DoxyCodeLine{12438 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_I2C2EN\_Msk              (0x1UL << RCC\_APB1ENR1\_I2C2EN\_Pos)}}
\DoxyCodeLine{12439 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_I2C2EN                  RCC\_APB1ENR1\_I2C2EN\_Msk}}
\DoxyCodeLine{12440 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_USBEN\_Pos               (23U)}}
\DoxyCodeLine{12441 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_USBEN\_Msk               (0x1UL << RCC\_APB1ENR1\_USBEN\_Pos)}}
\DoxyCodeLine{12442 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_USBEN                   RCC\_APB1ENR1\_USBEN\_Msk}}
\DoxyCodeLine{12443 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_FDCANEN\_Pos             (25U)}}
\DoxyCodeLine{12444 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_FDCANEN\_Msk             (0x1UL << RCC\_APB1ENR1\_FDCANEN\_Pos)}}
\DoxyCodeLine{12445 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_FDCANEN                 RCC\_APB1ENR1\_FDCANEN\_Msk}}
\DoxyCodeLine{12446 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_PWREN\_Pos               (28U)}}
\DoxyCodeLine{12447 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_PWREN\_Msk               (0x1UL << RCC\_APB1ENR1\_PWREN\_Pos) }}
\DoxyCodeLine{12448 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_PWREN                   RCC\_APB1ENR1\_PWREN\_Msk}}
\DoxyCodeLine{12449 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_I2C3EN\_Pos              (30U)}}
\DoxyCodeLine{12450 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_I2C3EN\_Msk              (0x1UL << RCC\_APB1ENR1\_I2C3EN\_Pos)}}
\DoxyCodeLine{12451 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_I2C3EN                  RCC\_APB1ENR1\_I2C3EN\_Msk}}
\DoxyCodeLine{12452 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_LPTIM1EN\_Pos            (31U)}}
\DoxyCodeLine{12453 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_LPTIM1EN\_Msk            (0x1UL << RCC\_APB1ENR1\_LPTIM1EN\_Pos)}}
\DoxyCodeLine{12454 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_LPTIM1EN                RCC\_APB1ENR1\_LPTIM1EN\_Msk}}
\DoxyCodeLine{12455 }
\DoxyCodeLine{12456 \textcolor{comment}{/********************  Bit definition for RCC\_APB1RSTR2 register  **************/}}
\DoxyCodeLine{12457 \textcolor{preprocessor}{\#define RCC\_APB1ENR2\_LPUART1EN\_Pos           (0U)}}
\DoxyCodeLine{12458 \textcolor{preprocessor}{\#define RCC\_APB1ENR2\_LPUART1EN\_Msk           (0x1UL << RCC\_APB1ENR2\_LPUART1EN\_Pos)}}
\DoxyCodeLine{12459 \textcolor{preprocessor}{\#define RCC\_APB1ENR2\_LPUART1EN               RCC\_APB1ENR2\_LPUART1EN\_Msk}}
\DoxyCodeLine{12460 \textcolor{preprocessor}{\#define RCC\_APB1ENR2\_I2C4EN\_Pos              (1U)}}
\DoxyCodeLine{12461 \textcolor{preprocessor}{\#define RCC\_APB1ENR2\_I2C4EN\_Msk              (0x1UL << RCC\_APB1ENR2\_I2C4EN\_Pos)}}
\DoxyCodeLine{12462 \textcolor{preprocessor}{\#define RCC\_APB1ENR2\_I2C4EN                  RCC\_APB1ENR2\_I2C4EN\_Msk}}
\DoxyCodeLine{12463 \textcolor{preprocessor}{\#define RCC\_APB1ENR2\_UCPD1EN\_Pos             (8U)}}
\DoxyCodeLine{12464 \textcolor{preprocessor}{\#define RCC\_APB1ENR2\_UCPD1EN\_Msk             (0x1UL << RCC\_APB1ENR2\_UCPD1EN\_Pos)}}
\DoxyCodeLine{12465 \textcolor{preprocessor}{\#define RCC\_APB1ENR2\_UCPD1EN                 RCC\_APB1ENR2\_UCPD1EN\_Msk}}
\DoxyCodeLine{12466 }
\DoxyCodeLine{12467 \textcolor{comment}{/********************  Bit definition for RCC\_APB2ENR register  ***************/}}
\DoxyCodeLine{12468 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SYSCFGEN\_Pos             (0U)}}
\DoxyCodeLine{12469 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SYSCFGEN\_Msk             (0x1UL << RCC\_APB2ENR\_SYSCFGEN\_Pos)}}
\DoxyCodeLine{12470 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SYSCFGEN                 RCC\_APB2ENR\_SYSCFGEN\_Msk}}
\DoxyCodeLine{12471 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM1EN\_Pos               (11U)}}
\DoxyCodeLine{12472 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM1EN\_Msk               (0x1UL << RCC\_APB2ENR\_TIM1EN\_Pos) }}
\DoxyCodeLine{12473 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM1EN                   RCC\_APB2ENR\_TIM1EN\_Msk}}
\DoxyCodeLine{12474 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI1EN\_Pos               (12U)}}
\DoxyCodeLine{12475 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI1EN\_Msk               (0x1UL << RCC\_APB2ENR\_SPI1EN\_Pos) }}
\DoxyCodeLine{12476 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI1EN                   RCC\_APB2ENR\_SPI1EN\_Msk}}
\DoxyCodeLine{12477 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM8EN\_Pos               (13U)}}
\DoxyCodeLine{12478 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM8EN\_Msk               (0x1UL << RCC\_APB2ENR\_TIM8EN\_Pos) }}
\DoxyCodeLine{12479 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM8EN                   RCC\_APB2ENR\_TIM8EN\_Msk}}
\DoxyCodeLine{12480 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART1EN\_Pos             (14U)}}
\DoxyCodeLine{12481 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART1EN\_Msk             (0x1UL << RCC\_APB2ENR\_USART1EN\_Pos)}}
\DoxyCodeLine{12482 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART1EN                 RCC\_APB2ENR\_USART1EN\_Msk}}
\DoxyCodeLine{12483 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI4EN\_Pos               (15U)}}
\DoxyCodeLine{12484 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI4EN\_Msk               (0x1UL << RCC\_APB2ENR\_SPI4EN\_Pos) }}
\DoxyCodeLine{12485 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI4EN                   RCC\_APB2ENR\_SPI4EN\_Msk}}
\DoxyCodeLine{12486 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM15EN\_Pos              (16U)}}
\DoxyCodeLine{12487 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM15EN\_Msk              (0x1UL << RCC\_APB2ENR\_TIM15EN\_Pos)}}
\DoxyCodeLine{12488 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM15EN                  RCC\_APB2ENR\_TIM15EN\_Msk}}
\DoxyCodeLine{12489 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM16EN\_Pos              (17U)}}
\DoxyCodeLine{12490 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM16EN\_Msk              (0x1UL << RCC\_APB2ENR\_TIM16EN\_Pos)}}
\DoxyCodeLine{12491 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM16EN                  RCC\_APB2ENR\_TIM16EN\_Msk}}
\DoxyCodeLine{12492 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM17EN\_Pos              (18U)}}
\DoxyCodeLine{12493 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM17EN\_Msk              (0x1UL << RCC\_APB2ENR\_TIM17EN\_Pos)}}
\DoxyCodeLine{12494 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM17EN                  RCC\_APB2ENR\_TIM17EN\_Msk}}
\DoxyCodeLine{12495 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM20EN\_Pos              (20U)}}
\DoxyCodeLine{12496 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM20EN\_Msk              (0x1UL << RCC\_APB2ENR\_TIM20EN\_Pos)}}
\DoxyCodeLine{12497 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM20EN                  RCC\_APB2ENR\_TIM20EN\_Msk}}
\DoxyCodeLine{12498 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SAI1EN\_Pos               (21U)}}
\DoxyCodeLine{12499 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SAI1EN\_Msk               (0x1UL << RCC\_APB2ENR\_SAI1EN\_Pos)}}
\DoxyCodeLine{12500 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SAI1EN                   RCC\_APB2ENR\_SAI1EN\_Msk}}
\DoxyCodeLine{12501 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_HRTIM1EN\_Pos              (26U)}}
\DoxyCodeLine{12502 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_HRTIM1EN\_Msk              (0x1UL << RCC\_APB2ENR\_HRTIM1EN\_Pos)}}
\DoxyCodeLine{12503 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_HRTIM1EN                  RCC\_APB2ENR\_HRTIM1EN\_Msk}}
\DoxyCodeLine{12504 }
\DoxyCodeLine{12505 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1SMENR register  ***************/}}
\DoxyCodeLine{12506 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_DMA1SMEN\_Pos           (0U)}}
\DoxyCodeLine{12507 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_DMA1SMEN\_Msk           (0x1UL << RCC\_AHB1SMENR\_DMA1SMEN\_Pos)}}
\DoxyCodeLine{12508 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_DMA1SMEN               RCC\_AHB1SMENR\_DMA1SMEN\_Msk}}
\DoxyCodeLine{12509 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_DMA2SMEN\_Pos           (1U)}}
\DoxyCodeLine{12510 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_DMA2SMEN\_Msk           (0x1UL << RCC\_AHB1SMENR\_DMA2SMEN\_Pos)}}
\DoxyCodeLine{12511 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_DMA2SMEN               RCC\_AHB1SMENR\_DMA2SMEN\_Msk}}
\DoxyCodeLine{12512 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_DMAMUX1SMEN\_Pos        (2U)}}
\DoxyCodeLine{12513 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_DMAMUX1SMEN\_Msk        (0x1UL << RCC\_AHB1SMENR\_DMAMUX1SMEN\_Pos)}}
\DoxyCodeLine{12514 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_DMAMUX1SMEN            RCC\_AHB1SMENR\_DMAMUX1SMEN\_Msk}}
\DoxyCodeLine{12515 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_CORDICSMEN\_Pos         (3U)}}
\DoxyCodeLine{12516 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_CORDICSMEN\_Msk         (0x1UL << RCC\_AHB1SMENR\_CORDICSMEN\_Pos)}}
\DoxyCodeLine{12517 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_CORDICSMEN             RCC\_AHB1SMENR\_CORDICSMEN\_Msk}}
\DoxyCodeLine{12518 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_FMACSMEN\_Pos           (4U)}}
\DoxyCodeLine{12519 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_FMACSMEN\_Msk           (0x1UL << RCC\_AHB1SMENR\_FMACSMEN\_Pos)  }}
\DoxyCodeLine{12520 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_FMACSMEN               RCC\_AHB1SMENR\_FMACSMEN\_Msk}}
\DoxyCodeLine{12521 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_FLASHSMEN\_Pos          (8U)}}
\DoxyCodeLine{12522 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_FLASHSMEN\_Msk          (0x1UL << RCC\_AHB1SMENR\_FLASHSMEN\_Pos)}}
\DoxyCodeLine{12523 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_FLASHSMEN              RCC\_AHB1SMENR\_FLASHSMEN\_Msk}}
\DoxyCodeLine{12524 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_SRAM1SMEN\_Pos          (9U)}}
\DoxyCodeLine{12525 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_SRAM1SMEN\_Msk          (0x1UL << RCC\_AHB1SMENR\_SRAM1SMEN\_Pos)}}
\DoxyCodeLine{12526 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_SRAM1SMEN              RCC\_AHB1SMENR\_SRAM1SMEN\_Msk}}
\DoxyCodeLine{12527 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_CRCSMEN\_Pos            (12U)}}
\DoxyCodeLine{12528 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_CRCSMEN\_Msk            (0x1UL << RCC\_AHB1SMENR\_CRCSMEN\_Pos)}}
\DoxyCodeLine{12529 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_CRCSMEN                RCC\_AHB1SMENR\_CRCSMEN\_Msk}}
\DoxyCodeLine{12530 }
\DoxyCodeLine{12531 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2SMENR register  *************/}}
\DoxyCodeLine{12532 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOASMEN\_Pos          (0U)}}
\DoxyCodeLine{12533 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOASMEN\_Msk          (0x1UL << RCC\_AHB2SMENR\_GPIOASMEN\_Pos)}}
\DoxyCodeLine{12534 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOASMEN              RCC\_AHB2SMENR\_GPIOASMEN\_Msk}}
\DoxyCodeLine{12535 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOBSMEN\_Pos          (1U)}}
\DoxyCodeLine{12536 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOBSMEN\_Msk          (0x1UL << RCC\_AHB2SMENR\_GPIOBSMEN\_Pos)}}
\DoxyCodeLine{12537 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOBSMEN              RCC\_AHB2SMENR\_GPIOBSMEN\_Msk}}
\DoxyCodeLine{12538 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOCSMEN\_Pos          (2U)}}
\DoxyCodeLine{12539 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOCSMEN\_Msk          (0x1UL << RCC\_AHB2SMENR\_GPIOCSMEN\_Pos)}}
\DoxyCodeLine{12540 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOCSMEN              RCC\_AHB2SMENR\_GPIOCSMEN\_Msk}}
\DoxyCodeLine{12541 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIODSMEN\_Pos          (3U)}}
\DoxyCodeLine{12542 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIODSMEN\_Msk          (0x1UL << RCC\_AHB2SMENR\_GPIODSMEN\_Pos)}}
\DoxyCodeLine{12543 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIODSMEN              RCC\_AHB2SMENR\_GPIODSMEN\_Msk}}
\DoxyCodeLine{12544 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOESMEN\_Pos          (4U)}}
\DoxyCodeLine{12545 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOESMEN\_Msk          (0x1UL << RCC\_AHB2SMENR\_GPIOESMEN\_Pos)}}
\DoxyCodeLine{12546 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOESMEN              RCC\_AHB2SMENR\_GPIOESMEN\_Msk}}
\DoxyCodeLine{12547 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOFSMEN\_Pos          (5U)}}
\DoxyCodeLine{12548 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOFSMEN\_Msk          (0x1UL << RCC\_AHB2SMENR\_GPIOFSMEN\_Pos)}}
\DoxyCodeLine{12549 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOFSMEN              RCC\_AHB2SMENR\_GPIOFSMEN\_Msk}}
\DoxyCodeLine{12550 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOGSMEN\_Pos          (6U)}}
\DoxyCodeLine{12551 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOGSMEN\_Msk          (0x1UL << RCC\_AHB2SMENR\_GPIOGSMEN\_Pos)}}
\DoxyCodeLine{12552 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOGSMEN              RCC\_AHB2SMENR\_GPIOGSMEN\_Msk}}
\DoxyCodeLine{12553 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_CCMSRAMSMEN\_Pos        (9U)}}
\DoxyCodeLine{12554 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_CCMSRAMSMEN\_Msk        (0x1UL << RCC\_AHB2SMENR\_CCMSRAMSMEN\_Pos)  }}
\DoxyCodeLine{12555 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_CCMSRAMSMEN            RCC\_AHB2SMENR\_CCMSRAMSMEN\_Msk}}
\DoxyCodeLine{12556 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_SRAM2SMEN\_Pos          (10U)}}
\DoxyCodeLine{12557 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_SRAM2SMEN\_Msk          (0x1UL << RCC\_AHB2SMENR\_SRAM2SMEN\_Pos)}}
\DoxyCodeLine{12558 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_SRAM2SMEN              RCC\_AHB2SMENR\_SRAM2SMEN\_Msk}}
\DoxyCodeLine{12559 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_ADC12SMEN\_Pos          (13U)}}
\DoxyCodeLine{12560 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_ADC12SMEN\_Msk          (0x1UL << RCC\_AHB2SMENR\_ADC12SMEN\_Pos)}}
\DoxyCodeLine{12561 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_ADC12SMEN              RCC\_AHB2SMENR\_ADC12SMEN\_Msk}}
\DoxyCodeLine{12562 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_ADC345SMEN\_Pos         (14U)}}
\DoxyCodeLine{12563 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_ADC345SMEN\_Msk         (0x1UL << RCC\_AHB2SMENR\_ADC345SMEN\_Pos)}}
\DoxyCodeLine{12564 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_ADC345SMEN             RCC\_AHB2SMENR\_ADC345SMEN\_Msk}}
\DoxyCodeLine{12565 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_DAC1SMEN\_Pos           (16U)}}
\DoxyCodeLine{12566 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_DAC1SMEN\_Msk           (0x1UL << RCC\_AHB2SMENR\_DAC1SMEN\_Pos)}}
\DoxyCodeLine{12567 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_DAC1SMEN               RCC\_AHB2SMENR\_DAC1SMEN\_Msk}}
\DoxyCodeLine{12568 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_DAC2SMEN\_Pos           (17U)}}
\DoxyCodeLine{12569 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_DAC2SMEN\_Msk           (0x1UL << RCC\_AHB2SMENR\_DAC2SMEN\_Pos)}}
\DoxyCodeLine{12570 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_DAC2SMEN               RCC\_AHB2SMENR\_DAC2SMEN\_Msk}}
\DoxyCodeLine{12571 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_DAC3SMEN\_Pos           (18U)}}
\DoxyCodeLine{12572 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_DAC3SMEN\_Msk           (0x1UL << RCC\_AHB2SMENR\_DAC3SMEN\_Pos)}}
\DoxyCodeLine{12573 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_DAC3SMEN               RCC\_AHB2SMENR\_DAC3SMEN\_Msk}}
\DoxyCodeLine{12574 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_DAC4SMEN\_Pos           (19U)}}
\DoxyCodeLine{12575 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_DAC4SMEN\_Msk           (0x1UL << RCC\_AHB2SMENR\_DAC4SMEN\_Pos)}}
\DoxyCodeLine{12576 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_DAC4SMEN               RCC\_AHB2SMENR\_DAC4SMEN\_Msk}}
\DoxyCodeLine{12577 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_RNGSMEN\_Pos            (26U)}}
\DoxyCodeLine{12578 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_RNGSMEN\_Msk            (0x1UL << RCC\_AHB2SMENR\_RNGSMEN\_Pos)}}
\DoxyCodeLine{12579 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_RNGSMEN                RCC\_AHB2SMENR\_RNGSMEN\_Msk}}
\DoxyCodeLine{12580 }
\DoxyCodeLine{12581 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3SMENR register  *************/}}
\DoxyCodeLine{12582 \textcolor{preprocessor}{\#define RCC\_AHB3SMENR\_FMCSMEN\_Pos            (0U)}}
\DoxyCodeLine{12583 \textcolor{preprocessor}{\#define RCC\_AHB3SMENR\_FMCSMEN\_Msk            (0x1UL << RCC\_AHB3SMENR\_FMCSMEN\_Pos)}}
\DoxyCodeLine{12584 \textcolor{preprocessor}{\#define RCC\_AHB3SMENR\_FMCSMEN                RCC\_AHB3SMENR\_FMCSMEN\_Msk}}
\DoxyCodeLine{12585 \textcolor{preprocessor}{\#define RCC\_AHB3SMENR\_QSPISMEN\_Pos           (8U)}}
\DoxyCodeLine{12586 \textcolor{preprocessor}{\#define RCC\_AHB3SMENR\_QSPISMEN\_Msk           (0x1UL << RCC\_AHB3SMENR\_QSPISMEN\_Pos)}}
\DoxyCodeLine{12587 \textcolor{preprocessor}{\#define RCC\_AHB3SMENR\_QSPISMEN               RCC\_AHB3SMENR\_QSPISMEN\_Msk}}
\DoxyCodeLine{12588 }
\DoxyCodeLine{12589 \textcolor{comment}{/********************  Bit definition for RCC\_APB1SMENR1 register  *************/}}
\DoxyCodeLine{12590 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM2SMEN\_Pos          (0U)}}
\DoxyCodeLine{12591 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM2SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_TIM2SMEN\_Pos)}}
\DoxyCodeLine{12592 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM2SMEN              RCC\_APB1SMENR1\_TIM2SMEN\_Msk}}
\DoxyCodeLine{12593 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM3SMEN\_Pos          (1U)}}
\DoxyCodeLine{12594 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM3SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_TIM3SMEN\_Pos)}}
\DoxyCodeLine{12595 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM3SMEN              RCC\_APB1SMENR1\_TIM3SMEN\_Msk}}
\DoxyCodeLine{12596 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM4SMEN\_Pos          (2U)}}
\DoxyCodeLine{12597 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM4SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_TIM4SMEN\_Pos)}}
\DoxyCodeLine{12598 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM4SMEN              RCC\_APB1SMENR1\_TIM4SMEN\_Msk}}
\DoxyCodeLine{12599 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM5SMEN\_Pos          (3U)}}
\DoxyCodeLine{12600 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM5SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_TIM5SMEN\_Pos)}}
\DoxyCodeLine{12601 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM5SMEN              RCC\_APB1SMENR1\_TIM5SMEN\_Msk}}
\DoxyCodeLine{12602 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM6SMEN\_Pos          (4U)}}
\DoxyCodeLine{12603 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM6SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_TIM6SMEN\_Pos)}}
\DoxyCodeLine{12604 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM6SMEN              RCC\_APB1SMENR1\_TIM6SMEN\_Msk}}
\DoxyCodeLine{12605 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM7SMEN\_Pos          (5U)}}
\DoxyCodeLine{12606 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM7SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_TIM7SMEN\_Pos)}}
\DoxyCodeLine{12607 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM7SMEN              RCC\_APB1SMENR1\_TIM7SMEN\_Msk}}
\DoxyCodeLine{12608 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_CRSSMEN\_Pos           (8U)}}
\DoxyCodeLine{12609 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_CRSSMEN\_Msk           (0x1UL << RCC\_APB1SMENR1\_CRSSMEN\_Pos)}}
\DoxyCodeLine{12610 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_CRSSMEN               RCC\_APB1SMENR1\_CRSSMEN\_Msk}}
\DoxyCodeLine{12611 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_RTCAPBSMEN\_Pos        (10U)}}
\DoxyCodeLine{12612 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_RTCAPBSMEN\_Msk        (0x1UL << RCC\_APB1SMENR1\_RTCAPBSMEN\_Pos)}}
\DoxyCodeLine{12613 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_RTCAPBSMEN            RCC\_APB1SMENR1\_RTCAPBSMEN\_Msk}}
\DoxyCodeLine{12614 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_WWDGSMEN\_Pos          (11U)}}
\DoxyCodeLine{12615 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_WWDGSMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_WWDGSMEN\_Pos)}}
\DoxyCodeLine{12616 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_WWDGSMEN              RCC\_APB1SMENR1\_WWDGSMEN\_Msk}}
\DoxyCodeLine{12617 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_SPI2SMEN\_Pos          (14U)}}
\DoxyCodeLine{12618 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_SPI2SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_SPI2SMEN\_Pos)}}
\DoxyCodeLine{12619 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_SPI2SMEN              RCC\_APB1SMENR1\_SPI2SMEN\_Msk}}
\DoxyCodeLine{12620 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_SPI3SMEN\_Pos          (15U)}}
\DoxyCodeLine{12621 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_SPI3SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_SPI3SMEN\_Pos)}}
\DoxyCodeLine{12622 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_SPI3SMEN              RCC\_APB1SMENR1\_SPI3SMEN\_Msk}}
\DoxyCodeLine{12623 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_USART2SMEN\_Pos        (17U)}}
\DoxyCodeLine{12624 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_USART2SMEN\_Msk        (0x1UL << RCC\_APB1SMENR1\_USART2SMEN\_Pos)}}
\DoxyCodeLine{12625 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_USART2SMEN            RCC\_APB1SMENR1\_USART2SMEN\_Msk}}
\DoxyCodeLine{12626 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_USART3SMEN\_Pos        (18U)}}
\DoxyCodeLine{12627 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_USART3SMEN\_Msk        (0x1UL << RCC\_APB1SMENR1\_USART3SMEN\_Pos)}}
\DoxyCodeLine{12628 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_USART3SMEN            RCC\_APB1SMENR1\_USART3SMEN\_Msk}}
\DoxyCodeLine{12629 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_UART4SMEN\_Pos         (19U)}}
\DoxyCodeLine{12630 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_UART4SMEN\_Msk         (0x1UL << RCC\_APB1SMENR1\_UART4SMEN\_Pos)}}
\DoxyCodeLine{12631 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_UART4SMEN             RCC\_APB1SMENR1\_UART4SMEN\_Msk}}
\DoxyCodeLine{12632 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_UART5SMEN\_Pos         (20U)}}
\DoxyCodeLine{12633 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_UART5SMEN\_Msk         (0x1UL << RCC\_APB1SMENR1\_UART5SMEN\_Pos)}}
\DoxyCodeLine{12634 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_UART5SMEN             RCC\_APB1SMENR1\_UART5SMEN\_Msk}}
\DoxyCodeLine{12635 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_I2C1SMEN\_Pos          (21U)}}
\DoxyCodeLine{12636 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_I2C1SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_I2C1SMEN\_Pos)}}
\DoxyCodeLine{12637 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_I2C1SMEN              RCC\_APB1SMENR1\_I2C1SMEN\_Msk}}
\DoxyCodeLine{12638 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_I2C2SMEN\_Pos          (22U)}}
\DoxyCodeLine{12639 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_I2C2SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_I2C2SMEN\_Pos)}}
\DoxyCodeLine{12640 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_I2C2SMEN              RCC\_APB1SMENR1\_I2C2SMEN\_Msk}}
\DoxyCodeLine{12641 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_USBSMEN\_Pos           (23U)}}
\DoxyCodeLine{12642 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_USBSMEN\_Msk           (0x1UL << RCC\_APB1SMENR1\_USBSMEN\_Pos)}}
\DoxyCodeLine{12643 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_USBSMEN               RCC\_APB1SMENR1\_USBSMEN\_Msk}}
\DoxyCodeLine{12644 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_FDCANSMEN\_Pos         (25U)}}
\DoxyCodeLine{12645 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_FDCANSMEN\_Msk         (0x1UL << RCC\_APB1SMENR1\_FDCANSMEN\_Pos)}}
\DoxyCodeLine{12646 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_FDCANSMEN             RCC\_APB1SMENR1\_FDCANSMEN\_Msk}}
\DoxyCodeLine{12647 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_PWRSMEN\_Pos           (28U)}}
\DoxyCodeLine{12648 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_PWRSMEN\_Msk           (0x1UL << RCC\_APB1SMENR1\_PWRSMEN\_Pos)}}
\DoxyCodeLine{12649 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_PWRSMEN               RCC\_APB1SMENR1\_PWRSMEN\_Msk}}
\DoxyCodeLine{12650 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_I2C3SMEN\_Pos          (30U)}}
\DoxyCodeLine{12651 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_I2C3SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_I2C3SMEN\_Pos)}}
\DoxyCodeLine{12652 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_I2C3SMEN              RCC\_APB1SMENR1\_I2C3SMEN\_Msk}}
\DoxyCodeLine{12653 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_LPTIM1SMEN\_Pos        (31U)}}
\DoxyCodeLine{12654 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_LPTIM1SMEN\_Msk        (0x1UL << RCC\_APB1SMENR1\_LPTIM1SMEN\_Pos)}}
\DoxyCodeLine{12655 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_LPTIM1SMEN            RCC\_APB1SMENR1\_LPTIM1SMEN\_Msk}}
\DoxyCodeLine{12656 }
\DoxyCodeLine{12657 \textcolor{comment}{/********************  Bit definition for RCC\_APB1SMENR2 register  *************/}}
\DoxyCodeLine{12658 \textcolor{preprocessor}{\#define RCC\_APB1SMENR2\_LPUART1SMEN\_Pos       (0U)}}
\DoxyCodeLine{12659 \textcolor{preprocessor}{\#define RCC\_APB1SMENR2\_LPUART1SMEN\_Msk       (0x1UL << RCC\_APB1SMENR2\_LPUART1SMEN\_Pos)}}
\DoxyCodeLine{12660 \textcolor{preprocessor}{\#define RCC\_APB1SMENR2\_LPUART1SMEN           RCC\_APB1SMENR2\_LPUART1SMEN\_Msk}}
\DoxyCodeLine{12661 \textcolor{preprocessor}{\#define RCC\_APB1SMENR2\_I2C4SMEN\_Pos          (1U)}}
\DoxyCodeLine{12662 \textcolor{preprocessor}{\#define RCC\_APB1SMENR2\_I2C4SMEN\_Msk          (0x1UL << RCC\_APB1SMENR2\_I2C4SMEN\_Pos)}}
\DoxyCodeLine{12663 \textcolor{preprocessor}{\#define RCC\_APB1SMENR2\_I2C4SMEN              RCC\_APB1SMENR2\_I2C4SMEN\_Msk}}
\DoxyCodeLine{12664 \textcolor{preprocessor}{\#define RCC\_APB1SMENR2\_UCPD1SMEN\_Pos         (8U)}}
\DoxyCodeLine{12665 \textcolor{preprocessor}{\#define RCC\_APB1SMENR2\_UCPD1SMEN\_Msk         (0x1UL << RCC\_APB1SMENR2\_UCPD1SMEN\_Pos)}}
\DoxyCodeLine{12666 \textcolor{preprocessor}{\#define RCC\_APB1SMENR2\_UCPD1SMEN             RCC\_APB1SMENR2\_UCPD1SMEN\_Msk}}
\DoxyCodeLine{12667 }
\DoxyCodeLine{12668 \textcolor{comment}{/********************  Bit definition for RCC\_APB2SMENR register  *************/}}
\DoxyCodeLine{12669 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SYSCFGSMEN\_Pos         (0U)}}
\DoxyCodeLine{12670 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SYSCFGSMEN\_Msk         (0x1UL << RCC\_APB2SMENR\_SYSCFGSMEN\_Pos)}}
\DoxyCodeLine{12671 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SYSCFGSMEN             RCC\_APB2SMENR\_SYSCFGSMEN\_Msk}}
\DoxyCodeLine{12672 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM1SMEN\_Pos           (11U)}}
\DoxyCodeLine{12673 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM1SMEN\_Msk           (0x1UL << RCC\_APB2SMENR\_TIM1SMEN\_Pos)}}
\DoxyCodeLine{12674 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM1SMEN               RCC\_APB2SMENR\_TIM1SMEN\_Msk}}
\DoxyCodeLine{12675 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SPI1SMEN\_Pos           (12U)}}
\DoxyCodeLine{12676 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SPI1SMEN\_Msk           (0x1UL << RCC\_APB2SMENR\_SPI1SMEN\_Pos)}}
\DoxyCodeLine{12677 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SPI1SMEN               RCC\_APB2SMENR\_SPI1SMEN\_Msk}}
\DoxyCodeLine{12678 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM8SMEN\_Pos           (13U)}}
\DoxyCodeLine{12679 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM8SMEN\_Msk           (0x1UL << RCC\_APB2SMENR\_TIM8SMEN\_Pos)}}
\DoxyCodeLine{12680 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM8SMEN               RCC\_APB2SMENR\_TIM8SMEN\_Msk}}
\DoxyCodeLine{12681 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_USART1SMEN\_Pos         (14U)}}
\DoxyCodeLine{12682 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_USART1SMEN\_Msk         (0x1UL << RCC\_APB2SMENR\_USART1SMEN\_Pos)}}
\DoxyCodeLine{12683 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_USART1SMEN             RCC\_APB2SMENR\_USART1SMEN\_Msk}}
\DoxyCodeLine{12684 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SPI4SMEN\_Pos           (15U)}}
\DoxyCodeLine{12685 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SPI4SMEN\_Msk           (0x1UL << RCC\_APB2SMENR\_SPI4SMEN\_Pos)}}
\DoxyCodeLine{12686 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SPI4SMEN               RCC\_APB2SMENR\_SPI4SMEN\_Msk}}
\DoxyCodeLine{12687 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM15SMEN\_Pos          (16U)}}
\DoxyCodeLine{12688 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM15SMEN\_Msk          (0x1UL << RCC\_APB2SMENR\_TIM15SMEN\_Pos)}}
\DoxyCodeLine{12689 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM15SMEN              RCC\_APB2SMENR\_TIM15SMEN\_Msk}}
\DoxyCodeLine{12690 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM16SMEN\_Pos          (17U)}}
\DoxyCodeLine{12691 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM16SMEN\_Msk          (0x1UL << RCC\_APB2SMENR\_TIM16SMEN\_Pos)}}
\DoxyCodeLine{12692 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM16SMEN              RCC\_APB2SMENR\_TIM16SMEN\_Msk}}
\DoxyCodeLine{12693 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM17SMEN\_Pos          (18U)}}
\DoxyCodeLine{12694 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM17SMEN\_Msk          (0x1UL << RCC\_APB2SMENR\_TIM17SMEN\_Pos)}}
\DoxyCodeLine{12695 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM17SMEN              RCC\_APB2SMENR\_TIM17SMEN\_Msk}}
\DoxyCodeLine{12696 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM20SMEN\_Pos          (20U)}}
\DoxyCodeLine{12697 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM20SMEN\_Msk          (0x1UL << RCC\_APB2SMENR\_TIM20SMEN\_Pos)}}
\DoxyCodeLine{12698 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM20SMEN              RCC\_APB2SMENR\_TIM20SMEN\_Msk}}
\DoxyCodeLine{12699 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SAI1SMEN\_Pos           (21U)}}
\DoxyCodeLine{12700 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SAI1SMEN\_Msk           (0x1UL << RCC\_APB2SMENR\_SAI1SMEN\_Pos)}}
\DoxyCodeLine{12701 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SAI1SMEN               RCC\_APB2SMENR\_SAI1SMEN\_Msk}}
\DoxyCodeLine{12702 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_HRTIM1SMEN\_Pos          (26U)}}
\DoxyCodeLine{12703 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_HRTIM1SMEN\_Msk          (0x1UL << RCC\_APB2SMENR\_HRTIM1SMEN\_Pos)}}
\DoxyCodeLine{12704 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_HRTIM1SMEN              RCC\_APB2SMENR\_HRTIM1SMEN\_Msk}}
\DoxyCodeLine{12705 }
\DoxyCodeLine{12706 \textcolor{comment}{/********************  Bit definition for RCC\_CCIPR register  ******************/}}
\DoxyCodeLine{12707 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART1SEL\_Pos              (0U)}}
\DoxyCodeLine{12708 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART1SEL\_Msk              (0x3UL << RCC\_CCIPR\_USART1SEL\_Pos)}}
\DoxyCodeLine{12709 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART1SEL                  RCC\_CCIPR\_USART1SEL\_Msk}}
\DoxyCodeLine{12710 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART1SEL\_0                (0x1UL << RCC\_CCIPR\_USART1SEL\_Pos)}}
\DoxyCodeLine{12711 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART1SEL\_1                (0x2UL << RCC\_CCIPR\_USART1SEL\_Pos)}}
\DoxyCodeLine{12713 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART2SEL\_Pos              (2U)}}
\DoxyCodeLine{12714 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART2SEL\_Msk              (0x3UL << RCC\_CCIPR\_USART2SEL\_Pos)}}
\DoxyCodeLine{12715 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART2SEL                  RCC\_CCIPR\_USART2SEL\_Msk}}
\DoxyCodeLine{12716 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART2SEL\_0                (0x1UL << RCC\_CCIPR\_USART2SEL\_Pos)}}
\DoxyCodeLine{12717 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART2SEL\_1                (0x2UL << RCC\_CCIPR\_USART2SEL\_Pos)}}
\DoxyCodeLine{12719 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART3SEL\_Pos              (4U)}}
\DoxyCodeLine{12720 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART3SEL\_Msk              (0x3UL << RCC\_CCIPR\_USART3SEL\_Pos)}}
\DoxyCodeLine{12721 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART3SEL                  RCC\_CCIPR\_USART3SEL\_Msk}}
\DoxyCodeLine{12722 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART3SEL\_0                (0x1UL << RCC\_CCIPR\_USART3SEL\_Pos)}}
\DoxyCodeLine{12723 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART3SEL\_1                (0x2UL << RCC\_CCIPR\_USART3SEL\_Pos)}}
\DoxyCodeLine{12725 \textcolor{preprocessor}{\#define RCC\_CCIPR\_UART4SEL\_Pos               (6U)}}
\DoxyCodeLine{12726 \textcolor{preprocessor}{\#define RCC\_CCIPR\_UART4SEL\_Msk               (0x3UL << RCC\_CCIPR\_UART4SEL\_Pos) }}
\DoxyCodeLine{12727 \textcolor{preprocessor}{\#define RCC\_CCIPR\_UART4SEL                   RCC\_CCIPR\_UART4SEL\_Msk}}
\DoxyCodeLine{12728 \textcolor{preprocessor}{\#define RCC\_CCIPR\_UART4SEL\_0                 (0x1UL << RCC\_CCIPR\_UART4SEL\_Pos) }}
\DoxyCodeLine{12729 \textcolor{preprocessor}{\#define RCC\_CCIPR\_UART4SEL\_1                 (0x2UL << RCC\_CCIPR\_UART4SEL\_Pos) }}
\DoxyCodeLine{12731 \textcolor{preprocessor}{\#define RCC\_CCIPR\_UART5SEL\_Pos               (8U)}}
\DoxyCodeLine{12732 \textcolor{preprocessor}{\#define RCC\_CCIPR\_UART5SEL\_Msk               (0x3UL << RCC\_CCIPR\_UART5SEL\_Pos) }}
\DoxyCodeLine{12733 \textcolor{preprocessor}{\#define RCC\_CCIPR\_UART5SEL                   RCC\_CCIPR\_UART5SEL\_Msk}}
\DoxyCodeLine{12734 \textcolor{preprocessor}{\#define RCC\_CCIPR\_UART5SEL\_0                 (0x1UL << RCC\_CCIPR\_UART5SEL\_Pos) }}
\DoxyCodeLine{12735 \textcolor{preprocessor}{\#define RCC\_CCIPR\_UART5SEL\_1                 (0x2UL << RCC\_CCIPR\_UART5SEL\_Pos) }}
\DoxyCodeLine{12737 \textcolor{preprocessor}{\#define RCC\_CCIPR\_LPUART1SEL\_Pos             (10U)}}
\DoxyCodeLine{12738 \textcolor{preprocessor}{\#define RCC\_CCIPR\_LPUART1SEL\_Msk             (0x3UL << RCC\_CCIPR\_LPUART1SEL\_Pos)}}
\DoxyCodeLine{12739 \textcolor{preprocessor}{\#define RCC\_CCIPR\_LPUART1SEL                 RCC\_CCIPR\_LPUART1SEL\_Msk}}
\DoxyCodeLine{12740 \textcolor{preprocessor}{\#define RCC\_CCIPR\_LPUART1SEL\_0               (0x1UL << RCC\_CCIPR\_LPUART1SEL\_Pos)}}
\DoxyCodeLine{12741 \textcolor{preprocessor}{\#define RCC\_CCIPR\_LPUART1SEL\_1               (0x2UL << RCC\_CCIPR\_LPUART1SEL\_Pos)}}
\DoxyCodeLine{12743 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C1SEL\_Pos                (12U)}}
\DoxyCodeLine{12744 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C1SEL\_Msk                (0x3UL << RCC\_CCIPR\_I2C1SEL\_Pos)  }}
\DoxyCodeLine{12745 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C1SEL                    RCC\_CCIPR\_I2C1SEL\_Msk}}
\DoxyCodeLine{12746 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C1SEL\_0                  (0x1UL << RCC\_CCIPR\_I2C1SEL\_Pos)  }}
\DoxyCodeLine{12747 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C1SEL\_1                  (0x2UL << RCC\_CCIPR\_I2C1SEL\_Pos)  }}
\DoxyCodeLine{12749 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C2SEL\_Pos                (14U)}}
\DoxyCodeLine{12750 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C2SEL\_Msk                (0x3UL << RCC\_CCIPR\_I2C2SEL\_Pos)  }}
\DoxyCodeLine{12751 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C2SEL                    RCC\_CCIPR\_I2C2SEL\_Msk}}
\DoxyCodeLine{12752 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C2SEL\_0                  (0x1UL << RCC\_CCIPR\_I2C2SEL\_Pos)  }}
\DoxyCodeLine{12753 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C2SEL\_1                  (0x2UL << RCC\_CCIPR\_I2C2SEL\_Pos)  }}
\DoxyCodeLine{12755 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C3SEL\_Pos                (16U)}}
\DoxyCodeLine{12756 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C3SEL\_Msk                (0x3UL << RCC\_CCIPR\_I2C3SEL\_Pos)  }}
\DoxyCodeLine{12757 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C3SEL                    RCC\_CCIPR\_I2C3SEL\_Msk}}
\DoxyCodeLine{12758 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C3SEL\_0                  (0x1UL << RCC\_CCIPR\_I2C3SEL\_Pos)  }}
\DoxyCodeLine{12759 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C3SEL\_1                  (0x2UL << RCC\_CCIPR\_I2C3SEL\_Pos)  }}
\DoxyCodeLine{12761 \textcolor{preprocessor}{\#define RCC\_CCIPR\_LPTIM1SEL\_Pos              (18U)}}
\DoxyCodeLine{12762 \textcolor{preprocessor}{\#define RCC\_CCIPR\_LPTIM1SEL\_Msk              (0x3UL << RCC\_CCIPR\_LPTIM1SEL\_Pos)}}
\DoxyCodeLine{12763 \textcolor{preprocessor}{\#define RCC\_CCIPR\_LPTIM1SEL                  RCC\_CCIPR\_LPTIM1SEL\_Msk}}
\DoxyCodeLine{12764 \textcolor{preprocessor}{\#define RCC\_CCIPR\_LPTIM1SEL\_0                (0x1UL << RCC\_CCIPR\_LPTIM1SEL\_Pos)}}
\DoxyCodeLine{12765 \textcolor{preprocessor}{\#define RCC\_CCIPR\_LPTIM1SEL\_1                (0x2UL << RCC\_CCIPR\_LPTIM1SEL\_Pos)}}
\DoxyCodeLine{12767 \textcolor{preprocessor}{\#define RCC\_CCIPR\_SAI1SEL\_Pos                (20U)}}
\DoxyCodeLine{12768 \textcolor{preprocessor}{\#define RCC\_CCIPR\_SAI1SEL\_Msk                (0x3UL << RCC\_CCIPR\_SAI1SEL\_Pos)}}
\DoxyCodeLine{12769 \textcolor{preprocessor}{\#define RCC\_CCIPR\_SAI1SEL                    RCC\_CCIPR\_SAI1SEL\_Msk}}
\DoxyCodeLine{12770 \textcolor{preprocessor}{\#define RCC\_CCIPR\_SAI1SEL\_0                  (0x1UL << RCC\_CCIPR\_SAI1SEL\_Pos)}}
\DoxyCodeLine{12771 \textcolor{preprocessor}{\#define RCC\_CCIPR\_SAI1SEL\_1                  (0x2UL << RCC\_CCIPR\_SAI1SEL\_Pos)}}
\DoxyCodeLine{12773 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2S23SEL\_Pos               (22U)}}
\DoxyCodeLine{12774 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2S23SEL\_Msk               (0x3UL << RCC\_CCIPR\_I2S23SEL\_Pos)}}
\DoxyCodeLine{12775 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2S23SEL                   RCC\_CCIPR\_I2S23SEL\_Msk}}
\DoxyCodeLine{12776 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2S23SEL\_0                 (0x1UL << RCC\_CCIPR\_I2S23SEL\_Pos)}}
\DoxyCodeLine{12777 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2S23SEL\_1                 (0x2UL << RCC\_CCIPR\_I2S23SEL\_Pos)}}
\DoxyCodeLine{12779 \textcolor{preprocessor}{\#define RCC\_CCIPR\_FDCANSEL\_Pos               (24U)}}
\DoxyCodeLine{12780 \textcolor{preprocessor}{\#define RCC\_CCIPR\_FDCANSEL\_Msk               (0x3UL << RCC\_CCIPR\_FDCANSEL\_Pos) }}
\DoxyCodeLine{12781 \textcolor{preprocessor}{\#define RCC\_CCIPR\_FDCANSEL                   RCC\_CCIPR\_FDCANSEL\_Msk}}
\DoxyCodeLine{12782 \textcolor{preprocessor}{\#define RCC\_CCIPR\_FDCANSEL\_0                 (0x1UL << RCC\_CCIPR\_FDCANSEL\_Pos) }}
\DoxyCodeLine{12783 \textcolor{preprocessor}{\#define RCC\_CCIPR\_FDCANSEL\_1                 (0x2UL << RCC\_CCIPR\_FDCANSEL\_Pos) }}
\DoxyCodeLine{12785 \textcolor{preprocessor}{\#define RCC\_CCIPR\_CLK48SEL\_Pos               (26U)}}
\DoxyCodeLine{12786 \textcolor{preprocessor}{\#define RCC\_CCIPR\_CLK48SEL\_Msk               (0x3UL << RCC\_CCIPR\_CLK48SEL\_Pos) }}
\DoxyCodeLine{12787 \textcolor{preprocessor}{\#define RCC\_CCIPR\_CLK48SEL                   RCC\_CCIPR\_CLK48SEL\_Msk}}
\DoxyCodeLine{12788 \textcolor{preprocessor}{\#define RCC\_CCIPR\_CLK48SEL\_0                 (0x1UL << RCC\_CCIPR\_CLK48SEL\_Pos) }}
\DoxyCodeLine{12789 \textcolor{preprocessor}{\#define RCC\_CCIPR\_CLK48SEL\_1                 (0x2UL << RCC\_CCIPR\_CLK48SEL\_Pos) }}
\DoxyCodeLine{12791 \textcolor{preprocessor}{\#define RCC\_CCIPR\_ADC12SEL\_Pos               (28U)}}
\DoxyCodeLine{12792 \textcolor{preprocessor}{\#define RCC\_CCIPR\_ADC12SEL\_Msk               (0x3UL << RCC\_CCIPR\_ADC12SEL\_Pos)   }}
\DoxyCodeLine{12793 \textcolor{preprocessor}{\#define RCC\_CCIPR\_ADC12SEL                   RCC\_CCIPR\_ADC12SEL\_Msk}}
\DoxyCodeLine{12794 \textcolor{preprocessor}{\#define RCC\_CCIPR\_ADC12SEL\_0                 (0x1UL << RCC\_CCIPR\_ADC12SEL\_Pos)   }}
\DoxyCodeLine{12795 \textcolor{preprocessor}{\#define RCC\_CCIPR\_ADC12SEL\_1                 (0x2UL << RCC\_CCIPR\_ADC12SEL\_Pos)   }}
\DoxyCodeLine{12797 \textcolor{preprocessor}{\#define RCC\_CCIPR\_ADC345SEL\_Pos              (30U)}}
\DoxyCodeLine{12798 \textcolor{preprocessor}{\#define RCC\_CCIPR\_ADC345SEL\_Msk              (0x3UL << RCC\_CCIPR\_ADC345SEL\_Pos)   }}
\DoxyCodeLine{12799 \textcolor{preprocessor}{\#define RCC\_CCIPR\_ADC345SEL                  RCC\_CCIPR\_ADC345SEL\_Msk}}
\DoxyCodeLine{12800 \textcolor{preprocessor}{\#define RCC\_CCIPR\_ADC345SEL\_0                (0x1UL << RCC\_CCIPR\_ADC345SEL\_Pos)   }}
\DoxyCodeLine{12801 \textcolor{preprocessor}{\#define RCC\_CCIPR\_ADC345SEL\_1                (0x2UL << RCC\_CCIPR\_ADC345SEL\_Pos)   }}
\DoxyCodeLine{12803 \textcolor{comment}{/********************  Bit definition for RCC\_BDCR register  ******************/}}
\DoxyCodeLine{12804 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEON\_Pos                   (0U)}}
\DoxyCodeLine{12805 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEON\_Msk                   (0x1UL << RCC\_BDCR\_LSEON\_Pos)     }}
\DoxyCodeLine{12806 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEON                       RCC\_BDCR\_LSEON\_Msk}}
\DoxyCodeLine{12807 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSERDY\_Pos                  (1U)}}
\DoxyCodeLine{12808 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSERDY\_Msk                  (0x1UL << RCC\_BDCR\_LSERDY\_Pos)    }}
\DoxyCodeLine{12809 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSERDY                      RCC\_BDCR\_LSERDY\_Msk}}
\DoxyCodeLine{12810 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEBYP\_Pos                  (2U)}}
\DoxyCodeLine{12811 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEBYP\_Msk                  (0x1UL << RCC\_BDCR\_LSEBYP\_Pos)    }}
\DoxyCodeLine{12812 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEBYP                      RCC\_BDCR\_LSEBYP\_Msk}}
\DoxyCodeLine{12813 }
\DoxyCodeLine{12814 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEDRV\_Pos                  (3U)}}
\DoxyCodeLine{12815 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEDRV\_Msk                  (0x3UL << RCC\_BDCR\_LSEDRV\_Pos)    }}
\DoxyCodeLine{12816 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEDRV                      RCC\_BDCR\_LSEDRV\_Msk}}
\DoxyCodeLine{12817 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEDRV\_0                    (0x1UL << RCC\_BDCR\_LSEDRV\_Pos)    }}
\DoxyCodeLine{12818 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEDRV\_1                    (0x2UL << RCC\_BDCR\_LSEDRV\_Pos)    }}
\DoxyCodeLine{12820 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSECSSON\_Pos                (5U)}}
\DoxyCodeLine{12821 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSECSSON\_Msk                (0x1UL << RCC\_BDCR\_LSECSSON\_Pos)  }}
\DoxyCodeLine{12822 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSECSSON                    RCC\_BDCR\_LSECSSON\_Msk}}
\DoxyCodeLine{12823 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSECSSD\_Pos                 (6U)}}
\DoxyCodeLine{12824 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSECSSD\_Msk                 (0x1UL << RCC\_BDCR\_LSECSSD\_Pos)   }}
\DoxyCodeLine{12825 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSECSSD                     RCC\_BDCR\_LSECSSD\_Msk}}
\DoxyCodeLine{12826 }
\DoxyCodeLine{12827 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_Pos                  (8U)}}
\DoxyCodeLine{12828 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_Msk                  (0x3UL << RCC\_BDCR\_RTCSEL\_Pos)    }}
\DoxyCodeLine{12829 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL                      RCC\_BDCR\_RTCSEL\_Msk}}
\DoxyCodeLine{12830 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_0                    (0x1UL << RCC\_BDCR\_RTCSEL\_Pos)    }}
\DoxyCodeLine{12831 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_1                    (0x2UL << RCC\_BDCR\_RTCSEL\_Pos)    }}
\DoxyCodeLine{12833 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCEN\_Pos                   (15U)}}
\DoxyCodeLine{12834 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCEN\_Msk                   (0x1UL << RCC\_BDCR\_RTCEN\_Pos)     }}
\DoxyCodeLine{12835 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCEN                       RCC\_BDCR\_RTCEN\_Msk}}
\DoxyCodeLine{12836 \textcolor{preprocessor}{\#define RCC\_BDCR\_BDRST\_Pos                   (16U)}}
\DoxyCodeLine{12837 \textcolor{preprocessor}{\#define RCC\_BDCR\_BDRST\_Msk                   (0x1UL << RCC\_BDCR\_BDRST\_Pos)     }}
\DoxyCodeLine{12838 \textcolor{preprocessor}{\#define RCC\_BDCR\_BDRST                       RCC\_BDCR\_BDRST\_Msk}}
\DoxyCodeLine{12839 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSCOEN\_Pos                  (24U)}}
\DoxyCodeLine{12840 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSCOEN\_Msk                  (0x1UL << RCC\_BDCR\_LSCOEN\_Pos)    }}
\DoxyCodeLine{12841 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSCOEN                      RCC\_BDCR\_LSCOEN\_Msk}}
\DoxyCodeLine{12842 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSCOSEL\_Pos                 (25U)}}
\DoxyCodeLine{12843 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSCOSEL\_Msk                 (0x1UL << RCC\_BDCR\_LSCOSEL\_Pos)   }}
\DoxyCodeLine{12844 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSCOSEL                     RCC\_BDCR\_LSCOSEL\_Msk}}
\DoxyCodeLine{12845 }
\DoxyCodeLine{12846 \textcolor{comment}{/********************  Bit definition for RCC\_CSR register  *******************/}}
\DoxyCodeLine{12847 \textcolor{preprocessor}{\#define RCC\_CSR\_LSION\_Pos                    (0U)}}
\DoxyCodeLine{12848 \textcolor{preprocessor}{\#define RCC\_CSR\_LSION\_Msk                    (0x1UL << RCC\_CSR\_LSION\_Pos)      }}
\DoxyCodeLine{12849 \textcolor{preprocessor}{\#define RCC\_CSR\_LSION                        RCC\_CSR\_LSION\_Msk}}
\DoxyCodeLine{12850 \textcolor{preprocessor}{\#define RCC\_CSR\_LSIRDY\_Pos                   (1U)}}
\DoxyCodeLine{12851 \textcolor{preprocessor}{\#define RCC\_CSR\_LSIRDY\_Msk                   (0x1UL << RCC\_CSR\_LSIRDY\_Pos)     }}
\DoxyCodeLine{12852 \textcolor{preprocessor}{\#define RCC\_CSR\_LSIRDY                       RCC\_CSR\_LSIRDY\_Msk}}
\DoxyCodeLine{12853 }
\DoxyCodeLine{12854 \textcolor{preprocessor}{\#define RCC\_CSR\_RMVF\_Pos                     (23U)}}
\DoxyCodeLine{12855 \textcolor{preprocessor}{\#define RCC\_CSR\_RMVF\_Msk                     (0x1UL << RCC\_CSR\_RMVF\_Pos)       }}
\DoxyCodeLine{12856 \textcolor{preprocessor}{\#define RCC\_CSR\_RMVF                         RCC\_CSR\_RMVF\_Msk}}
\DoxyCodeLine{12857 \textcolor{preprocessor}{\#define RCC\_CSR\_OBLRSTF\_Pos                  (25U)}}
\DoxyCodeLine{12858 \textcolor{preprocessor}{\#define RCC\_CSR\_OBLRSTF\_Msk                  (0x1UL << RCC\_CSR\_OBLRSTF\_Pos)    }}
\DoxyCodeLine{12859 \textcolor{preprocessor}{\#define RCC\_CSR\_OBLRSTF                      RCC\_CSR\_OBLRSTF\_Msk}}
\DoxyCodeLine{12860 \textcolor{preprocessor}{\#define RCC\_CSR\_PINRSTF\_Pos                  (26U)}}
\DoxyCodeLine{12861 \textcolor{preprocessor}{\#define RCC\_CSR\_PINRSTF\_Msk                  (0x1UL << RCC\_CSR\_PINRSTF\_Pos)    }}
\DoxyCodeLine{12862 \textcolor{preprocessor}{\#define RCC\_CSR\_PINRSTF                      RCC\_CSR\_PINRSTF\_Msk}}
\DoxyCodeLine{12863 \textcolor{preprocessor}{\#define RCC\_CSR\_BORRSTF\_Pos                  (27U)}}
\DoxyCodeLine{12864 \textcolor{preprocessor}{\#define RCC\_CSR\_BORRSTF\_Msk                  (0x1UL << RCC\_CSR\_BORRSTF\_Pos)    }}
\DoxyCodeLine{12865 \textcolor{preprocessor}{\#define RCC\_CSR\_BORRSTF                      RCC\_CSR\_BORRSTF\_Msk}}
\DoxyCodeLine{12866 \textcolor{preprocessor}{\#define RCC\_CSR\_SFTRSTF\_Pos                  (28U)}}
\DoxyCodeLine{12867 \textcolor{preprocessor}{\#define RCC\_CSR\_SFTRSTF\_Msk                  (0x1UL << RCC\_CSR\_SFTRSTF\_Pos)    }}
\DoxyCodeLine{12868 \textcolor{preprocessor}{\#define RCC\_CSR\_SFTRSTF                      RCC\_CSR\_SFTRSTF\_Msk}}
\DoxyCodeLine{12869 \textcolor{preprocessor}{\#define RCC\_CSR\_IWDGRSTF\_Pos                 (29U)}}
\DoxyCodeLine{12870 \textcolor{preprocessor}{\#define RCC\_CSR\_IWDGRSTF\_Msk                 (0x1UL << RCC\_CSR\_IWDGRSTF\_Pos)   }}
\DoxyCodeLine{12871 \textcolor{preprocessor}{\#define RCC\_CSR\_IWDGRSTF                     RCC\_CSR\_IWDGRSTF\_Msk}}
\DoxyCodeLine{12872 \textcolor{preprocessor}{\#define RCC\_CSR\_WWDGRSTF\_Pos                 (30U)}}
\DoxyCodeLine{12873 \textcolor{preprocessor}{\#define RCC\_CSR\_WWDGRSTF\_Msk                 (0x1UL << RCC\_CSR\_WWDGRSTF\_Pos)   }}
\DoxyCodeLine{12874 \textcolor{preprocessor}{\#define RCC\_CSR\_WWDGRSTF                     RCC\_CSR\_WWDGRSTF\_Msk}}
\DoxyCodeLine{12875 \textcolor{preprocessor}{\#define RCC\_CSR\_LPWRRSTF\_Pos                 (31U)}}
\DoxyCodeLine{12876 \textcolor{preprocessor}{\#define RCC\_CSR\_LPWRRSTF\_Msk                 (0x1UL << RCC\_CSR\_LPWRRSTF\_Pos)   }}
\DoxyCodeLine{12877 \textcolor{preprocessor}{\#define RCC\_CSR\_LPWRRSTF                     RCC\_CSR\_LPWRRSTF\_Msk}}
\DoxyCodeLine{12878 }
\DoxyCodeLine{12879 \textcolor{comment}{/********************  Bit definition for RCC\_CRRCR register  *****************/}}
\DoxyCodeLine{12880 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48ON\_Pos                (0U)}}
\DoxyCodeLine{12881 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48ON\_Msk                (0x1UL << RCC\_CRRCR\_HSI48ON\_Pos)  }}
\DoxyCodeLine{12882 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48ON                    RCC\_CRRCR\_HSI48ON\_Msk}}
\DoxyCodeLine{12883 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48RDY\_Pos               (1U)}}
\DoxyCodeLine{12884 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48RDY\_Msk               (0x1UL << RCC\_CRRCR\_HSI48RDY\_Pos) }}
\DoxyCodeLine{12885 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48RDY                   RCC\_CRRCR\_HSI48RDY\_Msk}}
\DoxyCodeLine{12886 }
\DoxyCodeLine{12888 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_Pos               (7U)}}
\DoxyCodeLine{12889 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_Msk               (0x1FFUL << RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{12890 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL                   RCC\_CRRCR\_HSI48CAL\_Msk             }}
\DoxyCodeLine{12891 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_0                 (0x001UL << RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{12892 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_1                 (0x002UL << RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{12893 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_2                 (0x004UL << RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{12894 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_3                 (0x008UL << RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{12895 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_4                 (0x010UL << RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{12896 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_5                 (0x020UL << RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{12897 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_6                 (0x040UL << RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{12898 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_7                 (0x080UL << RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{12899 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_8                 (0x100UL << RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{12901 \textcolor{comment}{/********************  Bit definition for RCC\_CCIPR2 register  ******************/}}
\DoxyCodeLine{12902 \textcolor{preprocessor}{\#define RCC\_CCIPR2\_I2C4SEL\_Pos               (0U)}}
\DoxyCodeLine{12903 \textcolor{preprocessor}{\#define RCC\_CCIPR2\_I2C4SEL\_Msk               (0x3UL << RCC\_CCIPR2\_I2C4SEL\_Pos) }}
\DoxyCodeLine{12904 \textcolor{preprocessor}{\#define RCC\_CCIPR2\_I2C4SEL                   RCC\_CCIPR2\_I2C4SEL\_Msk}}
\DoxyCodeLine{12905 \textcolor{preprocessor}{\#define RCC\_CCIPR2\_I2C4SEL\_0                 (0x1UL << RCC\_CCIPR2\_I2C4SEL\_Pos) }}
\DoxyCodeLine{12906 \textcolor{preprocessor}{\#define RCC\_CCIPR2\_I2C4SEL\_1                 (0x2UL << RCC\_CCIPR2\_I2C4SEL\_Pos) }}
\DoxyCodeLine{12908 \textcolor{preprocessor}{\#define RCC\_CCIPR2\_QSPISEL\_Pos               (20U)}}
\DoxyCodeLine{12909 \textcolor{preprocessor}{\#define RCC\_CCIPR2\_QSPISEL\_Msk               (0x3UL << RCC\_CCIPR2\_QSPISEL\_Pos) }}
\DoxyCodeLine{12910 \textcolor{preprocessor}{\#define RCC\_CCIPR2\_QSPISEL                   RCC\_CCIPR2\_QSPISEL\_Msk}}
\DoxyCodeLine{12911 \textcolor{preprocessor}{\#define RCC\_CCIPR2\_QSPISEL\_0                 (0x1UL << RCC\_CCIPR2\_QSPISEL\_Pos) }}
\DoxyCodeLine{12912 \textcolor{preprocessor}{\#define RCC\_CCIPR2\_QSPISEL\_1                 (0x2UL << RCC\_CCIPR2\_QSPISEL\_Pos) }}
\DoxyCodeLine{12914 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12915 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{12916 \textcolor{comment}{/*                                    RNG                                     */}}
\DoxyCodeLine{12917 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{12918 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12919 \textcolor{comment}{/********************  Bits definition for RNG\_CR register  *******************/}}
\DoxyCodeLine{12920 \textcolor{preprocessor}{\#define RNG\_CR\_RNGEN\_Pos    (2U)}}
\DoxyCodeLine{12921 \textcolor{preprocessor}{\#define RNG\_CR\_RNGEN\_Msk    (0x1UL << RNG\_CR\_RNGEN\_Pos)                        }}
\DoxyCodeLine{12922 \textcolor{preprocessor}{\#define RNG\_CR\_RNGEN        RNG\_CR\_RNGEN\_Msk}}
\DoxyCodeLine{12923 \textcolor{preprocessor}{\#define RNG\_CR\_IE\_Pos       (3U)}}
\DoxyCodeLine{12924 \textcolor{preprocessor}{\#define RNG\_CR\_IE\_Msk       (0x1UL << RNG\_CR\_IE\_Pos)                           }}
\DoxyCodeLine{12925 \textcolor{preprocessor}{\#define RNG\_CR\_IE           RNG\_CR\_IE\_Msk}}
\DoxyCodeLine{12926 \textcolor{preprocessor}{\#define RNG\_CR\_CED\_Pos      (5U)}}
\DoxyCodeLine{12927 \textcolor{preprocessor}{\#define RNG\_CR\_CED\_Msk      (0x1UL << RNG\_CR\_IE\_Pos)                           }}
\DoxyCodeLine{12928 \textcolor{preprocessor}{\#define RNG\_CR\_CED          RNG\_CR\_IE\_Msk}}
\DoxyCodeLine{12929 }
\DoxyCodeLine{12930 \textcolor{comment}{/********************  Bits definition for RNG\_SR register  *******************/}}
\DoxyCodeLine{12931 \textcolor{preprocessor}{\#define RNG\_SR\_DRDY\_Pos     (0U)}}
\DoxyCodeLine{12932 \textcolor{preprocessor}{\#define RNG\_SR\_DRDY\_Msk     (0x1UL << RNG\_SR\_DRDY\_Pos)                         }}
\DoxyCodeLine{12933 \textcolor{preprocessor}{\#define RNG\_SR\_DRDY         RNG\_SR\_DRDY\_Msk}}
\DoxyCodeLine{12934 \textcolor{preprocessor}{\#define RNG\_SR\_CECS\_Pos     (1U)}}
\DoxyCodeLine{12935 \textcolor{preprocessor}{\#define RNG\_SR\_CECS\_Msk     (0x1UL << RNG\_SR\_CECS\_Pos)                         }}
\DoxyCodeLine{12936 \textcolor{preprocessor}{\#define RNG\_SR\_CECS         RNG\_SR\_CECS\_Msk}}
\DoxyCodeLine{12937 \textcolor{preprocessor}{\#define RNG\_SR\_SECS\_Pos     (2U)}}
\DoxyCodeLine{12938 \textcolor{preprocessor}{\#define RNG\_SR\_SECS\_Msk     (0x1UL << RNG\_SR\_SECS\_Pos)                         }}
\DoxyCodeLine{12939 \textcolor{preprocessor}{\#define RNG\_SR\_SECS         RNG\_SR\_SECS\_Msk}}
\DoxyCodeLine{12940 \textcolor{preprocessor}{\#define RNG\_SR\_CEIS\_Pos     (5U)}}
\DoxyCodeLine{12941 \textcolor{preprocessor}{\#define RNG\_SR\_CEIS\_Msk     (0x1UL << RNG\_SR\_CEIS\_Pos)                         }}
\DoxyCodeLine{12942 \textcolor{preprocessor}{\#define RNG\_SR\_CEIS         RNG\_SR\_CEIS\_Msk}}
\DoxyCodeLine{12943 \textcolor{preprocessor}{\#define RNG\_SR\_SEIS\_Pos     (6U)}}
\DoxyCodeLine{12944 \textcolor{preprocessor}{\#define RNG\_SR\_SEIS\_Msk     (0x1UL << RNG\_SR\_SEIS\_Pos)                         }}
\DoxyCodeLine{12945 \textcolor{preprocessor}{\#define RNG\_SR\_SEIS         RNG\_SR\_SEIS\_Msk}}
\DoxyCodeLine{12946 }
\DoxyCodeLine{12947 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12948 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{12949 \textcolor{comment}{/*                           Real-\/Time Clock (RTC)                            */}}
\DoxyCodeLine{12950 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{12951 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12952 }
\DoxyCodeLine{12953 \textcolor{comment}{/********************  Bits definition for RTC\_TR register  *******************/}}
\DoxyCodeLine{12954 \textcolor{preprocessor}{\#define RTC\_TR\_PM\_Pos                (22U)}}
\DoxyCodeLine{12955 \textcolor{preprocessor}{\#define RTC\_TR\_PM\_Msk                (0x1UL << RTC\_TR\_PM\_Pos)                  }}
\DoxyCodeLine{12956 \textcolor{preprocessor}{\#define RTC\_TR\_PM                    RTC\_TR\_PM\_Msk}}
\DoxyCodeLine{12957 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_Pos                (20U)}}
\DoxyCodeLine{12958 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_Msk                (0x3UL << RTC\_TR\_HT\_Pos)                  }}
\DoxyCodeLine{12959 \textcolor{preprocessor}{\#define RTC\_TR\_HT                    RTC\_TR\_HT\_Msk}}
\DoxyCodeLine{12960 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_0                  (0x1UL << RTC\_TR\_HT\_Pos)                  }}
\DoxyCodeLine{12961 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_1                  (0x2UL << RTC\_TR\_HT\_Pos)                  }}
\DoxyCodeLine{12962 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_Pos                (16U)}}
\DoxyCodeLine{12963 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_Msk                (0xFUL << RTC\_TR\_HU\_Pos)                  }}
\DoxyCodeLine{12964 \textcolor{preprocessor}{\#define RTC\_TR\_HU                    RTC\_TR\_HU\_Msk}}
\DoxyCodeLine{12965 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_0                  (0x1UL << RTC\_TR\_HU\_Pos)                  }}
\DoxyCodeLine{12966 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_1                  (0x2UL << RTC\_TR\_HU\_Pos)                  }}
\DoxyCodeLine{12967 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_2                  (0x4UL << RTC\_TR\_HU\_Pos)                  }}
\DoxyCodeLine{12968 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_3                  (0x8UL << RTC\_TR\_HU\_Pos)                  }}
\DoxyCodeLine{12969 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_Pos               (12U)}}
\DoxyCodeLine{12970 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_Msk               (0x7UL << RTC\_TR\_MNT\_Pos)                 }}
\DoxyCodeLine{12971 \textcolor{preprocessor}{\#define RTC\_TR\_MNT                   RTC\_TR\_MNT\_Msk}}
\DoxyCodeLine{12972 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_0                 (0x1UL << RTC\_TR\_MNT\_Pos)                 }}
\DoxyCodeLine{12973 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_1                 (0x2UL << RTC\_TR\_MNT\_Pos)                 }}
\DoxyCodeLine{12974 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_2                 (0x4UL << RTC\_TR\_MNT\_Pos)                 }}
\DoxyCodeLine{12975 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_Pos               (8U)}}
\DoxyCodeLine{12976 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_Msk               (0xFUL << RTC\_TR\_MNU\_Pos)                 }}
\DoxyCodeLine{12977 \textcolor{preprocessor}{\#define RTC\_TR\_MNU                   RTC\_TR\_MNU\_Msk}}
\DoxyCodeLine{12978 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_0                 (0x1UL << RTC\_TR\_MNU\_Pos)                 }}
\DoxyCodeLine{12979 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_1                 (0x2UL << RTC\_TR\_MNU\_Pos)                 }}
\DoxyCodeLine{12980 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_2                 (0x4UL << RTC\_TR\_MNU\_Pos)                 }}
\DoxyCodeLine{12981 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_3                 (0x8UL << RTC\_TR\_MNU\_Pos)                 }}
\DoxyCodeLine{12982 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_Pos                (4U)}}
\DoxyCodeLine{12983 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_Msk                (0x7UL << RTC\_TR\_ST\_Pos)                  }}
\DoxyCodeLine{12984 \textcolor{preprocessor}{\#define RTC\_TR\_ST                    RTC\_TR\_ST\_Msk}}
\DoxyCodeLine{12985 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_0                  (0x1UL << RTC\_TR\_ST\_Pos)                  }}
\DoxyCodeLine{12986 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_1                  (0x2UL << RTC\_TR\_ST\_Pos)                  }}
\DoxyCodeLine{12987 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_2                  (0x4UL << RTC\_TR\_ST\_Pos)                  }}
\DoxyCodeLine{12988 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_Pos                (0U)}}
\DoxyCodeLine{12989 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_Msk                (0xFUL << RTC\_TR\_SU\_Pos)                  }}
\DoxyCodeLine{12990 \textcolor{preprocessor}{\#define RTC\_TR\_SU                    RTC\_TR\_SU\_Msk}}
\DoxyCodeLine{12991 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_0                  (0x1UL << RTC\_TR\_SU\_Pos)                  }}
\DoxyCodeLine{12992 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_1                  (0x2UL << RTC\_TR\_SU\_Pos)                  }}
\DoxyCodeLine{12993 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_2                  (0x4UL << RTC\_TR\_SU\_Pos)                  }}
\DoxyCodeLine{12994 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_3                  (0x8UL << RTC\_TR\_SU\_Pos)                  }}
\DoxyCodeLine{12996 \textcolor{comment}{/********************  Bits definition for RTC\_DR register  *******************/}}
\DoxyCodeLine{12997 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_Pos                (20U)}}
\DoxyCodeLine{12998 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_Msk                (0xFUL << RTC\_DR\_YT\_Pos)                  }}
\DoxyCodeLine{12999 \textcolor{preprocessor}{\#define RTC\_DR\_YT                    RTC\_DR\_YT\_Msk}}
\DoxyCodeLine{13000 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_0                  (0x1UL << RTC\_DR\_YT\_Pos)                  }}
\DoxyCodeLine{13001 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_1                  (0x2UL << RTC\_DR\_YT\_Pos)                  }}
\DoxyCodeLine{13002 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_2                  (0x4UL << RTC\_DR\_YT\_Pos)                  }}
\DoxyCodeLine{13003 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_3                  (0x8UL << RTC\_DR\_YT\_Pos)                  }}
\DoxyCodeLine{13004 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_Pos                (16U)}}
\DoxyCodeLine{13005 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_Msk                (0xFUL << RTC\_DR\_YU\_Pos)                  }}
\DoxyCodeLine{13006 \textcolor{preprocessor}{\#define RTC\_DR\_YU                    RTC\_DR\_YU\_Msk}}
\DoxyCodeLine{13007 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_0                  (0x1UL << RTC\_DR\_YU\_Pos)                  }}
\DoxyCodeLine{13008 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_1                  (0x2UL << RTC\_DR\_YU\_Pos)                  }}
\DoxyCodeLine{13009 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_2                  (0x4UL << RTC\_DR\_YU\_Pos)                  }}
\DoxyCodeLine{13010 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_3                  (0x8UL << RTC\_DR\_YU\_Pos)                  }}
\DoxyCodeLine{13011 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_Pos               (13U)}}
\DoxyCodeLine{13012 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_Msk               (0x7UL << RTC\_DR\_WDU\_Pos)                 }}
\DoxyCodeLine{13013 \textcolor{preprocessor}{\#define RTC\_DR\_WDU                   RTC\_DR\_WDU\_Msk}}
\DoxyCodeLine{13014 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_0                 (0x1UL << RTC\_DR\_WDU\_Pos)                 }}
\DoxyCodeLine{13015 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_1                 (0x2UL << RTC\_DR\_WDU\_Pos)                 }}
\DoxyCodeLine{13016 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_2                 (0x4UL << RTC\_DR\_WDU\_Pos)                 }}
\DoxyCodeLine{13017 \textcolor{preprocessor}{\#define RTC\_DR\_MT\_Pos                (12U)}}
\DoxyCodeLine{13018 \textcolor{preprocessor}{\#define RTC\_DR\_MT\_Msk                (0x1UL << RTC\_DR\_MT\_Pos)                  }}
\DoxyCodeLine{13019 \textcolor{preprocessor}{\#define RTC\_DR\_MT                    RTC\_DR\_MT\_Msk}}
\DoxyCodeLine{13020 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_Pos                (8U)}}
\DoxyCodeLine{13021 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_Msk                (0xFUL << RTC\_DR\_MU\_Pos)                  }}
\DoxyCodeLine{13022 \textcolor{preprocessor}{\#define RTC\_DR\_MU                    RTC\_DR\_MU\_Msk}}
\DoxyCodeLine{13023 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_0                  (0x1UL << RTC\_DR\_MU\_Pos)                  }}
\DoxyCodeLine{13024 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_1                  (0x2UL << RTC\_DR\_MU\_Pos)                  }}
\DoxyCodeLine{13025 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_2                  (0x4UL << RTC\_DR\_MU\_Pos)                  }}
\DoxyCodeLine{13026 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_3                  (0x8UL << RTC\_DR\_MU\_Pos)                  }}
\DoxyCodeLine{13027 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_Pos                (4U)}}
\DoxyCodeLine{13028 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_Msk                (0x3UL << RTC\_DR\_DT\_Pos)                  }}
\DoxyCodeLine{13029 \textcolor{preprocessor}{\#define RTC\_DR\_DT                    RTC\_DR\_DT\_Msk}}
\DoxyCodeLine{13030 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_0                  (0x1UL << RTC\_DR\_DT\_Pos)                  }}
\DoxyCodeLine{13031 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_1                  (0x2UL << RTC\_DR\_DT\_Pos)                  }}
\DoxyCodeLine{13032 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_Pos                (0U)}}
\DoxyCodeLine{13033 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_Msk                (0xFUL << RTC\_DR\_DU\_Pos)                  }}
\DoxyCodeLine{13034 \textcolor{preprocessor}{\#define RTC\_DR\_DU                    RTC\_DR\_DU\_Msk}}
\DoxyCodeLine{13035 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_0                  (0x1UL << RTC\_DR\_DU\_Pos)                  }}
\DoxyCodeLine{13036 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_1                  (0x2UL << RTC\_DR\_DU\_Pos)                  }}
\DoxyCodeLine{13037 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_2                  (0x4UL << RTC\_DR\_DU\_Pos)                  }}
\DoxyCodeLine{13038 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_3                  (0x8UL << RTC\_DR\_DU\_Pos)                  }}
\DoxyCodeLine{13040 \textcolor{comment}{/********************  Bits definition for RTC\_SSR register  ******************/}}
\DoxyCodeLine{13041 \textcolor{preprocessor}{\#define RTC\_SSR\_SS\_Pos               (0U)}}
\DoxyCodeLine{13042 \textcolor{preprocessor}{\#define RTC\_SSR\_SS\_Msk               (0xFFFFUL << RTC\_SSR\_SS\_Pos)              }}
\DoxyCodeLine{13043 \textcolor{preprocessor}{\#define RTC\_SSR\_SS                   RTC\_SSR\_SS\_Msk}}
\DoxyCodeLine{13044 }
\DoxyCodeLine{13045 \textcolor{comment}{/********************  Bits definition for RTC\_ICSR register  ******************/}}
\DoxyCodeLine{13046 \textcolor{preprocessor}{\#define RTC\_ICSR\_RECALPF\_Pos         (16U)}}
\DoxyCodeLine{13047 \textcolor{preprocessor}{\#define RTC\_ICSR\_RECALPF\_Msk         (0x1UL << RTC\_ICSR\_RECALPF\_Pos)           }}
\DoxyCodeLine{13048 \textcolor{preprocessor}{\#define RTC\_ICSR\_RECALPF             RTC\_ICSR\_RECALPF\_Msk}}
\DoxyCodeLine{13049 \textcolor{preprocessor}{\#define RTC\_ICSR\_INIT\_Pos            (7U)}}
\DoxyCodeLine{13050 \textcolor{preprocessor}{\#define RTC\_ICSR\_INIT\_Msk            (0x1UL << RTC\_ICSR\_INIT\_Pos)              }}
\DoxyCodeLine{13051 \textcolor{preprocessor}{\#define RTC\_ICSR\_INIT                RTC\_ICSR\_INIT\_Msk}}
\DoxyCodeLine{13052 \textcolor{preprocessor}{\#define RTC\_ICSR\_INITF\_Pos           (6U)}}
\DoxyCodeLine{13053 \textcolor{preprocessor}{\#define RTC\_ICSR\_INITF\_Msk           (0x1UL << RTC\_ICSR\_INITF\_Pos)             }}
\DoxyCodeLine{13054 \textcolor{preprocessor}{\#define RTC\_ICSR\_INITF               RTC\_ICSR\_INITF\_Msk}}
\DoxyCodeLine{13055 \textcolor{preprocessor}{\#define RTC\_ICSR\_RSF\_Pos             (5U)}}
\DoxyCodeLine{13056 \textcolor{preprocessor}{\#define RTC\_ICSR\_RSF\_Msk             (0x1UL << RTC\_ICSR\_RSF\_Pos)               }}
\DoxyCodeLine{13057 \textcolor{preprocessor}{\#define RTC\_ICSR\_RSF                 RTC\_ICSR\_RSF\_Msk}}
\DoxyCodeLine{13058 \textcolor{preprocessor}{\#define RTC\_ICSR\_INITS\_Pos           (4U)}}
\DoxyCodeLine{13059 \textcolor{preprocessor}{\#define RTC\_ICSR\_INITS\_Msk           (0x1UL << RTC\_ICSR\_INITS\_Pos)             }}
\DoxyCodeLine{13060 \textcolor{preprocessor}{\#define RTC\_ICSR\_INITS               RTC\_ICSR\_INITS\_Msk}}
\DoxyCodeLine{13061 \textcolor{preprocessor}{\#define RTC\_ICSR\_SHPF\_Pos            (3U)}}
\DoxyCodeLine{13062 \textcolor{preprocessor}{\#define RTC\_ICSR\_SHPF\_Msk            (0x1UL << RTC\_ICSR\_SHPF\_Pos)              }}
\DoxyCodeLine{13063 \textcolor{preprocessor}{\#define RTC\_ICSR\_SHPF                RTC\_ICSR\_SHPF\_Msk}}
\DoxyCodeLine{13064 \textcolor{preprocessor}{\#define RTC\_ICSR\_WUTWF\_Pos           (2U)}}
\DoxyCodeLine{13065 \textcolor{preprocessor}{\#define RTC\_ICSR\_WUTWF\_Msk           (0x1UL << RTC\_ICSR\_WUTWF\_Pos)             }}
\DoxyCodeLine{13066 \textcolor{preprocessor}{\#define RTC\_ICSR\_WUTWF               RTC\_ICSR\_WUTWF\_Msk}}
\DoxyCodeLine{13067 \textcolor{preprocessor}{\#define RTC\_ICSR\_ALRBWF\_Pos          (1U)}}
\DoxyCodeLine{13068 \textcolor{preprocessor}{\#define RTC\_ICSR\_ALRBWF\_Msk          (0x1UL << RTC\_ICSR\_ALRBWF\_Pos)            }}
\DoxyCodeLine{13069 \textcolor{preprocessor}{\#define RTC\_ICSR\_ALRBWF              RTC\_ICSR\_ALRBWF\_Msk}}
\DoxyCodeLine{13070 \textcolor{preprocessor}{\#define RTC\_ICSR\_ALRAWF\_Pos          (0U)}}
\DoxyCodeLine{13071 \textcolor{preprocessor}{\#define RTC\_ICSR\_ALRAWF\_Msk          (0x1UL << RTC\_ICSR\_ALRAWF\_Pos)            }}
\DoxyCodeLine{13072 \textcolor{preprocessor}{\#define RTC\_ICSR\_ALRAWF              RTC\_ICSR\_ALRAWF\_Msk}}
\DoxyCodeLine{13073 }
\DoxyCodeLine{13074 \textcolor{comment}{/********************  Bits definition for RTC\_PRER register  *****************/}}
\DoxyCodeLine{13075 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_A\_Pos        (16U)}}
\DoxyCodeLine{13076 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_A\_Msk        (0x7FUL << RTC\_PRER\_PREDIV\_A\_Pos)         }}
\DoxyCodeLine{13077 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_A            RTC\_PRER\_PREDIV\_A\_Msk}}
\DoxyCodeLine{13078 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_S\_Pos        (0U)}}
\DoxyCodeLine{13079 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_S\_Msk        (0x7FFFUL << RTC\_PRER\_PREDIV\_S\_Pos)       }}
\DoxyCodeLine{13080 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_S            RTC\_PRER\_PREDIV\_S\_Msk}}
\DoxyCodeLine{13081 }
\DoxyCodeLine{13082 \textcolor{comment}{/********************  Bits definition for RTC\_WUTR register  *****************/}}
\DoxyCodeLine{13083 \textcolor{preprocessor}{\#define RTC\_WUTR\_WUT\_Pos             (0U)}}
\DoxyCodeLine{13084 \textcolor{preprocessor}{\#define RTC\_WUTR\_WUT\_Msk             (0xFFFFUL << RTC\_WUTR\_WUT\_Pos)            }}
\DoxyCodeLine{13085 \textcolor{preprocessor}{\#define RTC\_WUTR\_WUT                 RTC\_WUTR\_WUT\_Msk}}
\DoxyCodeLine{13086 }
\DoxyCodeLine{13087 \textcolor{comment}{/********************  Bits definition for RTC\_CR register  *******************/}}
\DoxyCodeLine{13088 \textcolor{preprocessor}{\#define RTC\_CR\_OUT2EN\_Pos            (31U)}}
\DoxyCodeLine{13089 \textcolor{preprocessor}{\#define RTC\_CR\_OUT2EN\_Msk            (0x1UL << RTC\_CR\_OUT2EN\_Pos)              }}
\DoxyCodeLine{13090 \textcolor{preprocessor}{\#define RTC\_CR\_OUT2EN                RTC\_CR\_OUT2EN\_Msk                         }}
\DoxyCodeLine{13091 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPALRM\_TYPE\_Pos     (30U)}}
\DoxyCodeLine{13092 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPALRM\_TYPE\_Msk     (0x1UL << RTC\_CR\_TAMPALRM\_TYPE\_Pos)       }}
\DoxyCodeLine{13093 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPALRM\_TYPE         RTC\_CR\_TAMPALRM\_TYPE\_Msk                  }}
\DoxyCodeLine{13094 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPALRM\_PU\_Pos       (29U)}}
\DoxyCodeLine{13095 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPALRM\_PU\_Msk       (0x1UL << RTC\_CR\_TAMPALRM\_PU\_Pos)         }}
\DoxyCodeLine{13096 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPALRM\_PU           RTC\_CR\_TAMPALRM\_PU\_Msk                    }}
\DoxyCodeLine{13097 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPOE\_Pos            (26U)}}
\DoxyCodeLine{13098 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPOE\_Msk            (0x1UL << RTC\_CR\_TAMPOE\_Pos)              }}
\DoxyCodeLine{13099 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPOE                RTC\_CR\_TAMPOE\_Msk                         }}
\DoxyCodeLine{13100 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPTS\_Pos            (25U)}}
\DoxyCodeLine{13101 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPTS\_Msk            (0x1UL << RTC\_CR\_TAMPTS\_Pos)              }}
\DoxyCodeLine{13102 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPTS                RTC\_CR\_TAMPTS\_Msk                         }}
\DoxyCodeLine{13103 \textcolor{preprocessor}{\#define RTC\_CR\_ITSE\_Pos              (24U)}}
\DoxyCodeLine{13104 \textcolor{preprocessor}{\#define RTC\_CR\_ITSE\_Msk              (0x1UL << RTC\_CR\_ITSE\_Pos)                }}
\DoxyCodeLine{13105 \textcolor{preprocessor}{\#define RTC\_CR\_ITSE                  RTC\_CR\_ITSE\_Msk                           }}
\DoxyCodeLine{13106 \textcolor{preprocessor}{\#define RTC\_CR\_COE\_Pos               (23U)}}
\DoxyCodeLine{13107 \textcolor{preprocessor}{\#define RTC\_CR\_COE\_Msk               (0x1UL << RTC\_CR\_COE\_Pos)                 }}
\DoxyCodeLine{13108 \textcolor{preprocessor}{\#define RTC\_CR\_COE                   RTC\_CR\_COE\_Msk}}
\DoxyCodeLine{13109 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_Pos              (21U)}}
\DoxyCodeLine{13110 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_Msk              (0x3UL << RTC\_CR\_OSEL\_Pos)                }}
\DoxyCodeLine{13111 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL                  RTC\_CR\_OSEL\_Msk}}
\DoxyCodeLine{13112 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_0                (0x1UL << RTC\_CR\_OSEL\_Pos)                }}
\DoxyCodeLine{13113 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_1                (0x2UL << RTC\_CR\_OSEL\_Pos)                }}
\DoxyCodeLine{13114 \textcolor{preprocessor}{\#define RTC\_CR\_POL\_Pos               (20U)}}
\DoxyCodeLine{13115 \textcolor{preprocessor}{\#define RTC\_CR\_POL\_Msk               (0x1UL << RTC\_CR\_POL\_Pos)                 }}
\DoxyCodeLine{13116 \textcolor{preprocessor}{\#define RTC\_CR\_POL                   RTC\_CR\_POL\_Msk}}
\DoxyCodeLine{13117 \textcolor{preprocessor}{\#define RTC\_CR\_COSEL\_Pos             (19U)}}
\DoxyCodeLine{13118 \textcolor{preprocessor}{\#define RTC\_CR\_COSEL\_Msk             (0x1UL << RTC\_CR\_COSEL\_Pos)               }}
\DoxyCodeLine{13119 \textcolor{preprocessor}{\#define RTC\_CR\_COSEL                 RTC\_CR\_COSEL\_Msk}}
\DoxyCodeLine{13120 \textcolor{preprocessor}{\#define RTC\_CR\_BKP\_Pos               (18U)}}
\DoxyCodeLine{13121 \textcolor{preprocessor}{\#define RTC\_CR\_BKP\_Msk               (0x1UL << RTC\_CR\_BKP\_Pos)                 }}
\DoxyCodeLine{13122 \textcolor{preprocessor}{\#define RTC\_CR\_BKP                   RTC\_CR\_BKP\_Msk}}
\DoxyCodeLine{13123 \textcolor{preprocessor}{\#define RTC\_CR\_SUB1H\_Pos             (17U)}}
\DoxyCodeLine{13124 \textcolor{preprocessor}{\#define RTC\_CR\_SUB1H\_Msk             (0x1UL << RTC\_CR\_SUB1H\_Pos)               }}
\DoxyCodeLine{13125 \textcolor{preprocessor}{\#define RTC\_CR\_SUB1H                 RTC\_CR\_SUB1H\_Msk}}
\DoxyCodeLine{13126 \textcolor{preprocessor}{\#define RTC\_CR\_ADD1H\_Pos             (16U)}}
\DoxyCodeLine{13127 \textcolor{preprocessor}{\#define RTC\_CR\_ADD1H\_Msk             (0x1UL << RTC\_CR\_ADD1H\_Pos)               }}
\DoxyCodeLine{13128 \textcolor{preprocessor}{\#define RTC\_CR\_ADD1H                 RTC\_CR\_ADD1H\_Msk}}
\DoxyCodeLine{13129 \textcolor{preprocessor}{\#define RTC\_CR\_TSIE\_Pos              (15U)}}
\DoxyCodeLine{13130 \textcolor{preprocessor}{\#define RTC\_CR\_TSIE\_Msk              (0x1UL << RTC\_CR\_TSIE\_Pos)                }}
\DoxyCodeLine{13131 \textcolor{preprocessor}{\#define RTC\_CR\_TSIE                  RTC\_CR\_TSIE\_Msk}}
\DoxyCodeLine{13132 \textcolor{preprocessor}{\#define RTC\_CR\_WUTIE\_Pos             (14U)}}
\DoxyCodeLine{13133 \textcolor{preprocessor}{\#define RTC\_CR\_WUTIE\_Msk             (0x1UL << RTC\_CR\_WUTIE\_Pos)               }}
\DoxyCodeLine{13134 \textcolor{preprocessor}{\#define RTC\_CR\_WUTIE                 RTC\_CR\_WUTIE\_Msk}}
\DoxyCodeLine{13135 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBIE\_Pos            (13U)}}
\DoxyCodeLine{13136 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBIE\_Msk            (0x1UL << RTC\_CR\_ALRBIE\_Pos)              }}
\DoxyCodeLine{13137 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBIE                RTC\_CR\_ALRBIE\_Msk}}
\DoxyCodeLine{13138 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAIE\_Pos            (12U)}}
\DoxyCodeLine{13139 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAIE\_Msk            (0x1UL << RTC\_CR\_ALRAIE\_Pos)              }}
\DoxyCodeLine{13140 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAIE                RTC\_CR\_ALRAIE\_Msk}}
\DoxyCodeLine{13141 \textcolor{preprocessor}{\#define RTC\_CR\_TSE\_Pos               (11U)}}
\DoxyCodeLine{13142 \textcolor{preprocessor}{\#define RTC\_CR\_TSE\_Msk               (0x1UL << RTC\_CR\_TSE\_Pos)                 }}
\DoxyCodeLine{13143 \textcolor{preprocessor}{\#define RTC\_CR\_TSE                   RTC\_CR\_TSE\_Msk}}
\DoxyCodeLine{13144 \textcolor{preprocessor}{\#define RTC\_CR\_WUTE\_Pos              (10U)}}
\DoxyCodeLine{13145 \textcolor{preprocessor}{\#define RTC\_CR\_WUTE\_Msk              (0x1UL << RTC\_CR\_WUTE\_Pos)                }}
\DoxyCodeLine{13146 \textcolor{preprocessor}{\#define RTC\_CR\_WUTE                  RTC\_CR\_WUTE\_Msk}}
\DoxyCodeLine{13147 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBE\_Pos             (9U)}}
\DoxyCodeLine{13148 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBE\_Msk             (0x1UL << RTC\_CR\_ALRBE\_Pos)               }}
\DoxyCodeLine{13149 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBE                 RTC\_CR\_ALRBE\_Msk}}
\DoxyCodeLine{13150 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAE\_Pos             (8U)}}
\DoxyCodeLine{13151 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAE\_Msk             (0x1UL << RTC\_CR\_ALRAE\_Pos)               }}
\DoxyCodeLine{13152 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAE                 RTC\_CR\_ALRAE\_Msk}}
\DoxyCodeLine{13153 \textcolor{preprocessor}{\#define RTC\_CR\_FMT\_Pos               (6U)}}
\DoxyCodeLine{13154 \textcolor{preprocessor}{\#define RTC\_CR\_FMT\_Msk               (0x1UL << RTC\_CR\_FMT\_Pos)                 }}
\DoxyCodeLine{13155 \textcolor{preprocessor}{\#define RTC\_CR\_FMT                   RTC\_CR\_FMT\_Msk}}
\DoxyCodeLine{13156 \textcolor{preprocessor}{\#define RTC\_CR\_BYPSHAD\_Pos           (5U)}}
\DoxyCodeLine{13157 \textcolor{preprocessor}{\#define RTC\_CR\_BYPSHAD\_Msk           (0x1UL << RTC\_CR\_BYPSHAD\_Pos)             }}
\DoxyCodeLine{13158 \textcolor{preprocessor}{\#define RTC\_CR\_BYPSHAD               RTC\_CR\_BYPSHAD\_Msk}}
\DoxyCodeLine{13159 \textcolor{preprocessor}{\#define RTC\_CR\_REFCKON\_Pos           (4U)}}
\DoxyCodeLine{13160 \textcolor{preprocessor}{\#define RTC\_CR\_REFCKON\_Msk           (0x1UL << RTC\_CR\_REFCKON\_Pos)             }}
\DoxyCodeLine{13161 \textcolor{preprocessor}{\#define RTC\_CR\_REFCKON               RTC\_CR\_REFCKON\_Msk}}
\DoxyCodeLine{13162 \textcolor{preprocessor}{\#define RTC\_CR\_TSEDGE\_Pos            (3U)}}
\DoxyCodeLine{13163 \textcolor{preprocessor}{\#define RTC\_CR\_TSEDGE\_Msk            (0x1UL << RTC\_CR\_TSEDGE\_Pos)              }}
\DoxyCodeLine{13164 \textcolor{preprocessor}{\#define RTC\_CR\_TSEDGE                RTC\_CR\_TSEDGE\_Msk}}
\DoxyCodeLine{13165 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_Pos           (0U)}}
\DoxyCodeLine{13166 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_Msk           (0x7UL << RTC\_CR\_WUCKSEL\_Pos)             }}
\DoxyCodeLine{13167 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL               RTC\_CR\_WUCKSEL\_Msk}}
\DoxyCodeLine{13168 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_0             (0x1UL << RTC\_CR\_WUCKSEL\_Pos)             }}
\DoxyCodeLine{13169 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_1             (0x2UL << RTC\_CR\_WUCKSEL\_Pos)             }}
\DoxyCodeLine{13170 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_2             (0x4UL << RTC\_CR\_WUCKSEL\_Pos)             }}
\DoxyCodeLine{13172 \textcolor{comment}{/********************  Bits definition for RTC\_WPR register  ******************/}}
\DoxyCodeLine{13173 \textcolor{preprocessor}{\#define RTC\_WPR\_KEY\_Pos              (0U)}}
\DoxyCodeLine{13174 \textcolor{preprocessor}{\#define RTC\_WPR\_KEY\_Msk              (0xFFUL << RTC\_WPR\_KEY\_Pos)               }}
\DoxyCodeLine{13175 \textcolor{preprocessor}{\#define RTC\_WPR\_KEY                  RTC\_WPR\_KEY\_Msk}}
\DoxyCodeLine{13176 }
\DoxyCodeLine{13177 \textcolor{comment}{/********************  Bits definition for RTC\_CALR register  *****************/}}
\DoxyCodeLine{13178 \textcolor{preprocessor}{\#define RTC\_CALR\_CALP\_Pos            (15U)}}
\DoxyCodeLine{13179 \textcolor{preprocessor}{\#define RTC\_CALR\_CALP\_Msk            (0x1UL << RTC\_CALR\_CALP\_Pos)              }}
\DoxyCodeLine{13180 \textcolor{preprocessor}{\#define RTC\_CALR\_CALP                RTC\_CALR\_CALP\_Msk}}
\DoxyCodeLine{13181 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW8\_Pos           (14U)}}
\DoxyCodeLine{13182 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW8\_Msk           (0x1UL << RTC\_CALR\_CALW8\_Pos)             }}
\DoxyCodeLine{13183 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW8               RTC\_CALR\_CALW8\_Msk}}
\DoxyCodeLine{13184 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW16\_Pos          (13U)}}
\DoxyCodeLine{13185 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW16\_Msk          (0x1UL << RTC\_CALR\_CALW16\_Pos)            }}
\DoxyCodeLine{13186 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW16              RTC\_CALR\_CALW16\_Msk}}
\DoxyCodeLine{13187 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_Pos            (0U)}}
\DoxyCodeLine{13188 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_Msk            (0x1FFUL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{13189 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM                RTC\_CALR\_CALM\_Msk}}
\DoxyCodeLine{13190 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_0              (0x001UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{13191 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_1              (0x002UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{13192 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_2              (0x004UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{13193 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_3              (0x008UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{13194 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_4              (0x010UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{13195 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_5              (0x020UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{13196 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_6              (0x040UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{13197 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_7              (0x080UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{13198 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_8              (0x100UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{13200 \textcolor{comment}{/********************  Bits definition for RTC\_SHIFTR register  ***************/}}
\DoxyCodeLine{13201 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_SUBFS\_Pos         (0U)}}
\DoxyCodeLine{13202 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_SUBFS\_Msk         (0x7FFFUL << RTC\_SHIFTR\_SUBFS\_Pos)        }}
\DoxyCodeLine{13203 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_SUBFS             RTC\_SHIFTR\_SUBFS\_Msk}}
\DoxyCodeLine{13204 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_ADD1S\_Pos         (31U)}}
\DoxyCodeLine{13205 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_ADD1S\_Msk         (0x1UL << RTC\_SHIFTR\_ADD1S\_Pos)           }}
\DoxyCodeLine{13206 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_ADD1S             RTC\_SHIFTR\_ADD1S\_Msk}}
\DoxyCodeLine{13207 }
\DoxyCodeLine{13208 \textcolor{comment}{/********************  Bits definition for RTC\_TSTR register  *****************/}}
\DoxyCodeLine{13209 \textcolor{preprocessor}{\#define RTC\_TSTR\_PM\_Pos              (22U)}}
\DoxyCodeLine{13210 \textcolor{preprocessor}{\#define RTC\_TSTR\_PM\_Msk              (0x1UL << RTC\_TSTR\_PM\_Pos)                }}
\DoxyCodeLine{13211 \textcolor{preprocessor}{\#define RTC\_TSTR\_PM                  RTC\_TSTR\_PM\_Msk}}
\DoxyCodeLine{13212 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_Pos              (20U)}}
\DoxyCodeLine{13213 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_Msk              (0x3UL << RTC\_TSTR\_HT\_Pos)                }}
\DoxyCodeLine{13214 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT                  RTC\_TSTR\_HT\_Msk}}
\DoxyCodeLine{13215 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_0                (0x1UL << RTC\_TSTR\_HT\_Pos)                }}
\DoxyCodeLine{13216 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_1                (0x2UL << RTC\_TSTR\_HT\_Pos)                }}
\DoxyCodeLine{13217 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_Pos              (16U)}}
\DoxyCodeLine{13218 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_Msk              (0xFUL << RTC\_TSTR\_HU\_Pos)                }}
\DoxyCodeLine{13219 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU                  RTC\_TSTR\_HU\_Msk}}
\DoxyCodeLine{13220 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_0                (0x1UL << RTC\_TSTR\_HU\_Pos)                }}
\DoxyCodeLine{13221 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_1                (0x2UL << RTC\_TSTR\_HU\_Pos)                }}
\DoxyCodeLine{13222 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_2                (0x4UL << RTC\_TSTR\_HU\_Pos)                }}
\DoxyCodeLine{13223 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_3                (0x8UL << RTC\_TSTR\_HU\_Pos)                }}
\DoxyCodeLine{13224 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_Pos             (12U)}}
\DoxyCodeLine{13225 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_Msk             (0x7UL << RTC\_TSTR\_MNT\_Pos)               }}
\DoxyCodeLine{13226 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT                 RTC\_TSTR\_MNT\_Msk}}
\DoxyCodeLine{13227 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_0               (0x1UL << RTC\_TSTR\_MNT\_Pos)               }}
\DoxyCodeLine{13228 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_1               (0x2UL << RTC\_TSTR\_MNT\_Pos)               }}
\DoxyCodeLine{13229 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_2               (0x4UL << RTC\_TSTR\_MNT\_Pos)               }}
\DoxyCodeLine{13230 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_Pos             (8U)}}
\DoxyCodeLine{13231 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_Msk             (0xFUL << RTC\_TSTR\_MNU\_Pos)               }}
\DoxyCodeLine{13232 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU                 RTC\_TSTR\_MNU\_Msk}}
\DoxyCodeLine{13233 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_0               (0x1UL << RTC\_TSTR\_MNU\_Pos)               }}
\DoxyCodeLine{13234 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_1               (0x2UL << RTC\_TSTR\_MNU\_Pos)               }}
\DoxyCodeLine{13235 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_2               (0x4UL << RTC\_TSTR\_MNU\_Pos)               }}
\DoxyCodeLine{13236 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_3               (0x8UL << RTC\_TSTR\_MNU\_Pos)               }}
\DoxyCodeLine{13237 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_Pos              (4U)}}
\DoxyCodeLine{13238 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_Msk              (0x7UL << RTC\_TSTR\_ST\_Pos)                }}
\DoxyCodeLine{13239 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST                  RTC\_TSTR\_ST\_Msk}}
\DoxyCodeLine{13240 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_0                (0x1UL << RTC\_TSTR\_ST\_Pos)                }}
\DoxyCodeLine{13241 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_1                (0x2UL << RTC\_TSTR\_ST\_Pos)                }}
\DoxyCodeLine{13242 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_2                (0x4UL << RTC\_TSTR\_ST\_Pos)                }}
\DoxyCodeLine{13243 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_Pos              (0U)}}
\DoxyCodeLine{13244 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_Msk              (0xFUL << RTC\_TSTR\_SU\_Pos)                }}
\DoxyCodeLine{13245 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU                  RTC\_TSTR\_SU\_Msk}}
\DoxyCodeLine{13246 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_0                (0x1UL << RTC\_TSTR\_SU\_Pos)                }}
\DoxyCodeLine{13247 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_1                (0x2UL << RTC\_TSTR\_SU\_Pos)                }}
\DoxyCodeLine{13248 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_2                (0x4UL << RTC\_TSTR\_SU\_Pos)                }}
\DoxyCodeLine{13249 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_3                (0x8UL << RTC\_TSTR\_SU\_Pos)                }}
\DoxyCodeLine{13251 \textcolor{comment}{/********************  Bits definition for RTC\_TSDR register  *****************/}}
\DoxyCodeLine{13252 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_Pos             (13U)}}
\DoxyCodeLine{13253 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_Msk             (0x7UL << RTC\_TSDR\_WDU\_Pos)               }}
\DoxyCodeLine{13254 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU                 RTC\_TSDR\_WDU\_Msk}}
\DoxyCodeLine{13255 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_0               (0x1UL << RTC\_TSDR\_WDU\_Pos)               }}
\DoxyCodeLine{13256 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_1               (0x2UL << RTC\_TSDR\_WDU\_Pos)               }}
\DoxyCodeLine{13257 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_2               (0x4UL << RTC\_TSDR\_WDU\_Pos)               }}
\DoxyCodeLine{13258 \textcolor{preprocessor}{\#define RTC\_TSDR\_MT\_Pos              (12U)}}
\DoxyCodeLine{13259 \textcolor{preprocessor}{\#define RTC\_TSDR\_MT\_Msk              (0x1UL << RTC\_TSDR\_MT\_Pos)                }}
\DoxyCodeLine{13260 \textcolor{preprocessor}{\#define RTC\_TSDR\_MT                  RTC\_TSDR\_MT\_Msk}}
\DoxyCodeLine{13261 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_Pos              (8U)}}
\DoxyCodeLine{13262 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_Msk              (0xFUL << RTC\_TSDR\_MU\_Pos)                }}
\DoxyCodeLine{13263 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU                  RTC\_TSDR\_MU\_Msk}}
\DoxyCodeLine{13264 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_0                (0x1UL << RTC\_TSDR\_MU\_Pos)                }}
\DoxyCodeLine{13265 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_1                (0x2UL << RTC\_TSDR\_MU\_Pos)                }}
\DoxyCodeLine{13266 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_2                (0x4UL << RTC\_TSDR\_MU\_Pos)                }}
\DoxyCodeLine{13267 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_3                (0x8UL << RTC\_TSDR\_MU\_Pos)                }}
\DoxyCodeLine{13268 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_Pos              (4U)}}
\DoxyCodeLine{13269 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_Msk              (0x3UL << RTC\_TSDR\_DT\_Pos)                }}
\DoxyCodeLine{13270 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT                  RTC\_TSDR\_DT\_Msk}}
\DoxyCodeLine{13271 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_0                (0x1UL << RTC\_TSDR\_DT\_Pos)                }}
\DoxyCodeLine{13272 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_1                (0x2UL << RTC\_TSDR\_DT\_Pos)                }}
\DoxyCodeLine{13273 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_Pos              (0U)}}
\DoxyCodeLine{13274 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_Msk              (0xFUL << RTC\_TSDR\_DU\_Pos)                }}
\DoxyCodeLine{13275 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU                  RTC\_TSDR\_DU\_Msk}}
\DoxyCodeLine{13276 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_0                (0x1UL << RTC\_TSDR\_DU\_Pos)                }}
\DoxyCodeLine{13277 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_1                (0x2UL << RTC\_TSDR\_DU\_Pos)                }}
\DoxyCodeLine{13278 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_2                (0x4UL << RTC\_TSDR\_DU\_Pos)                }}
\DoxyCodeLine{13279 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_3                (0x8UL << RTC\_TSDR\_DU\_Pos)                }}
\DoxyCodeLine{13281 \textcolor{comment}{/********************  Bits definition for RTC\_TSSSR register  ****************/}}
\DoxyCodeLine{13282 \textcolor{preprocessor}{\#define RTC\_TSSSR\_SS\_Pos             (0U)}}
\DoxyCodeLine{13283 \textcolor{preprocessor}{\#define RTC\_TSSSR\_SS\_Msk             (0xFFFFUL << RTC\_TSSSR\_SS\_Pos)            }}
\DoxyCodeLine{13284 \textcolor{preprocessor}{\#define RTC\_TSSSR\_SS                 RTC\_TSSSR\_SS\_Msk}}
\DoxyCodeLine{13285 }
\DoxyCodeLine{13286 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMAR register  ***************/}}
\DoxyCodeLine{13287 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK4\_Pos          (31U)}}
\DoxyCodeLine{13288 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK4\_Msk          (0x1UL << RTC\_ALRMAR\_MSK4\_Pos)            }}
\DoxyCodeLine{13289 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK4              RTC\_ALRMAR\_MSK4\_Msk}}
\DoxyCodeLine{13290 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_WDSEL\_Pos         (30U)}}
\DoxyCodeLine{13291 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_WDSEL\_Msk         (0x1UL << RTC\_ALRMAR\_WDSEL\_Pos)           }}
\DoxyCodeLine{13292 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_WDSEL             RTC\_ALRMAR\_WDSEL\_Msk}}
\DoxyCodeLine{13293 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_Pos            (28U)}}
\DoxyCodeLine{13294 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_Msk            (0x3UL << RTC\_ALRMAR\_DT\_Pos)              }}
\DoxyCodeLine{13295 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT                RTC\_ALRMAR\_DT\_Msk}}
\DoxyCodeLine{13296 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_0              (0x1UL << RTC\_ALRMAR\_DT\_Pos)              }}
\DoxyCodeLine{13297 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_1              (0x2UL << RTC\_ALRMAR\_DT\_Pos)              }}
\DoxyCodeLine{13298 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_Pos            (24U)}}
\DoxyCodeLine{13299 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_Msk            (0xFUL << RTC\_ALRMAR\_DU\_Pos)              }}
\DoxyCodeLine{13300 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU                RTC\_ALRMAR\_DU\_Msk}}
\DoxyCodeLine{13301 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_0              (0x1UL << RTC\_ALRMAR\_DU\_Pos)              }}
\DoxyCodeLine{13302 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_1              (0x2UL << RTC\_ALRMAR\_DU\_Pos)              }}
\DoxyCodeLine{13303 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_2              (0x4UL << RTC\_ALRMAR\_DU\_Pos)              }}
\DoxyCodeLine{13304 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_3              (0x8UL << RTC\_ALRMAR\_DU\_Pos)              }}
\DoxyCodeLine{13305 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK3\_Pos          (23U)}}
\DoxyCodeLine{13306 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK3\_Msk          (0x1UL << RTC\_ALRMAR\_MSK3\_Pos)            }}
\DoxyCodeLine{13307 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK3              RTC\_ALRMAR\_MSK3\_Msk}}
\DoxyCodeLine{13308 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_PM\_Pos            (22U)}}
\DoxyCodeLine{13309 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_PM\_Msk            (0x1UL << RTC\_ALRMAR\_PM\_Pos)              }}
\DoxyCodeLine{13310 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_PM                RTC\_ALRMAR\_PM\_Msk}}
\DoxyCodeLine{13311 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_Pos            (20U)}}
\DoxyCodeLine{13312 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_Msk            (0x3UL << RTC\_ALRMAR\_HT\_Pos)              }}
\DoxyCodeLine{13313 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT                RTC\_ALRMAR\_HT\_Msk}}
\DoxyCodeLine{13314 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_0              (0x1UL << RTC\_ALRMAR\_HT\_Pos)              }}
\DoxyCodeLine{13315 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_1              (0x2UL << RTC\_ALRMAR\_HT\_Pos)              }}
\DoxyCodeLine{13316 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_Pos            (16U)}}
\DoxyCodeLine{13317 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_Msk            (0xFUL << RTC\_ALRMAR\_HU\_Pos)              }}
\DoxyCodeLine{13318 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU                RTC\_ALRMAR\_HU\_Msk}}
\DoxyCodeLine{13319 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_0              (0x1UL << RTC\_ALRMAR\_HU\_Pos)              }}
\DoxyCodeLine{13320 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_1              (0x2UL << RTC\_ALRMAR\_HU\_Pos)              }}
\DoxyCodeLine{13321 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_2              (0x4UL << RTC\_ALRMAR\_HU\_Pos)              }}
\DoxyCodeLine{13322 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_3              (0x8UL << RTC\_ALRMAR\_HU\_Pos)              }}
\DoxyCodeLine{13323 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK2\_Pos          (15U)}}
\DoxyCodeLine{13324 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK2\_Msk          (0x1UL << RTC\_ALRMAR\_MSK2\_Pos)            }}
\DoxyCodeLine{13325 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK2              RTC\_ALRMAR\_MSK2\_Msk}}
\DoxyCodeLine{13326 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_Pos           (12U)}}
\DoxyCodeLine{13327 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_Msk           (0x7UL << RTC\_ALRMAR\_MNT\_Pos)             }}
\DoxyCodeLine{13328 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT               RTC\_ALRMAR\_MNT\_Msk}}
\DoxyCodeLine{13329 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_0             (0x1UL << RTC\_ALRMAR\_MNT\_Pos)             }}
\DoxyCodeLine{13330 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_1             (0x2UL << RTC\_ALRMAR\_MNT\_Pos)             }}
\DoxyCodeLine{13331 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_2             (0x4UL << RTC\_ALRMAR\_MNT\_Pos)             }}
\DoxyCodeLine{13332 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_Pos           (8U)}}
\DoxyCodeLine{13333 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_Msk           (0xFUL << RTC\_ALRMAR\_MNU\_Pos)             }}
\DoxyCodeLine{13334 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU               RTC\_ALRMAR\_MNU\_Msk}}
\DoxyCodeLine{13335 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_0             (0x1UL << RTC\_ALRMAR\_MNU\_Pos)             }}
\DoxyCodeLine{13336 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_1             (0x2UL << RTC\_ALRMAR\_MNU\_Pos)             }}
\DoxyCodeLine{13337 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_2             (0x4UL << RTC\_ALRMAR\_MNU\_Pos)             }}
\DoxyCodeLine{13338 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_3             (0x8UL << RTC\_ALRMAR\_MNU\_Pos)             }}
\DoxyCodeLine{13339 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK1\_Pos          (7U)}}
\DoxyCodeLine{13340 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK1\_Msk          (0x1UL << RTC\_ALRMAR\_MSK1\_Pos)            }}
\DoxyCodeLine{13341 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK1              RTC\_ALRMAR\_MSK1\_Msk}}
\DoxyCodeLine{13342 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_Pos            (4U)}}
\DoxyCodeLine{13343 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_Msk            (0x7UL << RTC\_ALRMAR\_ST\_Pos)              }}
\DoxyCodeLine{13344 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST                RTC\_ALRMAR\_ST\_Msk}}
\DoxyCodeLine{13345 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_0              (0x1UL << RTC\_ALRMAR\_ST\_Pos)              }}
\DoxyCodeLine{13346 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_1              (0x2UL << RTC\_ALRMAR\_ST\_Pos)              }}
\DoxyCodeLine{13347 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_2              (0x4UL << RTC\_ALRMAR\_ST\_Pos)              }}
\DoxyCodeLine{13348 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_Pos            (0U)}}
\DoxyCodeLine{13349 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_Msk            (0xFUL << RTC\_ALRMAR\_SU\_Pos)              }}
\DoxyCodeLine{13350 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU                RTC\_ALRMAR\_SU\_Msk}}
\DoxyCodeLine{13351 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_0              (0x1UL << RTC\_ALRMAR\_SU\_Pos)              }}
\DoxyCodeLine{13352 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_1              (0x2UL << RTC\_ALRMAR\_SU\_Pos)              }}
\DoxyCodeLine{13353 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_2              (0x4UL << RTC\_ALRMAR\_SU\_Pos)              }}
\DoxyCodeLine{13354 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_3              (0x8UL << RTC\_ALRMAR\_SU\_Pos)              }}
\DoxyCodeLine{13356 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMASSR register  *************/}}
\DoxyCodeLine{13357 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_Pos      (24U)}}
\DoxyCodeLine{13358 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_Msk      (0xFUL << RTC\_ALRMASSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{13359 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS          RTC\_ALRMASSR\_MASKSS\_Msk}}
\DoxyCodeLine{13360 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_0        (0x1UL << RTC\_ALRMASSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{13361 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_1        (0x2UL << RTC\_ALRMASSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{13362 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_2        (0x4UL << RTC\_ALRMASSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{13363 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_3        (0x8UL << RTC\_ALRMASSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{13364 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_SS\_Pos          (0U)}}
\DoxyCodeLine{13365 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_SS\_Msk          (0x7FFFUL << RTC\_ALRMASSR\_SS\_Pos)         }}
\DoxyCodeLine{13366 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_SS              RTC\_ALRMASSR\_SS\_Msk}}
\DoxyCodeLine{13367 }
\DoxyCodeLine{13368 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMBR register  ***************/}}
\DoxyCodeLine{13369 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK4\_Pos          (31U)}}
\DoxyCodeLine{13370 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK4\_Msk          (0x1UL << RTC\_ALRMBR\_MSK4\_Pos)            }}
\DoxyCodeLine{13371 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK4              RTC\_ALRMBR\_MSK4\_Msk}}
\DoxyCodeLine{13372 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_WDSEL\_Pos         (30U)}}
\DoxyCodeLine{13373 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_WDSEL\_Msk         (0x1UL << RTC\_ALRMBR\_WDSEL\_Pos)           }}
\DoxyCodeLine{13374 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_WDSEL             RTC\_ALRMBR\_WDSEL\_Msk}}
\DoxyCodeLine{13375 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_Pos            (28U)}}
\DoxyCodeLine{13376 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_Msk            (0x3UL << RTC\_ALRMBR\_DT\_Pos)              }}
\DoxyCodeLine{13377 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT                RTC\_ALRMBR\_DT\_Msk}}
\DoxyCodeLine{13378 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_0              (0x1UL << RTC\_ALRMBR\_DT\_Pos)              }}
\DoxyCodeLine{13379 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_1              (0x2UL << RTC\_ALRMBR\_DT\_Pos)              }}
\DoxyCodeLine{13380 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_Pos            (24U)}}
\DoxyCodeLine{13381 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_Msk            (0xFUL << RTC\_ALRMBR\_DU\_Pos)              }}
\DoxyCodeLine{13382 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU                RTC\_ALRMBR\_DU\_Msk}}
\DoxyCodeLine{13383 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_0              (0x1UL << RTC\_ALRMBR\_DU\_Pos)              }}
\DoxyCodeLine{13384 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_1              (0x2UL << RTC\_ALRMBR\_DU\_Pos)              }}
\DoxyCodeLine{13385 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_2              (0x4UL << RTC\_ALRMBR\_DU\_Pos)              }}
\DoxyCodeLine{13386 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_3              (0x8UL << RTC\_ALRMBR\_DU\_Pos)              }}
\DoxyCodeLine{13387 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK3\_Pos          (23U)}}
\DoxyCodeLine{13388 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK3\_Msk          (0x1UL << RTC\_ALRMBR\_MSK3\_Pos)            }}
\DoxyCodeLine{13389 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK3              RTC\_ALRMBR\_MSK3\_Msk}}
\DoxyCodeLine{13390 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_PM\_Pos            (22U)}}
\DoxyCodeLine{13391 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_PM\_Msk            (0x1UL << RTC\_ALRMBR\_PM\_Pos)              }}
\DoxyCodeLine{13392 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_PM                RTC\_ALRMBR\_PM\_Msk}}
\DoxyCodeLine{13393 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_Pos            (20U)}}
\DoxyCodeLine{13394 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_Msk            (0x3UL << RTC\_ALRMBR\_HT\_Pos)              }}
\DoxyCodeLine{13395 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT                RTC\_ALRMBR\_HT\_Msk}}
\DoxyCodeLine{13396 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_0              (0x1UL << RTC\_ALRMBR\_HT\_Pos)              }}
\DoxyCodeLine{13397 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_1              (0x2UL << RTC\_ALRMBR\_HT\_Pos)              }}
\DoxyCodeLine{13398 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_Pos            (16U)}}
\DoxyCodeLine{13399 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_Msk            (0xFUL << RTC\_ALRMBR\_HU\_Pos)              }}
\DoxyCodeLine{13400 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU                RTC\_ALRMBR\_HU\_Msk}}
\DoxyCodeLine{13401 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_0              (0x1UL << RTC\_ALRMBR\_HU\_Pos)              }}
\DoxyCodeLine{13402 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_1              (0x2UL << RTC\_ALRMBR\_HU\_Pos)              }}
\DoxyCodeLine{13403 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_2              (0x4UL << RTC\_ALRMBR\_HU\_Pos)              }}
\DoxyCodeLine{13404 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_3              (0x8UL << RTC\_ALRMBR\_HU\_Pos)              }}
\DoxyCodeLine{13405 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK2\_Pos          (15U)}}
\DoxyCodeLine{13406 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK2\_Msk          (0x1UL << RTC\_ALRMBR\_MSK2\_Pos)            }}
\DoxyCodeLine{13407 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK2              RTC\_ALRMBR\_MSK2\_Msk}}
\DoxyCodeLine{13408 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_Pos           (12U)}}
\DoxyCodeLine{13409 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_Msk           (0x7UL << RTC\_ALRMBR\_MNT\_Pos)             }}
\DoxyCodeLine{13410 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT               RTC\_ALRMBR\_MNT\_Msk}}
\DoxyCodeLine{13411 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_0             (0x1UL << RTC\_ALRMBR\_MNT\_Pos)             }}
\DoxyCodeLine{13412 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_1             (0x2UL << RTC\_ALRMBR\_MNT\_Pos)             }}
\DoxyCodeLine{13413 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_2             (0x4UL << RTC\_ALRMBR\_MNT\_Pos)             }}
\DoxyCodeLine{13414 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_Pos           (8U)}}
\DoxyCodeLine{13415 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_Msk           (0xFUL << RTC\_ALRMBR\_MNU\_Pos)             }}
\DoxyCodeLine{13416 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU               RTC\_ALRMBR\_MNU\_Msk}}
\DoxyCodeLine{13417 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_0             (0x1UL << RTC\_ALRMBR\_MNU\_Pos)             }}
\DoxyCodeLine{13418 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_1             (0x2UL << RTC\_ALRMBR\_MNU\_Pos)             }}
\DoxyCodeLine{13419 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_2             (0x4UL << RTC\_ALRMBR\_MNU\_Pos)             }}
\DoxyCodeLine{13420 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_3             (0x8UL << RTC\_ALRMBR\_MNU\_Pos)             }}
\DoxyCodeLine{13421 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK1\_Pos          (7U)}}
\DoxyCodeLine{13422 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK1\_Msk          (0x1UL << RTC\_ALRMBR\_MSK1\_Pos)            }}
\DoxyCodeLine{13423 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK1              RTC\_ALRMBR\_MSK1\_Msk}}
\DoxyCodeLine{13424 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_Pos            (4U)}}
\DoxyCodeLine{13425 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_Msk            (0x7UL << RTC\_ALRMBR\_ST\_Pos)              }}
\DoxyCodeLine{13426 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST                RTC\_ALRMBR\_ST\_Msk}}
\DoxyCodeLine{13427 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_0              (0x1UL << RTC\_ALRMBR\_ST\_Pos)              }}
\DoxyCodeLine{13428 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_1              (0x2UL << RTC\_ALRMBR\_ST\_Pos)              }}
\DoxyCodeLine{13429 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_2              (0x4UL << RTC\_ALRMBR\_ST\_Pos)              }}
\DoxyCodeLine{13430 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_Pos            (0U)}}
\DoxyCodeLine{13431 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_Msk            (0xFUL << RTC\_ALRMBR\_SU\_Pos)              }}
\DoxyCodeLine{13432 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU                RTC\_ALRMBR\_SU\_Msk}}
\DoxyCodeLine{13433 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_0              (0x1UL << RTC\_ALRMBR\_SU\_Pos)              }}
\DoxyCodeLine{13434 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_1              (0x2UL << RTC\_ALRMBR\_SU\_Pos)              }}
\DoxyCodeLine{13435 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_2              (0x4UL << RTC\_ALRMBR\_SU\_Pos)              }}
\DoxyCodeLine{13436 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_3              (0x8UL << RTC\_ALRMBR\_SU\_Pos)              }}
\DoxyCodeLine{13438 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMASSR register  *************/}}
\DoxyCodeLine{13439 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_Pos      (24U)}}
\DoxyCodeLine{13440 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_Msk      (0xFUL << RTC\_ALRMBSSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{13441 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS          RTC\_ALRMBSSR\_MASKSS\_Msk}}
\DoxyCodeLine{13442 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_0        (0x1UL << RTC\_ALRMBSSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{13443 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_1        (0x2UL << RTC\_ALRMBSSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{13444 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_2        (0x4UL << RTC\_ALRMBSSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{13445 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_3        (0x8UL << RTC\_ALRMBSSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{13446 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_SS\_Pos          (0U)}}
\DoxyCodeLine{13447 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_SS\_Msk          (0x7FFFUL << RTC\_ALRMBSSR\_SS\_Pos)         }}
\DoxyCodeLine{13448 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_SS              RTC\_ALRMBSSR\_SS\_Msk}}
\DoxyCodeLine{13449 }
\DoxyCodeLine{13450 \textcolor{comment}{/********************  Bits definition for RTC\_SR register  *******************/}}
\DoxyCodeLine{13451 \textcolor{preprocessor}{\#define RTC\_SR\_ITSF\_Pos              (5U)}}
\DoxyCodeLine{13452 \textcolor{preprocessor}{\#define RTC\_SR\_ITSF\_Msk              (0x1UL << RTC\_SR\_ITSF\_Pos)                }}
\DoxyCodeLine{13453 \textcolor{preprocessor}{\#define RTC\_SR\_ITSF                  RTC\_SR\_ITSF\_Msk}}
\DoxyCodeLine{13454 \textcolor{preprocessor}{\#define RTC\_SR\_TSOVF\_Pos             (4U)}}
\DoxyCodeLine{13455 \textcolor{preprocessor}{\#define RTC\_SR\_TSOVF\_Msk             (0x1UL << RTC\_SR\_TSOVF\_Pos)               }}
\DoxyCodeLine{13456 \textcolor{preprocessor}{\#define RTC\_SR\_TSOVF                 RTC\_SR\_TSOVF\_Msk}}
\DoxyCodeLine{13457 \textcolor{preprocessor}{\#define RTC\_SR\_TSF\_Pos               (3U)}}
\DoxyCodeLine{13458 \textcolor{preprocessor}{\#define RTC\_SR\_TSF\_Msk               (0x1UL << RTC\_SR\_TSF\_Pos)                 }}
\DoxyCodeLine{13459 \textcolor{preprocessor}{\#define RTC\_SR\_TSF                   RTC\_SR\_TSF\_Msk}}
\DoxyCodeLine{13460 \textcolor{preprocessor}{\#define RTC\_SR\_WUTF\_Pos              (2U)}}
\DoxyCodeLine{13461 \textcolor{preprocessor}{\#define RTC\_SR\_WUTF\_Msk              (0x1UL << RTC\_SR\_WUTF\_Pos)                }}
\DoxyCodeLine{13462 \textcolor{preprocessor}{\#define RTC\_SR\_WUTF                  RTC\_SR\_WUTF\_Msk}}
\DoxyCodeLine{13463 \textcolor{preprocessor}{\#define RTC\_SR\_ALRBF\_Pos             (1U)}}
\DoxyCodeLine{13464 \textcolor{preprocessor}{\#define RTC\_SR\_ALRBF\_Msk             (0x1UL << RTC\_SR\_ALRBF\_Pos)               }}
\DoxyCodeLine{13465 \textcolor{preprocessor}{\#define RTC\_SR\_ALRBF                 RTC\_SR\_ALRBF\_Msk}}
\DoxyCodeLine{13466 \textcolor{preprocessor}{\#define RTC\_SR\_ALRAF\_Pos             (0U)}}
\DoxyCodeLine{13467 \textcolor{preprocessor}{\#define RTC\_SR\_ALRAF\_Msk             (0x1UL << RTC\_SR\_ALRAF\_Pos)               }}
\DoxyCodeLine{13468 \textcolor{preprocessor}{\#define RTC\_SR\_ALRAF                 RTC\_SR\_ALRAF\_Msk}}
\DoxyCodeLine{13469 }
\DoxyCodeLine{13470 \textcolor{comment}{/********************  Bits definition for RTC\_MISR register  *****************/}}
\DoxyCodeLine{13471 \textcolor{preprocessor}{\#define RTC\_MISR\_ITSMF\_Pos           (5U)}}
\DoxyCodeLine{13472 \textcolor{preprocessor}{\#define RTC\_MISR\_ITSMF\_Msk           (0x1UL << RTC\_MISR\_ITSMF\_Pos)             }}
\DoxyCodeLine{13473 \textcolor{preprocessor}{\#define RTC\_MISR\_ITSMF               RTC\_MISR\_ITSMF\_Msk}}
\DoxyCodeLine{13474 \textcolor{preprocessor}{\#define RTC\_MISR\_TSOVMF\_Pos          (4U)}}
\DoxyCodeLine{13475 \textcolor{preprocessor}{\#define RTC\_MISR\_TSOVMF\_Msk          (0x1UL << RTC\_MISR\_TSOVMF\_Pos)            }}
\DoxyCodeLine{13476 \textcolor{preprocessor}{\#define RTC\_MISR\_TSOVMF              RTC\_MISR\_TSOVMF\_Msk}}
\DoxyCodeLine{13477 \textcolor{preprocessor}{\#define RTC\_MISR\_TSMF\_Pos            (3U)}}
\DoxyCodeLine{13478 \textcolor{preprocessor}{\#define RTC\_MISR\_TSMF\_Msk            (0x1UL << RTC\_MISR\_TSMF\_Pos)              }}
\DoxyCodeLine{13479 \textcolor{preprocessor}{\#define RTC\_MISR\_TSMF                RTC\_MISR\_TSMF\_Msk}}
\DoxyCodeLine{13480 \textcolor{preprocessor}{\#define RTC\_MISR\_WUTMF\_Pos           (2U)}}
\DoxyCodeLine{13481 \textcolor{preprocessor}{\#define RTC\_MISR\_WUTMF\_Msk           (0x1UL << RTC\_MISR\_WUTMF\_Pos)             }}
\DoxyCodeLine{13482 \textcolor{preprocessor}{\#define RTC\_MISR\_WUTMF               RTC\_MISR\_WUTMF\_Msk}}
\DoxyCodeLine{13483 \textcolor{preprocessor}{\#define RTC\_MISR\_ALRBMF\_Pos          (1U)}}
\DoxyCodeLine{13484 \textcolor{preprocessor}{\#define RTC\_MISR\_ALRBMF\_Msk          (0x1UL << RTC\_MISR\_ALRBMF\_Pos)            }}
\DoxyCodeLine{13485 \textcolor{preprocessor}{\#define RTC\_MISR\_ALRBMF              RTC\_MISR\_ALRBMF\_Msk}}
\DoxyCodeLine{13486 \textcolor{preprocessor}{\#define RTC\_MISR\_ALRAMF\_Pos          (0U)}}
\DoxyCodeLine{13487 \textcolor{preprocessor}{\#define RTC\_MISR\_ALRAMF\_Msk          (0x1UL << RTC\_MISR\_ALRAMF\_Pos)            }}
\DoxyCodeLine{13488 \textcolor{preprocessor}{\#define RTC\_MISR\_ALRAMF              RTC\_MISR\_ALRAMF\_Msk}}
\DoxyCodeLine{13489 }
\DoxyCodeLine{13490 \textcolor{comment}{/********************  Bits definition for RTC\_SCR register  ******************/}}
\DoxyCodeLine{13491 \textcolor{preprocessor}{\#define RTC\_SCR\_CITSF\_Pos            (5U)}}
\DoxyCodeLine{13492 \textcolor{preprocessor}{\#define RTC\_SCR\_CITSF\_Msk            (0x1UL << RTC\_SCR\_CITSF\_Pos)              }}
\DoxyCodeLine{13493 \textcolor{preprocessor}{\#define RTC\_SCR\_CITSF                RTC\_SCR\_CITSF\_Msk}}
\DoxyCodeLine{13494 \textcolor{preprocessor}{\#define RTC\_SCR\_CTSOVF\_Pos           (4U)}}
\DoxyCodeLine{13495 \textcolor{preprocessor}{\#define RTC\_SCR\_CTSOVF\_Msk           (0x1UL << RTC\_SCR\_CTSOVF\_Pos)             }}
\DoxyCodeLine{13496 \textcolor{preprocessor}{\#define RTC\_SCR\_CTSOVF               RTC\_SCR\_CTSOVF\_Msk}}
\DoxyCodeLine{13497 \textcolor{preprocessor}{\#define RTC\_SCR\_CTSF\_Pos             (3U)}}
\DoxyCodeLine{13498 \textcolor{preprocessor}{\#define RTC\_SCR\_CTSF\_Msk             (0x1UL << RTC\_SCR\_CTSF\_Pos)               }}
\DoxyCodeLine{13499 \textcolor{preprocessor}{\#define RTC\_SCR\_CTSF                 RTC\_SCR\_CTSF\_Msk}}
\DoxyCodeLine{13500 \textcolor{preprocessor}{\#define RTC\_SCR\_CWUTF\_Pos            (2U)}}
\DoxyCodeLine{13501 \textcolor{preprocessor}{\#define RTC\_SCR\_CWUTF\_Msk            (0x1UL << RTC\_SCR\_CWUTF\_Pos)              }}
\DoxyCodeLine{13502 \textcolor{preprocessor}{\#define RTC\_SCR\_CWUTF                RTC\_SCR\_CWUTF\_Msk}}
\DoxyCodeLine{13503 \textcolor{preprocessor}{\#define RTC\_SCR\_CALRBF\_Pos           (1U)}}
\DoxyCodeLine{13504 \textcolor{preprocessor}{\#define RTC\_SCR\_CALRBF\_Msk           (0x1UL << RTC\_SCR\_CALRBF\_Pos)             }}
\DoxyCodeLine{13505 \textcolor{preprocessor}{\#define RTC\_SCR\_CALRBF               RTC\_SCR\_CALRBF\_Msk}}
\DoxyCodeLine{13506 \textcolor{preprocessor}{\#define RTC\_SCR\_CALRAF\_Pos           (0U)}}
\DoxyCodeLine{13507 \textcolor{preprocessor}{\#define RTC\_SCR\_CALRAF\_Msk           (0x1UL << RTC\_SCR\_CALRAF\_Pos)             }}
\DoxyCodeLine{13508 \textcolor{preprocessor}{\#define RTC\_SCR\_CALRAF               RTC\_SCR\_CALRAF\_Msk}}
\DoxyCodeLine{13509 }
\DoxyCodeLine{13510 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13511 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{13512 \textcolor{comment}{/*                     Tamper and backup register (TAMP)                      */}}
\DoxyCodeLine{13513 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{13514 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13515 \textcolor{comment}{/********************  Bits definition for TAMP\_CR1 register  *****************/}}
\DoxyCodeLine{13516 \textcolor{preprocessor}{\#define TAMP\_CR1\_TAMP1E\_Pos          (0U)}}
\DoxyCodeLine{13517 \textcolor{preprocessor}{\#define TAMP\_CR1\_TAMP1E\_Msk          (0x1UL << TAMP\_CR1\_TAMP1E\_Pos)            }}
\DoxyCodeLine{13518 \textcolor{preprocessor}{\#define TAMP\_CR1\_TAMP1E              TAMP\_CR1\_TAMP1E\_Msk}}
\DoxyCodeLine{13519 \textcolor{preprocessor}{\#define TAMP\_CR1\_TAMP2E\_Pos          (1U)}}
\DoxyCodeLine{13520 \textcolor{preprocessor}{\#define TAMP\_CR1\_TAMP2E\_Msk          (0x1UL << TAMP\_CR1\_TAMP2E\_Pos)            }}
\DoxyCodeLine{13521 \textcolor{preprocessor}{\#define TAMP\_CR1\_TAMP2E              TAMP\_CR1\_TAMP2E\_Msk}}
\DoxyCodeLine{13522 \textcolor{preprocessor}{\#define TAMP\_CR1\_TAMP3E\_Pos          (2U)}}
\DoxyCodeLine{13523 \textcolor{preprocessor}{\#define TAMP\_CR1\_TAMP3E\_Msk          (0x1UL << TAMP\_CR1\_TAMP3E\_Pos)            }}
\DoxyCodeLine{13524 \textcolor{preprocessor}{\#define TAMP\_CR1\_TAMP3E              TAMP\_CR1\_TAMP3E\_Msk}}
\DoxyCodeLine{13525 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP3E\_Pos         (18U)}}
\DoxyCodeLine{13526 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP3E\_Msk         (0x1UL << TAMP\_CR1\_ITAMP3E\_Pos)           }}
\DoxyCodeLine{13527 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP3E             TAMP\_CR1\_ITAMP3E\_Msk}}
\DoxyCodeLine{13528 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP4E\_Pos         (19U)}}
\DoxyCodeLine{13529 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP4E\_Msk         (0x1UL << TAMP\_CR1\_ITAMP4E\_Pos)           }}
\DoxyCodeLine{13530 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP4E             TAMP\_CR1\_ITAMP4E\_Msk}}
\DoxyCodeLine{13531 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP5E\_Pos         (20U)}}
\DoxyCodeLine{13532 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP5E\_Msk         (0x1UL << TAMP\_CR1\_ITAMP5E\_Pos)           }}
\DoxyCodeLine{13533 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP5E             TAMP\_CR1\_ITAMP5E\_Msk}}
\DoxyCodeLine{13534 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP6E\_Pos         (21U)}}
\DoxyCodeLine{13535 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP6E\_Msk         (0x1UL << TAMP\_CR1\_ITAMP6E\_Pos)           }}
\DoxyCodeLine{13536 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP6E             TAMP\_CR1\_ITAMP6E\_Msk}}
\DoxyCodeLine{13537 }
\DoxyCodeLine{13538 \textcolor{comment}{/********************  Bits definition for TAMP\_CR2 register  *****************/}}
\DoxyCodeLine{13539 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP1NOERASE\_Pos    (0U)}}
\DoxyCodeLine{13540 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP1NOERASE\_Msk    (0x1UL << TAMP\_CR2\_TAMP1NOERASE\_Pos)      }}
\DoxyCodeLine{13541 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP1NOERASE        TAMP\_CR2\_TAMP1NOERASE\_Msk}}
\DoxyCodeLine{13542 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP2NOERASE\_Pos    (1U)}}
\DoxyCodeLine{13543 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP2NOERASE\_Msk    (0x1UL << TAMP\_CR2\_TAMP2NOERASE\_Pos)      }}
\DoxyCodeLine{13544 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP2NOERASE        TAMP\_CR2\_TAMP2NOERASE\_Msk}}
\DoxyCodeLine{13545 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP3NOERASE\_Pos    (2U)}}
\DoxyCodeLine{13546 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP3NOERASE\_Msk    (0x1UL << TAMP\_CR2\_TAMP3NOERASE\_Pos)      }}
\DoxyCodeLine{13547 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP3NOERASE        TAMP\_CR2\_TAMP3NOERASE\_Msk}}
\DoxyCodeLine{13548 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP1MF\_Pos         (16U)}}
\DoxyCodeLine{13549 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP1MF\_Msk         (0x1UL << TAMP\_CR2\_TAMP1MF\_Pos)           }}
\DoxyCodeLine{13550 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP1MF             TAMP\_CR2\_TAMP1MF\_Msk}}
\DoxyCodeLine{13551 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP2MF\_Pos         (17U)}}
\DoxyCodeLine{13552 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP2MF\_Msk         (0x1UL << TAMP\_CR2\_TAMP2MF\_Pos)           }}
\DoxyCodeLine{13553 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP2MF             TAMP\_CR2\_TAMP2MF\_Msk}}
\DoxyCodeLine{13554 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP3MF\_Pos         (18U)}}
\DoxyCodeLine{13555 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP3MF\_Msk         (0x1UL << TAMP\_CR2\_TAMP3MF\_Pos)           }}
\DoxyCodeLine{13556 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP3MF             TAMP\_CR2\_TAMP3MF\_Msk}}
\DoxyCodeLine{13557 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP1TRG\_Pos        (24U)}}
\DoxyCodeLine{13558 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP1TRG\_Msk        (0x1UL << TAMP\_CR2\_TAMP1TRG\_Pos)          }}
\DoxyCodeLine{13559 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP1TRG            TAMP\_CR2\_TAMP1TRG\_Msk}}
\DoxyCodeLine{13560 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP2TRG\_Pos        (25U)}}
\DoxyCodeLine{13561 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP2TRG\_Msk        (0x1UL << TAMP\_CR2\_TAMP2TRG\_Pos)          }}
\DoxyCodeLine{13562 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP2TRG            TAMP\_CR2\_TAMP2TRG\_Msk}}
\DoxyCodeLine{13563 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP3TRG\_Pos        (26U)}}
\DoxyCodeLine{13564 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP3TRG\_Msk        (0x1UL << TAMP\_CR2\_TAMP3TRG\_Pos)          }}
\DoxyCodeLine{13565 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP3TRG            TAMP\_CR2\_TAMP3TRG\_Msk}}
\DoxyCodeLine{13566 }
\DoxyCodeLine{13567 \textcolor{comment}{/********************  Bits definition for TAMP\_FLTCR register  ***************/}}
\DoxyCodeLine{13568 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFREQ\_0        (0x00000001UL)}}
\DoxyCodeLine{13569 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFREQ\_1        (0x00000002UL)}}
\DoxyCodeLine{13570 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFREQ\_2        (0x00000004UL)}}
\DoxyCodeLine{13571 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFREQ\_Pos      (0U)}}
\DoxyCodeLine{13572 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFREQ\_Msk      (0x7UL << TAMP\_FLTCR\_TAMPFREQ\_Pos)        }}
\DoxyCodeLine{13573 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFREQ          TAMP\_FLTCR\_TAMPFREQ\_Msk}}
\DoxyCodeLine{13574 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFLT\_0         (0x00000008UL)}}
\DoxyCodeLine{13575 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFLT\_1         (0x00000010UL)}}
\DoxyCodeLine{13576 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFLT\_Pos       (3U)}}
\DoxyCodeLine{13577 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFLT\_Msk       (0x3UL << TAMP\_FLTCR\_TAMPFLT\_Pos)         }}
\DoxyCodeLine{13578 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFLT           TAMP\_FLTCR\_TAMPFLT\_Msk}}
\DoxyCodeLine{13579 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPPRCH\_0        (0x00000020UL)}}
\DoxyCodeLine{13580 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPPRCH\_1        (0x00000040UL)}}
\DoxyCodeLine{13581 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPPRCH\_Pos      (5U)}}
\DoxyCodeLine{13582 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPPRCH\_Msk      (0x3UL << TAMP\_FLTCR\_TAMPPRCH\_Pos)        }}
\DoxyCodeLine{13583 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPPRCH          TAMP\_FLTCR\_TAMPPRCH\_Msk}}
\DoxyCodeLine{13584 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPPUDIS\_Pos     (7U)}}
\DoxyCodeLine{13585 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPPUDIS\_Msk     (0x1UL << TAMP\_FLTCR\_TAMPPUDIS\_Pos)       }}
\DoxyCodeLine{13586 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPPUDIS         TAMP\_FLTCR\_TAMPPUDIS\_Msk}}
\DoxyCodeLine{13587 }
\DoxyCodeLine{13588 \textcolor{comment}{/********************  Bits definition for TAMP\_IER register  *****************/}}
\DoxyCodeLine{13589 \textcolor{preprocessor}{\#define TAMP\_IER\_TAMP1IE\_Pos         (0U)}}
\DoxyCodeLine{13590 \textcolor{preprocessor}{\#define TAMP\_IER\_TAMP1IE\_Msk         (0x1UL << TAMP\_IER\_TAMP1IE\_Pos)           }}
\DoxyCodeLine{13591 \textcolor{preprocessor}{\#define TAMP\_IER\_TAMP1IE             TAMP\_IER\_TAMP1IE\_Msk}}
\DoxyCodeLine{13592 \textcolor{preprocessor}{\#define TAMP\_IER\_TAMP2IE\_Pos         (1U)}}
\DoxyCodeLine{13593 \textcolor{preprocessor}{\#define TAMP\_IER\_TAMP2IE\_Msk         (0x1UL << TAMP\_IER\_TAMP2IE\_Pos)           }}
\DoxyCodeLine{13594 \textcolor{preprocessor}{\#define TAMP\_IER\_TAMP2IE             TAMP\_IER\_TAMP2IE\_Msk}}
\DoxyCodeLine{13595 \textcolor{preprocessor}{\#define TAMP\_IER\_TAMP3IE\_Pos         (2U)}}
\DoxyCodeLine{13596 \textcolor{preprocessor}{\#define TAMP\_IER\_TAMP3IE\_Msk         (0x1UL << TAMP\_IER\_TAMP3IE\_Pos)           }}
\DoxyCodeLine{13597 \textcolor{preprocessor}{\#define TAMP\_IER\_TAMP3IE             TAMP\_IER\_TAMP3IE\_Msk}}
\DoxyCodeLine{13598 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP3IE\_Pos        (18U)}}
\DoxyCodeLine{13599 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP3IE\_Msk        (0x1UL << TAMP\_IER\_ITAMP3IE\_Pos)          }}
\DoxyCodeLine{13600 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP3IE            TAMP\_IER\_ITAMP3IE\_Msk}}
\DoxyCodeLine{13601 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP4IE\_Pos        (19U)}}
\DoxyCodeLine{13602 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP4IE\_Msk        (0x1UL << TAMP\_IER\_ITAMP4IE\_Pos)          }}
\DoxyCodeLine{13603 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP4IE            TAMP\_IER\_ITAMP4IE\_Msk}}
\DoxyCodeLine{13604 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP5IE\_Pos        (20U)}}
\DoxyCodeLine{13605 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP5IE\_Msk        (0x1UL << TAMP\_IER\_ITAMP5IE\_Pos)          }}
\DoxyCodeLine{13606 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP5IE            TAMP\_IER\_ITAMP5IE\_Msk}}
\DoxyCodeLine{13607 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP6IE\_Pos        (21U)}}
\DoxyCodeLine{13608 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP6IE\_Msk        (0x1UL << TAMP\_IER\_ITAMP6IE\_Pos)          }}
\DoxyCodeLine{13609 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP6IE            TAMP\_IER\_ITAMP6IE\_Msk}}
\DoxyCodeLine{13610 }
\DoxyCodeLine{13611 \textcolor{comment}{/********************  Bits definition for TAMP\_SR register  ******************/}}
\DoxyCodeLine{13612 \textcolor{preprocessor}{\#define TAMP\_SR\_TAMP1F\_Pos           (0U)}}
\DoxyCodeLine{13613 \textcolor{preprocessor}{\#define TAMP\_SR\_TAMP1F\_Msk           (0x1UL << TAMP\_SR\_TAMP1F\_Pos)       }}
\DoxyCodeLine{13614 \textcolor{preprocessor}{\#define TAMP\_SR\_TAMP1F               TAMP\_SR\_TAMP1F\_Msk}}
\DoxyCodeLine{13615 \textcolor{preprocessor}{\#define TAMP\_SR\_TAMP2F\_Pos           (1U)}}
\DoxyCodeLine{13616 \textcolor{preprocessor}{\#define TAMP\_SR\_TAMP2F\_Msk           (0x1UL << TAMP\_SR\_TAMP2F\_Pos)       }}
\DoxyCodeLine{13617 \textcolor{preprocessor}{\#define TAMP\_SR\_TAMP2F               TAMP\_SR\_TAMP2F\_Msk}}
\DoxyCodeLine{13618 \textcolor{preprocessor}{\#define TAMP\_SR\_TAMP3F\_Pos           (2U)}}
\DoxyCodeLine{13619 \textcolor{preprocessor}{\#define TAMP\_SR\_TAMP3F\_Msk           (0x1UL << TAMP\_SR\_TAMP3F\_Pos)       }}
\DoxyCodeLine{13620 \textcolor{preprocessor}{\#define TAMP\_SR\_TAMP3F               TAMP\_SR\_TAMP3F\_Msk}}
\DoxyCodeLine{13621 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP3F\_Pos          (18U)}}
\DoxyCodeLine{13622 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP3F\_Msk          (0x1UL << TAMP\_SR\_ITAMP3F\_Pos)      }}
\DoxyCodeLine{13623 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP3F              TAMP\_SR\_ITAMP3F\_Msk}}
\DoxyCodeLine{13624 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP4F\_Pos          (19U)}}
\DoxyCodeLine{13625 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP4F\_Msk          (0x1UL << TAMP\_SR\_ITAMP4F\_Pos)      }}
\DoxyCodeLine{13626 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP4F              TAMP\_SR\_ITAMP4F\_Msk}}
\DoxyCodeLine{13627 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP5F\_Pos          (20U)}}
\DoxyCodeLine{13628 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP5F\_Msk          (0x1UL << TAMP\_SR\_ITAMP5F\_Pos)      }}
\DoxyCodeLine{13629 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP5F              TAMP\_SR\_ITAMP5F\_Msk}}
\DoxyCodeLine{13630 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP6F\_Pos          (21U)}}
\DoxyCodeLine{13631 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP6F\_Msk          (0x1UL << TAMP\_SR\_ITAMP6F\_Pos)      }}
\DoxyCodeLine{13632 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP6F              TAMP\_SR\_ITAMP6F\_Msk}}
\DoxyCodeLine{13633 }
\DoxyCodeLine{13634 \textcolor{comment}{/********************  Bits definition for TAMP\_MISR register  ****************/}}
\DoxyCodeLine{13635 \textcolor{preprocessor}{\#define TAMP\_MISR\_TAMP1MF\_Pos        (0U)}}
\DoxyCodeLine{13636 \textcolor{preprocessor}{\#define TAMP\_MISR\_TAMP1MF\_Msk        (0x1UL << TAMP\_MISR\_TAMP1MF\_Pos)       }}
\DoxyCodeLine{13637 \textcolor{preprocessor}{\#define TAMP\_MISR\_TAMP1MF            TAMP\_MISR\_TAMP1MF\_Msk}}
\DoxyCodeLine{13638 \textcolor{preprocessor}{\#define TAMP\_MISR\_TAMP2MF\_Pos        (1U)}}
\DoxyCodeLine{13639 \textcolor{preprocessor}{\#define TAMP\_MISR\_TAMP2MF\_Msk        (0x1UL << TAMP\_MISR\_TAMP2MF\_Pos)       }}
\DoxyCodeLine{13640 \textcolor{preprocessor}{\#define TAMP\_MISR\_TAMP2MF            TAMP\_MISR\_TAMP2MF\_Msk}}
\DoxyCodeLine{13641 \textcolor{preprocessor}{\#define TAMP\_MISR\_TAMP3MF\_Pos        (2U)}}
\DoxyCodeLine{13642 \textcolor{preprocessor}{\#define TAMP\_MISR\_TAMP3MF\_Msk        (0x1UL << TAMP\_MISR\_TAMP3MF\_Pos)       }}
\DoxyCodeLine{13643 \textcolor{preprocessor}{\#define TAMP\_MISR\_TAMP3MF            TAMP\_MISR\_TAMP3MF\_Msk}}
\DoxyCodeLine{13644 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP3MF\_Pos       (18U)}}
\DoxyCodeLine{13645 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP3MF\_Msk       (0x1UL << TAMP\_MISR\_ITAMP3MF\_Pos)      }}
\DoxyCodeLine{13646 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP3MF           TAMP\_MISR\_ITAMP3MF\_Msk}}
\DoxyCodeLine{13647 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP4MF\_Pos       (19U)}}
\DoxyCodeLine{13648 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP4MF\_Msk       (0x1UL << TAMP\_MISR\_ITAMP4MF\_Pos)      }}
\DoxyCodeLine{13649 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP4MF           TAMP\_MISR\_ITAMP4MF\_Msk}}
\DoxyCodeLine{13650 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP5MF\_Pos       (20U)}}
\DoxyCodeLine{13651 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP5MF\_Msk       (0x1UL << TAMP\_MISR\_ITAMP5MF\_Pos)      }}
\DoxyCodeLine{13652 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP5MF           TAMP\_MISR\_ITAMP5MF\_Msk}}
\DoxyCodeLine{13653 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP6MF\_Pos       (21U)}}
\DoxyCodeLine{13654 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP6MF\_Msk       (0x1UL << TAMP\_MISR\_ITAMP6MF\_Pos)      }}
\DoxyCodeLine{13655 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP6MF           TAMP\_MISR\_ITAMP6MF\_Msk}}
\DoxyCodeLine{13656 }
\DoxyCodeLine{13657 \textcolor{comment}{/********************  Bits definition for TAMP\_SCR register  *****************/}}
\DoxyCodeLine{13658 \textcolor{preprocessor}{\#define TAMP\_SCR\_CTAMP1F\_Pos         (0U)}}
\DoxyCodeLine{13659 \textcolor{preprocessor}{\#define TAMP\_SCR\_CTAMP1F\_Msk         (0x1UL << TAMP\_SCR\_CTAMP1F\_Pos)       }}
\DoxyCodeLine{13660 \textcolor{preprocessor}{\#define TAMP\_SCR\_CTAMP1F             TAMP\_SCR\_CTAMP1F\_Msk}}
\DoxyCodeLine{13661 \textcolor{preprocessor}{\#define TAMP\_SCR\_CTAMP2F\_Pos         (1U)}}
\DoxyCodeLine{13662 \textcolor{preprocessor}{\#define TAMP\_SCR\_CTAMP2F\_Msk         (0x1UL << TAMP\_SCR\_CTAMP2F\_Pos)       }}
\DoxyCodeLine{13663 \textcolor{preprocessor}{\#define TAMP\_SCR\_CTAMP2F             TAMP\_SCR\_CTAMP2F\_Msk}}
\DoxyCodeLine{13664 \textcolor{preprocessor}{\#define TAMP\_SCR\_CTAMP3F\_Pos         (2U)}}
\DoxyCodeLine{13665 \textcolor{preprocessor}{\#define TAMP\_SCR\_CTAMP3F\_Msk         (0x1UL << TAMP\_SCR\_CTAMP3F\_Pos)       }}
\DoxyCodeLine{13666 \textcolor{preprocessor}{\#define TAMP\_SCR\_CTAMP3F             TAMP\_SCR\_CTAMP3F\_Msk}}
\DoxyCodeLine{13667 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP3F\_Pos        (18U)}}
\DoxyCodeLine{13668 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP3F\_Msk        (0x1UL << TAMP\_SCR\_CITAMP3F\_Pos)      }}
\DoxyCodeLine{13669 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP3F            TAMP\_SCR\_CITAMP3F\_Msk}}
\DoxyCodeLine{13670 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP4F\_Pos        (19U)}}
\DoxyCodeLine{13671 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP4F\_Msk        (0x1UL << TAMP\_SCR\_CITAMP4F\_Pos)      }}
\DoxyCodeLine{13672 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP4F            TAMP\_SCR\_CITAMP4F\_Msk}}
\DoxyCodeLine{13673 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP5F\_Pos        (20U)}}
\DoxyCodeLine{13674 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP5F\_Msk        (0x1UL << TAMP\_SCR\_CITAMP5F\_Pos)      }}
\DoxyCodeLine{13675 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP5F            TAMP\_SCR\_CITAMP5F\_Msk}}
\DoxyCodeLine{13676 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP6F\_Pos        (21U)}}
\DoxyCodeLine{13677 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP6F\_Msk        (0x1UL << TAMP\_SCR\_CITAMP6F\_Pos)      }}
\DoxyCodeLine{13678 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP6F            TAMP\_SCR\_CITAMP6F\_Msk}}
\DoxyCodeLine{13679 }
\DoxyCodeLine{13680 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP0R register  ***************/}}
\DoxyCodeLine{13681 \textcolor{preprocessor}{\#define TAMP\_BKP0R\_Pos               (0U)}}
\DoxyCodeLine{13682 \textcolor{preprocessor}{\#define TAMP\_BKP0R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP0R\_Pos)         }}
\DoxyCodeLine{13683 \textcolor{preprocessor}{\#define TAMP\_BKP0R                   TAMP\_BKP0R\_Msk}}
\DoxyCodeLine{13684 }
\DoxyCodeLine{13685 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP1R register  ***************/}}
\DoxyCodeLine{13686 \textcolor{preprocessor}{\#define TAMP\_BKP1R\_Pos               (0U)}}
\DoxyCodeLine{13687 \textcolor{preprocessor}{\#define TAMP\_BKP1R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP1R\_Pos)          }}
\DoxyCodeLine{13688 \textcolor{preprocessor}{\#define TAMP\_BKP1R                   TAMP\_BKP1R\_Msk}}
\DoxyCodeLine{13689 }
\DoxyCodeLine{13690 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP2R register  ***************/}}
\DoxyCodeLine{13691 \textcolor{preprocessor}{\#define TAMP\_BKP2R\_Pos               (0U)}}
\DoxyCodeLine{13692 \textcolor{preprocessor}{\#define TAMP\_BKP2R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP2R\_Pos)          }}
\DoxyCodeLine{13693 \textcolor{preprocessor}{\#define TAMP\_BKP2R                   TAMP\_BKP2R\_Msk}}
\DoxyCodeLine{13694 }
\DoxyCodeLine{13695 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP3R register  ***************/}}
\DoxyCodeLine{13696 \textcolor{preprocessor}{\#define TAMP\_BKP3R\_Pos               (0U)}}
\DoxyCodeLine{13697 \textcolor{preprocessor}{\#define TAMP\_BKP3R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP3R\_Pos)          }}
\DoxyCodeLine{13698 \textcolor{preprocessor}{\#define TAMP\_BKP3R                   TAMP\_BKP3R\_Msk}}
\DoxyCodeLine{13699 }
\DoxyCodeLine{13700 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP4R register  ***************/}}
\DoxyCodeLine{13701 \textcolor{preprocessor}{\#define TAMP\_BKP4R\_Pos               (0U)}}
\DoxyCodeLine{13702 \textcolor{preprocessor}{\#define TAMP\_BKP4R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP4R\_Pos)          }}
\DoxyCodeLine{13703 \textcolor{preprocessor}{\#define TAMP\_BKP4R                   TAMP\_BKP4R\_Msk}}
\DoxyCodeLine{13704 }
\DoxyCodeLine{13705 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP5R register  ***************/}}
\DoxyCodeLine{13706 \textcolor{preprocessor}{\#define TAMP\_BKP5R\_Pos               (0U)}}
\DoxyCodeLine{13707 \textcolor{preprocessor}{\#define TAMP\_BKP5R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP5R\_Pos)          }}
\DoxyCodeLine{13708 \textcolor{preprocessor}{\#define TAMP\_BKP5R                   TAMP\_BKP5R\_Msk}}
\DoxyCodeLine{13709 }
\DoxyCodeLine{13710 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP6R register  ***************/}}
\DoxyCodeLine{13711 \textcolor{preprocessor}{\#define TAMP\_BKP6R\_Pos               (0U)}}
\DoxyCodeLine{13712 \textcolor{preprocessor}{\#define TAMP\_BKP6R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP6R\_Pos)          }}
\DoxyCodeLine{13713 \textcolor{preprocessor}{\#define TAMP\_BKP6R                   TAMP\_BKP6R\_Msk}}
\DoxyCodeLine{13714 }
\DoxyCodeLine{13715 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP7R register  ***************/}}
\DoxyCodeLine{13716 \textcolor{preprocessor}{\#define TAMP\_BKP7R\_Pos               (0U)}}
\DoxyCodeLine{13717 \textcolor{preprocessor}{\#define TAMP\_BKP7R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP7R\_Pos)          }}
\DoxyCodeLine{13718 \textcolor{preprocessor}{\#define TAMP\_BKP7R                   TAMP\_BKP7R\_Msk}}
\DoxyCodeLine{13719 }
\DoxyCodeLine{13720 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP8R register  ***************/}}
\DoxyCodeLine{13721 \textcolor{preprocessor}{\#define TAMP\_BKP8R\_Pos               (0U)}}
\DoxyCodeLine{13722 \textcolor{preprocessor}{\#define TAMP\_BKP8R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP8R\_Pos)          }}
\DoxyCodeLine{13723 \textcolor{preprocessor}{\#define TAMP\_BKP8R                   TAMP\_BKP8R\_Msk}}
\DoxyCodeLine{13724 }
\DoxyCodeLine{13725 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP9R register  ***************/}}
\DoxyCodeLine{13726 \textcolor{preprocessor}{\#define TAMP\_BKP9R\_Pos               (0U)}}
\DoxyCodeLine{13727 \textcolor{preprocessor}{\#define TAMP\_BKP9R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP9R\_Pos)          }}
\DoxyCodeLine{13728 \textcolor{preprocessor}{\#define TAMP\_BKP9R                   TAMP\_BKP9R\_Msk}}
\DoxyCodeLine{13729 }
\DoxyCodeLine{13730 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP10R register  ***************/}}
\DoxyCodeLine{13731 \textcolor{preprocessor}{\#define TAMP\_BKP10R\_Pos               (0U)}}
\DoxyCodeLine{13732 \textcolor{preprocessor}{\#define TAMP\_BKP10R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP10R\_Pos)          }}
\DoxyCodeLine{13733 \textcolor{preprocessor}{\#define TAMP\_BKP10R                   TAMP\_BKP10R\_Msk}}
\DoxyCodeLine{13734 }
\DoxyCodeLine{13735 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP11R register  ***************/}}
\DoxyCodeLine{13736 \textcolor{preprocessor}{\#define TAMP\_BKP11R\_Pos               (0U)}}
\DoxyCodeLine{13737 \textcolor{preprocessor}{\#define TAMP\_BKP11R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP11R\_Pos)          }}
\DoxyCodeLine{13738 \textcolor{preprocessor}{\#define TAMP\_BKP11R                   TAMP\_BKP11R\_Msk}}
\DoxyCodeLine{13739 }
\DoxyCodeLine{13740 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP12R register  ***************/}}
\DoxyCodeLine{13741 \textcolor{preprocessor}{\#define TAMP\_BKP12R\_Pos               (0U)}}
\DoxyCodeLine{13742 \textcolor{preprocessor}{\#define TAMP\_BKP12R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP12R\_Pos)          }}
\DoxyCodeLine{13743 \textcolor{preprocessor}{\#define TAMP\_BKP12R                   TAMP\_BKP12R\_Msk}}
\DoxyCodeLine{13744 }
\DoxyCodeLine{13745 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP13R register  ***************/}}
\DoxyCodeLine{13746 \textcolor{preprocessor}{\#define TAMP\_BKP13R\_Pos               (0U)}}
\DoxyCodeLine{13747 \textcolor{preprocessor}{\#define TAMP\_BKP13R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP13R\_Pos)          }}
\DoxyCodeLine{13748 \textcolor{preprocessor}{\#define TAMP\_BKP13R                   TAMP\_BKP13R\_Msk}}
\DoxyCodeLine{13749 }
\DoxyCodeLine{13750 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP14R register  ***************/}}
\DoxyCodeLine{13751 \textcolor{preprocessor}{\#define TAMP\_BKP14R\_Pos               (0U)}}
\DoxyCodeLine{13752 \textcolor{preprocessor}{\#define TAMP\_BKP14R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP14R\_Pos)          }}
\DoxyCodeLine{13753 \textcolor{preprocessor}{\#define TAMP\_BKP14R                   TAMP\_BKP14R\_Msk}}
\DoxyCodeLine{13754 }
\DoxyCodeLine{13755 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP15R register  ***************/}}
\DoxyCodeLine{13756 \textcolor{preprocessor}{\#define TAMP\_BKP15R\_Pos               (0U)}}
\DoxyCodeLine{13757 \textcolor{preprocessor}{\#define TAMP\_BKP15R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP15R\_Pos)          }}
\DoxyCodeLine{13758 \textcolor{preprocessor}{\#define TAMP\_BKP15R                   TAMP\_BKP15R\_Msk}}
\DoxyCodeLine{13759 }
\DoxyCodeLine{13760 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP16R register  ***************/}}
\DoxyCodeLine{13761 \textcolor{preprocessor}{\#define TAMP\_BKP16R\_Pos               (0U)}}
\DoxyCodeLine{13762 \textcolor{preprocessor}{\#define TAMP\_BKP16R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP16R\_Pos)          }}
\DoxyCodeLine{13763 \textcolor{preprocessor}{\#define TAMP\_BKP16R                   TAMP\_BKP16R\_Msk}}
\DoxyCodeLine{13764 }
\DoxyCodeLine{13765 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP17R register  ***************/}}
\DoxyCodeLine{13766 \textcolor{preprocessor}{\#define TAMP\_BKP17R\_Pos               (0U)}}
\DoxyCodeLine{13767 \textcolor{preprocessor}{\#define TAMP\_BKP17R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP17R\_Pos)          }}
\DoxyCodeLine{13768 \textcolor{preprocessor}{\#define TAMP\_BKP17R                   TAMP\_BKP17R\_Msk}}
\DoxyCodeLine{13769 }
\DoxyCodeLine{13770 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP18R register  ***************/}}
\DoxyCodeLine{13771 \textcolor{preprocessor}{\#define TAMP\_BKP18R\_Pos               (0U)}}
\DoxyCodeLine{13772 \textcolor{preprocessor}{\#define TAMP\_BKP18R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP18R\_Pos)          }}
\DoxyCodeLine{13773 \textcolor{preprocessor}{\#define TAMP\_BKP18R                   TAMP\_BKP18R\_Msk}}
\DoxyCodeLine{13774 }
\DoxyCodeLine{13775 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP19R register  ***************/}}
\DoxyCodeLine{13776 \textcolor{preprocessor}{\#define TAMP\_BKP19R\_Pos               (0U)}}
\DoxyCodeLine{13777 \textcolor{preprocessor}{\#define TAMP\_BKP19R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP19R\_Pos)          }}
\DoxyCodeLine{13778 \textcolor{preprocessor}{\#define TAMP\_BKP19R                   TAMP\_BKP19R\_Msk}}
\DoxyCodeLine{13779 }
\DoxyCodeLine{13780 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP20R register  ***************/}}
\DoxyCodeLine{13781 \textcolor{preprocessor}{\#define TAMP\_BKP20R\_Pos               (0U)}}
\DoxyCodeLine{13782 \textcolor{preprocessor}{\#define TAMP\_BKP20R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP20R\_Pos)          }}
\DoxyCodeLine{13783 \textcolor{preprocessor}{\#define TAMP\_BKP20R                   TAMP\_BKP20R\_Msk}}
\DoxyCodeLine{13784 }
\DoxyCodeLine{13785 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP21R register  ***************/}}
\DoxyCodeLine{13786 \textcolor{preprocessor}{\#define TAMP\_BKP21R\_Pos               (0U)}}
\DoxyCodeLine{13787 \textcolor{preprocessor}{\#define TAMP\_BKP21R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP21R\_Pos)          }}
\DoxyCodeLine{13788 \textcolor{preprocessor}{\#define TAMP\_BKP21R                   TAMP\_BKP21R\_Msk}}
\DoxyCodeLine{13789 }
\DoxyCodeLine{13790 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP22R register  ***************/}}
\DoxyCodeLine{13791 \textcolor{preprocessor}{\#define TAMP\_BKP22R\_Pos               (0U)}}
\DoxyCodeLine{13792 \textcolor{preprocessor}{\#define TAMP\_BKP22R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP22R\_Pos)          }}
\DoxyCodeLine{13793 \textcolor{preprocessor}{\#define TAMP\_BKP22R                   TAMP\_BKP22R\_Msk}}
\DoxyCodeLine{13794 }
\DoxyCodeLine{13795 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP23R register  ***************/}}
\DoxyCodeLine{13796 \textcolor{preprocessor}{\#define TAMP\_BKP23R\_Pos               (0U)}}
\DoxyCodeLine{13797 \textcolor{preprocessor}{\#define TAMP\_BKP23R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP23R\_Pos)          }}
\DoxyCodeLine{13798 \textcolor{preprocessor}{\#define TAMP\_BKP23R                   TAMP\_BKP23R\_Msk}}
\DoxyCodeLine{13799 }
\DoxyCodeLine{13800 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP24R register  ***************/}}
\DoxyCodeLine{13801 \textcolor{preprocessor}{\#define TAMP\_BKP24R\_Pos               (0U)}}
\DoxyCodeLine{13802 \textcolor{preprocessor}{\#define TAMP\_BKP24R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP24R\_Pos)          }}
\DoxyCodeLine{13803 \textcolor{preprocessor}{\#define TAMP\_BKP24R                   TAMP\_BKP24R\_Msk}}
\DoxyCodeLine{13804 }
\DoxyCodeLine{13805 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP25R register  ***************/}}
\DoxyCodeLine{13806 \textcolor{preprocessor}{\#define TAMP\_BKP25R\_Pos               (0U)}}
\DoxyCodeLine{13807 \textcolor{preprocessor}{\#define TAMP\_BKP25R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP25R\_Pos)          }}
\DoxyCodeLine{13808 \textcolor{preprocessor}{\#define TAMP\_BKP25R                   TAMP\_BKP25R\_Msk}}
\DoxyCodeLine{13809 }
\DoxyCodeLine{13810 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP26R register  ***************/}}
\DoxyCodeLine{13811 \textcolor{preprocessor}{\#define TAMP\_BKP26R\_Pos               (0U)}}
\DoxyCodeLine{13812 \textcolor{preprocessor}{\#define TAMP\_BKP26R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP26R\_Pos)          }}
\DoxyCodeLine{13813 \textcolor{preprocessor}{\#define TAMP\_BKP26R                   TAMP\_BKP26R\_Msk}}
\DoxyCodeLine{13814 }
\DoxyCodeLine{13815 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP27R register  ***************/}}
\DoxyCodeLine{13816 \textcolor{preprocessor}{\#define TAMP\_BKP27R\_Pos               (0U)}}
\DoxyCodeLine{13817 \textcolor{preprocessor}{\#define TAMP\_BKP27R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP27R\_Pos)          }}
\DoxyCodeLine{13818 \textcolor{preprocessor}{\#define TAMP\_BKP27R                   TAMP\_BKP27R\_Msk}}
\DoxyCodeLine{13819 }
\DoxyCodeLine{13820 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP28R register  ***************/}}
\DoxyCodeLine{13821 \textcolor{preprocessor}{\#define TAMP\_BKP28R\_Pos               (0U)}}
\DoxyCodeLine{13822 \textcolor{preprocessor}{\#define TAMP\_BKP28R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP28R\_Pos)          }}
\DoxyCodeLine{13823 \textcolor{preprocessor}{\#define TAMP\_BKP28R                   TAMP\_BKP28R\_Msk}}
\DoxyCodeLine{13824 }
\DoxyCodeLine{13825 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP29R register  ***************/}}
\DoxyCodeLine{13826 \textcolor{preprocessor}{\#define TAMP\_BKP29R\_Pos               (0U)}}
\DoxyCodeLine{13827 \textcolor{preprocessor}{\#define TAMP\_BKP29R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP29R\_Pos)          }}
\DoxyCodeLine{13828 \textcolor{preprocessor}{\#define TAMP\_BKP29R                   TAMP\_BKP29R\_Msk}}
\DoxyCodeLine{13829 }
\DoxyCodeLine{13830 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP30R register  ***************/}}
\DoxyCodeLine{13831 \textcolor{preprocessor}{\#define TAMP\_BKP30R\_Pos               (0U)}}
\DoxyCodeLine{13832 \textcolor{preprocessor}{\#define TAMP\_BKP30R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP30R\_Pos)          }}
\DoxyCodeLine{13833 \textcolor{preprocessor}{\#define TAMP\_BKP30R                   TAMP\_BKP30R\_Msk}}
\DoxyCodeLine{13834 }
\DoxyCodeLine{13835 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP31R register  ***************/}}
\DoxyCodeLine{13836 \textcolor{preprocessor}{\#define TAMP\_BKP31R\_Pos               (0U)}}
\DoxyCodeLine{13837 \textcolor{preprocessor}{\#define TAMP\_BKP31R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP31R\_Pos)          }}
\DoxyCodeLine{13838 \textcolor{preprocessor}{\#define TAMP\_BKP31R                   TAMP\_BKP31R\_Msk}}
\DoxyCodeLine{13839 }
\DoxyCodeLine{13840 }
\DoxyCodeLine{13841 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13842 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{13843 \textcolor{comment}{/*                          Serial Audio Interface                            */}}
\DoxyCodeLine{13844 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{13845 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13846 \textcolor{comment}{/********************  Bit definition for SAI\_GCR register  *******************/}}
\DoxyCodeLine{13847 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN\_Pos         (0U)}}
\DoxyCodeLine{13848 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN\_Msk         (0x3UL << SAI\_GCR\_SYNCIN\_Pos)               }}
\DoxyCodeLine{13849 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN             SAI\_GCR\_SYNCIN\_Msk                          }}
\DoxyCodeLine{13850 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN\_0           (0x1UL << SAI\_GCR\_SYNCIN\_Pos)               }}
\DoxyCodeLine{13851 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN\_1           (0x2UL << SAI\_GCR\_SYNCIN\_Pos)               }}
\DoxyCodeLine{13853 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT\_Pos        (4U)}}
\DoxyCodeLine{13854 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT\_Msk        (0x3UL << SAI\_GCR\_SYNCOUT\_Pos)              }}
\DoxyCodeLine{13855 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT            SAI\_GCR\_SYNCOUT\_Msk                         }}
\DoxyCodeLine{13856 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT\_0          (0x1UL << SAI\_GCR\_SYNCOUT\_Pos)              }}
\DoxyCodeLine{13857 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT\_1          (0x2UL << SAI\_GCR\_SYNCOUT\_Pos)              }}
\DoxyCodeLine{13859 \textcolor{comment}{/*******************  Bit definition for SAI\_xCR1 register  *******************/}}
\DoxyCodeLine{13860 \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE\_Pos          (0U)}}
\DoxyCodeLine{13861 \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE\_Msk          (0x3UL << SAI\_xCR1\_MODE\_Pos)                }}
\DoxyCodeLine{13862 \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE              SAI\_xCR1\_MODE\_Msk                           }}
\DoxyCodeLine{13863 \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE\_0            (0x1UL << SAI\_xCR1\_MODE\_Pos)                }}
\DoxyCodeLine{13864 \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE\_1            (0x2UL << SAI\_xCR1\_MODE\_Pos)                }}
\DoxyCodeLine{13866 \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG\_Pos        (2U)}}
\DoxyCodeLine{13867 \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG\_Msk        (0x3UL << SAI\_xCR1\_PRTCFG\_Pos)              }}
\DoxyCodeLine{13868 \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG            SAI\_xCR1\_PRTCFG\_Msk                         }}
\DoxyCodeLine{13869 \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG\_0          (0x1UL << SAI\_xCR1\_PRTCFG\_Pos)              }}
\DoxyCodeLine{13870 \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG\_1          (0x2UL << SAI\_xCR1\_PRTCFG\_Pos)              }}
\DoxyCodeLine{13872 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_Pos            (5U)}}
\DoxyCodeLine{13873 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_Msk            (0x7UL << SAI\_xCR1\_DS\_Pos)                  }}
\DoxyCodeLine{13874 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS                SAI\_xCR1\_DS\_Msk                             }}
\DoxyCodeLine{13875 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_0              (0x1UL << SAI\_xCR1\_DS\_Pos)                  }}
\DoxyCodeLine{13876 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_1              (0x2UL << SAI\_xCR1\_DS\_Pos)                  }}
\DoxyCodeLine{13877 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_2              (0x4UL << SAI\_xCR1\_DS\_Pos)                  }}
\DoxyCodeLine{13879 \textcolor{preprocessor}{\#define SAI\_xCR1\_LSBFIRST\_Pos      (8U)}}
\DoxyCodeLine{13880 \textcolor{preprocessor}{\#define SAI\_xCR1\_LSBFIRST\_Msk      (0x1UL << SAI\_xCR1\_LSBFIRST\_Pos)            }}
\DoxyCodeLine{13881 \textcolor{preprocessor}{\#define SAI\_xCR1\_LSBFIRST          SAI\_xCR1\_LSBFIRST\_Msk                       }}
\DoxyCodeLine{13882 \textcolor{preprocessor}{\#define SAI\_xCR1\_CKSTR\_Pos         (9U)}}
\DoxyCodeLine{13883 \textcolor{preprocessor}{\#define SAI\_xCR1\_CKSTR\_Msk         (0x1UL << SAI\_xCR1\_CKSTR\_Pos)               }}
\DoxyCodeLine{13884 \textcolor{preprocessor}{\#define SAI\_xCR1\_CKSTR             SAI\_xCR1\_CKSTR\_Msk                          }}
\DoxyCodeLine{13886 \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN\_Pos        (10U)}}
\DoxyCodeLine{13887 \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN\_Msk        (0x3UL << SAI\_xCR1\_SYNCEN\_Pos)              }}
\DoxyCodeLine{13888 \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN            SAI\_xCR1\_SYNCEN\_Msk                         }}
\DoxyCodeLine{13889 \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN\_0          (0x1UL << SAI\_xCR1\_SYNCEN\_Pos)              }}
\DoxyCodeLine{13890 \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN\_1          (0x2UL << SAI\_xCR1\_SYNCEN\_Pos)              }}
\DoxyCodeLine{13892 \textcolor{preprocessor}{\#define SAI\_xCR1\_MONO\_Pos          (12U)}}
\DoxyCodeLine{13893 \textcolor{preprocessor}{\#define SAI\_xCR1\_MONO\_Msk          (0x1UL << SAI\_xCR1\_MONO\_Pos)                }}
\DoxyCodeLine{13894 \textcolor{preprocessor}{\#define SAI\_xCR1\_MONO              SAI\_xCR1\_MONO\_Msk                           }}
\DoxyCodeLine{13895 \textcolor{preprocessor}{\#define SAI\_xCR1\_OUTDRIV\_Pos       (13U)}}
\DoxyCodeLine{13896 \textcolor{preprocessor}{\#define SAI\_xCR1\_OUTDRIV\_Msk       (0x1UL << SAI\_xCR1\_OUTDRIV\_Pos)             }}
\DoxyCodeLine{13897 \textcolor{preprocessor}{\#define SAI\_xCR1\_OUTDRIV           SAI\_xCR1\_OUTDRIV\_Msk                        }}
\DoxyCodeLine{13898 \textcolor{preprocessor}{\#define SAI\_xCR1\_SAIEN\_Pos         (16U)}}
\DoxyCodeLine{13899 \textcolor{preprocessor}{\#define SAI\_xCR1\_SAIEN\_Msk         (0x1UL << SAI\_xCR1\_SAIEN\_Pos)               }}
\DoxyCodeLine{13900 \textcolor{preprocessor}{\#define SAI\_xCR1\_SAIEN             SAI\_xCR1\_SAIEN\_Msk                          }}
\DoxyCodeLine{13901 \textcolor{preprocessor}{\#define SAI\_xCR1\_DMAEN\_Pos         (17U)}}
\DoxyCodeLine{13902 \textcolor{preprocessor}{\#define SAI\_xCR1\_DMAEN\_Msk         (0x1UL << SAI\_xCR1\_DMAEN\_Pos)               }}
\DoxyCodeLine{13903 \textcolor{preprocessor}{\#define SAI\_xCR1\_DMAEN             SAI\_xCR1\_DMAEN\_Msk                          }}
\DoxyCodeLine{13904 \textcolor{preprocessor}{\#define SAI\_xCR1\_NODIV\_Pos         (19U)}}
\DoxyCodeLine{13905 \textcolor{preprocessor}{\#define SAI\_xCR1\_NODIV\_Msk         (0x1UL << SAI\_xCR1\_NODIV\_Pos)               }}
\DoxyCodeLine{13906 \textcolor{preprocessor}{\#define SAI\_xCR1\_NODIV             SAI\_xCR1\_NODIV\_Msk                          }}
\DoxyCodeLine{13908 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_Pos        (20U)}}
\DoxyCodeLine{13909 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_Msk        (0x3FUL << SAI\_xCR1\_MCKDIV\_Pos)             }}
\DoxyCodeLine{13910 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV            SAI\_xCR1\_MCKDIV\_Msk                         }}
\DoxyCodeLine{13911 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_0          (0x00100000U)                               }}
\DoxyCodeLine{13912 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_1          (0x00200000U)                               }}
\DoxyCodeLine{13913 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_2          (0x00400000U)                               }}
\DoxyCodeLine{13914 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_3          (0x00800000U)                               }}
\DoxyCodeLine{13915 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_4          (0x01000000U)                               }}
\DoxyCodeLine{13916 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_5          (0x02000000U)                               }}
\DoxyCodeLine{13918 \textcolor{preprocessor}{\#define SAI\_xCR1\_OSR\_Pos           (26U)}}
\DoxyCodeLine{13919 \textcolor{preprocessor}{\#define SAI\_xCR1\_OSR\_Msk           (0x1UL << SAI\_xCR1\_OSR\_Pos)                 }}
\DoxyCodeLine{13920 \textcolor{preprocessor}{\#define SAI\_xCR1\_OSR               SAI\_xCR1\_OSR\_Msk                            }}
\DoxyCodeLine{13922 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKEN\_Pos         (27U)}}
\DoxyCodeLine{13923 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKEN\_Msk         (0x1UL << SAI\_xCR1\_MCKEN\_Pos)               }}
\DoxyCodeLine{13924 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKEN             SAI\_xCR1\_MCKEN\_Msk                          }}
\DoxyCodeLine{13926 \textcolor{comment}{/*******************  Bit definition for SAI\_xCR2 register  *******************/}}
\DoxyCodeLine{13927 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_Pos           (0U)}}
\DoxyCodeLine{13928 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_Msk           (0x7UL << SAI\_xCR2\_FTH\_Pos)                 }}
\DoxyCodeLine{13929 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH               SAI\_xCR2\_FTH\_Msk                            }}
\DoxyCodeLine{13930 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_0             (0x1UL << SAI\_xCR2\_FTH\_Pos)                 }}
\DoxyCodeLine{13931 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_1             (0x2UL << SAI\_xCR2\_FTH\_Pos)                 }}
\DoxyCodeLine{13932 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_2             (0x4UL << SAI\_xCR2\_FTH\_Pos)                 }}
\DoxyCodeLine{13934 \textcolor{preprocessor}{\#define SAI\_xCR2\_FFLUSH\_Pos        (3U)}}
\DoxyCodeLine{13935 \textcolor{preprocessor}{\#define SAI\_xCR2\_FFLUSH\_Msk        (0x1UL << SAI\_xCR2\_FFLUSH\_Pos)              }}
\DoxyCodeLine{13936 \textcolor{preprocessor}{\#define SAI\_xCR2\_FFLUSH            SAI\_xCR2\_FFLUSH\_Msk                         }}
\DoxyCodeLine{13937 \textcolor{preprocessor}{\#define SAI\_xCR2\_TRIS\_Pos          (4U)}}
\DoxyCodeLine{13938 \textcolor{preprocessor}{\#define SAI\_xCR2\_TRIS\_Msk          (0x1UL << SAI\_xCR2\_TRIS\_Pos)                }}
\DoxyCodeLine{13939 \textcolor{preprocessor}{\#define SAI\_xCR2\_TRIS              SAI\_xCR2\_TRIS\_Msk                           }}
\DoxyCodeLine{13940 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTE\_Pos          (5U)}}
\DoxyCodeLine{13941 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTE\_Msk          (0x1UL << SAI\_xCR2\_MUTE\_Pos)                }}
\DoxyCodeLine{13942 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTE              SAI\_xCR2\_MUTE\_Msk                           }}
\DoxyCodeLine{13943 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTEVAL\_Pos       (6U)}}
\DoxyCodeLine{13944 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTEVAL\_Msk       (0x1UL << SAI\_xCR2\_MUTEVAL\_Pos)             }}
\DoxyCodeLine{13945 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTEVAL           SAI\_xCR2\_MUTEVAL\_Msk                        }}
\DoxyCodeLine{13948 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_Pos       (7U)}}
\DoxyCodeLine{13949 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_Msk       (0x3FUL << SAI\_xCR2\_MUTECNT\_Pos)            }}
\DoxyCodeLine{13950 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT           SAI\_xCR2\_MUTECNT\_Msk                        }}
\DoxyCodeLine{13951 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_0         (0x01UL << SAI\_xCR2\_MUTECNT\_Pos)            }}
\DoxyCodeLine{13952 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_1         (0x02UL << SAI\_xCR2\_MUTECNT\_Pos)            }}
\DoxyCodeLine{13953 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_2         (0x04UL << SAI\_xCR2\_MUTECNT\_Pos)            }}
\DoxyCodeLine{13954 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_3         (0x08UL << SAI\_xCR2\_MUTECNT\_Pos)            }}
\DoxyCodeLine{13955 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_4         (0x10UL << SAI\_xCR2\_MUTECNT\_Pos)            }}
\DoxyCodeLine{13956 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_5         (0x20UL << SAI\_xCR2\_MUTECNT\_Pos)            }}
\DoxyCodeLine{13958 \textcolor{preprocessor}{\#define SAI\_xCR2\_CPL\_Pos           (13U)}}
\DoxyCodeLine{13959 \textcolor{preprocessor}{\#define SAI\_xCR2\_CPL\_Msk           (0x1UL << SAI\_xCR2\_CPL\_Pos)                 }}
\DoxyCodeLine{13960 \textcolor{preprocessor}{\#define SAI\_xCR2\_CPL               SAI\_xCR2\_CPL\_Msk                            }}
\DoxyCodeLine{13961 \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP\_Pos          (14U)}}
\DoxyCodeLine{13962 \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP\_Msk          (0x3UL << SAI\_xCR2\_COMP\_Pos)                }}
\DoxyCodeLine{13963 \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP              SAI\_xCR2\_COMP\_Msk                           }}
\DoxyCodeLine{13964 \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP\_0            (0x1UL << SAI\_xCR2\_COMP\_Pos)                }}
\DoxyCodeLine{13965 \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP\_1            (0x2UL << SAI\_xCR2\_COMP\_Pos)                }}
\DoxyCodeLine{13968 \textcolor{comment}{/******************  Bit definition for SAI\_xFRCR register  *******************/}}
\DoxyCodeLine{13969 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_Pos          (0U)}}
\DoxyCodeLine{13970 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_Msk          (0xFFUL << SAI\_xFRCR\_FRL\_Pos)               }}
\DoxyCodeLine{13971 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL              SAI\_xFRCR\_FRL\_Msk                           }}
\DoxyCodeLine{13972 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_0            (0x01UL << SAI\_xFRCR\_FRL\_Pos)               }}
\DoxyCodeLine{13973 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_1            (0x02UL << SAI\_xFRCR\_FRL\_Pos)               }}
\DoxyCodeLine{13974 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_2            (0x04UL << SAI\_xFRCR\_FRL\_Pos)               }}
\DoxyCodeLine{13975 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_3            (0x08UL << SAI\_xFRCR\_FRL\_Pos)               }}
\DoxyCodeLine{13976 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_4            (0x10UL << SAI\_xFRCR\_FRL\_Pos)               }}
\DoxyCodeLine{13977 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_5            (0x20UL << SAI\_xFRCR\_FRL\_Pos)               }}
\DoxyCodeLine{13978 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_6            (0x40UL << SAI\_xFRCR\_FRL\_Pos)               }}
\DoxyCodeLine{13979 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_7            (0x80UL << SAI\_xFRCR\_FRL\_Pos)               }}
\DoxyCodeLine{13981 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_Pos        (8U)}}
\DoxyCodeLine{13982 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_Msk        (0x7FUL << SAI\_xFRCR\_FSALL\_Pos)             }}
\DoxyCodeLine{13983 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL            SAI\_xFRCR\_FSALL\_Msk                         }}
\DoxyCodeLine{13984 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_0          (0x01UL << SAI\_xFRCR\_FSALL\_Pos)             }}
\DoxyCodeLine{13985 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_1          (0x02UL << SAI\_xFRCR\_FSALL\_Pos)             }}
\DoxyCodeLine{13986 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_2          (0x04UL << SAI\_xFRCR\_FSALL\_Pos)             }}
\DoxyCodeLine{13987 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_3          (0x08UL << SAI\_xFRCR\_FSALL\_Pos)             }}
\DoxyCodeLine{13988 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_4          (0x10UL << SAI\_xFRCR\_FSALL\_Pos)             }}
\DoxyCodeLine{13989 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_5          (0x20UL << SAI\_xFRCR\_FSALL\_Pos)             }}
\DoxyCodeLine{13990 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_6          (0x40UL << SAI\_xFRCR\_FSALL\_Pos)             }}
\DoxyCodeLine{13992 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSDEF\_Pos        (16U)}}
\DoxyCodeLine{13993 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSDEF\_Msk        (0x1UL << SAI\_xFRCR\_FSDEF\_Pos)              }}
\DoxyCodeLine{13994 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSDEF            SAI\_xFRCR\_FSDEF\_Msk                         }}
\DoxyCodeLine{13995 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSPOL\_Pos        (17U)}}
\DoxyCodeLine{13996 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSPOL\_Msk        (0x1UL << SAI\_xFRCR\_FSPOL\_Pos)              }}
\DoxyCodeLine{13997 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSPOL            SAI\_xFRCR\_FSPOL\_Msk                         }}
\DoxyCodeLine{13998 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSOFF\_Pos        (18U)}}
\DoxyCodeLine{13999 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSOFF\_Msk        (0x1UL << SAI\_xFRCR\_FSOFF\_Pos)              }}
\DoxyCodeLine{14000 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSOFF            SAI\_xFRCR\_FSOFF\_Msk                         }}
\DoxyCodeLine{14002 \textcolor{comment}{/******************  Bit definition for SAI\_xSLOTR register  *******************/}}
\DoxyCodeLine{14003 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_Pos       (0U)}}
\DoxyCodeLine{14004 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_Msk       (0x1FUL << SAI\_xSLOTR\_FBOFF\_Pos)            }}
\DoxyCodeLine{14005 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF           SAI\_xSLOTR\_FBOFF\_Msk                        }}
\DoxyCodeLine{14006 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_0         (0x01UL << SAI\_xSLOTR\_FBOFF\_Pos)            }}
\DoxyCodeLine{14007 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_1         (0x02UL << SAI\_xSLOTR\_FBOFF\_Pos)            }}
\DoxyCodeLine{14008 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_2         (0x04UL << SAI\_xSLOTR\_FBOFF\_Pos)            }}
\DoxyCodeLine{14009 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_3         (0x08UL << SAI\_xSLOTR\_FBOFF\_Pos)            }}
\DoxyCodeLine{14010 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_4         (0x10UL << SAI\_xSLOTR\_FBOFF\_Pos)            }}
\DoxyCodeLine{14012 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ\_Pos      (6U)}}
\DoxyCodeLine{14013 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ\_Msk      (0x3UL << SAI\_xSLOTR\_SLOTSZ\_Pos)            }}
\DoxyCodeLine{14014 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ          SAI\_xSLOTR\_SLOTSZ\_Msk                       }}
\DoxyCodeLine{14015 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ\_0        (0x1UL << SAI\_xSLOTR\_SLOTSZ\_Pos)            }}
\DoxyCodeLine{14016 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ\_1        (0x2UL << SAI\_xSLOTR\_SLOTSZ\_Pos)            }}
\DoxyCodeLine{14018 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_Pos      (8U)}}
\DoxyCodeLine{14019 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_Msk      (0xFUL << SAI\_xSLOTR\_NBSLOT\_Pos)            }}
\DoxyCodeLine{14020 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT          SAI\_xSLOTR\_NBSLOT\_Msk                       }}
\DoxyCodeLine{14021 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_0        (0x1UL << SAI\_xSLOTR\_NBSLOT\_Pos)            }}
\DoxyCodeLine{14022 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_1        (0x2UL << SAI\_xSLOTR\_NBSLOT\_Pos)            }}
\DoxyCodeLine{14023 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_2        (0x4UL << SAI\_xSLOTR\_NBSLOT\_Pos)            }}
\DoxyCodeLine{14024 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_3        (0x8UL << SAI\_xSLOTR\_NBSLOT\_Pos)            }}
\DoxyCodeLine{14026 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTEN\_Pos      (16U)}}
\DoxyCodeLine{14027 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTEN\_Msk      (0xFFFFUL << SAI\_xSLOTR\_SLOTEN\_Pos)         }}
\DoxyCodeLine{14028 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTEN          SAI\_xSLOTR\_SLOTEN\_Msk                       }}
\DoxyCodeLine{14030 \textcolor{comment}{/*******************  Bit definition for SAI\_xIMR register  *******************/}}
\DoxyCodeLine{14031 \textcolor{preprocessor}{\#define SAI\_xIMR\_OVRUDRIE\_Pos      (0U)}}
\DoxyCodeLine{14032 \textcolor{preprocessor}{\#define SAI\_xIMR\_OVRUDRIE\_Msk      (0x1UL << SAI\_xIMR\_OVRUDRIE\_Pos)            }}
\DoxyCodeLine{14033 \textcolor{preprocessor}{\#define SAI\_xIMR\_OVRUDRIE          SAI\_xIMR\_OVRUDRIE\_Msk                       }}
\DoxyCodeLine{14034 \textcolor{preprocessor}{\#define SAI\_xIMR\_MUTEDETIE\_Pos     (1U)}}
\DoxyCodeLine{14035 \textcolor{preprocessor}{\#define SAI\_xIMR\_MUTEDETIE\_Msk     (0x1UL << SAI\_xIMR\_MUTEDETIE\_Pos)           }}
\DoxyCodeLine{14036 \textcolor{preprocessor}{\#define SAI\_xIMR\_MUTEDETIE         SAI\_xIMR\_MUTEDETIE\_Msk                      }}
\DoxyCodeLine{14037 \textcolor{preprocessor}{\#define SAI\_xIMR\_WCKCFGIE\_Pos      (2U)}}
\DoxyCodeLine{14038 \textcolor{preprocessor}{\#define SAI\_xIMR\_WCKCFGIE\_Msk      (0x1UL << SAI\_xIMR\_WCKCFGIE\_Pos)            }}
\DoxyCodeLine{14039 \textcolor{preprocessor}{\#define SAI\_xIMR\_WCKCFGIE          SAI\_xIMR\_WCKCFGIE\_Msk                       }}
\DoxyCodeLine{14040 \textcolor{preprocessor}{\#define SAI\_xIMR\_FREQIE\_Pos        (3U)}}
\DoxyCodeLine{14041 \textcolor{preprocessor}{\#define SAI\_xIMR\_FREQIE\_Msk        (0x1UL << SAI\_xIMR\_FREQIE\_Pos)              }}
\DoxyCodeLine{14042 \textcolor{preprocessor}{\#define SAI\_xIMR\_FREQIE            SAI\_xIMR\_FREQIE\_Msk                         }}
\DoxyCodeLine{14043 \textcolor{preprocessor}{\#define SAI\_xIMR\_CNRDYIE\_Pos       (4U)}}
\DoxyCodeLine{14044 \textcolor{preprocessor}{\#define SAI\_xIMR\_CNRDYIE\_Msk       (0x1UL << SAI\_xIMR\_CNRDYIE\_Pos)             }}
\DoxyCodeLine{14045 \textcolor{preprocessor}{\#define SAI\_xIMR\_CNRDYIE           SAI\_xIMR\_CNRDYIE\_Msk                        }}
\DoxyCodeLine{14046 \textcolor{preprocessor}{\#define SAI\_xIMR\_AFSDETIE\_Pos      (5U)}}
\DoxyCodeLine{14047 \textcolor{preprocessor}{\#define SAI\_xIMR\_AFSDETIE\_Msk      (0x1UL << SAI\_xIMR\_AFSDETIE\_Pos)            }}
\DoxyCodeLine{14048 \textcolor{preprocessor}{\#define SAI\_xIMR\_AFSDETIE          SAI\_xIMR\_AFSDETIE\_Msk                       }}
\DoxyCodeLine{14049 \textcolor{preprocessor}{\#define SAI\_xIMR\_LFSDETIE\_Pos      (6U)}}
\DoxyCodeLine{14050 \textcolor{preprocessor}{\#define SAI\_xIMR\_LFSDETIE\_Msk      (0x1UL << SAI\_xIMR\_LFSDETIE\_Pos)            }}
\DoxyCodeLine{14051 \textcolor{preprocessor}{\#define SAI\_xIMR\_LFSDETIE          SAI\_xIMR\_LFSDETIE\_Msk                       }}
\DoxyCodeLine{14053 \textcolor{comment}{/********************  Bit definition for SAI\_xSR register  *******************/}}
\DoxyCodeLine{14054 \textcolor{preprocessor}{\#define SAI\_xSR\_OVRUDR\_Pos         (0U)}}
\DoxyCodeLine{14055 \textcolor{preprocessor}{\#define SAI\_xSR\_OVRUDR\_Msk         (0x1UL << SAI\_xSR\_OVRUDR\_Pos)               }}
\DoxyCodeLine{14056 \textcolor{preprocessor}{\#define SAI\_xSR\_OVRUDR             SAI\_xSR\_OVRUDR\_Msk                          }}
\DoxyCodeLine{14057 \textcolor{preprocessor}{\#define SAI\_xSR\_MUTEDET\_Pos        (1U)}}
\DoxyCodeLine{14058 \textcolor{preprocessor}{\#define SAI\_xSR\_MUTEDET\_Msk        (0x1UL << SAI\_xSR\_MUTEDET\_Pos)              }}
\DoxyCodeLine{14059 \textcolor{preprocessor}{\#define SAI\_xSR\_MUTEDET            SAI\_xSR\_MUTEDET\_Msk                         }}
\DoxyCodeLine{14060 \textcolor{preprocessor}{\#define SAI\_xSR\_WCKCFG\_Pos         (2U)}}
\DoxyCodeLine{14061 \textcolor{preprocessor}{\#define SAI\_xSR\_WCKCFG\_Msk         (0x1UL << SAI\_xSR\_WCKCFG\_Pos)               }}
\DoxyCodeLine{14062 \textcolor{preprocessor}{\#define SAI\_xSR\_WCKCFG             SAI\_xSR\_WCKCFG\_Msk                          }}
\DoxyCodeLine{14063 \textcolor{preprocessor}{\#define SAI\_xSR\_FREQ\_Pos           (3U)}}
\DoxyCodeLine{14064 \textcolor{preprocessor}{\#define SAI\_xSR\_FREQ\_Msk           (0x1UL << SAI\_xSR\_FREQ\_Pos)                 }}
\DoxyCodeLine{14065 \textcolor{preprocessor}{\#define SAI\_xSR\_FREQ               SAI\_xSR\_FREQ\_Msk                            }}
\DoxyCodeLine{14066 \textcolor{preprocessor}{\#define SAI\_xSR\_CNRDY\_Pos          (4U)}}
\DoxyCodeLine{14067 \textcolor{preprocessor}{\#define SAI\_xSR\_CNRDY\_Msk          (0x1UL << SAI\_xSR\_CNRDY\_Pos)                }}
\DoxyCodeLine{14068 \textcolor{preprocessor}{\#define SAI\_xSR\_CNRDY              SAI\_xSR\_CNRDY\_Msk                           }}
\DoxyCodeLine{14069 \textcolor{preprocessor}{\#define SAI\_xSR\_AFSDET\_Pos         (5U)}}
\DoxyCodeLine{14070 \textcolor{preprocessor}{\#define SAI\_xSR\_AFSDET\_Msk         (0x1UL << SAI\_xSR\_AFSDET\_Pos)               }}
\DoxyCodeLine{14071 \textcolor{preprocessor}{\#define SAI\_xSR\_AFSDET             SAI\_xSR\_AFSDET\_Msk                          }}
\DoxyCodeLine{14072 \textcolor{preprocessor}{\#define SAI\_xSR\_LFSDET\_Pos         (6U)}}
\DoxyCodeLine{14073 \textcolor{preprocessor}{\#define SAI\_xSR\_LFSDET\_Msk         (0x1UL << SAI\_xSR\_LFSDET\_Pos)               }}
\DoxyCodeLine{14074 \textcolor{preprocessor}{\#define SAI\_xSR\_LFSDET             SAI\_xSR\_LFSDET\_Msk                          }}
\DoxyCodeLine{14076 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_Pos           (16U)}}
\DoxyCodeLine{14077 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_Msk           (0x7UL << SAI\_xSR\_FLVL\_Pos)                 }}
\DoxyCodeLine{14078 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL               SAI\_xSR\_FLVL\_Msk                            }}
\DoxyCodeLine{14079 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_0             (0x1UL << SAI\_xSR\_FLVL\_Pos)                 }}
\DoxyCodeLine{14080 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_1             (0x2UL << SAI\_xSR\_FLVL\_Pos)                 }}
\DoxyCodeLine{14081 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_2             (0x4UL << SAI\_xSR\_FLVL\_Pos)                 }}
\DoxyCodeLine{14083 \textcolor{comment}{/******************  Bit definition for SAI\_xCLRFR register  ******************/}}
\DoxyCodeLine{14084 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_COVRUDR\_Pos     (0U)}}
\DoxyCodeLine{14085 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_COVRUDR\_Msk     (0x1UL << SAI\_xCLRFR\_COVRUDR\_Pos)           }}
\DoxyCodeLine{14086 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_COVRUDR         SAI\_xCLRFR\_COVRUDR\_Msk                      }}
\DoxyCodeLine{14087 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CMUTEDET\_Pos    (1U)}}
\DoxyCodeLine{14088 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CMUTEDET\_Msk    (0x1UL << SAI\_xCLRFR\_CMUTEDET\_Pos)          }}
\DoxyCodeLine{14089 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CMUTEDET        SAI\_xCLRFR\_CMUTEDET\_Msk                     }}
\DoxyCodeLine{14090 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CWCKCFG\_Pos     (2U)}}
\DoxyCodeLine{14091 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CWCKCFG\_Msk     (0x1UL << SAI\_xCLRFR\_CWCKCFG\_Pos)           }}
\DoxyCodeLine{14092 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CWCKCFG         SAI\_xCLRFR\_CWCKCFG\_Msk                      }}
\DoxyCodeLine{14093 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CFREQ\_Pos       (3U)}}
\DoxyCodeLine{14094 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CFREQ\_Msk       (0x1UL << SAI\_xCLRFR\_CFREQ\_Pos)             }}
\DoxyCodeLine{14095 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CFREQ           SAI\_xCLRFR\_CFREQ\_Msk                        }}
\DoxyCodeLine{14096 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CCNRDY\_Pos      (4U)}}
\DoxyCodeLine{14097 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CCNRDY\_Msk      (0x1UL << SAI\_xCLRFR\_CCNRDY\_Pos)            }}
\DoxyCodeLine{14098 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CCNRDY          SAI\_xCLRFR\_CCNRDY\_Msk                       }}
\DoxyCodeLine{14099 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CAFSDET\_Pos     (5U)}}
\DoxyCodeLine{14100 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CAFSDET\_Msk     (0x1UL << SAI\_xCLRFR\_CAFSDET\_Pos)           }}
\DoxyCodeLine{14101 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CAFSDET         SAI\_xCLRFR\_CAFSDET\_Msk                      }}
\DoxyCodeLine{14102 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CLFSDET\_Pos     (6U)}}
\DoxyCodeLine{14103 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CLFSDET\_Msk     (0x1UL << SAI\_xCLRFR\_CLFSDET\_Pos)           }}
\DoxyCodeLine{14104 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CLFSDET         SAI\_xCLRFR\_CLFSDET\_Msk                      }}
\DoxyCodeLine{14106 \textcolor{comment}{/******************  Bit definition for SAI\_xDR register  ******************/}}
\DoxyCodeLine{14107 \textcolor{preprocessor}{\#define SAI\_xDR\_DATA\_Pos           (0U)}}
\DoxyCodeLine{14108 \textcolor{preprocessor}{\#define SAI\_xDR\_DATA\_Msk           (0xFFFFFFFFUL << SAI\_xDR\_DATA\_Pos)          }}
\DoxyCodeLine{14109 \textcolor{preprocessor}{\#define SAI\_xDR\_DATA               SAI\_xDR\_DATA\_Msk}}
\DoxyCodeLine{14110 }
\DoxyCodeLine{14111 \textcolor{comment}{/******************  Bit definition for SAI\_PDMCR register  *******************/}}
\DoxyCodeLine{14112 \textcolor{preprocessor}{\#define SAI\_PDMCR\_PDMEN\_Pos        (0U)}}
\DoxyCodeLine{14113 \textcolor{preprocessor}{\#define SAI\_PDMCR\_PDMEN\_Msk        (0x1UL << SAI\_PDMCR\_PDMEN\_Pos)              }}
\DoxyCodeLine{14114 \textcolor{preprocessor}{\#define SAI\_PDMCR\_PDMEN            SAI\_PDMCR\_PDMEN\_Msk                         }}
\DoxyCodeLine{14116 \textcolor{preprocessor}{\#define SAI\_PDMCR\_MICNBR\_Pos       (4U)}}
\DoxyCodeLine{14117 \textcolor{preprocessor}{\#define SAI\_PDMCR\_MICNBR\_Msk       (0x3UL << SAI\_PDMCR\_MICNBR\_Pos)             }}
\DoxyCodeLine{14118 \textcolor{preprocessor}{\#define SAI\_PDMCR\_MICNBR           SAI\_PDMCR\_MICNBR\_Msk                        }}
\DoxyCodeLine{14119 \textcolor{preprocessor}{\#define SAI\_PDMCR\_MICNBR\_0         (0x1UL << SAI\_PDMCR\_MICNBR\_Pos)             }}
\DoxyCodeLine{14120 \textcolor{preprocessor}{\#define SAI\_PDMCR\_MICNBR\_1         (0x2UL << SAI\_PDMCR\_MICNBR\_Pos)             }}
\DoxyCodeLine{14122 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN1\_Pos        (8U)}}
\DoxyCodeLine{14123 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN1\_Msk        (0x1UL << SAI\_PDMCR\_CKEN1\_Pos)              }}
\DoxyCodeLine{14124 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN1            SAI\_PDMCR\_CKEN1\_Msk                         }}
\DoxyCodeLine{14125 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN2\_Pos        (9U)}}
\DoxyCodeLine{14126 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN2\_Msk        (0x1UL << SAI\_PDMCR\_CKEN2\_Pos)              }}
\DoxyCodeLine{14127 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN2            SAI\_PDMCR\_CKEN2\_Msk                         }}
\DoxyCodeLine{14128 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN3\_Pos        (10U)}}
\DoxyCodeLine{14129 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN3\_Msk        (0x1UL << SAI\_PDMCR\_CKEN3\_Pos)              }}
\DoxyCodeLine{14130 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN3            SAI\_PDMCR\_CKEN3\_Msk                         }}
\DoxyCodeLine{14131 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN4\_Pos        (11U)}}
\DoxyCodeLine{14132 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN4\_Msk        (0x1UL << SAI\_PDMCR\_CKEN4\_Pos)              }}
\DoxyCodeLine{14133 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN4            SAI\_PDMCR\_CKEN4\_Msk                         }}
\DoxyCodeLine{14135 \textcolor{comment}{/******************  Bit definition for SAI\_PDMDLY register  ******************/}}
\DoxyCodeLine{14136 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1L\_Pos      (0U)}}
\DoxyCodeLine{14137 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1L\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM1L\_Pos)            }}
\DoxyCodeLine{14138 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1L          SAI\_PDMDLY\_DLYM1L\_Msk                       }}
\DoxyCodeLine{14139 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1L\_0        (0x1UL << SAI\_PDMDLY\_DLYM1L\_Pos)            }}
\DoxyCodeLine{14140 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1L\_1        (0x2UL << SAI\_PDMDLY\_DLYM1L\_Pos)            }}
\DoxyCodeLine{14141 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1L\_2        (0x4UL << SAI\_PDMDLY\_DLYM1L\_Pos)            }}
\DoxyCodeLine{14143 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1R\_Pos      (4U)}}
\DoxyCodeLine{14144 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1R\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM1R\_Pos)            }}
\DoxyCodeLine{14145 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1R          SAI\_PDMDLY\_DLYM1R\_Msk                       }}
\DoxyCodeLine{14146 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1R\_0        (0x1UL << SAI\_PDMDLY\_DLYM1R\_Pos)            }}
\DoxyCodeLine{14147 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1R\_1        (0x2UL << SAI\_PDMDLY\_DLYM1R\_Pos)            }}
\DoxyCodeLine{14148 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1R\_2        (0x4UL << SAI\_PDMDLY\_DLYM1R\_Pos)            }}
\DoxyCodeLine{14150 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2L\_Pos      (8U)}}
\DoxyCodeLine{14151 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2L\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM2L\_Pos)            }}
\DoxyCodeLine{14152 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2L          SAI\_PDMDLY\_DLYM2L\_Msk                       }}
\DoxyCodeLine{14153 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2L\_0        (0x1UL << SAI\_PDMDLY\_DLYM2L\_Pos)            }}
\DoxyCodeLine{14154 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2L\_1        (0x2UL << SAI\_PDMDLY\_DLYM2L\_Pos)            }}
\DoxyCodeLine{14155 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2L\_2        (0x4UL << SAI\_PDMDLY\_DLYM2L\_Pos)            }}
\DoxyCodeLine{14157 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2R\_Pos      (12U)}}
\DoxyCodeLine{14158 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2R\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM2R\_Pos)            }}
\DoxyCodeLine{14159 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2R          SAI\_PDMDLY\_DLYM2R\_Msk                       }}
\DoxyCodeLine{14160 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2R\_0        (0x1UL << SAI\_PDMDLY\_DLYM2R\_Pos)            }}
\DoxyCodeLine{14161 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2R\_1        (0x2UL << SAI\_PDMDLY\_DLYM2R\_Pos)            }}
\DoxyCodeLine{14162 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2R\_2        (0x4UL << SAI\_PDMDLY\_DLYM2R\_Pos)            }}
\DoxyCodeLine{14164 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3L\_Pos      (16U)}}
\DoxyCodeLine{14165 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3L\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM3L\_Pos)            }}
\DoxyCodeLine{14166 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3L          SAI\_PDMDLY\_DLYM3L\_Msk                       }}
\DoxyCodeLine{14167 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3L\_0        (0x1UL << SAI\_PDMDLY\_DLYM3L\_Pos)            }}
\DoxyCodeLine{14168 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3L\_1        (0x2UL << SAI\_PDMDLY\_DLYM3L\_Pos)            }}
\DoxyCodeLine{14169 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3L\_2        (0x4UL << SAI\_PDMDLY\_DLYM3L\_Pos)            }}
\DoxyCodeLine{14171 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3R\_Pos      (20U)}}
\DoxyCodeLine{14172 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3R\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM3R\_Pos)            }}
\DoxyCodeLine{14173 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3R          SAI\_PDMDLY\_DLYM3R\_Msk                       }}
\DoxyCodeLine{14174 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3R\_0        (0x1UL << SAI\_PDMDLY\_DLYM3R\_Pos)            }}
\DoxyCodeLine{14175 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3R\_1        (0x2UL << SAI\_PDMDLY\_DLYM3R\_Pos)            }}
\DoxyCodeLine{14176 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3R\_2        (0x4UL << SAI\_PDMDLY\_DLYM3R\_Pos)            }}
\DoxyCodeLine{14178 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4L\_Pos      (24U)}}
\DoxyCodeLine{14179 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4L\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM4L\_Pos)            }}
\DoxyCodeLine{14180 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4L          SAI\_PDMDLY\_DLYM4L\_Msk                       }}
\DoxyCodeLine{14181 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4L\_0        (0x1UL << SAI\_PDMDLY\_DLYM4L\_Pos)            }}
\DoxyCodeLine{14182 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4L\_1        (0x2UL << SAI\_PDMDLY\_DLYM4L\_Pos)            }}
\DoxyCodeLine{14183 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4L\_2        (0x4UL << SAI\_PDMDLY\_DLYM4L\_Pos)            }}
\DoxyCodeLine{14185 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4R\_Pos      (28U)}}
\DoxyCodeLine{14186 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4R\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM4R\_Pos)            }}
\DoxyCodeLine{14187 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4R          SAI\_PDMDLY\_DLYM4R\_Msk                       }}
\DoxyCodeLine{14188 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4R\_0        (0x1UL << SAI\_PDMDLY\_DLYM4R\_Pos)            }}
\DoxyCodeLine{14189 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4R\_1        (0x2UL << SAI\_PDMDLY\_DLYM4R\_Pos)            }}
\DoxyCodeLine{14190 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4R\_2        (0x4UL << SAI\_PDMDLY\_DLYM4R\_Pos)            }}
\DoxyCodeLine{14193 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14194 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{14195 \textcolor{comment}{/*                        Serial Peripheral Interface (SPI)                   */}}
\DoxyCodeLine{14196 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{14197 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14198 \textcolor{comment}{/*}}
\DoxyCodeLine{14199 \textcolor{comment}{ * @brief Specific device feature definitions (not present on all devices in the STM32G4 serie)}}
\DoxyCodeLine{14200 \textcolor{comment}{ */}}
\DoxyCodeLine{14201 \textcolor{preprocessor}{\#define SPI\_I2S\_SUPPORT                       }}
\DoxyCodeLine{14203 \textcolor{comment}{/*******************  Bit definition for SPI\_CR1 register  ********************/}}
\DoxyCodeLine{14204 \textcolor{preprocessor}{\#define SPI\_CR1\_CPHA\_Pos            (0U)}}
\DoxyCodeLine{14205 \textcolor{preprocessor}{\#define SPI\_CR1\_CPHA\_Msk            (0x1UL << SPI\_CR1\_CPHA\_Pos)                }}
\DoxyCodeLine{14206 \textcolor{preprocessor}{\#define SPI\_CR1\_CPHA                SPI\_CR1\_CPHA\_Msk                           }}
\DoxyCodeLine{14207 \textcolor{preprocessor}{\#define SPI\_CR1\_CPOL\_Pos            (1U)}}
\DoxyCodeLine{14208 \textcolor{preprocessor}{\#define SPI\_CR1\_CPOL\_Msk            (0x1UL << SPI\_CR1\_CPOL\_Pos)                }}
\DoxyCodeLine{14209 \textcolor{preprocessor}{\#define SPI\_CR1\_CPOL                SPI\_CR1\_CPOL\_Msk                           }}
\DoxyCodeLine{14210 \textcolor{preprocessor}{\#define SPI\_CR1\_MSTR\_Pos            (2U)}}
\DoxyCodeLine{14211 \textcolor{preprocessor}{\#define SPI\_CR1\_MSTR\_Msk            (0x1UL << SPI\_CR1\_MSTR\_Pos)                }}
\DoxyCodeLine{14212 \textcolor{preprocessor}{\#define SPI\_CR1\_MSTR                SPI\_CR1\_MSTR\_Msk                           }}
\DoxyCodeLine{14214 \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_Pos              (3U)}}
\DoxyCodeLine{14215 \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_Msk              (0x7UL << SPI\_CR1\_BR\_Pos)                  }}
\DoxyCodeLine{14216 \textcolor{preprocessor}{\#define SPI\_CR1\_BR                  SPI\_CR1\_BR\_Msk                             }}
\DoxyCodeLine{14217 \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_0                (0x1UL << SPI\_CR1\_BR\_Pos)                  }}
\DoxyCodeLine{14218 \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_1                (0x2UL << SPI\_CR1\_BR\_Pos)                  }}
\DoxyCodeLine{14219 \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_2                (0x4UL << SPI\_CR1\_BR\_Pos)                  }}
\DoxyCodeLine{14221 \textcolor{preprocessor}{\#define SPI\_CR1\_SPE\_Pos             (6U)}}
\DoxyCodeLine{14222 \textcolor{preprocessor}{\#define SPI\_CR1\_SPE\_Msk             (0x1UL << SPI\_CR1\_SPE\_Pos)                 }}
\DoxyCodeLine{14223 \textcolor{preprocessor}{\#define SPI\_CR1\_SPE                 SPI\_CR1\_SPE\_Msk                            }}
\DoxyCodeLine{14224 \textcolor{preprocessor}{\#define SPI\_CR1\_LSBFIRST\_Pos        (7U)}}
\DoxyCodeLine{14225 \textcolor{preprocessor}{\#define SPI\_CR1\_LSBFIRST\_Msk        (0x1UL << SPI\_CR1\_LSBFIRST\_Pos)            }}
\DoxyCodeLine{14226 \textcolor{preprocessor}{\#define SPI\_CR1\_LSBFIRST            SPI\_CR1\_LSBFIRST\_Msk                       }}
\DoxyCodeLine{14227 \textcolor{preprocessor}{\#define SPI\_CR1\_SSI\_Pos             (8U)}}
\DoxyCodeLine{14228 \textcolor{preprocessor}{\#define SPI\_CR1\_SSI\_Msk             (0x1UL << SPI\_CR1\_SSI\_Pos)                 }}
\DoxyCodeLine{14229 \textcolor{preprocessor}{\#define SPI\_CR1\_SSI                 SPI\_CR1\_SSI\_Msk                            }}
\DoxyCodeLine{14230 \textcolor{preprocessor}{\#define SPI\_CR1\_SSM\_Pos             (9U)}}
\DoxyCodeLine{14231 \textcolor{preprocessor}{\#define SPI\_CR1\_SSM\_Msk             (0x1UL << SPI\_CR1\_SSM\_Pos)                 }}
\DoxyCodeLine{14232 \textcolor{preprocessor}{\#define SPI\_CR1\_SSM                 SPI\_CR1\_SSM\_Msk                            }}
\DoxyCodeLine{14233 \textcolor{preprocessor}{\#define SPI\_CR1\_RXONLY\_Pos          (10U)}}
\DoxyCodeLine{14234 \textcolor{preprocessor}{\#define SPI\_CR1\_RXONLY\_Msk          (0x1UL << SPI\_CR1\_RXONLY\_Pos)              }}
\DoxyCodeLine{14235 \textcolor{preprocessor}{\#define SPI\_CR1\_RXONLY              SPI\_CR1\_RXONLY\_Msk                         }}
\DoxyCodeLine{14236 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCL\_Pos            (11U)}}
\DoxyCodeLine{14237 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCL\_Msk            (0x1UL << SPI\_CR1\_CRCL\_Pos)                }}
\DoxyCodeLine{14238 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCL                SPI\_CR1\_CRCL\_Msk                           }}
\DoxyCodeLine{14239 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCNEXT\_Pos         (12U)}}
\DoxyCodeLine{14240 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCNEXT\_Msk         (0x1UL << SPI\_CR1\_CRCNEXT\_Pos)             }}
\DoxyCodeLine{14241 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCNEXT             SPI\_CR1\_CRCNEXT\_Msk                        }}
\DoxyCodeLine{14242 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCEN\_Pos           (13U)}}
\DoxyCodeLine{14243 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCEN\_Msk           (0x1UL << SPI\_CR1\_CRCEN\_Pos)               }}
\DoxyCodeLine{14244 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCEN               SPI\_CR1\_CRCEN\_Msk                          }}
\DoxyCodeLine{14245 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIOE\_Pos          (14U)}}
\DoxyCodeLine{14246 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIOE\_Msk          (0x1UL << SPI\_CR1\_BIDIOE\_Pos)              }}
\DoxyCodeLine{14247 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIOE              SPI\_CR1\_BIDIOE\_Msk                         }}
\DoxyCodeLine{14248 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIMODE\_Pos        (15U)}}
\DoxyCodeLine{14249 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIMODE\_Msk        (0x1UL << SPI\_CR1\_BIDIMODE\_Pos)            }}
\DoxyCodeLine{14250 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIMODE            SPI\_CR1\_BIDIMODE\_Msk                       }}
\DoxyCodeLine{14252 \textcolor{comment}{/*******************  Bit definition for SPI\_CR2 register  ********************/}}
\DoxyCodeLine{14253 \textcolor{preprocessor}{\#define SPI\_CR2\_RXDMAEN\_Pos         (0U)}}
\DoxyCodeLine{14254 \textcolor{preprocessor}{\#define SPI\_CR2\_RXDMAEN\_Msk         (0x1UL << SPI\_CR2\_RXDMAEN\_Pos)             }}
\DoxyCodeLine{14255 \textcolor{preprocessor}{\#define SPI\_CR2\_RXDMAEN             SPI\_CR2\_RXDMAEN\_Msk                        }}
\DoxyCodeLine{14256 \textcolor{preprocessor}{\#define SPI\_CR2\_TXDMAEN\_Pos         (1U)}}
\DoxyCodeLine{14257 \textcolor{preprocessor}{\#define SPI\_CR2\_TXDMAEN\_Msk         (0x1UL << SPI\_CR2\_TXDMAEN\_Pos)             }}
\DoxyCodeLine{14258 \textcolor{preprocessor}{\#define SPI\_CR2\_TXDMAEN             SPI\_CR2\_TXDMAEN\_Msk                        }}
\DoxyCodeLine{14259 \textcolor{preprocessor}{\#define SPI\_CR2\_SSOE\_Pos            (2U)}}
\DoxyCodeLine{14260 \textcolor{preprocessor}{\#define SPI\_CR2\_SSOE\_Msk            (0x1UL << SPI\_CR2\_SSOE\_Pos)                }}
\DoxyCodeLine{14261 \textcolor{preprocessor}{\#define SPI\_CR2\_SSOE                SPI\_CR2\_SSOE\_Msk                           }}
\DoxyCodeLine{14262 \textcolor{preprocessor}{\#define SPI\_CR2\_NSSP\_Pos            (3U)}}
\DoxyCodeLine{14263 \textcolor{preprocessor}{\#define SPI\_CR2\_NSSP\_Msk            (0x1UL << SPI\_CR2\_NSSP\_Pos)                }}
\DoxyCodeLine{14264 \textcolor{preprocessor}{\#define SPI\_CR2\_NSSP                SPI\_CR2\_NSSP\_Msk                           }}
\DoxyCodeLine{14265 \textcolor{preprocessor}{\#define SPI\_CR2\_FRF\_Pos             (4U)}}
\DoxyCodeLine{14266 \textcolor{preprocessor}{\#define SPI\_CR2\_FRF\_Msk             (0x1UL << SPI\_CR2\_FRF\_Pos)                 }}
\DoxyCodeLine{14267 \textcolor{preprocessor}{\#define SPI\_CR2\_FRF                 SPI\_CR2\_FRF\_Msk                            }}
\DoxyCodeLine{14268 \textcolor{preprocessor}{\#define SPI\_CR2\_ERRIE\_Pos           (5U)}}
\DoxyCodeLine{14269 \textcolor{preprocessor}{\#define SPI\_CR2\_ERRIE\_Msk           (0x1UL << SPI\_CR2\_ERRIE\_Pos)               }}
\DoxyCodeLine{14270 \textcolor{preprocessor}{\#define SPI\_CR2\_ERRIE               SPI\_CR2\_ERRIE\_Msk                          }}
\DoxyCodeLine{14271 \textcolor{preprocessor}{\#define SPI\_CR2\_RXNEIE\_Pos          (6U)}}
\DoxyCodeLine{14272 \textcolor{preprocessor}{\#define SPI\_CR2\_RXNEIE\_Msk          (0x1UL << SPI\_CR2\_RXNEIE\_Pos)              }}
\DoxyCodeLine{14273 \textcolor{preprocessor}{\#define SPI\_CR2\_RXNEIE              SPI\_CR2\_RXNEIE\_Msk                         }}
\DoxyCodeLine{14274 \textcolor{preprocessor}{\#define SPI\_CR2\_TXEIE\_Pos           (7U)}}
\DoxyCodeLine{14275 \textcolor{preprocessor}{\#define SPI\_CR2\_TXEIE\_Msk           (0x1UL << SPI\_CR2\_TXEIE\_Pos)               }}
\DoxyCodeLine{14276 \textcolor{preprocessor}{\#define SPI\_CR2\_TXEIE               SPI\_CR2\_TXEIE\_Msk                          }}
\DoxyCodeLine{14277 \textcolor{preprocessor}{\#define SPI\_CR2\_DS\_Pos              (8U)}}
\DoxyCodeLine{14278 \textcolor{preprocessor}{\#define SPI\_CR2\_DS\_Msk              (0xFUL << SPI\_CR2\_DS\_Pos)                  }}
\DoxyCodeLine{14279 \textcolor{preprocessor}{\#define SPI\_CR2\_DS                  SPI\_CR2\_DS\_Msk                             }}
\DoxyCodeLine{14280 \textcolor{preprocessor}{\#define SPI\_CR2\_DS\_0                (0x1UL << SPI\_CR2\_DS\_Pos)                  }}
\DoxyCodeLine{14281 \textcolor{preprocessor}{\#define SPI\_CR2\_DS\_1                (0x2UL << SPI\_CR2\_DS\_Pos)                  }}
\DoxyCodeLine{14282 \textcolor{preprocessor}{\#define SPI\_CR2\_DS\_2                (0x4UL << SPI\_CR2\_DS\_Pos)                  }}
\DoxyCodeLine{14283 \textcolor{preprocessor}{\#define SPI\_CR2\_DS\_3                (0x8UL << SPI\_CR2\_DS\_Pos)                  }}
\DoxyCodeLine{14284 \textcolor{preprocessor}{\#define SPI\_CR2\_FRXTH\_Pos           (12U)}}
\DoxyCodeLine{14285 \textcolor{preprocessor}{\#define SPI\_CR2\_FRXTH\_Msk           (0x1UL << SPI\_CR2\_FRXTH\_Pos)               }}
\DoxyCodeLine{14286 \textcolor{preprocessor}{\#define SPI\_CR2\_FRXTH               SPI\_CR2\_FRXTH\_Msk                          }}
\DoxyCodeLine{14287 \textcolor{preprocessor}{\#define SPI\_CR2\_LDMARX\_Pos          (13U)}}
\DoxyCodeLine{14288 \textcolor{preprocessor}{\#define SPI\_CR2\_LDMARX\_Msk          (0x1UL << SPI\_CR2\_LDMARX\_Pos)              }}
\DoxyCodeLine{14289 \textcolor{preprocessor}{\#define SPI\_CR2\_LDMARX              SPI\_CR2\_LDMARX\_Msk                         }}
\DoxyCodeLine{14290 \textcolor{preprocessor}{\#define SPI\_CR2\_LDMATX\_Pos          (14U)}}
\DoxyCodeLine{14291 \textcolor{preprocessor}{\#define SPI\_CR2\_LDMATX\_Msk          (0x1UL << SPI\_CR2\_LDMATX\_Pos)              }}
\DoxyCodeLine{14292 \textcolor{preprocessor}{\#define SPI\_CR2\_LDMATX              SPI\_CR2\_LDMATX\_Msk                         }}
\DoxyCodeLine{14294 \textcolor{comment}{/********************  Bit definition for SPI\_SR register  ********************/}}
\DoxyCodeLine{14295 \textcolor{preprocessor}{\#define SPI\_SR\_RXNE\_Pos             (0U)}}
\DoxyCodeLine{14296 \textcolor{preprocessor}{\#define SPI\_SR\_RXNE\_Msk             (0x1UL << SPI\_SR\_RXNE\_Pos)                 }}
\DoxyCodeLine{14297 \textcolor{preprocessor}{\#define SPI\_SR\_RXNE                 SPI\_SR\_RXNE\_Msk                            }}
\DoxyCodeLine{14298 \textcolor{preprocessor}{\#define SPI\_SR\_TXE\_Pos              (1U)}}
\DoxyCodeLine{14299 \textcolor{preprocessor}{\#define SPI\_SR\_TXE\_Msk              (0x1UL << SPI\_SR\_TXE\_Pos)                  }}
\DoxyCodeLine{14300 \textcolor{preprocessor}{\#define SPI\_SR\_TXE                  SPI\_SR\_TXE\_Msk                             }}
\DoxyCodeLine{14301 \textcolor{preprocessor}{\#define SPI\_SR\_CHSIDE\_Pos           (2U)}}
\DoxyCodeLine{14302 \textcolor{preprocessor}{\#define SPI\_SR\_CHSIDE\_Msk           (0x1UL << SPI\_SR\_CHSIDE\_Pos)               }}
\DoxyCodeLine{14303 \textcolor{preprocessor}{\#define SPI\_SR\_CHSIDE               SPI\_SR\_CHSIDE\_Msk                          }}
\DoxyCodeLine{14304 \textcolor{preprocessor}{\#define SPI\_SR\_UDR\_Pos              (3U)}}
\DoxyCodeLine{14305 \textcolor{preprocessor}{\#define SPI\_SR\_UDR\_Msk              (0x1UL << SPI\_SR\_UDR\_Pos)                  }}
\DoxyCodeLine{14306 \textcolor{preprocessor}{\#define SPI\_SR\_UDR                  SPI\_SR\_UDR\_Msk                             }}
\DoxyCodeLine{14307 \textcolor{preprocessor}{\#define SPI\_SR\_CRCERR\_Pos           (4U)}}
\DoxyCodeLine{14308 \textcolor{preprocessor}{\#define SPI\_SR\_CRCERR\_Msk           (0x1UL << SPI\_SR\_CRCERR\_Pos)               }}
\DoxyCodeLine{14309 \textcolor{preprocessor}{\#define SPI\_SR\_CRCERR               SPI\_SR\_CRCERR\_Msk                          }}
\DoxyCodeLine{14310 \textcolor{preprocessor}{\#define SPI\_SR\_MODF\_Pos             (5U)}}
\DoxyCodeLine{14311 \textcolor{preprocessor}{\#define SPI\_SR\_MODF\_Msk             (0x1UL << SPI\_SR\_MODF\_Pos)                 }}
\DoxyCodeLine{14312 \textcolor{preprocessor}{\#define SPI\_SR\_MODF                 SPI\_SR\_MODF\_Msk                            }}
\DoxyCodeLine{14313 \textcolor{preprocessor}{\#define SPI\_SR\_OVR\_Pos              (6U)}}
\DoxyCodeLine{14314 \textcolor{preprocessor}{\#define SPI\_SR\_OVR\_Msk              (0x1UL << SPI\_SR\_OVR\_Pos)                  }}
\DoxyCodeLine{14315 \textcolor{preprocessor}{\#define SPI\_SR\_OVR                  SPI\_SR\_OVR\_Msk                             }}
\DoxyCodeLine{14316 \textcolor{preprocessor}{\#define SPI\_SR\_BSY\_Pos              (7U)}}
\DoxyCodeLine{14317 \textcolor{preprocessor}{\#define SPI\_SR\_BSY\_Msk              (0x1UL << SPI\_SR\_BSY\_Pos)                  }}
\DoxyCodeLine{14318 \textcolor{preprocessor}{\#define SPI\_SR\_BSY                  SPI\_SR\_BSY\_Msk                             }}
\DoxyCodeLine{14319 \textcolor{preprocessor}{\#define SPI\_SR\_FRE\_Pos              (8U)}}
\DoxyCodeLine{14320 \textcolor{preprocessor}{\#define SPI\_SR\_FRE\_Msk              (0x1UL << SPI\_SR\_FRE\_Pos)                  }}
\DoxyCodeLine{14321 \textcolor{preprocessor}{\#define SPI\_SR\_FRE                  SPI\_SR\_FRE\_Msk                             }}
\DoxyCodeLine{14322 \textcolor{preprocessor}{\#define SPI\_SR\_FRLVL\_Pos            (9U)}}
\DoxyCodeLine{14323 \textcolor{preprocessor}{\#define SPI\_SR\_FRLVL\_Msk            (0x3UL << SPI\_SR\_FRLVL\_Pos)                }}
\DoxyCodeLine{14324 \textcolor{preprocessor}{\#define SPI\_SR\_FRLVL                SPI\_SR\_FRLVL\_Msk                           }}
\DoxyCodeLine{14325 \textcolor{preprocessor}{\#define SPI\_SR\_FRLVL\_0              (0x1UL << SPI\_SR\_FRLVL\_Pos)                }}
\DoxyCodeLine{14326 \textcolor{preprocessor}{\#define SPI\_SR\_FRLVL\_1              (0x2UL << SPI\_SR\_FRLVL\_Pos)                }}
\DoxyCodeLine{14327 \textcolor{preprocessor}{\#define SPI\_SR\_FTLVL\_Pos            (11U)}}
\DoxyCodeLine{14328 \textcolor{preprocessor}{\#define SPI\_SR\_FTLVL\_Msk            (0x3UL << SPI\_SR\_FTLVL\_Pos)                }}
\DoxyCodeLine{14329 \textcolor{preprocessor}{\#define SPI\_SR\_FTLVL                SPI\_SR\_FTLVL\_Msk                           }}
\DoxyCodeLine{14330 \textcolor{preprocessor}{\#define SPI\_SR\_FTLVL\_0              (0x1UL << SPI\_SR\_FTLVL\_Pos)                }}
\DoxyCodeLine{14331 \textcolor{preprocessor}{\#define SPI\_SR\_FTLVL\_1              (0x2UL << SPI\_SR\_FTLVL\_Pos)                }}
\DoxyCodeLine{14333 \textcolor{comment}{/********************  Bit definition for SPI\_DR register  ********************/}}
\DoxyCodeLine{14334 \textcolor{preprocessor}{\#define SPI\_DR\_DR\_Pos               (0U)}}
\DoxyCodeLine{14335 \textcolor{preprocessor}{\#define SPI\_DR\_DR\_Msk               (0xFFFFUL << SPI\_DR\_DR\_Pos)                }}
\DoxyCodeLine{14336 \textcolor{preprocessor}{\#define SPI\_DR\_DR                   SPI\_DR\_DR\_Msk                              }}
\DoxyCodeLine{14338 \textcolor{comment}{/*******************  Bit definition for SPI\_CRCPR register  ******************/}}
\DoxyCodeLine{14339 \textcolor{preprocessor}{\#define SPI\_CRCPR\_CRCPOLY\_Pos       (0U)}}
\DoxyCodeLine{14340 \textcolor{preprocessor}{\#define SPI\_CRCPR\_CRCPOLY\_Msk       (0xFFFFUL << SPI\_CRCPR\_CRCPOLY\_Pos)        }}
\DoxyCodeLine{14341 \textcolor{preprocessor}{\#define SPI\_CRCPR\_CRCPOLY           SPI\_CRCPR\_CRCPOLY\_Msk                      }}
\DoxyCodeLine{14343 \textcolor{comment}{/******************  Bit definition for SPI\_RXCRCR register  ******************/}}
\DoxyCodeLine{14344 \textcolor{preprocessor}{\#define SPI\_RXCRCR\_RXCRC\_Pos        (0U)}}
\DoxyCodeLine{14345 \textcolor{preprocessor}{\#define SPI\_RXCRCR\_RXCRC\_Msk        (0xFFFFUL << SPI\_RXCRCR\_RXCRC\_Pos)         }}
\DoxyCodeLine{14346 \textcolor{preprocessor}{\#define SPI\_RXCRCR\_RXCRC            SPI\_RXCRCR\_RXCRC\_Msk                       }}
\DoxyCodeLine{14348 \textcolor{comment}{/******************  Bit definition for SPI\_TXCRCR register  ******************/}}
\DoxyCodeLine{14349 \textcolor{preprocessor}{\#define SPI\_TXCRCR\_TXCRC\_Pos        (0U)}}
\DoxyCodeLine{14350 \textcolor{preprocessor}{\#define SPI\_TXCRCR\_TXCRC\_Msk        (0xFFFFUL << SPI\_TXCRCR\_TXCRC\_Pos)         }}
\DoxyCodeLine{14351 \textcolor{preprocessor}{\#define SPI\_TXCRCR\_TXCRC            SPI\_TXCRCR\_TXCRC\_Msk                       }}
\DoxyCodeLine{14353 \textcolor{comment}{/******************  Bit definition for SPI\_I2SCFGR register  *****************/}}
\DoxyCodeLine{14354 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CHLEN\_Pos       (0U)}}
\DoxyCodeLine{14355 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CHLEN\_Msk       (0x1UL << SPI\_I2SCFGR\_CHLEN\_Pos)           }}
\DoxyCodeLine{14356 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CHLEN           SPI\_I2SCFGR\_CHLEN\_Msk                      }}
\DoxyCodeLine{14357 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_Pos      (1U)}}
\DoxyCodeLine{14358 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_Msk      (0x3UL << SPI\_I2SCFGR\_DATLEN\_Pos)          }}
\DoxyCodeLine{14359 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN          SPI\_I2SCFGR\_DATLEN\_Msk                     }}
\DoxyCodeLine{14360 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_0        (0x1UL << SPI\_I2SCFGR\_DATLEN\_Pos)          }}
\DoxyCodeLine{14361 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_1        (0x2UL << SPI\_I2SCFGR\_DATLEN\_Pos)          }}
\DoxyCodeLine{14362 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CKPOL\_Pos       (3U)}}
\DoxyCodeLine{14363 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CKPOL\_Msk       (0x1UL << SPI\_I2SCFGR\_CKPOL\_Pos)           }}
\DoxyCodeLine{14364 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CKPOL           SPI\_I2SCFGR\_CKPOL\_Msk                      }}
\DoxyCodeLine{14365 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_Pos      (4U)}}
\DoxyCodeLine{14366 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_Msk      (0x3UL << SPI\_I2SCFGR\_I2SSTD\_Pos)          }}
\DoxyCodeLine{14367 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD          SPI\_I2SCFGR\_I2SSTD\_Msk                     }}
\DoxyCodeLine{14368 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_0        (0x1UL << SPI\_I2SCFGR\_I2SSTD\_Pos)          }}
\DoxyCodeLine{14369 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_1        (0x2UL << SPI\_I2SCFGR\_I2SSTD\_Pos)          }}
\DoxyCodeLine{14370 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_PCMSYNC\_Pos     (7U)}}
\DoxyCodeLine{14371 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_PCMSYNC\_Msk     (0x1UL << SPI\_I2SCFGR\_PCMSYNC\_Pos)         }}
\DoxyCodeLine{14372 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_PCMSYNC         SPI\_I2SCFGR\_PCMSYNC\_Msk                    }}
\DoxyCodeLine{14373 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_Pos      (8U)}}
\DoxyCodeLine{14374 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_Msk      (0x3UL << SPI\_I2SCFGR\_I2SCFG\_Pos)          }}
\DoxyCodeLine{14375 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG          SPI\_I2SCFGR\_I2SCFG\_Msk                     }}
\DoxyCodeLine{14376 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_0        (0x1UL << SPI\_I2SCFGR\_I2SCFG\_Pos)          }}
\DoxyCodeLine{14377 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_1        (0x2UL << SPI\_I2SCFGR\_I2SCFG\_Pos)          }}
\DoxyCodeLine{14378 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SE\_Pos        (10U)}}
\DoxyCodeLine{14379 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SE\_Msk        (0x1UL << SPI\_I2SCFGR\_I2SE\_Pos)            }}
\DoxyCodeLine{14380 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SE            SPI\_I2SCFGR\_I2SE\_Msk                       }}
\DoxyCodeLine{14381 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SMOD\_Pos      (11U)}}
\DoxyCodeLine{14382 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SMOD\_Msk      (0x1UL << SPI\_I2SCFGR\_I2SMOD\_Pos)          }}
\DoxyCodeLine{14383 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SMOD          SPI\_I2SCFGR\_I2SMOD\_Msk                     }}
\DoxyCodeLine{14384 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_ASTRTEN\_Pos     (12U)}}
\DoxyCodeLine{14385 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_ASTRTEN\_Msk     (0x1UL << SPI\_I2SCFGR\_ASTRTEN\_Pos)         }}
\DoxyCodeLine{14386 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_ASTRTEN         SPI\_I2SCFGR\_ASTRTEN\_Msk                    }}
\DoxyCodeLine{14388 \textcolor{comment}{/******************  Bit definition for SPI\_I2SPR register  *******************/}}
\DoxyCodeLine{14389 \textcolor{preprocessor}{\#define SPI\_I2SPR\_I2SDIV\_Pos        (0U)}}
\DoxyCodeLine{14390 \textcolor{preprocessor}{\#define SPI\_I2SPR\_I2SDIV\_Msk        (0xFFUL << SPI\_I2SPR\_I2SDIV\_Pos)           }}
\DoxyCodeLine{14391 \textcolor{preprocessor}{\#define SPI\_I2SPR\_I2SDIV            SPI\_I2SPR\_I2SDIV\_Msk                       }}
\DoxyCodeLine{14392 \textcolor{preprocessor}{\#define SPI\_I2SPR\_ODD\_Pos           (8U)}}
\DoxyCodeLine{14393 \textcolor{preprocessor}{\#define SPI\_I2SPR\_ODD\_Msk           (0x1UL << SPI\_I2SPR\_ODD\_Pos)               }}
\DoxyCodeLine{14394 \textcolor{preprocessor}{\#define SPI\_I2SPR\_ODD               SPI\_I2SPR\_ODD\_Msk                          }}
\DoxyCodeLine{14395 \textcolor{preprocessor}{\#define SPI\_I2SPR\_MCKOE\_Pos         (9U)}}
\DoxyCodeLine{14396 \textcolor{preprocessor}{\#define SPI\_I2SPR\_MCKOE\_Msk         (0x1UL << SPI\_I2SPR\_MCKOE\_Pos)             }}
\DoxyCodeLine{14397 \textcolor{preprocessor}{\#define SPI\_I2SPR\_MCKOE             SPI\_I2SPR\_MCKOE\_Msk                        }}
\DoxyCodeLine{14399 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14400 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{14401 \textcolor{comment}{/*                                 SYSCFG                                     */}}
\DoxyCodeLine{14402 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{14403 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14404 \textcolor{comment}{/******************  Bit definition for SYSCFG\_MEMRMP register ***************/}}
\DoxyCodeLine{14405 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_Pos      (0U)}}
\DoxyCodeLine{14406 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_Msk      (0x7UL << SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)  }}
\DoxyCodeLine{14407 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE          SYSCFG\_MEMRMP\_MEM\_MODE\_Msk             }}
\DoxyCodeLine{14408 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_0        (0x1UL << SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)  }}
\DoxyCodeLine{14409 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_1        (0x2UL << SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)  }}
\DoxyCodeLine{14410 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_2        (0x4UL << SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)  }}
\DoxyCodeLine{14412 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_FB\_MODE\_Pos       (8U)}}
\DoxyCodeLine{14413 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_FB\_MODE\_Msk       (0x1UL << SYSCFG\_MEMRMP\_FB\_MODE\_Pos)   }}
\DoxyCodeLine{14414 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_FB\_MODE           SYSCFG\_MEMRMP\_FB\_MODE\_Msk              }}
\DoxyCodeLine{14416 \textcolor{comment}{/******************  Bit definition for SYSCFG\_CFGR1 register ******************/}}
\DoxyCodeLine{14417 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_BOOSTEN\_Pos        (8U)}}
\DoxyCodeLine{14418 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_BOOSTEN\_Msk        (0x1UL << SYSCFG\_CFGR1\_BOOSTEN\_Pos)    }}
\DoxyCodeLine{14419 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_BOOSTEN            SYSCFG\_CFGR1\_BOOSTEN\_Msk               }}
\DoxyCodeLine{14420 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_ANASWVDD\_Pos       (9U)}}
\DoxyCodeLine{14421 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_ANASWVDD\_Msk       (0x1UL << SYSCFG\_CFGR1\_ANASWVDD\_Pos)    }}
\DoxyCodeLine{14422 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_ANASWVDD           SYSCFG\_CFGR1\_ANASWVDD\_Msk               }}
\DoxyCodeLine{14423 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Pos    (16U)}}
\DoxyCodeLine{14424 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Msk    (0x1UL << SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Pos)}}
\DoxyCodeLine{14425 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB6\_FMP        SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Msk           }}
\DoxyCodeLine{14426 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Pos    (17U)}}
\DoxyCodeLine{14427 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Msk    (0x1UL << SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Pos)}}
\DoxyCodeLine{14428 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB7\_FMP        SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Msk           }}
\DoxyCodeLine{14429 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Pos    (18U)}}
\DoxyCodeLine{14430 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Msk    (0x1UL << SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Pos)}}
\DoxyCodeLine{14431 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB8\_FMP        SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Msk           }}
\DoxyCodeLine{14432 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Pos    (19U)}}
\DoxyCodeLine{14433 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Msk    (0x1UL << SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Pos)}}
\DoxyCodeLine{14434 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB9\_FMP        SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Msk           }}
\DoxyCodeLine{14435 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C1\_FMP\_Pos       (20U)}}
\DoxyCodeLine{14436 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C1\_FMP\_Msk       (0x1UL << SYSCFG\_CFGR1\_I2C1\_FMP\_Pos)   }}
\DoxyCodeLine{14437 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C1\_FMP           SYSCFG\_CFGR1\_I2C1\_FMP\_Msk              }}
\DoxyCodeLine{14438 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C2\_FMP\_Pos       (21U)}}
\DoxyCodeLine{14439 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C2\_FMP\_Msk       (0x1UL << SYSCFG\_CFGR1\_I2C2\_FMP\_Pos)   }}
\DoxyCodeLine{14440 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C2\_FMP           SYSCFG\_CFGR1\_I2C2\_FMP\_Msk              }}
\DoxyCodeLine{14441 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C3\_FMP\_Pos       (22U)}}
\DoxyCodeLine{14442 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C3\_FMP\_Msk       (0x1UL << SYSCFG\_CFGR1\_I2C3\_FMP\_Pos)   }}
\DoxyCodeLine{14443 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C3\_FMP           SYSCFG\_CFGR1\_I2C3\_FMP\_Msk              }}
\DoxyCodeLine{14444 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C4\_FMP\_Pos       (23U)}}
\DoxyCodeLine{14445 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C4\_FMP\_Msk       (0x1UL << SYSCFG\_CFGR1\_I2C4\_FMP\_Pos)   }}
\DoxyCodeLine{14446 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C4\_FMP           SYSCFG\_CFGR1\_I2C4\_FMP\_Msk              }}
\DoxyCodeLine{14447 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_FPU\_IE\_0           (0x04000000U)                          }}
\DoxyCodeLine{14448 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_FPU\_IE\_1           (0x08000000U)                          }}
\DoxyCodeLine{14449 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_FPU\_IE\_2           (0x10000000U)                          }}
\DoxyCodeLine{14450 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_FPU\_IE\_3           (0x20000000U)                          }}
\DoxyCodeLine{14451 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_FPU\_IE\_4           (0x40000000U)                          }}
\DoxyCodeLine{14452 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_FPU\_IE\_5           (0x80000000U)                          }}
\DoxyCodeLine{14454 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR1 register  ***************/}}
\DoxyCodeLine{14455 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_Pos        (0U)}}
\DoxyCodeLine{14456 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_Msk        (0x7UL << SYSCFG\_EXTICR1\_EXTI0\_Pos)    }}
\DoxyCodeLine{14457 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0            SYSCFG\_EXTICR1\_EXTI0\_Msk               }}
\DoxyCodeLine{14458 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_Pos        (4U)}}
\DoxyCodeLine{14459 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_Msk        (0x7UL << SYSCFG\_EXTICR1\_EXTI1\_Pos)    }}
\DoxyCodeLine{14460 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1            SYSCFG\_EXTICR1\_EXTI1\_Msk               }}
\DoxyCodeLine{14461 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_Pos        (8U)}}
\DoxyCodeLine{14462 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_Msk        (0x7UL << SYSCFG\_EXTICR1\_EXTI2\_Pos)    }}
\DoxyCodeLine{14463 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2            SYSCFG\_EXTICR1\_EXTI2\_Msk               }}
\DoxyCodeLine{14464 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_Pos        (12U)}}
\DoxyCodeLine{14465 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_Msk        (0x7UL << SYSCFG\_EXTICR1\_EXTI3\_Pos)    }}
\DoxyCodeLine{14466 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3            SYSCFG\_EXTICR1\_EXTI3\_Msk               }}
\DoxyCodeLine{14471 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PA             (0x00000000U)                      }}
\DoxyCodeLine{14472 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PB             (0x00000001U)                      }}
\DoxyCodeLine{14473 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PC             (0x00000002U)                      }}
\DoxyCodeLine{14474 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PD             (0x00000003U)                      }}
\DoxyCodeLine{14475 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PE             (0x00000004U)                      }}
\DoxyCodeLine{14476 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PF             (0x00000005U)                      }}
\DoxyCodeLine{14477 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PG             (0x00000006U)                      }}
\DoxyCodeLine{14482 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PA             (0x00000000U)                      }}
\DoxyCodeLine{14483 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PB             (0x00000010U)                      }}
\DoxyCodeLine{14484 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PC             (0x00000020U)                      }}
\DoxyCodeLine{14485 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PD             (0x00000030U)                      }}
\DoxyCodeLine{14486 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PE             (0x00000040U)                      }}
\DoxyCodeLine{14487 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PF             (0x00000050U)                      }}
\DoxyCodeLine{14488 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PG             (0x00000060U)                      }}
\DoxyCodeLine{14493 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PA             (0x00000000U)                      }}
\DoxyCodeLine{14494 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PB             (0x00000100U)                      }}
\DoxyCodeLine{14495 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PC             (0x00000200U)                      }}
\DoxyCodeLine{14496 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PD             (0x00000300U)                      }}
\DoxyCodeLine{14497 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PE             (0x00000400U)                      }}
\DoxyCodeLine{14498 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PF             (0x00000500U)                      }}
\DoxyCodeLine{14499 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PG             (0x00000600U)                      }}
\DoxyCodeLine{14504 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PA             (0x00000000U)                      }}
\DoxyCodeLine{14505 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PB             (0x00001000U)                      }}
\DoxyCodeLine{14506 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PC             (0x00002000U)                      }}
\DoxyCodeLine{14507 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PD             (0x00003000U)                      }}
\DoxyCodeLine{14508 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PE             (0x00004000U)                      }}
\DoxyCodeLine{14509 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PF             (0x00005000U)                      }}
\DoxyCodeLine{14510 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PG             (0x00006000U)                      }}
\DoxyCodeLine{14512 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR2 register  ***************/}}
\DoxyCodeLine{14513 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_Pos        (0U)}}
\DoxyCodeLine{14514 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_Msk        (0x7UL << SYSCFG\_EXTICR2\_EXTI4\_Pos)    }}
\DoxyCodeLine{14515 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4            SYSCFG\_EXTICR2\_EXTI4\_Msk               }}
\DoxyCodeLine{14516 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_Pos        (4U)}}
\DoxyCodeLine{14517 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_Msk        (0x7UL << SYSCFG\_EXTICR2\_EXTI5\_Pos)    }}
\DoxyCodeLine{14518 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5            SYSCFG\_EXTICR2\_EXTI5\_Msk               }}
\DoxyCodeLine{14519 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_Pos        (8U)}}
\DoxyCodeLine{14520 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_Msk        (0x7UL << SYSCFG\_EXTICR2\_EXTI6\_Pos)    }}
\DoxyCodeLine{14521 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6            SYSCFG\_EXTICR2\_EXTI6\_Msk               }}
\DoxyCodeLine{14522 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_Pos        (12U)}}
\DoxyCodeLine{14523 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_Msk        (0x7UL << SYSCFG\_EXTICR2\_EXTI7\_Pos)    }}
\DoxyCodeLine{14524 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7            SYSCFG\_EXTICR2\_EXTI7\_Msk               }}
\DoxyCodeLine{14529 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PA             (0x00000000U)                      }}
\DoxyCodeLine{14530 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PB             (0x00000001U)                      }}
\DoxyCodeLine{14531 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PC             (0x00000002U)                      }}
\DoxyCodeLine{14532 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PD             (0x00000003U)                      }}
\DoxyCodeLine{14533 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PE             (0x00000004U)                      }}
\DoxyCodeLine{14534 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PF             (0x00000005U)                      }}
\DoxyCodeLine{14535 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PG             (0x00000006U)                      }}
\DoxyCodeLine{14540 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PA             (0x00000000U)                      }}
\DoxyCodeLine{14541 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PB             (0x00000010U)                      }}
\DoxyCodeLine{14542 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PC             (0x00000020U)                      }}
\DoxyCodeLine{14543 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PD             (0x00000030U)                      }}
\DoxyCodeLine{14544 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PE             (0x00000040U)                      }}
\DoxyCodeLine{14545 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PF             (0x00000050U)                      }}
\DoxyCodeLine{14546 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PG             (0x00000060U)                      }}
\DoxyCodeLine{14551 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PA             (0x00000000U)                      }}
\DoxyCodeLine{14552 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PB             (0x00000100U)                      }}
\DoxyCodeLine{14553 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PC             (0x00000200U)                      }}
\DoxyCodeLine{14554 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PD             (0x00000300U)                      }}
\DoxyCodeLine{14555 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PE             (0x00000400U)                      }}
\DoxyCodeLine{14556 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PF             (0x00000500U)                      }}
\DoxyCodeLine{14557 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PG             (0x00000600U)                      }}
\DoxyCodeLine{14562 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PA             (0x00000000U)                      }}
\DoxyCodeLine{14563 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PB             (0x00001000U)                      }}
\DoxyCodeLine{14564 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PC             (0x00002000U)                      }}
\DoxyCodeLine{14565 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PD             (0x00003000U)                      }}
\DoxyCodeLine{14566 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PE             (0x00004000U)                      }}
\DoxyCodeLine{14567 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PF             (0x00005000U)                      }}
\DoxyCodeLine{14568 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PG             (0x00006000U)                      }}
\DoxyCodeLine{14570 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR3 register  ***************/}}
\DoxyCodeLine{14571 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_Pos        (0U)}}
\DoxyCodeLine{14572 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_Msk        (0x7UL << SYSCFG\_EXTICR3\_EXTI8\_Pos)    }}
\DoxyCodeLine{14573 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8            SYSCFG\_EXTICR3\_EXTI8\_Msk               }}
\DoxyCodeLine{14574 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_Pos        (4U)}}
\DoxyCodeLine{14575 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_Msk        (0x7UL << SYSCFG\_EXTICR3\_EXTI9\_Pos)    }}
\DoxyCodeLine{14576 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9            SYSCFG\_EXTICR3\_EXTI9\_Msk               }}
\DoxyCodeLine{14577 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_Pos       (8U)}}
\DoxyCodeLine{14578 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_Msk       (0x7UL << SYSCFG\_EXTICR3\_EXTI10\_Pos)   }}
\DoxyCodeLine{14579 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10           SYSCFG\_EXTICR3\_EXTI10\_Msk              }}
\DoxyCodeLine{14580 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_Pos       (12U)}}
\DoxyCodeLine{14581 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_Msk       (0x7UL << SYSCFG\_EXTICR3\_EXTI11\_Pos)   }}
\DoxyCodeLine{14582 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11           SYSCFG\_EXTICR3\_EXTI11\_Msk              }}
\DoxyCodeLine{14587 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PA             (0x00000000U)                      }}
\DoxyCodeLine{14588 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PB             (0x00000001U)                      }}
\DoxyCodeLine{14589 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PC             (0x00000002U)                      }}
\DoxyCodeLine{14590 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PD             (0x00000003U)                      }}
\DoxyCodeLine{14591 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PE             (0x00000004U)                      }}
\DoxyCodeLine{14592 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PF             (0x00000005U)                      }}
\DoxyCodeLine{14593 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PG             (0x00000006U)                      }}
\DoxyCodeLine{14598 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PA             (0x00000000U)                      }}
\DoxyCodeLine{14599 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PB             (0x00000010U)                      }}
\DoxyCodeLine{14600 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PC             (0x00000020U)                      }}
\DoxyCodeLine{14601 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PD             (0x00000030U)                      }}
\DoxyCodeLine{14602 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PE             (0x00000040U)                      }}
\DoxyCodeLine{14603 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PF             (0x00000050U)                      }}
\DoxyCodeLine{14604 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PG             (0x00000060U)                      }}
\DoxyCodeLine{14609 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PA            (0x00000000U)                      }}
\DoxyCodeLine{14610 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PB            (0x00000100U)                      }}
\DoxyCodeLine{14611 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PC            (0x00000200U)                      }}
\DoxyCodeLine{14612 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PD            (0x00000300U)                      }}
\DoxyCodeLine{14613 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PE            (0x00000400U)                      }}
\DoxyCodeLine{14614 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PF            (0x00000500U)                      }}
\DoxyCodeLine{14619 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PA            (0x00000000U)                      }}
\DoxyCodeLine{14620 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PB            (0x00001000U)                      }}
\DoxyCodeLine{14621 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PC            (0x00002000U)                      }}
\DoxyCodeLine{14622 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PD            (0x00003000U)                      }}
\DoxyCodeLine{14623 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PE            (0x00004000U)                      }}
\DoxyCodeLine{14624 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PF            (0x00005000U)                      }}
\DoxyCodeLine{14626 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR4 register  ***************/}}
\DoxyCodeLine{14627 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_Pos       (0U)}}
\DoxyCodeLine{14628 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_Msk       (0x7UL << SYSCFG\_EXTICR4\_EXTI12\_Pos)   }}
\DoxyCodeLine{14629 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12           SYSCFG\_EXTICR4\_EXTI12\_Msk              }}
\DoxyCodeLine{14630 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_Pos       (4U)}}
\DoxyCodeLine{14631 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_Msk       (0x7UL << SYSCFG\_EXTICR4\_EXTI13\_Pos)   }}
\DoxyCodeLine{14632 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13           SYSCFG\_EXTICR4\_EXTI13\_Msk              }}
\DoxyCodeLine{14633 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_Pos       (8U)}}
\DoxyCodeLine{14634 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_Msk       (0x7UL << SYSCFG\_EXTICR4\_EXTI14\_Pos)   }}
\DoxyCodeLine{14635 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14           SYSCFG\_EXTICR4\_EXTI14\_Msk              }}
\DoxyCodeLine{14636 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_Pos       (12U)}}
\DoxyCodeLine{14637 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_Msk       (0x7UL << SYSCFG\_EXTICR4\_EXTI15\_Pos)   }}
\DoxyCodeLine{14638 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15           SYSCFG\_EXTICR4\_EXTI15\_Msk              }}
\DoxyCodeLine{14643 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PA            (0x00000000U)                      }}
\DoxyCodeLine{14644 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PB            (0x00000001U)                      }}
\DoxyCodeLine{14645 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PC            (0x00000002U)                      }}
\DoxyCodeLine{14646 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PD            (0x00000003U)                      }}
\DoxyCodeLine{14647 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PE            (0x00000004U)                      }}
\DoxyCodeLine{14648 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PF            (0x00000005U)                      }}
\DoxyCodeLine{14653 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PA            (0x00000000U)                      }}
\DoxyCodeLine{14654 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PB            (0x00000010U)                      }}
\DoxyCodeLine{14655 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PC            (0x00000020U)                      }}
\DoxyCodeLine{14656 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PD            (0x00000030U)                      }}
\DoxyCodeLine{14657 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PE            (0x00000040U)                      }}
\DoxyCodeLine{14658 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PF            (0x00000050U)                      }}
\DoxyCodeLine{14663 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PA            (0x00000000U)                      }}
\DoxyCodeLine{14664 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PB            (0x00000100U)                      }}
\DoxyCodeLine{14665 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PC            (0x00000200U)                      }}
\DoxyCodeLine{14666 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PD            (0x00000300U)                      }}
\DoxyCodeLine{14667 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PE            (0x00000400U)                      }}
\DoxyCodeLine{14668 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PF            (0x00000500U)                      }}
\DoxyCodeLine{14673 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PA            (0x00000000U)                      }}
\DoxyCodeLine{14674 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PB            (0x00001000U)                      }}
\DoxyCodeLine{14675 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PC            (0x00002000U)                      }}
\DoxyCodeLine{14676 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PD            (0x00003000U)                      }}
\DoxyCodeLine{14677 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PE            (0x00004000U)                      }}
\DoxyCodeLine{14678 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PF            (0x00005000U)                      }}
\DoxyCodeLine{14680 \textcolor{comment}{/******************  Bit definition for SYSCFG\_SCSR register  ****************/}}
\DoxyCodeLine{14681 \textcolor{preprocessor}{\#define SYSCFG\_SCSR\_CCMER\_Pos         (0U)}}
\DoxyCodeLine{14682 \textcolor{preprocessor}{\#define SYSCFG\_SCSR\_CCMER\_Msk         (0x1UL << SYSCFG\_SCSR\_CCMER\_Pos)      }}
\DoxyCodeLine{14683 \textcolor{preprocessor}{\#define SYSCFG\_SCSR\_CCMER             SYSCFG\_SCSR\_CCMER\_Msk                 }}
\DoxyCodeLine{14684 \textcolor{preprocessor}{\#define SYSCFG\_SCSR\_CCMBSY\_Pos        (1U)}}
\DoxyCodeLine{14685 \textcolor{preprocessor}{\#define SYSCFG\_SCSR\_CCMBSY\_Msk        (0x1UL << SYSCFG\_SCSR\_CCMBSY\_Pos)     }}
\DoxyCodeLine{14686 \textcolor{preprocessor}{\#define SYSCFG\_SCSR\_CCMBSY            SYSCFG\_SCSR\_CCMBSY\_Msk                }}
\DoxyCodeLine{14688 \textcolor{comment}{/******************  Bit definition for SYSCFG\_CFGR2 register  ****************/}}
\DoxyCodeLine{14689 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_CLL\_Pos            (0U)}}
\DoxyCodeLine{14690 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_CLL\_Msk            (0x1UL << SYSCFG\_CFGR2\_CLL\_Pos)        }}
\DoxyCodeLine{14691 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_CLL                SYSCFG\_CFGR2\_CLL\_Msk                   }}
\DoxyCodeLine{14692 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_SPL\_Pos            (1U)}}
\DoxyCodeLine{14693 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_SPL\_Msk            (0x1UL << SYSCFG\_CFGR2\_SPL\_Pos)        }}
\DoxyCodeLine{14694 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_SPL                SYSCFG\_CFGR2\_SPL\_Msk                   }}
\DoxyCodeLine{14695 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_PVDL\_Pos           (2U)}}
\DoxyCodeLine{14696 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_PVDL\_Msk           (0x1UL << SYSCFG\_CFGR2\_PVDL\_Pos)       }}
\DoxyCodeLine{14697 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_PVDL               SYSCFG\_CFGR2\_PVDL\_Msk                  }}
\DoxyCodeLine{14698 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_ECCL\_Pos           (3U)}}
\DoxyCodeLine{14699 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_ECCL\_Msk           (0x1UL << SYSCFG\_CFGR2\_ECCL\_Pos)       }}
\DoxyCodeLine{14700 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_ECCL               SYSCFG\_CFGR2\_ECCL\_Msk                  }}
\DoxyCodeLine{14701 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_SPF\_Pos            (8U)}}
\DoxyCodeLine{14702 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_SPF\_Msk            (0x1UL << SYSCFG\_CFGR2\_SPF\_Pos)        }}
\DoxyCodeLine{14703 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_SPF                SYSCFG\_CFGR2\_SPF\_Msk                   }}
\DoxyCodeLine{14705 \textcolor{comment}{/******************  Bit definition for SYSCFG\_SWPR register  ****************/}}
\DoxyCodeLine{14706 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE0\_Pos          (0U)}}
\DoxyCodeLine{14707 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE0\_Msk          (0x1UL << SYSCFG\_SWPR\_PAGE0\_Pos)       }}
\DoxyCodeLine{14708 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE0              (SYSCFG\_SWPR\_PAGE0\_Msk)                }}
\DoxyCodeLine{14709 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE1\_Pos          (1U)}}
\DoxyCodeLine{14710 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE1\_Msk          (0x1UL << SYSCFG\_SWPR\_PAGE1\_Pos)       }}
\DoxyCodeLine{14711 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE1              (SYSCFG\_SWPR\_PAGE1\_Msk)                }}
\DoxyCodeLine{14712 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE2\_Pos          (2U)}}
\DoxyCodeLine{14713 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE2\_Msk          (0x1UL << SYSCFG\_SWPR\_PAGE2\_Pos)       }}
\DoxyCodeLine{14714 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE2              (SYSCFG\_SWPR\_PAGE2\_Msk)                }}
\DoxyCodeLine{14715 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE3\_Pos          (3U)}}
\DoxyCodeLine{14716 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE3\_Msk          (0x1UL << SYSCFG\_SWPR\_PAGE3\_Pos)       }}
\DoxyCodeLine{14717 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE3              (SYSCFG\_SWPR\_PAGE3\_Msk)                }}
\DoxyCodeLine{14718 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE4\_Pos          (4U)}}
\DoxyCodeLine{14719 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE4\_Msk          (0x1UL << SYSCFG\_SWPR\_PAGE4\_Pos)       }}
\DoxyCodeLine{14720 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE4              (SYSCFG\_SWPR\_PAGE4\_Msk)                }}
\DoxyCodeLine{14721 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE5\_Pos          (5U)}}
\DoxyCodeLine{14722 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE5\_Msk          (0x1UL << SYSCFG\_SWPR\_PAGE5\_Pos)       }}
\DoxyCodeLine{14723 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE5              (SYSCFG\_SWPR\_PAGE5\_Msk)                }}
\DoxyCodeLine{14724 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE6\_Pos          (6U)}}
\DoxyCodeLine{14725 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE6\_Msk          (0x1UL << SYSCFG\_SWPR\_PAGE6\_Pos)       }}
\DoxyCodeLine{14726 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE6              (SYSCFG\_SWPR\_PAGE6\_Msk)                }}
\DoxyCodeLine{14727 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE7\_Pos          (7U)}}
\DoxyCodeLine{14728 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE7\_Msk          (0x1UL << SYSCFG\_SWPR\_PAGE7\_Pos)       }}
\DoxyCodeLine{14729 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE7              (SYSCFG\_SWPR\_PAGE7\_Msk)                }}
\DoxyCodeLine{14730 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE8\_Pos          (8U)}}
\DoxyCodeLine{14731 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE8\_Msk          (0x1UL << SYSCFG\_SWPR\_PAGE8\_Pos)       }}
\DoxyCodeLine{14732 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE8              (SYSCFG\_SWPR\_PAGE8\_Msk)                }}
\DoxyCodeLine{14733 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE9\_Pos          (9U)}}
\DoxyCodeLine{14734 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE9\_Msk          (0x1UL << SYSCFG\_SWPR\_PAGE9\_Pos)       }}
\DoxyCodeLine{14735 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE9              (SYSCFG\_SWPR\_PAGE9\_Msk)                }}
\DoxyCodeLine{14736 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE10\_Pos         (10U)}}
\DoxyCodeLine{14737 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE10\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE10\_Pos)      }}
\DoxyCodeLine{14738 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE10             (SYSCFG\_SWPR\_PAGE10\_Msk)               }}
\DoxyCodeLine{14739 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE11\_Pos         (11U)}}
\DoxyCodeLine{14740 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE11\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE11\_Pos)      }}
\DoxyCodeLine{14741 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE11             (SYSCFG\_SWPR\_PAGE11\_Msk)               }}
\DoxyCodeLine{14742 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE12\_Pos         (12U)}}
\DoxyCodeLine{14743 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE12\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE12\_Pos)      }}
\DoxyCodeLine{14744 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE12             (SYSCFG\_SWPR\_PAGE12\_Msk)               }}
\DoxyCodeLine{14745 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE13\_Pos         (13U)}}
\DoxyCodeLine{14746 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE13\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE13\_Pos)      }}
\DoxyCodeLine{14747 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE13             (SYSCFG\_SWPR\_PAGE13\_Msk)               }}
\DoxyCodeLine{14748 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE14\_Pos         (14U)}}
\DoxyCodeLine{14749 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE14\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE14\_Pos)      }}
\DoxyCodeLine{14750 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE14             (SYSCFG\_SWPR\_PAGE14\_Msk)               }}
\DoxyCodeLine{14751 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE15\_Pos         (15U)}}
\DoxyCodeLine{14752 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE15\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE15\_Pos)      }}
\DoxyCodeLine{14753 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE15             (SYSCFG\_SWPR\_PAGE15\_Msk)               }}
\DoxyCodeLine{14754 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE16\_Pos         (16U)}}
\DoxyCodeLine{14755 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE16\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE16\_Pos)      }}
\DoxyCodeLine{14756 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE16             (SYSCFG\_SWPR\_PAGE16\_Msk)               }}
\DoxyCodeLine{14757 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE17\_Pos         (17U)}}
\DoxyCodeLine{14758 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE17\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE17\_Pos)      }}
\DoxyCodeLine{14759 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE17             (SYSCFG\_SWPR\_PAGE17\_Msk)               }}
\DoxyCodeLine{14760 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE18\_Pos         (18U)}}
\DoxyCodeLine{14761 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE18\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE18\_Pos)      }}
\DoxyCodeLine{14762 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE18             (SYSCFG\_SWPR\_PAGE18\_Msk)               }}
\DoxyCodeLine{14763 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE19\_Pos         (19U)}}
\DoxyCodeLine{14764 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE19\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE19\_Pos)      }}
\DoxyCodeLine{14765 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE19             (SYSCFG\_SWPR\_PAGE19\_Msk)               }}
\DoxyCodeLine{14766 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE20\_Pos         (20U)}}
\DoxyCodeLine{14767 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE20\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE20\_Pos)      }}
\DoxyCodeLine{14768 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE20             (SYSCFG\_SWPR\_PAGE20\_Msk)               }}
\DoxyCodeLine{14769 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE21\_Pos         (21U)}}
\DoxyCodeLine{14770 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE21\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE21\_Pos)      }}
\DoxyCodeLine{14771 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE21             (SYSCFG\_SWPR\_PAGE21\_Msk)               }}
\DoxyCodeLine{14772 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE22\_Pos         (22U)}}
\DoxyCodeLine{14773 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE22\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE22\_Pos)      }}
\DoxyCodeLine{14774 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE22             (SYSCFG\_SWPR\_PAGE22\_Msk)               }}
\DoxyCodeLine{14775 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE23\_Pos         (23U)}}
\DoxyCodeLine{14776 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE23\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE23\_Pos)      }}
\DoxyCodeLine{14777 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE23             (SYSCFG\_SWPR\_PAGE23\_Msk)               }}
\DoxyCodeLine{14778 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE24\_Pos         (24U)}}
\DoxyCodeLine{14779 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE24\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE24\_Pos)      }}
\DoxyCodeLine{14780 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE24             (SYSCFG\_SWPR\_PAGE24\_Msk)               }}
\DoxyCodeLine{14781 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE25\_Pos         (25U)}}
\DoxyCodeLine{14782 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE25\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE25\_Pos)      }}
\DoxyCodeLine{14783 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE25             (SYSCFG\_SWPR\_PAGE25\_Msk)               }}
\DoxyCodeLine{14784 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE26\_Pos         (26U)}}
\DoxyCodeLine{14785 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE26\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE26\_Pos)      }}
\DoxyCodeLine{14786 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE26             (SYSCFG\_SWPR\_PAGE26\_Msk)               }}
\DoxyCodeLine{14787 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE27\_Pos         (27U)}}
\DoxyCodeLine{14788 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE27\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE27\_Pos)      }}
\DoxyCodeLine{14789 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE27             (SYSCFG\_SWPR\_PAGE27\_Msk)               }}
\DoxyCodeLine{14790 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE28\_Pos         (28U)}}
\DoxyCodeLine{14791 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE28\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE28\_Pos)      }}
\DoxyCodeLine{14792 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE28             (SYSCFG\_SWPR\_PAGE28\_Msk)               }}
\DoxyCodeLine{14793 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE29\_Pos         (29U)}}
\DoxyCodeLine{14794 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE29\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE29\_Pos)      }}
\DoxyCodeLine{14795 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE29             (SYSCFG\_SWPR\_PAGE29\_Msk)               }}
\DoxyCodeLine{14796 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE30\_Pos         (30U)}}
\DoxyCodeLine{14797 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE30\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE30\_Pos)      }}
\DoxyCodeLine{14798 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE30             (SYSCFG\_SWPR\_PAGE30\_Msk)               }}
\DoxyCodeLine{14799 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE31\_Pos         (31U)}}
\DoxyCodeLine{14800 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE31\_Msk         (0x1UL << SYSCFG\_SWPR\_PAGE31\_Pos)      }}
\DoxyCodeLine{14801 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE31             (SYSCFG\_SWPR\_PAGE31\_Msk)               }}
\DoxyCodeLine{14803 \textcolor{comment}{/******************  Bit definition for SYSCFG\_SKR register  ****************/}}
\DoxyCodeLine{14804 \textcolor{preprocessor}{\#define SYSCFG\_SKR\_KEY\_Pos              (0U)}}
\DoxyCodeLine{14805 \textcolor{preprocessor}{\#define SYSCFG\_SKR\_KEY\_Msk              (0xFFUL << SYSCFG\_SKR\_KEY\_Pos)         }}
\DoxyCodeLine{14806 \textcolor{preprocessor}{\#define SYSCFG\_SKR\_KEY                  SYSCFG\_SKR\_KEY\_Msk                     }}
\DoxyCodeLine{14808 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14809 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{14810 \textcolor{comment}{/*                                    TIM                                     */}}
\DoxyCodeLine{14811 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{14812 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14813 \textcolor{comment}{/*******************  Bit definition for TIM\_CR1 register  ********************/}}
\DoxyCodeLine{14814 \textcolor{preprocessor}{\#define TIM\_CR1\_CEN\_Pos           (0U)}}
\DoxyCodeLine{14815 \textcolor{preprocessor}{\#define TIM\_CR1\_CEN\_Msk           (0x1UL << TIM\_CR1\_CEN\_Pos)                   }}
\DoxyCodeLine{14816 \textcolor{preprocessor}{\#define TIM\_CR1\_CEN               TIM\_CR1\_CEN\_Msk                              }}
\DoxyCodeLine{14817 \textcolor{preprocessor}{\#define TIM\_CR1\_UDIS\_Pos          (1U)}}
\DoxyCodeLine{14818 \textcolor{preprocessor}{\#define TIM\_CR1\_UDIS\_Msk          (0x1UL << TIM\_CR1\_UDIS\_Pos)                  }}
\DoxyCodeLine{14819 \textcolor{preprocessor}{\#define TIM\_CR1\_UDIS              TIM\_CR1\_UDIS\_Msk                             }}
\DoxyCodeLine{14820 \textcolor{preprocessor}{\#define TIM\_CR1\_URS\_Pos           (2U)}}
\DoxyCodeLine{14821 \textcolor{preprocessor}{\#define TIM\_CR1\_URS\_Msk           (0x1UL << TIM\_CR1\_URS\_Pos)                   }}
\DoxyCodeLine{14822 \textcolor{preprocessor}{\#define TIM\_CR1\_URS               TIM\_CR1\_URS\_Msk                              }}
\DoxyCodeLine{14823 \textcolor{preprocessor}{\#define TIM\_CR1\_OPM\_Pos           (3U)}}
\DoxyCodeLine{14824 \textcolor{preprocessor}{\#define TIM\_CR1\_OPM\_Msk           (0x1UL << TIM\_CR1\_OPM\_Pos)                   }}
\DoxyCodeLine{14825 \textcolor{preprocessor}{\#define TIM\_CR1\_OPM               TIM\_CR1\_OPM\_Msk                              }}
\DoxyCodeLine{14826 \textcolor{preprocessor}{\#define TIM\_CR1\_DIR\_Pos           (4U)}}
\DoxyCodeLine{14827 \textcolor{preprocessor}{\#define TIM\_CR1\_DIR\_Msk           (0x1UL << TIM\_CR1\_DIR\_Pos)                   }}
\DoxyCodeLine{14828 \textcolor{preprocessor}{\#define TIM\_CR1\_DIR               TIM\_CR1\_DIR\_Msk                              }}
\DoxyCodeLine{14830 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_Pos           (5U)}}
\DoxyCodeLine{14831 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_Msk           (0x3UL << TIM\_CR1\_CMS\_Pos)                   }}
\DoxyCodeLine{14832 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS               TIM\_CR1\_CMS\_Msk                              }}
\DoxyCodeLine{14833 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_0             (0x1UL << TIM\_CR1\_CMS\_Pos)                   }}
\DoxyCodeLine{14834 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_1             (0x2UL << TIM\_CR1\_CMS\_Pos)                   }}
\DoxyCodeLine{14836 \textcolor{preprocessor}{\#define TIM\_CR1\_ARPE\_Pos          (7U)}}
\DoxyCodeLine{14837 \textcolor{preprocessor}{\#define TIM\_CR1\_ARPE\_Msk          (0x1UL << TIM\_CR1\_ARPE\_Pos)                  }}
\DoxyCodeLine{14838 \textcolor{preprocessor}{\#define TIM\_CR1\_ARPE              TIM\_CR1\_ARPE\_Msk                             }}
\DoxyCodeLine{14840 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_Pos           (8U)}}
\DoxyCodeLine{14841 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_Msk           (0x3UL << TIM\_CR1\_CKD\_Pos)                   }}
\DoxyCodeLine{14842 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD               TIM\_CR1\_CKD\_Msk                              }}
\DoxyCodeLine{14843 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_0             (0x1UL << TIM\_CR1\_CKD\_Pos)                   }}
\DoxyCodeLine{14844 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_1             (0x2UL << TIM\_CR1\_CKD\_Pos)                   }}
\DoxyCodeLine{14846 \textcolor{preprocessor}{\#define TIM\_CR1\_UIFREMAP\_Pos      (11U)}}
\DoxyCodeLine{14847 \textcolor{preprocessor}{\#define TIM\_CR1\_UIFREMAP\_Msk      (0x1UL << TIM\_CR1\_UIFREMAP\_Pos)              }}
\DoxyCodeLine{14848 \textcolor{preprocessor}{\#define TIM\_CR1\_UIFREMAP          TIM\_CR1\_UIFREMAP\_Msk                         }}
\DoxyCodeLine{14850 \textcolor{preprocessor}{\#define TIM\_CR1\_DITHEN\_Pos      (12U)}}
\DoxyCodeLine{14851 \textcolor{preprocessor}{\#define TIM\_CR1\_DITHEN\_Msk      (0x1UL << TIM\_CR1\_DITHEN\_Pos)                  }}
\DoxyCodeLine{14852 \textcolor{preprocessor}{\#define TIM\_CR1\_DITHEN          TIM\_CR1\_DITHEN\_Msk                             }}
\DoxyCodeLine{14854 \textcolor{comment}{/*******************  Bit definition for TIM\_CR2 register  ********************/}}
\DoxyCodeLine{14855 \textcolor{preprocessor}{\#define TIM\_CR2\_CCPC\_Pos          (0U)}}
\DoxyCodeLine{14856 \textcolor{preprocessor}{\#define TIM\_CR2\_CCPC\_Msk          (0x1UL << TIM\_CR2\_CCPC\_Pos)                  }}
\DoxyCodeLine{14857 \textcolor{preprocessor}{\#define TIM\_CR2\_CCPC              TIM\_CR2\_CCPC\_Msk                             }}
\DoxyCodeLine{14858 \textcolor{preprocessor}{\#define TIM\_CR2\_CCUS\_Pos          (2U)}}
\DoxyCodeLine{14859 \textcolor{preprocessor}{\#define TIM\_CR2\_CCUS\_Msk          (0x1UL << TIM\_CR2\_CCUS\_Pos)                  }}
\DoxyCodeLine{14860 \textcolor{preprocessor}{\#define TIM\_CR2\_CCUS              TIM\_CR2\_CCUS\_Msk                             }}
\DoxyCodeLine{14861 \textcolor{preprocessor}{\#define TIM\_CR2\_CCDS\_Pos          (3U)}}
\DoxyCodeLine{14862 \textcolor{preprocessor}{\#define TIM\_CR2\_CCDS\_Msk          (0x1UL << TIM\_CR2\_CCDS\_Pos)                  }}
\DoxyCodeLine{14863 \textcolor{preprocessor}{\#define TIM\_CR2\_CCDS              TIM\_CR2\_CCDS\_Msk                             }}
\DoxyCodeLine{14865 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_Pos           (4U)}}
\DoxyCodeLine{14866 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_Msk           (0x200007UL << TIM\_CR2\_MMS\_Pos)              }}
\DoxyCodeLine{14867 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS               TIM\_CR2\_MMS\_Msk                              }}
\DoxyCodeLine{14868 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_0             (0x000001UL << TIM\_CR2\_MMS\_Pos)              }}
\DoxyCodeLine{14869 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_1             (0x000002UL << TIM\_CR2\_MMS\_Pos)              }}
\DoxyCodeLine{14870 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_2             (0x000004UL << TIM\_CR2\_MMS\_Pos)              }}
\DoxyCodeLine{14871 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_3             (0x200000UL << TIM\_CR2\_MMS\_Pos)              }}
\DoxyCodeLine{14873 \textcolor{preprocessor}{\#define TIM\_CR2\_TI1S\_Pos          (7U)}}
\DoxyCodeLine{14874 \textcolor{preprocessor}{\#define TIM\_CR2\_TI1S\_Msk          (0x1UL << TIM\_CR2\_TI1S\_Pos)                  }}
\DoxyCodeLine{14875 \textcolor{preprocessor}{\#define TIM\_CR2\_TI1S              TIM\_CR2\_TI1S\_Msk                             }}
\DoxyCodeLine{14876 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1\_Pos          (8U)}}
\DoxyCodeLine{14877 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1\_Msk          (0x1UL << TIM\_CR2\_OIS1\_Pos)                  }}
\DoxyCodeLine{14878 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1              TIM\_CR2\_OIS1\_Msk                             }}
\DoxyCodeLine{14879 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1N\_Pos         (9U)}}
\DoxyCodeLine{14880 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1N\_Msk         (0x1UL << TIM\_CR2\_OIS1N\_Pos)                 }}
\DoxyCodeLine{14881 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1N             TIM\_CR2\_OIS1N\_Msk                            }}
\DoxyCodeLine{14882 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2\_Pos          (10U)}}
\DoxyCodeLine{14883 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2\_Msk          (0x1UL << TIM\_CR2\_OIS2\_Pos)                  }}
\DoxyCodeLine{14884 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2              TIM\_CR2\_OIS2\_Msk                             }}
\DoxyCodeLine{14885 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2N\_Pos         (11U)}}
\DoxyCodeLine{14886 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2N\_Msk         (0x1UL << TIM\_CR2\_OIS2N\_Pos)                 }}
\DoxyCodeLine{14887 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2N             TIM\_CR2\_OIS2N\_Msk                            }}
\DoxyCodeLine{14888 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3\_Pos          (12U)}}
\DoxyCodeLine{14889 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3\_Msk          (0x1UL << TIM\_CR2\_OIS3\_Pos)                  }}
\DoxyCodeLine{14890 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3              TIM\_CR2\_OIS3\_Msk                             }}
\DoxyCodeLine{14891 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3N\_Pos         (13U)}}
\DoxyCodeLine{14892 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3N\_Msk         (0x1UL << TIM\_CR2\_OIS3N\_Pos)                 }}
\DoxyCodeLine{14893 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3N             TIM\_CR2\_OIS3N\_Msk                            }}
\DoxyCodeLine{14894 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4\_Pos          (14U)}}
\DoxyCodeLine{14895 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4\_Msk          (0x1UL << TIM\_CR2\_OIS4\_Pos)                  }}
\DoxyCodeLine{14896 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4              TIM\_CR2\_OIS4\_Msk                             }}
\DoxyCodeLine{14897 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4N\_Pos         (15U)}}
\DoxyCodeLine{14898 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4N\_Msk         (0x1UL << TIM\_CR2\_OIS4N\_Pos)                 }}
\DoxyCodeLine{14899 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4N             TIM\_CR2\_OIS4N\_Msk                            }}
\DoxyCodeLine{14900 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS5\_Pos          (16U)}}
\DoxyCodeLine{14901 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS5\_Msk          (0x1UL << TIM\_CR2\_OIS5\_Pos)                  }}
\DoxyCodeLine{14902 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS5              TIM\_CR2\_OIS5\_Msk                             }}
\DoxyCodeLine{14903 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS6\_Pos          (18U)}}
\DoxyCodeLine{14904 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS6\_Msk          (0x1UL << TIM\_CR2\_OIS6\_Pos)                  }}
\DoxyCodeLine{14905 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS6              TIM\_CR2\_OIS6\_Msk                             }}
\DoxyCodeLine{14907 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_Pos          (20U)}}
\DoxyCodeLine{14908 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_Msk          (0xFUL << TIM\_CR2\_MMS2\_Pos)                  }}
\DoxyCodeLine{14909 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2              TIM\_CR2\_MMS2\_Msk                             }}
\DoxyCodeLine{14910 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_0            (0x1UL << TIM\_CR2\_MMS2\_Pos)                  }}
\DoxyCodeLine{14911 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_1            (0x2UL << TIM\_CR2\_MMS2\_Pos)                  }}
\DoxyCodeLine{14912 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_2            (0x4UL << TIM\_CR2\_MMS2\_Pos)                  }}
\DoxyCodeLine{14913 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_3            (0x8UL << TIM\_CR2\_MMS2\_Pos)                  }}
\DoxyCodeLine{14915 \textcolor{comment}{/*******************  Bit definition for TIM\_SMCR register  *******************/}}
\DoxyCodeLine{14916 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_Pos          (0U)}}
\DoxyCodeLine{14917 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_Msk          (0x10007UL << TIM\_SMCR\_SMS\_Pos)              }}
\DoxyCodeLine{14918 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS              TIM\_SMCR\_SMS\_Msk                             }}
\DoxyCodeLine{14919 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_0            (0x00001UL << TIM\_SMCR\_SMS\_Pos)              }}
\DoxyCodeLine{14920 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_1            (0x00002UL << TIM\_SMCR\_SMS\_Pos)              }}
\DoxyCodeLine{14921 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_2            (0x00004UL << TIM\_SMCR\_SMS\_Pos)              }}
\DoxyCodeLine{14922 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_3            (0x10000UL << TIM\_SMCR\_SMS\_Pos)              }}
\DoxyCodeLine{14924 \textcolor{preprocessor}{\#define TIM\_SMCR\_OCCS\_Pos         (3U)}}
\DoxyCodeLine{14925 \textcolor{preprocessor}{\#define TIM\_SMCR\_OCCS\_Msk         (0x1UL << TIM\_SMCR\_OCCS\_Pos)                 }}
\DoxyCodeLine{14926 \textcolor{preprocessor}{\#define TIM\_SMCR\_OCCS             TIM\_SMCR\_OCCS\_Msk                            }}
\DoxyCodeLine{14928 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_Pos           (4U)}}
\DoxyCodeLine{14929 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_Msk           (0x30007UL << TIM\_SMCR\_TS\_Pos)               }}
\DoxyCodeLine{14930 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS               TIM\_SMCR\_TS\_Msk                              }}
\DoxyCodeLine{14931 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_0             (0x00001UL << TIM\_SMCR\_TS\_Pos)               }}
\DoxyCodeLine{14932 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_1             (0x00002UL << TIM\_SMCR\_TS\_Pos)               }}
\DoxyCodeLine{14933 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_2             (0x00004UL << TIM\_SMCR\_TS\_Pos)               }}
\DoxyCodeLine{14934 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_3             (0x10000UL << TIM\_SMCR\_TS\_Pos)               }}
\DoxyCodeLine{14935 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_4             (0x20000UL << TIM\_SMCR\_TS\_Pos)               }}
\DoxyCodeLine{14937 \textcolor{preprocessor}{\#define TIM\_SMCR\_MSM\_Pos          (7U)}}
\DoxyCodeLine{14938 \textcolor{preprocessor}{\#define TIM\_SMCR\_MSM\_Msk          (0x1UL << TIM\_SMCR\_MSM\_Pos)                  }}
\DoxyCodeLine{14939 \textcolor{preprocessor}{\#define TIM\_SMCR\_MSM              TIM\_SMCR\_MSM\_Msk                             }}
\DoxyCodeLine{14941 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_Pos          (8U)}}
\DoxyCodeLine{14942 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_Msk          (0xFUL << TIM\_SMCR\_ETF\_Pos)                  }}
\DoxyCodeLine{14943 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF              TIM\_SMCR\_ETF\_Msk                             }}
\DoxyCodeLine{14944 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_0            (0x1UL << TIM\_SMCR\_ETF\_Pos)                  }}
\DoxyCodeLine{14945 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_1            (0x2UL << TIM\_SMCR\_ETF\_Pos)                  }}
\DoxyCodeLine{14946 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_2            (0x4UL << TIM\_SMCR\_ETF\_Pos)                  }}
\DoxyCodeLine{14947 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_3            (0x8UL << TIM\_SMCR\_ETF\_Pos)                  }}
\DoxyCodeLine{14949 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_Pos         (12U)}}
\DoxyCodeLine{14950 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_Msk         (0x3UL << TIM\_SMCR\_ETPS\_Pos)                 }}
\DoxyCodeLine{14951 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS             TIM\_SMCR\_ETPS\_Msk                            }}
\DoxyCodeLine{14952 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_0           (0x1UL << TIM\_SMCR\_ETPS\_Pos)                 }}
\DoxyCodeLine{14953 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_1           (0x2UL << TIM\_SMCR\_ETPS\_Pos)                 }}
\DoxyCodeLine{14955 \textcolor{preprocessor}{\#define TIM\_SMCR\_ECE\_Pos          (14U)}}
\DoxyCodeLine{14956 \textcolor{preprocessor}{\#define TIM\_SMCR\_ECE\_Msk          (0x1UL << TIM\_SMCR\_ECE\_Pos)                  }}
\DoxyCodeLine{14957 \textcolor{preprocessor}{\#define TIM\_SMCR\_ECE              TIM\_SMCR\_ECE\_Msk                             }}
\DoxyCodeLine{14958 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETP\_Pos          (15U)}}
\DoxyCodeLine{14959 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETP\_Msk          (0x1UL << TIM\_SMCR\_ETP\_Pos)                  }}
\DoxyCodeLine{14960 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETP              TIM\_SMCR\_ETP\_Msk                             }}
\DoxyCodeLine{14962 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMSPE\_Pos        (24U)}}
\DoxyCodeLine{14963 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMSPE\_Msk        (0x1UL << TIM\_SMCR\_SMSPE\_Pos)                }}
\DoxyCodeLine{14964 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMSPE            TIM\_SMCR\_SMSPE\_Msk                           }}
\DoxyCodeLine{14966 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMSPS\_Pos        (25U)}}
\DoxyCodeLine{14967 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMSPS\_Msk        (0x1UL << TIM\_SMCR\_SMSPS\_Pos)                }}
\DoxyCodeLine{14968 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMSPS            TIM\_SMCR\_SMSPS\_Msk                           }}
\DoxyCodeLine{14970 \textcolor{comment}{/*******************  Bit definition for TIM\_DIER register  *******************/}}
\DoxyCodeLine{14971 \textcolor{preprocessor}{\#define TIM\_DIER\_UIE\_Pos          (0U)}}
\DoxyCodeLine{14972 \textcolor{preprocessor}{\#define TIM\_DIER\_UIE\_Msk          (0x1UL << TIM\_DIER\_UIE\_Pos)                  }}
\DoxyCodeLine{14973 \textcolor{preprocessor}{\#define TIM\_DIER\_UIE              TIM\_DIER\_UIE\_Msk                             }}
\DoxyCodeLine{14974 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1IE\_Pos        (1U)}}
\DoxyCodeLine{14975 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1IE\_Msk        (0x1UL << TIM\_DIER\_CC1IE\_Pos)                }}
\DoxyCodeLine{14976 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1IE            TIM\_DIER\_CC1IE\_Msk                           }}
\DoxyCodeLine{14977 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2IE\_Pos        (2U)}}
\DoxyCodeLine{14978 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2IE\_Msk        (0x1UL << TIM\_DIER\_CC2IE\_Pos)                }}
\DoxyCodeLine{14979 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2IE            TIM\_DIER\_CC2IE\_Msk                           }}
\DoxyCodeLine{14980 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3IE\_Pos        (3U)}}
\DoxyCodeLine{14981 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3IE\_Msk        (0x1UL << TIM\_DIER\_CC3IE\_Pos)                }}
\DoxyCodeLine{14982 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3IE            TIM\_DIER\_CC3IE\_Msk                           }}
\DoxyCodeLine{14983 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4IE\_Pos        (4U)}}
\DoxyCodeLine{14984 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4IE\_Msk        (0x1UL << TIM\_DIER\_CC4IE\_Pos)                }}
\DoxyCodeLine{14985 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4IE            TIM\_DIER\_CC4IE\_Msk                           }}
\DoxyCodeLine{14986 \textcolor{preprocessor}{\#define TIM\_DIER\_COMIE\_Pos        (5U)}}
\DoxyCodeLine{14987 \textcolor{preprocessor}{\#define TIM\_DIER\_COMIE\_Msk        (0x1UL << TIM\_DIER\_COMIE\_Pos)                }}
\DoxyCodeLine{14988 \textcolor{preprocessor}{\#define TIM\_DIER\_COMIE            TIM\_DIER\_COMIE\_Msk                           }}
\DoxyCodeLine{14989 \textcolor{preprocessor}{\#define TIM\_DIER\_TIE\_Pos          (6U)}}
\DoxyCodeLine{14990 \textcolor{preprocessor}{\#define TIM\_DIER\_TIE\_Msk          (0x1UL << TIM\_DIER\_TIE\_Pos)                  }}
\DoxyCodeLine{14991 \textcolor{preprocessor}{\#define TIM\_DIER\_TIE              TIM\_DIER\_TIE\_Msk                             }}
\DoxyCodeLine{14992 \textcolor{preprocessor}{\#define TIM\_DIER\_BIE\_Pos          (7U)}}
\DoxyCodeLine{14993 \textcolor{preprocessor}{\#define TIM\_DIER\_BIE\_Msk          (0x1UL << TIM\_DIER\_BIE\_Pos)                  }}
\DoxyCodeLine{14994 \textcolor{preprocessor}{\#define TIM\_DIER\_BIE              TIM\_DIER\_BIE\_Msk                             }}
\DoxyCodeLine{14995 \textcolor{preprocessor}{\#define TIM\_DIER\_UDE\_Pos          (8U)}}
\DoxyCodeLine{14996 \textcolor{preprocessor}{\#define TIM\_DIER\_UDE\_Msk          (0x1UL << TIM\_DIER\_UDE\_Pos)                  }}
\DoxyCodeLine{14997 \textcolor{preprocessor}{\#define TIM\_DIER\_UDE              TIM\_DIER\_UDE\_Msk                             }}
\DoxyCodeLine{14998 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1DE\_Pos        (9U)}}
\DoxyCodeLine{14999 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1DE\_Msk        (0x1UL << TIM\_DIER\_CC1DE\_Pos)                }}
\DoxyCodeLine{15000 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1DE            TIM\_DIER\_CC1DE\_Msk                           }}
\DoxyCodeLine{15001 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2DE\_Pos        (10U)}}
\DoxyCodeLine{15002 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2DE\_Msk        (0x1UL << TIM\_DIER\_CC2DE\_Pos)                }}
\DoxyCodeLine{15003 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2DE            TIM\_DIER\_CC2DE\_Msk                           }}
\DoxyCodeLine{15004 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3DE\_Pos        (11U)}}
\DoxyCodeLine{15005 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3DE\_Msk        (0x1UL << TIM\_DIER\_CC3DE\_Pos)                }}
\DoxyCodeLine{15006 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3DE            TIM\_DIER\_CC3DE\_Msk                           }}
\DoxyCodeLine{15007 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4DE\_Pos        (12U)}}
\DoxyCodeLine{15008 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4DE\_Msk        (0x1UL << TIM\_DIER\_CC4DE\_Pos)                }}
\DoxyCodeLine{15009 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4DE            TIM\_DIER\_CC4DE\_Msk                           }}
\DoxyCodeLine{15010 \textcolor{preprocessor}{\#define TIM\_DIER\_COMDE\_Pos        (13U)}}
\DoxyCodeLine{15011 \textcolor{preprocessor}{\#define TIM\_DIER\_COMDE\_Msk        (0x1UL << TIM\_DIER\_COMDE\_Pos)                }}
\DoxyCodeLine{15012 \textcolor{preprocessor}{\#define TIM\_DIER\_COMDE            TIM\_DIER\_COMDE\_Msk                           }}
\DoxyCodeLine{15013 \textcolor{preprocessor}{\#define TIM\_DIER\_TDE\_Pos          (14U)}}
\DoxyCodeLine{15014 \textcolor{preprocessor}{\#define TIM\_DIER\_TDE\_Msk          (0x1UL << TIM\_DIER\_TDE\_Pos)                  }}
\DoxyCodeLine{15015 \textcolor{preprocessor}{\#define TIM\_DIER\_TDE              TIM\_DIER\_TDE\_Msk                             }}
\DoxyCodeLine{15016 \textcolor{preprocessor}{\#define TIM\_DIER\_IDXIE\_Pos        (20U)}}
\DoxyCodeLine{15017 \textcolor{preprocessor}{\#define TIM\_DIER\_IDXIE\_Msk        (0x1UL << TIM\_DIER\_IDXIE\_Pos)                }}
\DoxyCodeLine{15018 \textcolor{preprocessor}{\#define TIM\_DIER\_IDXIE            TIM\_DIER\_IDXIE\_Msk                           }}
\DoxyCodeLine{15019 \textcolor{preprocessor}{\#define TIM\_DIER\_DIRIE\_Pos        (21U)}}
\DoxyCodeLine{15020 \textcolor{preprocessor}{\#define TIM\_DIER\_DIRIE\_Msk        (0x1UL << TIM\_DIER\_DIRIE\_Pos)                }}
\DoxyCodeLine{15021 \textcolor{preprocessor}{\#define TIM\_DIER\_DIRIE            TIM\_DIER\_DIRIE\_Msk                           }}
\DoxyCodeLine{15022 \textcolor{preprocessor}{\#define TIM\_DIER\_IERRIE\_Pos       (22U)}}
\DoxyCodeLine{15023 \textcolor{preprocessor}{\#define TIM\_DIER\_IERRIE\_Msk       (0x1UL << TIM\_DIER\_IERRIE\_Pos)               }}
\DoxyCodeLine{15024 \textcolor{preprocessor}{\#define TIM\_DIER\_IERRIE           TIM\_DIER\_IERRIE\_Msk                          }}
\DoxyCodeLine{15025 \textcolor{preprocessor}{\#define TIM\_DIER\_TERRIE\_Pos       (23U)}}
\DoxyCodeLine{15026 \textcolor{preprocessor}{\#define TIM\_DIER\_TERRIE\_Msk       (0x1UL << TIM\_DIER\_TERRIE\_Pos)               }}
\DoxyCodeLine{15027 \textcolor{preprocessor}{\#define TIM\_DIER\_TERRIE           TIM\_DIER\_TERRIE\_Msk                          }}
\DoxyCodeLine{15029 \textcolor{comment}{/********************  Bit definition for TIM\_SR register  ********************/}}
\DoxyCodeLine{15030 \textcolor{preprocessor}{\#define TIM\_SR\_UIF\_Pos            (0U)}}
\DoxyCodeLine{15031 \textcolor{preprocessor}{\#define TIM\_SR\_UIF\_Msk            (0x1UL << TIM\_SR\_UIF\_Pos)                    }}
\DoxyCodeLine{15032 \textcolor{preprocessor}{\#define TIM\_SR\_UIF                TIM\_SR\_UIF\_Msk                               }}
\DoxyCodeLine{15033 \textcolor{preprocessor}{\#define TIM\_SR\_CC1IF\_Pos          (1U)}}
\DoxyCodeLine{15034 \textcolor{preprocessor}{\#define TIM\_SR\_CC1IF\_Msk          (0x1UL << TIM\_SR\_CC1IF\_Pos)                  }}
\DoxyCodeLine{15035 \textcolor{preprocessor}{\#define TIM\_SR\_CC1IF              TIM\_SR\_CC1IF\_Msk                             }}
\DoxyCodeLine{15036 \textcolor{preprocessor}{\#define TIM\_SR\_CC2IF\_Pos          (2U)}}
\DoxyCodeLine{15037 \textcolor{preprocessor}{\#define TIM\_SR\_CC2IF\_Msk          (0x1UL << TIM\_SR\_CC2IF\_Pos)                  }}
\DoxyCodeLine{15038 \textcolor{preprocessor}{\#define TIM\_SR\_CC2IF              TIM\_SR\_CC2IF\_Msk                             }}
\DoxyCodeLine{15039 \textcolor{preprocessor}{\#define TIM\_SR\_CC3IF\_Pos          (3U)}}
\DoxyCodeLine{15040 \textcolor{preprocessor}{\#define TIM\_SR\_CC3IF\_Msk          (0x1UL << TIM\_SR\_CC3IF\_Pos)                  }}
\DoxyCodeLine{15041 \textcolor{preprocessor}{\#define TIM\_SR\_CC3IF              TIM\_SR\_CC3IF\_Msk                             }}
\DoxyCodeLine{15042 \textcolor{preprocessor}{\#define TIM\_SR\_CC4IF\_Pos          (4U)}}
\DoxyCodeLine{15043 \textcolor{preprocessor}{\#define TIM\_SR\_CC4IF\_Msk          (0x1UL << TIM\_SR\_CC4IF\_Pos)                  }}
\DoxyCodeLine{15044 \textcolor{preprocessor}{\#define TIM\_SR\_CC4IF              TIM\_SR\_CC4IF\_Msk                             }}
\DoxyCodeLine{15045 \textcolor{preprocessor}{\#define TIM\_SR\_COMIF\_Pos          (5U)}}
\DoxyCodeLine{15046 \textcolor{preprocessor}{\#define TIM\_SR\_COMIF\_Msk          (0x1UL << TIM\_SR\_COMIF\_Pos)                  }}
\DoxyCodeLine{15047 \textcolor{preprocessor}{\#define TIM\_SR\_COMIF              TIM\_SR\_COMIF\_Msk                             }}
\DoxyCodeLine{15048 \textcolor{preprocessor}{\#define TIM\_SR\_TIF\_Pos            (6U)}}
\DoxyCodeLine{15049 \textcolor{preprocessor}{\#define TIM\_SR\_TIF\_Msk            (0x1UL << TIM\_SR\_TIF\_Pos)                    }}
\DoxyCodeLine{15050 \textcolor{preprocessor}{\#define TIM\_SR\_TIF                TIM\_SR\_TIF\_Msk                               }}
\DoxyCodeLine{15051 \textcolor{preprocessor}{\#define TIM\_SR\_BIF\_Pos            (7U)}}
\DoxyCodeLine{15052 \textcolor{preprocessor}{\#define TIM\_SR\_BIF\_Msk            (0x1UL << TIM\_SR\_BIF\_Pos)                    }}
\DoxyCodeLine{15053 \textcolor{preprocessor}{\#define TIM\_SR\_BIF                TIM\_SR\_BIF\_Msk                               }}
\DoxyCodeLine{15054 \textcolor{preprocessor}{\#define TIM\_SR\_B2IF\_Pos           (8U)}}
\DoxyCodeLine{15055 \textcolor{preprocessor}{\#define TIM\_SR\_B2IF\_Msk           (0x1UL << TIM\_SR\_B2IF\_Pos)                   }}
\DoxyCodeLine{15056 \textcolor{preprocessor}{\#define TIM\_SR\_B2IF               TIM\_SR\_B2IF\_Msk                              }}
\DoxyCodeLine{15057 \textcolor{preprocessor}{\#define TIM\_SR\_CC1OF\_Pos          (9U)}}
\DoxyCodeLine{15058 \textcolor{preprocessor}{\#define TIM\_SR\_CC1OF\_Msk          (0x1UL << TIM\_SR\_CC1OF\_Pos)                  }}
\DoxyCodeLine{15059 \textcolor{preprocessor}{\#define TIM\_SR\_CC1OF              TIM\_SR\_CC1OF\_Msk                             }}
\DoxyCodeLine{15060 \textcolor{preprocessor}{\#define TIM\_SR\_CC2OF\_Pos          (10U)}}
\DoxyCodeLine{15061 \textcolor{preprocessor}{\#define TIM\_SR\_CC2OF\_Msk          (0x1UL << TIM\_SR\_CC2OF\_Pos)                  }}
\DoxyCodeLine{15062 \textcolor{preprocessor}{\#define TIM\_SR\_CC2OF              TIM\_SR\_CC2OF\_Msk                             }}
\DoxyCodeLine{15063 \textcolor{preprocessor}{\#define TIM\_SR\_CC3OF\_Pos          (11U)}}
\DoxyCodeLine{15064 \textcolor{preprocessor}{\#define TIM\_SR\_CC3OF\_Msk          (0x1UL << TIM\_SR\_CC3OF\_Pos)                  }}
\DoxyCodeLine{15065 \textcolor{preprocessor}{\#define TIM\_SR\_CC3OF              TIM\_SR\_CC3OF\_Msk                             }}
\DoxyCodeLine{15066 \textcolor{preprocessor}{\#define TIM\_SR\_CC4OF\_Pos          (12U)}}
\DoxyCodeLine{15067 \textcolor{preprocessor}{\#define TIM\_SR\_CC4OF\_Msk          (0x1UL << TIM\_SR\_CC4OF\_Pos)                  }}
\DoxyCodeLine{15068 \textcolor{preprocessor}{\#define TIM\_SR\_CC4OF              TIM\_SR\_CC4OF\_Msk                             }}
\DoxyCodeLine{15069 \textcolor{preprocessor}{\#define TIM\_SR\_SBIF\_Pos           (13U)}}
\DoxyCodeLine{15070 \textcolor{preprocessor}{\#define TIM\_SR\_SBIF\_Msk           (0x1UL << TIM\_SR\_SBIF\_Pos)                   }}
\DoxyCodeLine{15071 \textcolor{preprocessor}{\#define TIM\_SR\_SBIF               TIM\_SR\_SBIF\_Msk                              }}
\DoxyCodeLine{15072 \textcolor{preprocessor}{\#define TIM\_SR\_CC5IF\_Pos          (16U)}}
\DoxyCodeLine{15073 \textcolor{preprocessor}{\#define TIM\_SR\_CC5IF\_Msk          (0x1UL << TIM\_SR\_CC5IF\_Pos)                  }}
\DoxyCodeLine{15074 \textcolor{preprocessor}{\#define TIM\_SR\_CC5IF              TIM\_SR\_CC5IF\_Msk                             }}
\DoxyCodeLine{15075 \textcolor{preprocessor}{\#define TIM\_SR\_CC6IF\_Pos          (17U)}}
\DoxyCodeLine{15076 \textcolor{preprocessor}{\#define TIM\_SR\_CC6IF\_Msk          (0x1UL << TIM\_SR\_CC6IF\_Pos)                  }}
\DoxyCodeLine{15077 \textcolor{preprocessor}{\#define TIM\_SR\_CC6IF              TIM\_SR\_CC6IF\_Msk                             }}
\DoxyCodeLine{15078 \textcolor{preprocessor}{\#define TIM\_SR\_IDXF\_Pos           (20U)}}
\DoxyCodeLine{15079 \textcolor{preprocessor}{\#define TIM\_SR\_IDXF\_Msk           (0x1UL << TIM\_SR\_IDXF\_Pos)                   }}
\DoxyCodeLine{15080 \textcolor{preprocessor}{\#define TIM\_SR\_IDXF               TIM\_SR\_IDXF\_Msk                              }}
\DoxyCodeLine{15081 \textcolor{preprocessor}{\#define TIM\_SR\_DIRF\_Pos           (21U)}}
\DoxyCodeLine{15082 \textcolor{preprocessor}{\#define TIM\_SR\_DIRF\_Msk           (0x1UL << TIM\_SR\_DIRF\_Pos)                   }}
\DoxyCodeLine{15083 \textcolor{preprocessor}{\#define TIM\_SR\_DIRF               TIM\_SR\_DIRF\_Msk                              }}
\DoxyCodeLine{15084 \textcolor{preprocessor}{\#define TIM\_SR\_IERRF\_Pos          (22U)}}
\DoxyCodeLine{15085 \textcolor{preprocessor}{\#define TIM\_SR\_IERRF\_Msk          (0x1UL << TIM\_SR\_IERRF\_Pos)                  }}
\DoxyCodeLine{15086 \textcolor{preprocessor}{\#define TIM\_SR\_IERRF              TIM\_SR\_IERRF\_Msk                             }}
\DoxyCodeLine{15087 \textcolor{preprocessor}{\#define TIM\_SR\_TERRF\_Pos          (23U)}}
\DoxyCodeLine{15088 \textcolor{preprocessor}{\#define TIM\_SR\_TERRF\_Msk          (0x1UL << TIM\_SR\_TERRF\_Pos)                  }}
\DoxyCodeLine{15089 \textcolor{preprocessor}{\#define TIM\_SR\_TERRF              TIM\_SR\_TERRF\_Msk                             }}
\DoxyCodeLine{15091 \textcolor{comment}{/*******************  Bit definition for TIM\_EGR register  ********************/}}
\DoxyCodeLine{15092 \textcolor{preprocessor}{\#define TIM\_EGR\_UG\_Pos            (0U)}}
\DoxyCodeLine{15093 \textcolor{preprocessor}{\#define TIM\_EGR\_UG\_Msk            (0x1UL << TIM\_EGR\_UG\_Pos)                    }}
\DoxyCodeLine{15094 \textcolor{preprocessor}{\#define TIM\_EGR\_UG                TIM\_EGR\_UG\_Msk                               }}
\DoxyCodeLine{15095 \textcolor{preprocessor}{\#define TIM\_EGR\_CC1G\_Pos          (1U)}}
\DoxyCodeLine{15096 \textcolor{preprocessor}{\#define TIM\_EGR\_CC1G\_Msk          (0x1UL << TIM\_EGR\_CC1G\_Pos)                  }}
\DoxyCodeLine{15097 \textcolor{preprocessor}{\#define TIM\_EGR\_CC1G              TIM\_EGR\_CC1G\_Msk                             }}
\DoxyCodeLine{15098 \textcolor{preprocessor}{\#define TIM\_EGR\_CC2G\_Pos          (2U)}}
\DoxyCodeLine{15099 \textcolor{preprocessor}{\#define TIM\_EGR\_CC2G\_Msk          (0x1UL << TIM\_EGR\_CC2G\_Pos)                  }}
\DoxyCodeLine{15100 \textcolor{preprocessor}{\#define TIM\_EGR\_CC2G              TIM\_EGR\_CC2G\_Msk                             }}
\DoxyCodeLine{15101 \textcolor{preprocessor}{\#define TIM\_EGR\_CC3G\_Pos          (3U)}}
\DoxyCodeLine{15102 \textcolor{preprocessor}{\#define TIM\_EGR\_CC3G\_Msk          (0x1UL << TIM\_EGR\_CC3G\_Pos)                  }}
\DoxyCodeLine{15103 \textcolor{preprocessor}{\#define TIM\_EGR\_CC3G              TIM\_EGR\_CC3G\_Msk                             }}
\DoxyCodeLine{15104 \textcolor{preprocessor}{\#define TIM\_EGR\_CC4G\_Pos          (4U)}}
\DoxyCodeLine{15105 \textcolor{preprocessor}{\#define TIM\_EGR\_CC4G\_Msk          (0x1UL << TIM\_EGR\_CC4G\_Pos)                  }}
\DoxyCodeLine{15106 \textcolor{preprocessor}{\#define TIM\_EGR\_CC4G              TIM\_EGR\_CC4G\_Msk                             }}
\DoxyCodeLine{15107 \textcolor{preprocessor}{\#define TIM\_EGR\_COMG\_Pos          (5U)}}
\DoxyCodeLine{15108 \textcolor{preprocessor}{\#define TIM\_EGR\_COMG\_Msk          (0x1UL << TIM\_EGR\_COMG\_Pos)                  }}
\DoxyCodeLine{15109 \textcolor{preprocessor}{\#define TIM\_EGR\_COMG              TIM\_EGR\_COMG\_Msk                             }}
\DoxyCodeLine{15110 \textcolor{preprocessor}{\#define TIM\_EGR\_TG\_Pos            (6U)}}
\DoxyCodeLine{15111 \textcolor{preprocessor}{\#define TIM\_EGR\_TG\_Msk            (0x1UL << TIM\_EGR\_TG\_Pos)                    }}
\DoxyCodeLine{15112 \textcolor{preprocessor}{\#define TIM\_EGR\_TG                TIM\_EGR\_TG\_Msk                               }}
\DoxyCodeLine{15113 \textcolor{preprocessor}{\#define TIM\_EGR\_BG\_Pos            (7U)}}
\DoxyCodeLine{15114 \textcolor{preprocessor}{\#define TIM\_EGR\_BG\_Msk            (0x1UL << TIM\_EGR\_BG\_Pos)                    }}
\DoxyCodeLine{15115 \textcolor{preprocessor}{\#define TIM\_EGR\_BG                TIM\_EGR\_BG\_Msk                               }}
\DoxyCodeLine{15116 \textcolor{preprocessor}{\#define TIM\_EGR\_B2G\_Pos           (8U)}}
\DoxyCodeLine{15117 \textcolor{preprocessor}{\#define TIM\_EGR\_B2G\_Msk           (0x1UL << TIM\_EGR\_B2G\_Pos)                   }}
\DoxyCodeLine{15118 \textcolor{preprocessor}{\#define TIM\_EGR\_B2G               TIM\_EGR\_B2G\_Msk                              }}
\DoxyCodeLine{15121 \textcolor{comment}{/******************  Bit definition for TIM\_CCMR1 register  *******************/}}
\DoxyCodeLine{15122 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_Pos        (0U)}}
\DoxyCodeLine{15123 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_Msk        (0x3UL << TIM\_CCMR1\_CC1S\_Pos)                }}
\DoxyCodeLine{15124 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S            TIM\_CCMR1\_CC1S\_Msk                           }}
\DoxyCodeLine{15125 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_0          (0x1UL << TIM\_CCMR1\_CC1S\_Pos)                }}
\DoxyCodeLine{15126 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_1          (0x2UL << TIM\_CCMR1\_CC1S\_Pos)                }}
\DoxyCodeLine{15128 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1FE\_Pos       (2U)}}
\DoxyCodeLine{15129 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1FE\_Msk       (0x1UL << TIM\_CCMR1\_OC1FE\_Pos)               }}
\DoxyCodeLine{15130 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1FE           TIM\_CCMR1\_OC1FE\_Msk                          }}
\DoxyCodeLine{15131 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1PE\_Pos       (3U)}}
\DoxyCodeLine{15132 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1PE\_Msk       (0x1UL << TIM\_CCMR1\_OC1PE\_Pos)               }}
\DoxyCodeLine{15133 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1PE           TIM\_CCMR1\_OC1PE\_Msk                          }}
\DoxyCodeLine{15135 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_Pos        (4U)}}
\DoxyCodeLine{15136 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_Msk        (0x1007UL << TIM\_CCMR1\_OC1M\_Pos)             }}
\DoxyCodeLine{15137 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M            TIM\_CCMR1\_OC1M\_Msk                           }}
\DoxyCodeLine{15138 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_0          (0x0001UL << TIM\_CCMR1\_OC1M\_Pos)             }}
\DoxyCodeLine{15139 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_1          (0x0002UL << TIM\_CCMR1\_OC1M\_Pos)             }}
\DoxyCodeLine{15140 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_2          (0x0004UL << TIM\_CCMR1\_OC1M\_Pos)             }}
\DoxyCodeLine{15141 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_3          (0x1000UL << TIM\_CCMR1\_OC1M\_Pos)             }}
\DoxyCodeLine{15143 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1CE\_Pos       (7U)}}
\DoxyCodeLine{15144 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1CE\_Msk       (0x1UL << TIM\_CCMR1\_OC1CE\_Pos)               }}
\DoxyCodeLine{15145 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1CE           TIM\_CCMR1\_OC1CE\_Msk                          }}
\DoxyCodeLine{15147 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_Pos        (8U)}}
\DoxyCodeLine{15148 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_Msk        (0x3UL << TIM\_CCMR1\_CC2S\_Pos)                }}
\DoxyCodeLine{15149 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S            TIM\_CCMR1\_CC2S\_Msk                           }}
\DoxyCodeLine{15150 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_0          (0x1UL << TIM\_CCMR1\_CC2S\_Pos)                }}
\DoxyCodeLine{15151 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_1          (0x2UL << TIM\_CCMR1\_CC2S\_Pos)                }}
\DoxyCodeLine{15153 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2FE\_Pos       (10U)}}
\DoxyCodeLine{15154 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2FE\_Msk       (0x1UL << TIM\_CCMR1\_OC2FE\_Pos)               }}
\DoxyCodeLine{15155 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2FE           TIM\_CCMR1\_OC2FE\_Msk                          }}
\DoxyCodeLine{15156 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2PE\_Pos       (11U)}}
\DoxyCodeLine{15157 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2PE\_Msk       (0x1UL << TIM\_CCMR1\_OC2PE\_Pos)               }}
\DoxyCodeLine{15158 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2PE           TIM\_CCMR1\_OC2PE\_Msk                          }}
\DoxyCodeLine{15160 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_Pos        (12U)}}
\DoxyCodeLine{15161 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_Msk        (0x1007UL << TIM\_CCMR1\_OC2M\_Pos)             }}
\DoxyCodeLine{15162 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M            TIM\_CCMR1\_OC2M\_Msk                           }}
\DoxyCodeLine{15163 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_0          (0x0001UL << TIM\_CCMR1\_OC2M\_Pos)             }}
\DoxyCodeLine{15164 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_1          (0x0002UL << TIM\_CCMR1\_OC2M\_Pos)             }}
\DoxyCodeLine{15165 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_2          (0x0004UL << TIM\_CCMR1\_OC2M\_Pos)             }}
\DoxyCodeLine{15166 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_3          (0x1000UL << TIM\_CCMR1\_OC2M\_Pos)             }}
\DoxyCodeLine{15168 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2CE\_Pos       (15U)}}
\DoxyCodeLine{15169 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2CE\_Msk       (0x1UL << TIM\_CCMR1\_OC2CE\_Pos)               }}
\DoxyCodeLine{15170 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2CE           TIM\_CCMR1\_OC2CE\_Msk                          }}
\DoxyCodeLine{15172 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{15173 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_Pos      (2U)}}
\DoxyCodeLine{15174 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_Msk      (0x3UL << TIM\_CCMR1\_IC1PSC\_Pos)              }}
\DoxyCodeLine{15175 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC          TIM\_CCMR1\_IC1PSC\_Msk                         }}
\DoxyCodeLine{15176 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_0        (0x1UL << TIM\_CCMR1\_IC1PSC\_Pos)              }}
\DoxyCodeLine{15177 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_1        (0x2UL << TIM\_CCMR1\_IC1PSC\_Pos)              }}
\DoxyCodeLine{15179 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_Pos        (4U)}}
\DoxyCodeLine{15180 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_Msk        (0xFUL << TIM\_CCMR1\_IC1F\_Pos)                }}
\DoxyCodeLine{15181 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F            TIM\_CCMR1\_IC1F\_Msk                           }}
\DoxyCodeLine{15182 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_0          (0x1UL << TIM\_CCMR1\_IC1F\_Pos)                }}
\DoxyCodeLine{15183 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_1          (0x2UL << TIM\_CCMR1\_IC1F\_Pos)                }}
\DoxyCodeLine{15184 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_2          (0x4UL << TIM\_CCMR1\_IC1F\_Pos)                }}
\DoxyCodeLine{15185 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_3          (0x8UL << TIM\_CCMR1\_IC1F\_Pos)                }}
\DoxyCodeLine{15187 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_Pos      (10U)}}
\DoxyCodeLine{15188 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_Msk      (0x3UL << TIM\_CCMR1\_IC2PSC\_Pos)              }}
\DoxyCodeLine{15189 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC          TIM\_CCMR1\_IC2PSC\_Msk                         }}
\DoxyCodeLine{15190 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_0        (0x1UL << TIM\_CCMR1\_IC2PSC\_Pos)              }}
\DoxyCodeLine{15191 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_1        (0x2UL << TIM\_CCMR1\_IC2PSC\_Pos)              }}
\DoxyCodeLine{15193 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_Pos        (12U)}}
\DoxyCodeLine{15194 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_Msk        (0xFUL << TIM\_CCMR1\_IC2F\_Pos)                }}
\DoxyCodeLine{15195 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F            TIM\_CCMR1\_IC2F\_Msk                           }}
\DoxyCodeLine{15196 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_0          (0x1UL << TIM\_CCMR1\_IC2F\_Pos)                }}
\DoxyCodeLine{15197 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_1          (0x2UL << TIM\_CCMR1\_IC2F\_Pos)                }}
\DoxyCodeLine{15198 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_2          (0x4UL << TIM\_CCMR1\_IC2F\_Pos)                }}
\DoxyCodeLine{15199 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_3          (0x8UL << TIM\_CCMR1\_IC2F\_Pos)                }}
\DoxyCodeLine{15201 \textcolor{comment}{/******************  Bit definition for TIM\_CCMR2 register  *******************/}}
\DoxyCodeLine{15202 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_Pos        (0U)}}
\DoxyCodeLine{15203 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_Msk        (0x3UL << TIM\_CCMR2\_CC3S\_Pos)                }}
\DoxyCodeLine{15204 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S            TIM\_CCMR2\_CC3S\_Msk                           }}
\DoxyCodeLine{15205 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_0          (0x1UL << TIM\_CCMR2\_CC3S\_Pos)                }}
\DoxyCodeLine{15206 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_1          (0x2UL << TIM\_CCMR2\_CC3S\_Pos)                }}
\DoxyCodeLine{15208 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3FE\_Pos       (2U)}}
\DoxyCodeLine{15209 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3FE\_Msk       (0x1UL << TIM\_CCMR2\_OC3FE\_Pos)               }}
\DoxyCodeLine{15210 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3FE           TIM\_CCMR2\_OC3FE\_Msk                          }}
\DoxyCodeLine{15211 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3PE\_Pos       (3U)}}
\DoxyCodeLine{15212 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3PE\_Msk       (0x1UL << TIM\_CCMR2\_OC3PE\_Pos)               }}
\DoxyCodeLine{15213 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3PE           TIM\_CCMR2\_OC3PE\_Msk                          }}
\DoxyCodeLine{15215 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_Pos        (4U)}}
\DoxyCodeLine{15216 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_Msk        (0x1007UL << TIM\_CCMR2\_OC3M\_Pos)             }}
\DoxyCodeLine{15217 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M            TIM\_CCMR2\_OC3M\_Msk                           }}
\DoxyCodeLine{15218 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_0          (0x0001UL << TIM\_CCMR2\_OC3M\_Pos)             }}
\DoxyCodeLine{15219 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_1          (0x0002UL << TIM\_CCMR2\_OC3M\_Pos)             }}
\DoxyCodeLine{15220 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_2          (0x0004UL << TIM\_CCMR2\_OC3M\_Pos)             }}
\DoxyCodeLine{15221 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_3          (0x1000UL << TIM\_CCMR2\_OC3M\_Pos)             }}
\DoxyCodeLine{15223 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3CE\_Pos       (7U)}}
\DoxyCodeLine{15224 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3CE\_Msk       (0x1UL << TIM\_CCMR2\_OC3CE\_Pos)               }}
\DoxyCodeLine{15225 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3CE           TIM\_CCMR2\_OC3CE\_Msk                          }}
\DoxyCodeLine{15227 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_Pos        (8U)}}
\DoxyCodeLine{15228 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_Msk        (0x3UL << TIM\_CCMR2\_CC4S\_Pos)                }}
\DoxyCodeLine{15229 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S            TIM\_CCMR2\_CC4S\_Msk                           }}
\DoxyCodeLine{15230 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_0          (0x1UL << TIM\_CCMR2\_CC4S\_Pos)                }}
\DoxyCodeLine{15231 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_1          (0x2UL << TIM\_CCMR2\_CC4S\_Pos)                }}
\DoxyCodeLine{15233 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4FE\_Pos       (10U)}}
\DoxyCodeLine{15234 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4FE\_Msk       (0x1UL << TIM\_CCMR2\_OC4FE\_Pos)               }}
\DoxyCodeLine{15235 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4FE           TIM\_CCMR2\_OC4FE\_Msk                          }}
\DoxyCodeLine{15236 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4PE\_Pos       (11U)}}
\DoxyCodeLine{15237 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4PE\_Msk       (0x1UL << TIM\_CCMR2\_OC4PE\_Pos)               }}
\DoxyCodeLine{15238 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4PE           TIM\_CCMR2\_OC4PE\_Msk                          }}
\DoxyCodeLine{15240 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_Pos        (12U)}}
\DoxyCodeLine{15241 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_Msk        (0x1007UL << TIM\_CCMR2\_OC4M\_Pos)             }}
\DoxyCodeLine{15242 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M            TIM\_CCMR2\_OC4M\_Msk                           }}
\DoxyCodeLine{15243 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_0          (0x0001UL << TIM\_CCMR2\_OC4M\_Pos)             }}
\DoxyCodeLine{15244 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_1          (0x0002UL << TIM\_CCMR2\_OC4M\_Pos)             }}
\DoxyCodeLine{15245 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_2          (0x0004UL << TIM\_CCMR2\_OC4M\_Pos)             }}
\DoxyCodeLine{15246 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_3          (0x1000UL << TIM\_CCMR2\_OC4M\_Pos)             }}
\DoxyCodeLine{15248 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4CE\_Pos       (15U)}}
\DoxyCodeLine{15249 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4CE\_Msk       (0x1UL << TIM\_CCMR2\_OC4CE\_Pos)               }}
\DoxyCodeLine{15250 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4CE           TIM\_CCMR2\_OC4CE\_Msk                          }}
\DoxyCodeLine{15252 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{15253 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_Pos      (2U)}}
\DoxyCodeLine{15254 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_Msk      (0x3UL << TIM\_CCMR2\_IC3PSC\_Pos)              }}
\DoxyCodeLine{15255 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC          TIM\_CCMR2\_IC3PSC\_Msk                         }}
\DoxyCodeLine{15256 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_0        (0x1UL << TIM\_CCMR2\_IC3PSC\_Pos)              }}
\DoxyCodeLine{15257 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_1        (0x2UL << TIM\_CCMR2\_IC3PSC\_Pos)              }}
\DoxyCodeLine{15259 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_Pos        (4U)}}
\DoxyCodeLine{15260 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_Msk        (0xFUL << TIM\_CCMR2\_IC3F\_Pos)                }}
\DoxyCodeLine{15261 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F            TIM\_CCMR2\_IC3F\_Msk                           }}
\DoxyCodeLine{15262 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_0          (0x1UL << TIM\_CCMR2\_IC3F\_Pos)                }}
\DoxyCodeLine{15263 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_1          (0x2UL << TIM\_CCMR2\_IC3F\_Pos)                }}
\DoxyCodeLine{15264 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_2          (0x4UL << TIM\_CCMR2\_IC3F\_Pos)                }}
\DoxyCodeLine{15265 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_3          (0x8UL << TIM\_CCMR2\_IC3F\_Pos)                }}
\DoxyCodeLine{15267 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_Pos      (10U)}}
\DoxyCodeLine{15268 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_Msk      (0x3UL << TIM\_CCMR2\_IC4PSC\_Pos)              }}
\DoxyCodeLine{15269 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC          TIM\_CCMR2\_IC4PSC\_Msk                         }}
\DoxyCodeLine{15270 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_0        (0x1UL << TIM\_CCMR2\_IC4PSC\_Pos)              }}
\DoxyCodeLine{15271 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_1        (0x2UL << TIM\_CCMR2\_IC4PSC\_Pos)              }}
\DoxyCodeLine{15273 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_Pos        (12U)}}
\DoxyCodeLine{15274 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_Msk        (0xFUL << TIM\_CCMR2\_IC4F\_Pos)                }}
\DoxyCodeLine{15275 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F            TIM\_CCMR2\_IC4F\_Msk                           }}
\DoxyCodeLine{15276 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_0          (0x1UL << TIM\_CCMR2\_IC4F\_Pos)                }}
\DoxyCodeLine{15277 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_1          (0x2UL << TIM\_CCMR2\_IC4F\_Pos)                }}
\DoxyCodeLine{15278 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_2          (0x4UL << TIM\_CCMR2\_IC4F\_Pos)                }}
\DoxyCodeLine{15279 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_3          (0x8UL << TIM\_CCMR2\_IC4F\_Pos)                }}
\DoxyCodeLine{15281 \textcolor{comment}{/******************  Bit definition for TIM\_CCMR3 register  *******************/}}
\DoxyCodeLine{15282 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5FE\_Pos       (2U)}}
\DoxyCodeLine{15283 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5FE\_Msk       (0x1UL << TIM\_CCMR3\_OC5FE\_Pos)               }}
\DoxyCodeLine{15284 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5FE           TIM\_CCMR3\_OC5FE\_Msk                          }}
\DoxyCodeLine{15285 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5PE\_Pos       (3U)}}
\DoxyCodeLine{15286 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5PE\_Msk       (0x1UL << TIM\_CCMR3\_OC5PE\_Pos)               }}
\DoxyCodeLine{15287 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5PE           TIM\_CCMR3\_OC5PE\_Msk                          }}
\DoxyCodeLine{15289 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_Pos        (4U)}}
\DoxyCodeLine{15290 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_Msk        (0x1007UL << TIM\_CCMR3\_OC5M\_Pos)             }}
\DoxyCodeLine{15291 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M            TIM\_CCMR3\_OC5M\_Msk                           }}
\DoxyCodeLine{15292 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_0          (0x0001UL << TIM\_CCMR3\_OC5M\_Pos)             }}
\DoxyCodeLine{15293 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_1          (0x0002UL << TIM\_CCMR3\_OC5M\_Pos)             }}
\DoxyCodeLine{15294 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_2          (0x0004UL << TIM\_CCMR3\_OC5M\_Pos)             }}
\DoxyCodeLine{15295 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_3          (0x1000UL << TIM\_CCMR3\_OC5M\_Pos)             }}
\DoxyCodeLine{15297 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5CE\_Pos       (7U)}}
\DoxyCodeLine{15298 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5CE\_Msk       (0x1UL << TIM\_CCMR3\_OC5CE\_Pos)               }}
\DoxyCodeLine{15299 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5CE           TIM\_CCMR3\_OC5CE\_Msk                          }}
\DoxyCodeLine{15301 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6FE\_Pos       (10U)}}
\DoxyCodeLine{15302 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6FE\_Msk       (0x1UL << TIM\_CCMR3\_OC6FE\_Pos)               }}
\DoxyCodeLine{15303 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6FE           TIM\_CCMR3\_OC6FE\_Msk                          }}
\DoxyCodeLine{15304 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6PE\_Pos       (11U)}}
\DoxyCodeLine{15305 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6PE\_Msk       (0x1UL << TIM\_CCMR3\_OC6PE\_Pos)               }}
\DoxyCodeLine{15306 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6PE           TIM\_CCMR3\_OC6PE\_Msk                          }}
\DoxyCodeLine{15308 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_Pos        (12U)}}
\DoxyCodeLine{15309 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_Msk        (0x1007UL << TIM\_CCMR3\_OC6M\_Pos)             }}
\DoxyCodeLine{15310 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M            TIM\_CCMR3\_OC6M\_Msk                           }}
\DoxyCodeLine{15311 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_0          (0x0001UL << TIM\_CCMR3\_OC6M\_Pos)             }}
\DoxyCodeLine{15312 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_1          (0x0002UL << TIM\_CCMR3\_OC6M\_Pos)             }}
\DoxyCodeLine{15313 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_2          (0x0004UL << TIM\_CCMR3\_OC6M\_Pos)             }}
\DoxyCodeLine{15314 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_3          (0x1000UL << TIM\_CCMR3\_OC6M\_Pos)             }}
\DoxyCodeLine{15316 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6CE\_Pos       (15U)}}
\DoxyCodeLine{15317 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6CE\_Msk       (0x1UL << TIM\_CCMR3\_OC6CE\_Pos)               }}
\DoxyCodeLine{15318 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6CE           TIM\_CCMR3\_OC6CE\_Msk                          }}
\DoxyCodeLine{15320 \textcolor{comment}{/*******************  Bit definition for TIM\_CCER register  *******************/}}
\DoxyCodeLine{15321 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1E\_Pos         (0U)}}
\DoxyCodeLine{15322 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1E\_Msk         (0x1UL << TIM\_CCER\_CC1E\_Pos)                 }}
\DoxyCodeLine{15323 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1E             TIM\_CCER\_CC1E\_Msk                            }}
\DoxyCodeLine{15324 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1P\_Pos         (1U)}}
\DoxyCodeLine{15325 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1P\_Msk         (0x1UL << TIM\_CCER\_CC1P\_Pos)                 }}
\DoxyCodeLine{15326 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1P             TIM\_CCER\_CC1P\_Msk                            }}
\DoxyCodeLine{15327 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NE\_Pos        (2U)}}
\DoxyCodeLine{15328 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NE\_Msk        (0x1UL << TIM\_CCER\_CC1NE\_Pos)                }}
\DoxyCodeLine{15329 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NE            TIM\_CCER\_CC1NE\_Msk                           }}
\DoxyCodeLine{15330 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NP\_Pos        (3U)}}
\DoxyCodeLine{15331 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NP\_Msk        (0x1UL << TIM\_CCER\_CC1NP\_Pos)                }}
\DoxyCodeLine{15332 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NP            TIM\_CCER\_CC1NP\_Msk                           }}
\DoxyCodeLine{15333 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2E\_Pos         (4U)}}
\DoxyCodeLine{15334 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2E\_Msk         (0x1UL << TIM\_CCER\_CC2E\_Pos)                 }}
\DoxyCodeLine{15335 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2E             TIM\_CCER\_CC2E\_Msk                            }}
\DoxyCodeLine{15336 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2P\_Pos         (5U)}}
\DoxyCodeLine{15337 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2P\_Msk         (0x1UL << TIM\_CCER\_CC2P\_Pos)                 }}
\DoxyCodeLine{15338 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2P             TIM\_CCER\_CC2P\_Msk                            }}
\DoxyCodeLine{15339 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NE\_Pos        (6U)}}
\DoxyCodeLine{15340 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NE\_Msk        (0x1UL << TIM\_CCER\_CC2NE\_Pos)                }}
\DoxyCodeLine{15341 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NE            TIM\_CCER\_CC2NE\_Msk                           }}
\DoxyCodeLine{15342 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NP\_Pos        (7U)}}
\DoxyCodeLine{15343 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NP\_Msk        (0x1UL << TIM\_CCER\_CC2NP\_Pos)                }}
\DoxyCodeLine{15344 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NP            TIM\_CCER\_CC2NP\_Msk                           }}
\DoxyCodeLine{15345 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3E\_Pos         (8U)}}
\DoxyCodeLine{15346 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3E\_Msk         (0x1UL << TIM\_CCER\_CC3E\_Pos)                 }}
\DoxyCodeLine{15347 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3E             TIM\_CCER\_CC3E\_Msk                            }}
\DoxyCodeLine{15348 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3P\_Pos         (9U)}}
\DoxyCodeLine{15349 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3P\_Msk         (0x1UL << TIM\_CCER\_CC3P\_Pos)                 }}
\DoxyCodeLine{15350 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3P             TIM\_CCER\_CC3P\_Msk                            }}
\DoxyCodeLine{15351 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NE\_Pos        (10U)}}
\DoxyCodeLine{15352 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NE\_Msk        (0x1UL << TIM\_CCER\_CC3NE\_Pos)                }}
\DoxyCodeLine{15353 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NE            TIM\_CCER\_CC3NE\_Msk                           }}
\DoxyCodeLine{15354 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NP\_Pos        (11U)}}
\DoxyCodeLine{15355 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NP\_Msk        (0x1UL << TIM\_CCER\_CC3NP\_Pos)                }}
\DoxyCodeLine{15356 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NP            TIM\_CCER\_CC3NP\_Msk                           }}
\DoxyCodeLine{15357 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4E\_Pos         (12U)}}
\DoxyCodeLine{15358 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4E\_Msk         (0x1UL << TIM\_CCER\_CC4E\_Pos)                 }}
\DoxyCodeLine{15359 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4E             TIM\_CCER\_CC4E\_Msk                            }}
\DoxyCodeLine{15360 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4P\_Pos         (13U)}}
\DoxyCodeLine{15361 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4P\_Msk         (0x1UL << TIM\_CCER\_CC4P\_Pos)                 }}
\DoxyCodeLine{15362 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4P             TIM\_CCER\_CC4P\_Msk                            }}
\DoxyCodeLine{15363 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NE\_Pos        (14U)}}
\DoxyCodeLine{15364 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NE\_Msk        (0x1UL << TIM\_CCER\_CC4NE\_Pos)                }}
\DoxyCodeLine{15365 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NE            TIM\_CCER\_CC4NE\_Msk                           }}
\DoxyCodeLine{15366 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NP\_Pos        (15U)}}
\DoxyCodeLine{15367 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NP\_Msk        (0x1UL << TIM\_CCER\_CC4NP\_Pos)                }}
\DoxyCodeLine{15368 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NP            TIM\_CCER\_CC4NP\_Msk                           }}
\DoxyCodeLine{15369 \textcolor{preprocessor}{\#define TIM\_CCER\_CC5E\_Pos         (16U)}}
\DoxyCodeLine{15370 \textcolor{preprocessor}{\#define TIM\_CCER\_CC5E\_Msk         (0x1UL << TIM\_CCER\_CC5E\_Pos)                 }}
\DoxyCodeLine{15371 \textcolor{preprocessor}{\#define TIM\_CCER\_CC5E             TIM\_CCER\_CC5E\_Msk                            }}
\DoxyCodeLine{15372 \textcolor{preprocessor}{\#define TIM\_CCER\_CC5P\_Pos         (17U)}}
\DoxyCodeLine{15373 \textcolor{preprocessor}{\#define TIM\_CCER\_CC5P\_Msk         (0x1UL << TIM\_CCER\_CC5P\_Pos)                 }}
\DoxyCodeLine{15374 \textcolor{preprocessor}{\#define TIM\_CCER\_CC5P             TIM\_CCER\_CC5P\_Msk                            }}
\DoxyCodeLine{15375 \textcolor{preprocessor}{\#define TIM\_CCER\_CC6E\_Pos         (20U)}}
\DoxyCodeLine{15376 \textcolor{preprocessor}{\#define TIM\_CCER\_CC6E\_Msk         (0x1UL << TIM\_CCER\_CC6E\_Pos)                 }}
\DoxyCodeLine{15377 \textcolor{preprocessor}{\#define TIM\_CCER\_CC6E             TIM\_CCER\_CC6E\_Msk                            }}
\DoxyCodeLine{15378 \textcolor{preprocessor}{\#define TIM\_CCER\_CC6P\_Pos         (21U)}}
\DoxyCodeLine{15379 \textcolor{preprocessor}{\#define TIM\_CCER\_CC6P\_Msk         (0x1UL << TIM\_CCER\_CC6P\_Pos)                 }}
\DoxyCodeLine{15380 \textcolor{preprocessor}{\#define TIM\_CCER\_CC6P             TIM\_CCER\_CC6P\_Msk                            }}
\DoxyCodeLine{15382 \textcolor{comment}{/*******************  Bit definition for TIM\_CNT register  ********************/}}
\DoxyCodeLine{15383 \textcolor{preprocessor}{\#define TIM\_CNT\_CNT\_Pos           (0U)}}
\DoxyCodeLine{15384 \textcolor{preprocessor}{\#define TIM\_CNT\_CNT\_Msk           (0xFFFFFFFFUL << TIM\_CNT\_CNT\_Pos)            }}
\DoxyCodeLine{15385 \textcolor{preprocessor}{\#define TIM\_CNT\_CNT               TIM\_CNT\_CNT\_Msk                              }}
\DoxyCodeLine{15386 \textcolor{preprocessor}{\#define TIM\_CNT\_UIFCPY\_Pos        (31U)}}
\DoxyCodeLine{15387 \textcolor{preprocessor}{\#define TIM\_CNT\_UIFCPY\_Msk        (0x1UL << TIM\_CNT\_UIFCPY\_Pos)                }}
\DoxyCodeLine{15388 \textcolor{preprocessor}{\#define TIM\_CNT\_UIFCPY            TIM\_CNT\_UIFCPY\_Msk                           }}
\DoxyCodeLine{15390 \textcolor{comment}{/*******************  Bit definition for TIM\_PSC register  ********************/}}
\DoxyCodeLine{15391 \textcolor{preprocessor}{\#define TIM\_PSC\_PSC\_Pos           (0U)}}
\DoxyCodeLine{15392 \textcolor{preprocessor}{\#define TIM\_PSC\_PSC\_Msk           (0xFFFFUL << TIM\_PSC\_PSC\_Pos)                }}
\DoxyCodeLine{15393 \textcolor{preprocessor}{\#define TIM\_PSC\_PSC               TIM\_PSC\_PSC\_Msk                              }}
\DoxyCodeLine{15395 \textcolor{comment}{/*******************  Bit definition for TIM\_ARR register  ********************/}}
\DoxyCodeLine{15396 \textcolor{preprocessor}{\#define TIM\_ARR\_ARR\_Pos           (0U)}}
\DoxyCodeLine{15397 \textcolor{preprocessor}{\#define TIM\_ARR\_ARR\_Msk           (0xFFFFFFFFUL << TIM\_ARR\_ARR\_Pos)            }}
\DoxyCodeLine{15398 \textcolor{preprocessor}{\#define TIM\_ARR\_ARR               TIM\_ARR\_ARR\_Msk                              }}
\DoxyCodeLine{15400 \textcolor{comment}{/*******************  Bit definition for TIM\_RCR register  ********************/}}
\DoxyCodeLine{15401 \textcolor{preprocessor}{\#define TIM\_RCR\_REP\_Pos           (0U)}}
\DoxyCodeLine{15402 \textcolor{preprocessor}{\#define TIM\_RCR\_REP\_Msk           (0xFFFFUL << TIM\_RCR\_REP\_Pos)                }}
\DoxyCodeLine{15403 \textcolor{preprocessor}{\#define TIM\_RCR\_REP               TIM\_RCR\_REP\_Msk                              }}
\DoxyCodeLine{15405 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR1 register  *******************/}}
\DoxyCodeLine{15406 \textcolor{preprocessor}{\#define TIM\_CCR1\_CCR1\_Pos         (0U)}}
\DoxyCodeLine{15407 \textcolor{preprocessor}{\#define TIM\_CCR1\_CCR1\_Msk         (0xFFFFUL << TIM\_CCR1\_CCR1\_Pos)              }}
\DoxyCodeLine{15408 \textcolor{preprocessor}{\#define TIM\_CCR1\_CCR1             TIM\_CCR1\_CCR1\_Msk                            }}
\DoxyCodeLine{15410 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR2 register  *******************/}}
\DoxyCodeLine{15411 \textcolor{preprocessor}{\#define TIM\_CCR2\_CCR2\_Pos         (0U)}}
\DoxyCodeLine{15412 \textcolor{preprocessor}{\#define TIM\_CCR2\_CCR2\_Msk         (0xFFFFUL << TIM\_CCR2\_CCR2\_Pos)              }}
\DoxyCodeLine{15413 \textcolor{preprocessor}{\#define TIM\_CCR2\_CCR2             TIM\_CCR2\_CCR2\_Msk                            }}
\DoxyCodeLine{15415 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR3 register  *******************/}}
\DoxyCodeLine{15416 \textcolor{preprocessor}{\#define TIM\_CCR3\_CCR3\_Pos         (0U)}}
\DoxyCodeLine{15417 \textcolor{preprocessor}{\#define TIM\_CCR3\_CCR3\_Msk         (0xFFFFUL << TIM\_CCR3\_CCR3\_Pos)              }}
\DoxyCodeLine{15418 \textcolor{preprocessor}{\#define TIM\_CCR3\_CCR3             TIM\_CCR3\_CCR3\_Msk                            }}
\DoxyCodeLine{15420 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR4 register  *******************/}}
\DoxyCodeLine{15421 \textcolor{preprocessor}{\#define TIM\_CCR4\_CCR4\_Pos         (0U)}}
\DoxyCodeLine{15422 \textcolor{preprocessor}{\#define TIM\_CCR4\_CCR4\_Msk         (0xFFFFUL << TIM\_CCR4\_CCR4\_Pos)              }}
\DoxyCodeLine{15423 \textcolor{preprocessor}{\#define TIM\_CCR4\_CCR4             TIM\_CCR4\_CCR4\_Msk                            }}
\DoxyCodeLine{15425 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR5 register  *******************/}}
\DoxyCodeLine{15426 \textcolor{preprocessor}{\#define TIM\_CCR5\_CCR5\_Pos         (0U)}}
\DoxyCodeLine{15427 \textcolor{preprocessor}{\#define TIM\_CCR5\_CCR5\_Msk         (0xFFFFFFFFUL << TIM\_CCR5\_CCR5\_Pos)          }}
\DoxyCodeLine{15428 \textcolor{preprocessor}{\#define TIM\_CCR5\_CCR5             TIM\_CCR5\_CCR5\_Msk                            }}
\DoxyCodeLine{15429 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C1\_Pos        (29U)}}
\DoxyCodeLine{15430 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C1\_Msk        (0x1UL << TIM\_CCR5\_GC5C1\_Pos)                }}
\DoxyCodeLine{15431 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C1            TIM\_CCR5\_GC5C1\_Msk                           }}
\DoxyCodeLine{15432 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C2\_Pos        (30U)}}
\DoxyCodeLine{15433 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C2\_Msk        (0x1UL << TIM\_CCR5\_GC5C2\_Pos)                }}
\DoxyCodeLine{15434 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C2            TIM\_CCR5\_GC5C2\_Msk                           }}
\DoxyCodeLine{15435 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C3\_Pos        (31U)}}
\DoxyCodeLine{15436 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C3\_Msk        (0x1UL << TIM\_CCR5\_GC5C3\_Pos)                }}
\DoxyCodeLine{15437 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C3            TIM\_CCR5\_GC5C3\_Msk                           }}
\DoxyCodeLine{15439 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR6 register  *******************/}}
\DoxyCodeLine{15440 \textcolor{preprocessor}{\#define TIM\_CCR6\_CCR6\_Pos         (0U)}}
\DoxyCodeLine{15441 \textcolor{preprocessor}{\#define TIM\_CCR6\_CCR6\_Msk         (0xFFFFUL << TIM\_CCR6\_CCR6\_Pos)              }}
\DoxyCodeLine{15442 \textcolor{preprocessor}{\#define TIM\_CCR6\_CCR6             TIM\_CCR6\_CCR6\_Msk                            }}
\DoxyCodeLine{15444 \textcolor{comment}{/*******************  Bit definition for TIM\_BDTR register  *******************/}}
\DoxyCodeLine{15445 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_Pos          (0U)}}
\DoxyCodeLine{15446 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_Msk          (0xFFUL << TIM\_BDTR\_DTG\_Pos)                 }}
\DoxyCodeLine{15447 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG              TIM\_BDTR\_DTG\_Msk                             }}
\DoxyCodeLine{15448 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_0            (0x01UL << TIM\_BDTR\_DTG\_Pos)                 }}
\DoxyCodeLine{15449 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_1            (0x02UL << TIM\_BDTR\_DTG\_Pos)                 }}
\DoxyCodeLine{15450 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_2            (0x04UL << TIM\_BDTR\_DTG\_Pos)                 }}
\DoxyCodeLine{15451 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_3            (0x08UL << TIM\_BDTR\_DTG\_Pos)                 }}
\DoxyCodeLine{15452 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_4            (0x10UL << TIM\_BDTR\_DTG\_Pos)                 }}
\DoxyCodeLine{15453 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_5            (0x20UL << TIM\_BDTR\_DTG\_Pos)                 }}
\DoxyCodeLine{15454 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_6            (0x40UL << TIM\_BDTR\_DTG\_Pos)                 }}
\DoxyCodeLine{15455 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_7            (0x80UL << TIM\_BDTR\_DTG\_Pos)                 }}
\DoxyCodeLine{15457 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_Pos         (8U)}}
\DoxyCodeLine{15458 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_Msk         (0x3UL << TIM\_BDTR\_LOCK\_Pos)                 }}
\DoxyCodeLine{15459 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK             TIM\_BDTR\_LOCK\_Msk                            }}
\DoxyCodeLine{15460 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_0           (0x1UL << TIM\_BDTR\_LOCK\_Pos)                 }}
\DoxyCodeLine{15461 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_1           (0x2UL << TIM\_BDTR\_LOCK\_Pos)                 }}
\DoxyCodeLine{15463 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSI\_Pos         (10U)}}
\DoxyCodeLine{15464 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSI\_Msk         (0x1UL << TIM\_BDTR\_OSSI\_Pos)                 }}
\DoxyCodeLine{15465 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSI             TIM\_BDTR\_OSSI\_Msk                            }}
\DoxyCodeLine{15466 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSR\_Pos         (11U)}}
\DoxyCodeLine{15467 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSR\_Msk         (0x1UL << TIM\_BDTR\_OSSR\_Pos)                 }}
\DoxyCodeLine{15468 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSR             TIM\_BDTR\_OSSR\_Msk                            }}
\DoxyCodeLine{15469 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKE\_Pos          (12U)}}
\DoxyCodeLine{15470 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKE\_Msk          (0x1UL << TIM\_BDTR\_BKE\_Pos)                  }}
\DoxyCodeLine{15471 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKE              TIM\_BDTR\_BKE\_Msk                             }}
\DoxyCodeLine{15472 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKP\_Pos          (13U)}}
\DoxyCodeLine{15473 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKP\_Msk          (0x1UL << TIM\_BDTR\_BKP\_Pos)                  }}
\DoxyCodeLine{15474 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKP              TIM\_BDTR\_BKP\_Msk                             }}
\DoxyCodeLine{15475 \textcolor{preprocessor}{\#define TIM\_BDTR\_AOE\_Pos          (14U)}}
\DoxyCodeLine{15476 \textcolor{preprocessor}{\#define TIM\_BDTR\_AOE\_Msk          (0x1UL << TIM\_BDTR\_AOE\_Pos)                  }}
\DoxyCodeLine{15477 \textcolor{preprocessor}{\#define TIM\_BDTR\_AOE              TIM\_BDTR\_AOE\_Msk                             }}
\DoxyCodeLine{15478 \textcolor{preprocessor}{\#define TIM\_BDTR\_MOE\_Pos          (15U)}}
\DoxyCodeLine{15479 \textcolor{preprocessor}{\#define TIM\_BDTR\_MOE\_Msk          (0x1UL << TIM\_BDTR\_MOE\_Pos)                  }}
\DoxyCodeLine{15480 \textcolor{preprocessor}{\#define TIM\_BDTR\_MOE              TIM\_BDTR\_MOE\_Msk                             }}
\DoxyCodeLine{15482 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKF\_Pos          (16U)}}
\DoxyCodeLine{15483 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKF\_Msk          (0xFUL << TIM\_BDTR\_BKF\_Pos)                  }}
\DoxyCodeLine{15484 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKF              TIM\_BDTR\_BKF\_Msk                             }}
\DoxyCodeLine{15485 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2F\_Pos         (20U)}}
\DoxyCodeLine{15486 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2F\_Msk         (0xFUL << TIM\_BDTR\_BK2F\_Pos)                 }}
\DoxyCodeLine{15487 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2F             TIM\_BDTR\_BK2F\_Msk                            }}
\DoxyCodeLine{15489 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2E\_Pos         (24U)}}
\DoxyCodeLine{15490 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2E\_Msk         (0x1UL << TIM\_BDTR\_BK2E\_Pos)                 }}
\DoxyCodeLine{15491 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2E             TIM\_BDTR\_BK2E\_Msk                            }}
\DoxyCodeLine{15492 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2P\_Pos         (25U)}}
\DoxyCodeLine{15493 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2P\_Msk         (0x1UL << TIM\_BDTR\_BK2P\_Pos)                 }}
\DoxyCodeLine{15494 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2P             TIM\_BDTR\_BK2P\_Msk                            }}
\DoxyCodeLine{15496 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKDSRM\_Pos       (26U)}}
\DoxyCodeLine{15497 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKDSRM\_Msk       (0x1UL << TIM\_BDTR\_BKDSRM\_Pos)               }}
\DoxyCodeLine{15498 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKDSRM           TIM\_BDTR\_BKDSRM\_Msk                          }}
\DoxyCodeLine{15499 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2DSRM\_Pos      (27U)}}
\DoxyCodeLine{15500 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2DSRM\_Msk      (0x1UL << TIM\_BDTR\_BK2DSRM\_Pos)              }}
\DoxyCodeLine{15501 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2DSRM          TIM\_BDTR\_BK2DSRM\_Msk                         }}
\DoxyCodeLine{15503 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKBID\_Pos        (28U)}}
\DoxyCodeLine{15504 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKBID\_Msk        (0x1UL << TIM\_BDTR\_BKBID\_Pos)                }}
\DoxyCodeLine{15505 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKBID            TIM\_BDTR\_BKBID\_Msk                           }}
\DoxyCodeLine{15506 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2BID\_Pos       (29U)}}
\DoxyCodeLine{15507 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2BID\_Msk       (0x1UL << TIM\_BDTR\_BK2BID\_Pos)               }}
\DoxyCodeLine{15508 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2BID           TIM\_BDTR\_BK2BID\_Msk                          }}
\DoxyCodeLine{15510 \textcolor{comment}{/*******************  Bit definition for TIM\_DCR register  ********************/}}
\DoxyCodeLine{15511 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_Pos           (0U)}}
\DoxyCodeLine{15512 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_Msk           (0x1FUL << TIM\_DCR\_DBA\_Pos)                  }}
\DoxyCodeLine{15513 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA               TIM\_DCR\_DBA\_Msk                              }}
\DoxyCodeLine{15514 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_0             (0x01UL << TIM\_DCR\_DBA\_Pos)                  }}
\DoxyCodeLine{15515 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_1             (0x02UL << TIM\_DCR\_DBA\_Pos)                  }}
\DoxyCodeLine{15516 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_2             (0x04UL << TIM\_DCR\_DBA\_Pos)                  }}
\DoxyCodeLine{15517 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_3             (0x08UL << TIM\_DCR\_DBA\_Pos)                  }}
\DoxyCodeLine{15518 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_4             (0x10UL << TIM\_DCR\_DBA\_Pos)                  }}
\DoxyCodeLine{15520 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_Pos           (8U)}}
\DoxyCodeLine{15521 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_Msk           (0x1FUL << TIM\_DCR\_DBL\_Pos)                  }}
\DoxyCodeLine{15522 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL               TIM\_DCR\_DBL\_Msk                              }}
\DoxyCodeLine{15523 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_0             (0x01UL << TIM\_DCR\_DBL\_Pos)                  }}
\DoxyCodeLine{15524 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_1             (0x02UL << TIM\_DCR\_DBL\_Pos)                  }}
\DoxyCodeLine{15525 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_2             (0x04UL << TIM\_DCR\_DBL\_Pos)                  }}
\DoxyCodeLine{15526 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_3             (0x08UL << TIM\_DCR\_DBL\_Pos)                  }}
\DoxyCodeLine{15527 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_4             (0x10UL << TIM\_DCR\_DBL\_Pos)                  }}
\DoxyCodeLine{15529 \textcolor{comment}{/*******************  Bit definition for TIM1\_AF1 register  *******************/}}
\DoxyCodeLine{15530 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKINE\_Pos        (0U)}}
\DoxyCodeLine{15531 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKINE\_Msk        (0x1UL << TIM1\_AF1\_BKINE\_Pos)                }}
\DoxyCodeLine{15532 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKINE            TIM1\_AF1\_BKINE\_Msk                           }}
\DoxyCodeLine{15533 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP1E\_Pos      (1U)}}
\DoxyCodeLine{15534 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP1E\_Msk      (0x1UL << TIM1\_AF1\_BKCMP1E\_Pos)              }}
\DoxyCodeLine{15535 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP1E          TIM1\_AF1\_BKCMP1E\_Msk                         }}
\DoxyCodeLine{15536 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP2E\_Pos      (2U)}}
\DoxyCodeLine{15537 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP2E\_Msk      (0x1UL << TIM1\_AF1\_BKCMP2E\_Pos)              }}
\DoxyCodeLine{15538 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP2E          TIM1\_AF1\_BKCMP2E\_Msk                         }}
\DoxyCodeLine{15539 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP3E\_Pos      (3U)}}
\DoxyCodeLine{15540 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP3E\_Msk      (0x1UL << TIM1\_AF1\_BKCMP3E\_Pos)              }}
\DoxyCodeLine{15541 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP3E          TIM1\_AF1\_BKCMP3E\_Msk                         }}
\DoxyCodeLine{15542 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP4E\_Pos      (4U)}}
\DoxyCodeLine{15543 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP4E\_Msk      (0x1UL << TIM1\_AF1\_BKCMP4E\_Pos)              }}
\DoxyCodeLine{15544 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP4E          TIM1\_AF1\_BKCMP4E\_Msk                         }}
\DoxyCodeLine{15545 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP5E\_Pos      (5U)}}
\DoxyCodeLine{15546 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP5E\_Msk      (0x1UL << TIM1\_AF1\_BKCMP5E\_Pos)              }}
\DoxyCodeLine{15547 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP5E          TIM1\_AF1\_BKCMP5E\_Msk                         }}
\DoxyCodeLine{15548 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP6E\_Pos      (6U)}}
\DoxyCodeLine{15549 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP6E\_Msk      (0x1UL << TIM1\_AF1\_BKCMP6E\_Pos)              }}
\DoxyCodeLine{15550 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP6E          TIM1\_AF1\_BKCMP6E\_Msk                         }}
\DoxyCodeLine{15551 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP7E\_Pos      (7U)}}
\DoxyCodeLine{15552 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP7E\_Msk      (0x1UL << TIM1\_AF1\_BKCMP7E\_Pos)              }}
\DoxyCodeLine{15553 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP7E          TIM1\_AF1\_BKCMP7E\_Msk                         }}
\DoxyCodeLine{15554 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKINP\_Pos        (9U)}}
\DoxyCodeLine{15555 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKINP\_Msk        (0x1UL << TIM1\_AF1\_BKINP\_Pos)                }}
\DoxyCodeLine{15556 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKINP            TIM1\_AF1\_BKINP\_Msk                           }}
\DoxyCodeLine{15557 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP1P\_Pos      (10U)}}
\DoxyCodeLine{15558 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP1P\_Msk      (0x1UL << TIM1\_AF1\_BKCMP1P\_Pos)              }}
\DoxyCodeLine{15559 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP1P          TIM1\_AF1\_BKCMP1P\_Msk                         }}
\DoxyCodeLine{15560 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP2P\_Pos      (11U)}}
\DoxyCodeLine{15561 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP2P\_Msk      (0x1UL << TIM1\_AF1\_BKCMP2P\_Pos)              }}
\DoxyCodeLine{15562 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP2P          TIM1\_AF1\_BKCMP2P\_Msk                         }}
\DoxyCodeLine{15563 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP3P\_Pos      (12U)}}
\DoxyCodeLine{15564 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP3P\_Msk      (0x1UL << TIM1\_AF1\_BKCMP3P\_Pos)              }}
\DoxyCodeLine{15565 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP3P          TIM1\_AF1\_BKCMP3P\_Msk                         }}
\DoxyCodeLine{15566 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP4P\_Pos      (13U)}}
\DoxyCodeLine{15567 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP4P\_Msk      (0x1UL << TIM1\_AF1\_BKCMP4P\_Pos)              }}
\DoxyCodeLine{15568 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP4P          TIM1\_AF1\_BKCMP4P\_Msk                         }}
\DoxyCodeLine{15569 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL\_Pos       (14U)}}
\DoxyCodeLine{15570 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL\_Msk       (0xFUL << TIM1\_AF1\_ETRSEL\_Pos)               }}
\DoxyCodeLine{15571 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL           TIM1\_AF1\_ETRSEL\_Msk                          }}
\DoxyCodeLine{15572 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL\_0         (0x1UL << TIM1\_AF1\_ETRSEL\_Pos)               }}
\DoxyCodeLine{15573 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL\_1         (0x2UL << TIM1\_AF1\_ETRSEL\_Pos)               }}
\DoxyCodeLine{15574 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL\_2         (0x4UL << TIM1\_AF1\_ETRSEL\_Pos)               }}
\DoxyCodeLine{15575 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL\_3         (0x8UL << TIM1\_AF1\_ETRSEL\_Pos)               }}
\DoxyCodeLine{15577 \textcolor{comment}{/*******************  Bit definition for TIM1\_AF2 register  *********************/}}
\DoxyCodeLine{15578 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2INE\_Pos        (0U)}}
\DoxyCodeLine{15579 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2INE\_Msk        (0x1UL << TIM1\_AF2\_BK2INE\_Pos)                }}
\DoxyCodeLine{15580 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2INE            TIM1\_AF2\_BK2INE\_Msk                           }}
\DoxyCodeLine{15581 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP1E\_Pos      (1U)}}
\DoxyCodeLine{15582 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP1E\_Msk      (0x1UL << TIM1\_AF2\_BK2CMP1E\_Pos)              }}
\DoxyCodeLine{15583 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP1E          TIM1\_AF2\_BK2CMP1E\_Msk                         }}
\DoxyCodeLine{15584 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP2E\_Pos      (2U)}}
\DoxyCodeLine{15585 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP2E\_Msk      (0x1UL << TIM1\_AF2\_BK2CMP2E\_Pos)              }}
\DoxyCodeLine{15586 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP2E          TIM1\_AF2\_BK2CMP2E\_Msk                         }}
\DoxyCodeLine{15587 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP3E\_Pos      (3U)}}
\DoxyCodeLine{15588 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP3E\_Msk      (0x1UL << TIM1\_AF2\_BK2CMP3E\_Pos)              }}
\DoxyCodeLine{15589 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP3E          TIM1\_AF2\_BK2CMP3E\_Msk                         }}
\DoxyCodeLine{15590 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP4E\_Pos      (4U)}}
\DoxyCodeLine{15591 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP4E\_Msk      (0x1UL << TIM1\_AF2\_BK2CMP4E\_Pos)              }}
\DoxyCodeLine{15592 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP4E          TIM1\_AF2\_BK2CMP4E\_Msk                         }}
\DoxyCodeLine{15593 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP5E\_Pos      (5U)}}
\DoxyCodeLine{15594 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP5E\_Msk      (0x1UL << TIM1\_AF2\_BK2CMP5E\_Pos)              }}
\DoxyCodeLine{15595 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP5E          TIM1\_AF2\_BK2CMP5E\_Msk                         }}
\DoxyCodeLine{15596 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP6E\_Pos      (6U)}}
\DoxyCodeLine{15597 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP6E\_Msk      (0x1UL << TIM1\_AF2\_BK2CMP6E\_Pos)              }}
\DoxyCodeLine{15598 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP6E          TIM1\_AF2\_BK2CMP6E\_Msk                         }}
\DoxyCodeLine{15599 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP7E\_Pos      (7U)}}
\DoxyCodeLine{15600 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP7E\_Msk      (0x1UL << TIM1\_AF2\_BK2CMP7E\_Pos)              }}
\DoxyCodeLine{15601 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP7E          TIM1\_AF2\_BK2CMP7E\_Msk                         }}
\DoxyCodeLine{15602 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2INP\_Pos        (9U)}}
\DoxyCodeLine{15603 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2INP\_Msk        (0x1UL << TIM1\_AF2\_BK2INP\_Pos)                }}
\DoxyCodeLine{15604 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2INP            TIM1\_AF2\_BK2INP\_Msk                           }}
\DoxyCodeLine{15605 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP1P\_Pos      (10U)}}
\DoxyCodeLine{15606 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP1P\_Msk      (0x1UL << TIM1\_AF2\_BK2CMP1P\_Pos)              }}
\DoxyCodeLine{15607 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP1P          TIM1\_AF2\_BK2CMP1P\_Msk                         }}
\DoxyCodeLine{15608 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP2P\_Pos      (11U)}}
\DoxyCodeLine{15609 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP2P\_Msk      (0x1UL << TIM1\_AF2\_BK2CMP2P\_Pos)              }}
\DoxyCodeLine{15610 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP2P          TIM1\_AF2\_BK2CMP2P\_Msk                         }}
\DoxyCodeLine{15611 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP3P\_Pos      (12U)}}
\DoxyCodeLine{15612 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP3P\_Msk      (0x1UL << TIM1\_AF2\_BK2CMP3P\_Pos)              }}
\DoxyCodeLine{15613 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP3P          TIM1\_AF2\_BK2CMP3P\_Msk                         }}
\DoxyCodeLine{15614 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP4P\_Pos      (13U)}}
\DoxyCodeLine{15615 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP4P\_Msk      (0x1UL << TIM1\_AF2\_BK2CMP4P\_Pos)              }}
\DoxyCodeLine{15616 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP4P          TIM1\_AF2\_BK2CMP4P\_Msk                         }}
\DoxyCodeLine{15617 \textcolor{preprocessor}{\#define TIM1\_AF2\_OCRSEL\_Pos        (16U)}}
\DoxyCodeLine{15618 \textcolor{preprocessor}{\#define TIM1\_AF2\_OCRSEL\_Msk        (0x7UL << TIM1\_AF2\_OCRSEL\_Pos)                }}
\DoxyCodeLine{15619 \textcolor{preprocessor}{\#define TIM1\_AF2\_OCRSEL            TIM1\_AF2\_OCRSEL\_Msk                           }}
\DoxyCodeLine{15620 \textcolor{preprocessor}{\#define TIM1\_AF2\_OCRSEL\_0         (0x1UL << TIM1\_AF2\_OCRSEL\_Pos)                 }}
\DoxyCodeLine{15621 \textcolor{preprocessor}{\#define TIM1\_AF2\_OCRSEL\_1         (0x2UL << TIM1\_AF2\_OCRSEL\_Pos)                 }}
\DoxyCodeLine{15622 \textcolor{preprocessor}{\#define TIM1\_AF2\_OCRSEL\_2         (0x4UL << TIM1\_AF2\_OCRSEL\_Pos)                 }}
\DoxyCodeLine{15624 \textcolor{comment}{/*******************  Bit definition for TIM\_OR register  *********************/}}
\DoxyCodeLine{15625 \textcolor{preprocessor}{\#define TIM\_OR\_HSE32EN\_Pos       (0U)}}
\DoxyCodeLine{15626 \textcolor{preprocessor}{\#define TIM\_OR\_HSE32EN\_Msk       (0x1UL << TIM\_OR\_HSE32EN\_Pos)                  }}
\DoxyCodeLine{15627 \textcolor{preprocessor}{\#define TIM\_OR\_HSE32EN           TIM\_OR\_HSE32EN\_Msk                             }}
\DoxyCodeLine{15629 \textcolor{comment}{/*******************  Bit definition for TIM\_TISEL register  *********************/}}
\DoxyCodeLine{15630 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL\_Pos      (0U)}}
\DoxyCodeLine{15631 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL\_Msk      (0xFUL << TIM\_TISEL\_TI1SEL\_Pos)              }}
\DoxyCodeLine{15632 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL          TIM\_TISEL\_TI1SEL\_Msk                         }}
\DoxyCodeLine{15633 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL\_0        (0x1UL << TIM\_TISEL\_TI1SEL\_Pos)              }}
\DoxyCodeLine{15634 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL\_1        (0x2UL << TIM\_TISEL\_TI1SEL\_Pos)              }}
\DoxyCodeLine{15635 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL\_2        (0x4UL << TIM\_TISEL\_TI1SEL\_Pos)              }}
\DoxyCodeLine{15636 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL\_3        (0x8UL << TIM\_TISEL\_TI1SEL\_Pos)              }}
\DoxyCodeLine{15638 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL\_Pos      (8U)}}
\DoxyCodeLine{15639 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL\_Msk      (0xFUL << TIM\_TISEL\_TI2SEL\_Pos)              }}
\DoxyCodeLine{15640 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL          TIM\_TISEL\_TI2SEL\_Msk                         }}
\DoxyCodeLine{15641 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL\_0        (0x1UL << TIM\_TISEL\_TI2SEL\_Pos)              }}
\DoxyCodeLine{15642 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL\_1        (0x2UL << TIM\_TISEL\_TI2SEL\_Pos)              }}
\DoxyCodeLine{15643 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL\_2        (0x4UL << TIM\_TISEL\_TI2SEL\_Pos)              }}
\DoxyCodeLine{15644 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL\_3        (0x8UL << TIM\_TISEL\_TI2SEL\_Pos)              }}
\DoxyCodeLine{15646 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL\_Pos      (16U)}}
\DoxyCodeLine{15647 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL\_Msk      (0xFUL << TIM\_TISEL\_TI3SEL\_Pos)              }}
\DoxyCodeLine{15648 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL          TIM\_TISEL\_TI3SEL\_Msk                         }}
\DoxyCodeLine{15649 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL\_0        (0x1UL << TIM\_TISEL\_TI3SEL\_Pos)              }}
\DoxyCodeLine{15650 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL\_1        (0x2UL << TIM\_TISEL\_TI3SEL\_Pos)              }}
\DoxyCodeLine{15651 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL\_2        (0x4UL << TIM\_TISEL\_TI3SEL\_Pos)              }}
\DoxyCodeLine{15652 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL\_3        (0x8UL << TIM\_TISEL\_TI3SEL\_Pos)              }}
\DoxyCodeLine{15654 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL\_Pos      (24U)}}
\DoxyCodeLine{15655 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL\_Msk      (0xFUL << TIM\_TISEL\_TI4SEL\_Pos)              }}
\DoxyCodeLine{15656 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL          TIM\_TISEL\_TI4SEL\_Msk                         }}
\DoxyCodeLine{15657 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL\_0        (0x1UL << TIM\_TISEL\_TI4SEL\_Pos)              }}
\DoxyCodeLine{15658 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL\_1        (0x2UL << TIM\_TISEL\_TI4SEL\_Pos)              }}
\DoxyCodeLine{15659 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL\_2        (0x4UL << TIM\_TISEL\_TI4SEL\_Pos)              }}
\DoxyCodeLine{15660 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL\_3        (0x8UL << TIM\_TISEL\_TI4SEL\_Pos)              }}
\DoxyCodeLine{15662 \textcolor{comment}{/*******************  Bit definition for TIM\_DTR2 register  *********************/}}
\DoxyCodeLine{15663 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF\_Pos      (0U)}}
\DoxyCodeLine{15664 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF\_Msk      (0xFFUL << TIM\_DTR2\_DTGF\_Pos)                }}
\DoxyCodeLine{15665 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF          TIM\_DTR2\_DTGF\_Msk                            }}
\DoxyCodeLine{15666 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF\_0        (0x01UL << TIM\_DTR2\_DTGF\_Pos)                }}
\DoxyCodeLine{15667 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF\_1        (0x02UL << TIM\_DTR2\_DTGF\_Pos)                }}
\DoxyCodeLine{15668 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF\_2        (0x04UL << TIM\_DTR2\_DTGF\_Pos)                }}
\DoxyCodeLine{15669 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF\_3        (0x08UL << TIM\_DTR2\_DTGF\_Pos)                }}
\DoxyCodeLine{15670 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF\_4        (0x10UL << TIM\_DTR2\_DTGF\_Pos)                }}
\DoxyCodeLine{15671 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF\_5        (0x20UL << TIM\_DTR2\_DTGF\_Pos)                }}
\DoxyCodeLine{15672 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF\_6        (0x40UL << TIM\_DTR2\_DTGF\_Pos)                }}
\DoxyCodeLine{15673 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF\_7        (0x80UL << TIM\_DTR2\_DTGF\_Pos)                }}
\DoxyCodeLine{15675 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTAE\_Pos      (16U)}}
\DoxyCodeLine{15676 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTAE\_Msk      (0x1UL << TIM\_DTR2\_DTAE\_Pos)                 }}
\DoxyCodeLine{15677 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTAE          TIM\_DTR2\_DTAE\_Msk                            }}
\DoxyCodeLine{15678 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTPE\_Pos      (17U)}}
\DoxyCodeLine{15679 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTPE\_Msk      (0x1UL << TIM\_DTR2\_DTPE\_Pos)                 }}
\DoxyCodeLine{15680 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTPE          TIM\_DTR2\_DTPE\_Msk                            }}
\DoxyCodeLine{15682 \textcolor{comment}{/*******************  Bit definition for TIM\_ECR register  *********************/}}
\DoxyCodeLine{15683 \textcolor{preprocessor}{\#define TIM\_ECR\_IE\_Pos       (0U)}}
\DoxyCodeLine{15684 \textcolor{preprocessor}{\#define TIM\_ECR\_IE\_Msk       (0x1UL << TIM\_ECR\_IE\_Pos)                   }}
\DoxyCodeLine{15685 \textcolor{preprocessor}{\#define TIM\_ECR\_IE           TIM\_ECR\_IE\_Msk                              }}
\DoxyCodeLine{15687 \textcolor{preprocessor}{\#define TIM\_ECR\_IDIR\_Pos      (1U)}}
\DoxyCodeLine{15688 \textcolor{preprocessor}{\#define TIM\_ECR\_IDIR\_Msk      (0x3UL << TIM\_ECR\_IDIR\_Pos)                 }}
\DoxyCodeLine{15689 \textcolor{preprocessor}{\#define TIM\_ECR\_IDIR          TIM\_ECR\_IDIR\_Msk                            }}
\DoxyCodeLine{15690 \textcolor{preprocessor}{\#define TIM\_ECR\_IDIR\_0        (0x01UL << TIM\_ECR\_IDIR\_Pos)                }}
\DoxyCodeLine{15691 \textcolor{preprocessor}{\#define TIM\_ECR\_IDIR\_1        (0x02UL << TIM\_ECR\_IDIR\_Pos)                }}
\DoxyCodeLine{15693 \textcolor{preprocessor}{\#define TIM\_ECR\_FIDX\_Pos      (5U)}}
\DoxyCodeLine{15694 \textcolor{preprocessor}{\#define TIM\_ECR\_FIDX\_Msk      (0x1UL << TIM\_ECR\_FIDX\_Pos)                 }}
\DoxyCodeLine{15695 \textcolor{preprocessor}{\#define TIM\_ECR\_FIDX          TIM\_ECR\_FIDX\_Msk                            }}
\DoxyCodeLine{15697 \textcolor{preprocessor}{\#define TIM\_ECR\_IPOS\_Pos      (6U)}}
\DoxyCodeLine{15698 \textcolor{preprocessor}{\#define TIM\_ECR\_IPOS\_Msk      (0x3UL << TIM\_ECR\_IPOS\_Pos)                 }}
\DoxyCodeLine{15699 \textcolor{preprocessor}{\#define TIM\_ECR\_IPOS          TIM\_ECR\_IPOS\_Msk                            }}
\DoxyCodeLine{15700 \textcolor{preprocessor}{\#define TIM\_ECR\_IPOS\_0        (0x01UL << TIM\_ECR\_IPOS\_Pos)                }}
\DoxyCodeLine{15701 \textcolor{preprocessor}{\#define TIM\_ECR\_IPOS\_1        (0x02UL << TIM\_ECR\_IPOS\_Pos)                }}
\DoxyCodeLine{15703 \textcolor{preprocessor}{\#define TIM\_ECR\_PW\_Pos        (16U)}}
\DoxyCodeLine{15704 \textcolor{preprocessor}{\#define TIM\_ECR\_PW\_Msk        (0xFFUL << TIM\_ECR\_PW\_Pos)                  }}
\DoxyCodeLine{15705 \textcolor{preprocessor}{\#define TIM\_ECR\_PW            TIM\_ECR\_PW\_Msk                              }}
\DoxyCodeLine{15706 \textcolor{preprocessor}{\#define TIM\_ECR\_PW\_0          (0x01UL << TIM\_ECR\_PW\_Pos)                  }}
\DoxyCodeLine{15707 \textcolor{preprocessor}{\#define TIM\_ECR\_PW\_1          (0x02UL << TIM\_ECR\_PW\_Pos)                  }}
\DoxyCodeLine{15708 \textcolor{preprocessor}{\#define TIM\_ECR\_PW\_2          (0x04UL << TIM\_ECR\_PW\_Pos)                  }}
\DoxyCodeLine{15709 \textcolor{preprocessor}{\#define TIM\_ECR\_PW\_3          (0x08UL << TIM\_ECR\_PW\_Pos)                  }}
\DoxyCodeLine{15710 \textcolor{preprocessor}{\#define TIM\_ECR\_PW\_4          (0x10UL << TIM\_ECR\_PW\_Pos)                  }}
\DoxyCodeLine{15711 \textcolor{preprocessor}{\#define TIM\_ECR\_PW\_5          (0x20UL << TIM\_ECR\_PW\_Pos)                  }}
\DoxyCodeLine{15712 \textcolor{preprocessor}{\#define TIM\_ECR\_PW\_6          (0x40UL << TIM\_ECR\_PW\_Pos)                  }}
\DoxyCodeLine{15713 \textcolor{preprocessor}{\#define TIM\_ECR\_PW\_7          (0x80UL << TIM\_ECR\_PW\_Pos)                  }}
\DoxyCodeLine{15715 \textcolor{preprocessor}{\#define TIM\_ECR\_PWPRSC\_Pos    (24U)}}
\DoxyCodeLine{15716 \textcolor{preprocessor}{\#define TIM\_ECR\_PWPRSC\_Msk    (0x7UL << TIM\_ECR\_PWPRSC\_Pos)               }}
\DoxyCodeLine{15717 \textcolor{preprocessor}{\#define TIM\_ECR\_PWPRSC        TIM\_ECR\_PWPRSC\_Msk                          }}
\DoxyCodeLine{15718 \textcolor{preprocessor}{\#define TIM\_ECR\_PWPRSC\_0      (0x01UL << TIM\_ECR\_PWPRSC\_Pos)              }}
\DoxyCodeLine{15719 \textcolor{preprocessor}{\#define TIM\_ECR\_PWPRSC\_1      (0x02UL << TIM\_ECR\_PWPRSC\_Pos)              }}
\DoxyCodeLine{15720 \textcolor{preprocessor}{\#define TIM\_ECR\_PWPRSC\_2      (0x04UL << TIM\_ECR\_PWPRSC\_Pos)              }}
\DoxyCodeLine{15722 \textcolor{comment}{/*******************  Bit definition for TIM\_DMAR register  *******************/}}
\DoxyCodeLine{15723 \textcolor{preprocessor}{\#define TIM\_DMAR\_DMAB\_Pos         (0U)}}
\DoxyCodeLine{15724 \textcolor{preprocessor}{\#define TIM\_DMAR\_DMAB\_Msk         (0xFFFFFFFFUL << TIM\_DMAR\_DMAB\_Pos)     }}
\DoxyCodeLine{15725 \textcolor{preprocessor}{\#define TIM\_DMAR\_DMAB             TIM\_DMAR\_DMAB\_Msk                       }}
\DoxyCodeLine{15727 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{15728 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{15729 \textcolor{comment}{/*                         Low Power Timer (LPTIM)                           */}}
\DoxyCodeLine{15730 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{15731 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{15732 \textcolor{comment}{/******************  Bit definition for LPTIM\_ISR register  *******************/}}
\DoxyCodeLine{15733 \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPM\_Pos          (0U)}}
\DoxyCodeLine{15734 \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPM\_Msk          (0x1UL << LPTIM\_ISR\_CMPM\_Pos)              }}
\DoxyCodeLine{15735 \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPM              LPTIM\_ISR\_CMPM\_Msk                         }}
\DoxyCodeLine{15736 \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARRM\_Pos          (1U)}}
\DoxyCodeLine{15737 \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARRM\_Msk          (0x1UL << LPTIM\_ISR\_ARRM\_Pos)              }}
\DoxyCodeLine{15738 \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARRM              LPTIM\_ISR\_ARRM\_Msk                         }}
\DoxyCodeLine{15739 \textcolor{preprocessor}{\#define LPTIM\_ISR\_EXTTRIG\_Pos       (2U)}}
\DoxyCodeLine{15740 \textcolor{preprocessor}{\#define LPTIM\_ISR\_EXTTRIG\_Msk       (0x1UL << LPTIM\_ISR\_EXTTRIG\_Pos)           }}
\DoxyCodeLine{15741 \textcolor{preprocessor}{\#define LPTIM\_ISR\_EXTTRIG           LPTIM\_ISR\_EXTTRIG\_Msk                      }}
\DoxyCodeLine{15742 \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPOK\_Pos         (3U)}}
\DoxyCodeLine{15743 \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPOK\_Msk         (0x1UL << LPTIM\_ISR\_CMPOK\_Pos)             }}
\DoxyCodeLine{15744 \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPOK             LPTIM\_ISR\_CMPOK\_Msk                        }}
\DoxyCodeLine{15745 \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARROK\_Pos         (4U)}}
\DoxyCodeLine{15746 \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARROK\_Msk         (0x1UL << LPTIM\_ISR\_ARROK\_Pos)             }}
\DoxyCodeLine{15747 \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARROK             LPTIM\_ISR\_ARROK\_Msk                        }}
\DoxyCodeLine{15748 \textcolor{preprocessor}{\#define LPTIM\_ISR\_UP\_Pos            (5U)}}
\DoxyCodeLine{15749 \textcolor{preprocessor}{\#define LPTIM\_ISR\_UP\_Msk            (0x1UL << LPTIM\_ISR\_UP\_Pos)                }}
\DoxyCodeLine{15750 \textcolor{preprocessor}{\#define LPTIM\_ISR\_UP                LPTIM\_ISR\_UP\_Msk                           }}
\DoxyCodeLine{15751 \textcolor{preprocessor}{\#define LPTIM\_ISR\_DOWN\_Pos          (6U)}}
\DoxyCodeLine{15752 \textcolor{preprocessor}{\#define LPTIM\_ISR\_DOWN\_Msk          (0x1UL << LPTIM\_ISR\_DOWN\_Pos)              }}
\DoxyCodeLine{15753 \textcolor{preprocessor}{\#define LPTIM\_ISR\_DOWN              LPTIM\_ISR\_DOWN\_Msk                         }}
\DoxyCodeLine{15755 \textcolor{comment}{/******************  Bit definition for LPTIM\_ICR register  *******************/}}
\DoxyCodeLine{15756 \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPMCF\_Pos        (0U)}}
\DoxyCodeLine{15757 \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPMCF\_Msk        (0x1UL << LPTIM\_ICR\_CMPMCF\_Pos)            }}
\DoxyCodeLine{15758 \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPMCF            LPTIM\_ICR\_CMPMCF\_Msk                       }}
\DoxyCodeLine{15759 \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARRMCF\_Pos        (1U)}}
\DoxyCodeLine{15760 \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARRMCF\_Msk        (0x1UL << LPTIM\_ICR\_ARRMCF\_Pos)            }}
\DoxyCodeLine{15761 \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARRMCF            LPTIM\_ICR\_ARRMCF\_Msk                       }}
\DoxyCodeLine{15762 \textcolor{preprocessor}{\#define LPTIM\_ICR\_EXTTRIGCF\_Pos     (2U)}}
\DoxyCodeLine{15763 \textcolor{preprocessor}{\#define LPTIM\_ICR\_EXTTRIGCF\_Msk     (0x1UL << LPTIM\_ICR\_EXTTRIGCF\_Pos)         }}
\DoxyCodeLine{15764 \textcolor{preprocessor}{\#define LPTIM\_ICR\_EXTTRIGCF         LPTIM\_ICR\_EXTTRIGCF\_Msk                    }}
\DoxyCodeLine{15765 \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPOKCF\_Pos       (3U)}}
\DoxyCodeLine{15766 \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPOKCF\_Msk       (0x1UL << LPTIM\_ICR\_CMPOKCF\_Pos)           }}
\DoxyCodeLine{15767 \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPOKCF           LPTIM\_ICR\_CMPOKCF\_Msk                      }}
\DoxyCodeLine{15768 \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARROKCF\_Pos       (4U)}}
\DoxyCodeLine{15769 \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARROKCF\_Msk       (0x1UL << LPTIM\_ICR\_ARROKCF\_Pos)           }}
\DoxyCodeLine{15770 \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARROKCF           LPTIM\_ICR\_ARROKCF\_Msk                      }}
\DoxyCodeLine{15771 \textcolor{preprocessor}{\#define LPTIM\_ICR\_UPCF\_Pos          (5U)}}
\DoxyCodeLine{15772 \textcolor{preprocessor}{\#define LPTIM\_ICR\_UPCF\_Msk          (0x1UL << LPTIM\_ICR\_UPCF\_Pos)              }}
\DoxyCodeLine{15773 \textcolor{preprocessor}{\#define LPTIM\_ICR\_UPCF              LPTIM\_ICR\_UPCF\_Msk                         }}
\DoxyCodeLine{15774 \textcolor{preprocessor}{\#define LPTIM\_ICR\_DOWNCF\_Pos        (6U)}}
\DoxyCodeLine{15775 \textcolor{preprocessor}{\#define LPTIM\_ICR\_DOWNCF\_Msk        (0x1UL << LPTIM\_ICR\_DOWNCF\_Pos)            }}
\DoxyCodeLine{15776 \textcolor{preprocessor}{\#define LPTIM\_ICR\_DOWNCF            LPTIM\_ICR\_DOWNCF\_Msk                       }}
\DoxyCodeLine{15778 \textcolor{comment}{/******************  Bit definition for LPTIM\_IER register ********************/}}
\DoxyCodeLine{15779 \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPMIE\_Pos        (0U)}}
\DoxyCodeLine{15780 \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPMIE\_Msk        (0x1UL << LPTIM\_IER\_CMPMIE\_Pos)            }}
\DoxyCodeLine{15781 \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPMIE            LPTIM\_IER\_CMPMIE\_Msk                       }}
\DoxyCodeLine{15782 \textcolor{preprocessor}{\#define LPTIM\_IER\_ARRMIE\_Pos        (1U)}}
\DoxyCodeLine{15783 \textcolor{preprocessor}{\#define LPTIM\_IER\_ARRMIE\_Msk        (0x1UL << LPTIM\_IER\_ARRMIE\_Pos)            }}
\DoxyCodeLine{15784 \textcolor{preprocessor}{\#define LPTIM\_IER\_ARRMIE            LPTIM\_IER\_ARRMIE\_Msk                       }}
\DoxyCodeLine{15785 \textcolor{preprocessor}{\#define LPTIM\_IER\_EXTTRIGIE\_Pos     (2U)}}
\DoxyCodeLine{15786 \textcolor{preprocessor}{\#define LPTIM\_IER\_EXTTRIGIE\_Msk     (0x1UL << LPTIM\_IER\_EXTTRIGIE\_Pos)         }}
\DoxyCodeLine{15787 \textcolor{preprocessor}{\#define LPTIM\_IER\_EXTTRIGIE         LPTIM\_IER\_EXTTRIGIE\_Msk                    }}
\DoxyCodeLine{15788 \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPOKIE\_Pos       (3U)}}
\DoxyCodeLine{15789 \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPOKIE\_Msk       (0x1UL << LPTIM\_IER\_CMPOKIE\_Pos)           }}
\DoxyCodeLine{15790 \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPOKIE           LPTIM\_IER\_CMPOKIE\_Msk                      }}
\DoxyCodeLine{15791 \textcolor{preprocessor}{\#define LPTIM\_IER\_ARROKIE\_Pos       (4U)}}
\DoxyCodeLine{15792 \textcolor{preprocessor}{\#define LPTIM\_IER\_ARROKIE\_Msk       (0x1UL << LPTIM\_IER\_ARROKIE\_Pos)           }}
\DoxyCodeLine{15793 \textcolor{preprocessor}{\#define LPTIM\_IER\_ARROKIE           LPTIM\_IER\_ARROKIE\_Msk                      }}
\DoxyCodeLine{15794 \textcolor{preprocessor}{\#define LPTIM\_IER\_UPIE\_Pos          (5U)}}
\DoxyCodeLine{15795 \textcolor{preprocessor}{\#define LPTIM\_IER\_UPIE\_Msk          (0x1UL << LPTIM\_IER\_UPIE\_Pos)              }}
\DoxyCodeLine{15796 \textcolor{preprocessor}{\#define LPTIM\_IER\_UPIE              LPTIM\_IER\_UPIE\_Msk                         }}
\DoxyCodeLine{15797 \textcolor{preprocessor}{\#define LPTIM\_IER\_DOWNIE\_Pos        (6U)}}
\DoxyCodeLine{15798 \textcolor{preprocessor}{\#define LPTIM\_IER\_DOWNIE\_Msk        (0x1UL << LPTIM\_IER\_DOWNIE\_Pos)            }}
\DoxyCodeLine{15799 \textcolor{preprocessor}{\#define LPTIM\_IER\_DOWNIE            LPTIM\_IER\_DOWNIE\_Msk                       }}
\DoxyCodeLine{15801 \textcolor{comment}{/******************  Bit definition for LPTIM\_CFGR register *******************/}}
\DoxyCodeLine{15802 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKSEL\_Pos        (0U)}}
\DoxyCodeLine{15803 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKSEL\_Msk        (0x1UL << LPTIM\_CFGR\_CKSEL\_Pos)            }}
\DoxyCodeLine{15804 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKSEL            LPTIM\_CFGR\_CKSEL\_Msk                       }}
\DoxyCodeLine{15806 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKPOL\_Pos        (1U)}}
\DoxyCodeLine{15807 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKPOL\_Msk        (0x3UL << LPTIM\_CFGR\_CKPOL\_Pos)            }}
\DoxyCodeLine{15808 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKPOL            LPTIM\_CFGR\_CKPOL\_Msk                       }}
\DoxyCodeLine{15809 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKPOL\_0          (0x1UL << LPTIM\_CFGR\_CKPOL\_Pos)            }}
\DoxyCodeLine{15810 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKPOL\_1          (0x2UL << LPTIM\_CFGR\_CKPOL\_Pos)            }}
\DoxyCodeLine{15812 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKFLT\_Pos        (3U)}}
\DoxyCodeLine{15813 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKFLT\_Msk        (0x3UL << LPTIM\_CFGR\_CKFLT\_Pos)            }}
\DoxyCodeLine{15814 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKFLT            LPTIM\_CFGR\_CKFLT\_Msk                       }}
\DoxyCodeLine{15815 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKFLT\_0          (0x1UL << LPTIM\_CFGR\_CKFLT\_Pos)            }}
\DoxyCodeLine{15816 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKFLT\_1          (0x2UL << LPTIM\_CFGR\_CKFLT\_Pos)            }}
\DoxyCodeLine{15818 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRGFLT\_Pos       (6U)}}
\DoxyCodeLine{15819 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRGFLT\_Msk       (0x3UL << LPTIM\_CFGR\_TRGFLT\_Pos)           }}
\DoxyCodeLine{15820 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRGFLT           LPTIM\_CFGR\_TRGFLT\_Msk                      }}
\DoxyCodeLine{15821 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRGFLT\_0         (0x1UL << LPTIM\_CFGR\_TRGFLT\_Pos)           }}
\DoxyCodeLine{15822 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRGFLT\_1         (0x2UL << LPTIM\_CFGR\_TRGFLT\_Pos)           }}
\DoxyCodeLine{15824 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC\_Pos        (9U)}}
\DoxyCodeLine{15825 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC\_Msk        (0x7UL << LPTIM\_CFGR\_PRESC\_Pos)            }}
\DoxyCodeLine{15826 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC            LPTIM\_CFGR\_PRESC\_Msk                       }}
\DoxyCodeLine{15827 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC\_0          (0x1UL << LPTIM\_CFGR\_PRESC\_Pos)            }}
\DoxyCodeLine{15828 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC\_1          (0x2UL << LPTIM\_CFGR\_PRESC\_Pos)            }}
\DoxyCodeLine{15829 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC\_2          (0x4UL << LPTIM\_CFGR\_PRESC\_Pos)            }}
\DoxyCodeLine{15831 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_Pos      (13U)}}
\DoxyCodeLine{15832 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_Msk      (0x10007UL << LPTIM\_CFGR\_TRIGSEL\_Pos)      }}
\DoxyCodeLine{15833 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL          LPTIM\_CFGR\_TRIGSEL\_Msk                     }}
\DoxyCodeLine{15834 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_0        (0x00001UL << LPTIM\_CFGR\_TRIGSEL\_Pos)      }}
\DoxyCodeLine{15835 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_1        (0x00002UL << LPTIM\_CFGR\_TRIGSEL\_Pos)      }}
\DoxyCodeLine{15836 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_2        (0x00004UL << LPTIM\_CFGR\_TRIGSEL\_Pos)      }}
\DoxyCodeLine{15837 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_3        (0x10000UL << LPTIM\_CFGR\_TRIGSEL\_Pos)      }}
\DoxyCodeLine{15839 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGEN\_Pos       (17U)}}
\DoxyCodeLine{15840 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGEN\_Msk       (0x3UL << LPTIM\_CFGR\_TRIGEN\_Pos)           }}
\DoxyCodeLine{15841 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGEN           LPTIM\_CFGR\_TRIGEN\_Msk                      }}
\DoxyCodeLine{15842 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGEN\_0         (0x1UL << LPTIM\_CFGR\_TRIGEN\_Pos)           }}
\DoxyCodeLine{15843 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGEN\_1         (0x2UL << LPTIM\_CFGR\_TRIGEN\_Pos)           }}
\DoxyCodeLine{15845 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TIMOUT\_Pos       (19U)}}
\DoxyCodeLine{15846 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TIMOUT\_Msk       (0x1UL << LPTIM\_CFGR\_TIMOUT\_Pos)           }}
\DoxyCodeLine{15847 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TIMOUT           LPTIM\_CFGR\_TIMOUT\_Msk                      }}
\DoxyCodeLine{15848 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVE\_Pos         (20U)}}
\DoxyCodeLine{15849 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVE\_Msk         (0x1UL << LPTIM\_CFGR\_WAVE\_Pos)             }}
\DoxyCodeLine{15850 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVE             LPTIM\_CFGR\_WAVE\_Msk                        }}
\DoxyCodeLine{15851 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVPOL\_Pos       (21U)}}
\DoxyCodeLine{15852 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVPOL\_Msk       (0x1UL << LPTIM\_CFGR\_WAVPOL\_Pos)           }}
\DoxyCodeLine{15853 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVPOL           LPTIM\_CFGR\_WAVPOL\_Msk                      }}
\DoxyCodeLine{15854 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRELOAD\_Pos      (22U)}}
\DoxyCodeLine{15855 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRELOAD\_Msk      (0x1UL << LPTIM\_CFGR\_PRELOAD\_Pos)          }}
\DoxyCodeLine{15856 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRELOAD          LPTIM\_CFGR\_PRELOAD\_Msk                     }}
\DoxyCodeLine{15857 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_COUNTMODE\_Pos    (23U)}}
\DoxyCodeLine{15858 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_COUNTMODE\_Msk    (0x1UL << LPTIM\_CFGR\_COUNTMODE\_Pos)        }}
\DoxyCodeLine{15859 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_COUNTMODE        LPTIM\_CFGR\_COUNTMODE\_Msk                   }}
\DoxyCodeLine{15860 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_ENC\_Pos          (24U)}}
\DoxyCodeLine{15861 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_ENC\_Msk          (0x1UL << LPTIM\_CFGR\_ENC\_Pos)              }}
\DoxyCodeLine{15862 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_ENC              LPTIM\_CFGR\_ENC\_Msk                         }}
\DoxyCodeLine{15864 \textcolor{comment}{/******************  Bit definition for LPTIM\_CR register  ********************/}}
\DoxyCodeLine{15865 \textcolor{preprocessor}{\#define LPTIM\_CR\_ENABLE\_Pos         (0U)}}
\DoxyCodeLine{15866 \textcolor{preprocessor}{\#define LPTIM\_CR\_ENABLE\_Msk         (0x1UL << LPTIM\_CR\_ENABLE\_Pos)             }}
\DoxyCodeLine{15867 \textcolor{preprocessor}{\#define LPTIM\_CR\_ENABLE             LPTIM\_CR\_ENABLE\_Msk                        }}
\DoxyCodeLine{15868 \textcolor{preprocessor}{\#define LPTIM\_CR\_SNGSTRT\_Pos        (1U)}}
\DoxyCodeLine{15869 \textcolor{preprocessor}{\#define LPTIM\_CR\_SNGSTRT\_Msk        (0x1UL << LPTIM\_CR\_SNGSTRT\_Pos)            }}
\DoxyCodeLine{15870 \textcolor{preprocessor}{\#define LPTIM\_CR\_SNGSTRT            LPTIM\_CR\_SNGSTRT\_Msk                       }}
\DoxyCodeLine{15871 \textcolor{preprocessor}{\#define LPTIM\_CR\_CNTSTRT\_Pos        (2U)}}
\DoxyCodeLine{15872 \textcolor{preprocessor}{\#define LPTIM\_CR\_CNTSTRT\_Msk        (0x1UL << LPTIM\_CR\_CNTSTRT\_Pos)            }}
\DoxyCodeLine{15873 \textcolor{preprocessor}{\#define LPTIM\_CR\_CNTSTRT            LPTIM\_CR\_CNTSTRT\_Msk                       }}
\DoxyCodeLine{15874 \textcolor{preprocessor}{\#define LPTIM\_CR\_COUNTRST\_Pos       (3U)}}
\DoxyCodeLine{15875 \textcolor{preprocessor}{\#define LPTIM\_CR\_COUNTRST\_Msk       (0x1UL << LPTIM\_CR\_COUNTRST\_Pos)           }}
\DoxyCodeLine{15876 \textcolor{preprocessor}{\#define LPTIM\_CR\_COUNTRST           LPTIM\_CR\_COUNTRST\_Msk                      }}
\DoxyCodeLine{15877 \textcolor{preprocessor}{\#define LPTIM\_CR\_RSTARE\_Pos         (4U)}}
\DoxyCodeLine{15878 \textcolor{preprocessor}{\#define LPTIM\_CR\_RSTARE\_Msk         (0x1UL << LPTIM\_CR\_RSTARE\_Pos)             }}
\DoxyCodeLine{15879 \textcolor{preprocessor}{\#define LPTIM\_CR\_RSTARE             LPTIM\_CR\_RSTARE\_Msk                        }}
\DoxyCodeLine{15881 \textcolor{comment}{/******************  Bit definition for LPTIM\_CMP register  *******************/}}
\DoxyCodeLine{15882 \textcolor{preprocessor}{\#define LPTIM\_CMP\_CMP\_Pos           (0U)}}
\DoxyCodeLine{15883 \textcolor{preprocessor}{\#define LPTIM\_CMP\_CMP\_Msk           (0xFFFFUL << LPTIM\_CMP\_CMP\_Pos)            }}
\DoxyCodeLine{15884 \textcolor{preprocessor}{\#define LPTIM\_CMP\_CMP               LPTIM\_CMP\_CMP\_Msk                          }}
\DoxyCodeLine{15886 \textcolor{comment}{/******************  Bit definition for LPTIM\_ARR register  *******************/}}
\DoxyCodeLine{15887 \textcolor{preprocessor}{\#define LPTIM\_ARR\_ARR\_Pos           (0U)}}
\DoxyCodeLine{15888 \textcolor{preprocessor}{\#define LPTIM\_ARR\_ARR\_Msk           (0xFFFFUL << LPTIM\_ARR\_ARR\_Pos)            }}
\DoxyCodeLine{15889 \textcolor{preprocessor}{\#define LPTIM\_ARR\_ARR               LPTIM\_ARR\_ARR\_Msk                          }}
\DoxyCodeLine{15891 \textcolor{comment}{/******************  Bit definition for LPTIM\_CNT register  *******************/}}
\DoxyCodeLine{15892 \textcolor{preprocessor}{\#define LPTIM\_CNT\_CNT\_Pos           (0U)}}
\DoxyCodeLine{15893 \textcolor{preprocessor}{\#define LPTIM\_CNT\_CNT\_Msk           (0xFFFFUL << LPTIM\_CNT\_CNT\_Pos)            }}
\DoxyCodeLine{15894 \textcolor{preprocessor}{\#define LPTIM\_CNT\_CNT               LPTIM\_CNT\_CNT\_Msk                          }}
\DoxyCodeLine{15896 \textcolor{comment}{/******************  Bit definition for LPTIM\_OR register  *******************/}}
\DoxyCodeLine{15897 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN1\_Pos             (0U)}}
\DoxyCodeLine{15898 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN1\_Msk             (0xDUL << LPTIM\_OR\_IN1\_Pos)                 }}
\DoxyCodeLine{15899 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN1                 LPTIM\_OR\_IN1\_Msk                            }}
\DoxyCodeLine{15900 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN1\_0               (0x1UL << LPTIM\_OR\_IN1\_Pos)                 }}
\DoxyCodeLine{15901 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN1\_1               (0x4UL << LPTIM\_OR\_IN1\_Pos)                 }}
\DoxyCodeLine{15902 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN1\_2               (0x8UL << LPTIM\_OR\_IN1\_Pos)                 }}
\DoxyCodeLine{15904 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN2\_Pos             (1U)}}
\DoxyCodeLine{15905 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN2\_Msk             (0x19UL << LPTIM\_OR\_IN2\_Pos)                 }}
\DoxyCodeLine{15906 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN2                 LPTIM\_OR\_IN2\_Msk                            }}
\DoxyCodeLine{15907 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN2\_0               (0x1UL << LPTIM\_OR\_IN2\_Pos)                 }}
\DoxyCodeLine{15908 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN2\_1               (0x8UL << LPTIM\_OR\_IN2\_Pos)                 }}
\DoxyCodeLine{15909 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN2\_2               (0x10UL << LPTIM\_OR\_IN2\_Pos)                 }}
\DoxyCodeLine{15910 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{15911 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{15912 \textcolor{comment}{/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */}}
\DoxyCodeLine{15913 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{15914 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{15915 \textcolor{comment}{/******************  Bit definition for USART\_CR1 register  *******************/}}
\DoxyCodeLine{15916 \textcolor{preprocessor}{\#define USART\_CR1\_UE\_Pos             (0U)}}
\DoxyCodeLine{15917 \textcolor{preprocessor}{\#define USART\_CR1\_UE\_Msk             (0x1UL << USART\_CR1\_UE\_Pos)               }}
\DoxyCodeLine{15918 \textcolor{preprocessor}{\#define USART\_CR1\_UE                 USART\_CR1\_UE\_Msk                          }}
\DoxyCodeLine{15919 \textcolor{preprocessor}{\#define USART\_CR1\_UESM\_Pos           (1U)}}
\DoxyCodeLine{15920 \textcolor{preprocessor}{\#define USART\_CR1\_UESM\_Msk           (0x1UL << USART\_CR1\_UESM\_Pos)             }}
\DoxyCodeLine{15921 \textcolor{preprocessor}{\#define USART\_CR1\_UESM               USART\_CR1\_UESM\_Msk                        }}
\DoxyCodeLine{15922 \textcolor{preprocessor}{\#define USART\_CR1\_RE\_Pos             (2U)}}
\DoxyCodeLine{15923 \textcolor{preprocessor}{\#define USART\_CR1\_RE\_Msk             (0x1UL << USART\_CR1\_RE\_Pos)               }}
\DoxyCodeLine{15924 \textcolor{preprocessor}{\#define USART\_CR1\_RE                 USART\_CR1\_RE\_Msk                          }}
\DoxyCodeLine{15925 \textcolor{preprocessor}{\#define USART\_CR1\_TE\_Pos             (3U)}}
\DoxyCodeLine{15926 \textcolor{preprocessor}{\#define USART\_CR1\_TE\_Msk             (0x1UL << USART\_CR1\_TE\_Pos)               }}
\DoxyCodeLine{15927 \textcolor{preprocessor}{\#define USART\_CR1\_TE                 USART\_CR1\_TE\_Msk                          }}
\DoxyCodeLine{15928 \textcolor{preprocessor}{\#define USART\_CR1\_IDLEIE\_Pos         (4U)}}
\DoxyCodeLine{15929 \textcolor{preprocessor}{\#define USART\_CR1\_IDLEIE\_Msk         (0x1UL << USART\_CR1\_IDLEIE\_Pos)           }}
\DoxyCodeLine{15930 \textcolor{preprocessor}{\#define USART\_CR1\_IDLEIE             USART\_CR1\_IDLEIE\_Msk                      }}
\DoxyCodeLine{15931 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE\_Pos         (5U)}}
\DoxyCodeLine{15932 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE\_Msk         (0x1UL << USART\_CR1\_RXNEIE\_Pos)           }}
\DoxyCodeLine{15933 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE             USART\_CR1\_RXNEIE\_Msk                      }}
\DoxyCodeLine{15934 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE\_RXFNEIE\_Pos USART\_CR1\_RXNEIE\_Pos}}
\DoxyCodeLine{15935 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE\_RXFNEIE\_Msk USART\_CR1\_RXNEIE\_Msk                      }}
\DoxyCodeLine{15936 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE\_RXFNEIE     USART\_CR1\_RXNEIE\_Msk                      }}
\DoxyCodeLine{15937 \textcolor{preprocessor}{\#define USART\_CR1\_TCIE\_Pos           (6U)}}
\DoxyCodeLine{15938 \textcolor{preprocessor}{\#define USART\_CR1\_TCIE\_Msk           (0x1UL << USART\_CR1\_TCIE\_Pos)             }}
\DoxyCodeLine{15939 \textcolor{preprocessor}{\#define USART\_CR1\_TCIE               USART\_CR1\_TCIE\_Msk                        }}
\DoxyCodeLine{15940 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE\_Pos          (7U)}}
\DoxyCodeLine{15941 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE\_Msk          (0x1UL << USART\_CR1\_TXEIE\_Pos)            }}
\DoxyCodeLine{15942 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE              USART\_CR1\_TXEIE\_Msk                       }}
\DoxyCodeLine{15943 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE\_TXFNFIE\_Pos  USART\_CR1\_TXEIE\_Pos}}
\DoxyCodeLine{15944 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE\_TXFNFIE\_Msk  USART\_CR1\_TXEIE\_Msk                       }}
\DoxyCodeLine{15945 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE\_TXFNFIE      USART\_CR1\_TXEIE\_Msk                       }}
\DoxyCodeLine{15946 \textcolor{preprocessor}{\#define USART\_CR1\_PEIE\_Pos           (8U)}}
\DoxyCodeLine{15947 \textcolor{preprocessor}{\#define USART\_CR1\_PEIE\_Msk           (0x1UL << USART\_CR1\_PEIE\_Pos)             }}
\DoxyCodeLine{15948 \textcolor{preprocessor}{\#define USART\_CR1\_PEIE               USART\_CR1\_PEIE\_Msk                        }}
\DoxyCodeLine{15949 \textcolor{preprocessor}{\#define USART\_CR1\_PS\_Pos             (9U)}}
\DoxyCodeLine{15950 \textcolor{preprocessor}{\#define USART\_CR1\_PS\_Msk             (0x1UL << USART\_CR1\_PS\_Pos)               }}
\DoxyCodeLine{15951 \textcolor{preprocessor}{\#define USART\_CR1\_PS                 USART\_CR1\_PS\_Msk                          }}
\DoxyCodeLine{15952 \textcolor{preprocessor}{\#define USART\_CR1\_PCE\_Pos            (10U)}}
\DoxyCodeLine{15953 \textcolor{preprocessor}{\#define USART\_CR1\_PCE\_Msk            (0x1UL << USART\_CR1\_PCE\_Pos)              }}
\DoxyCodeLine{15954 \textcolor{preprocessor}{\#define USART\_CR1\_PCE                USART\_CR1\_PCE\_Msk                         }}
\DoxyCodeLine{15955 \textcolor{preprocessor}{\#define USART\_CR1\_WAKE\_Pos           (11U)}}
\DoxyCodeLine{15956 \textcolor{preprocessor}{\#define USART\_CR1\_WAKE\_Msk           (0x1UL << USART\_CR1\_WAKE\_Pos)             }}
\DoxyCodeLine{15957 \textcolor{preprocessor}{\#define USART\_CR1\_WAKE               USART\_CR1\_WAKE\_Msk                        }}
\DoxyCodeLine{15958 \textcolor{preprocessor}{\#define USART\_CR1\_M\_Pos              (12U)}}
\DoxyCodeLine{15959 \textcolor{preprocessor}{\#define USART\_CR1\_M\_Msk              (0x10001UL << USART\_CR1\_M\_Pos)            }}
\DoxyCodeLine{15960 \textcolor{preprocessor}{\#define USART\_CR1\_M                  USART\_CR1\_M\_Msk                           }}
\DoxyCodeLine{15961 \textcolor{preprocessor}{\#define USART\_CR1\_M0\_Pos             (12U)}}
\DoxyCodeLine{15962 \textcolor{preprocessor}{\#define USART\_CR1\_M0\_Msk             (0x1UL << USART\_CR1\_M0\_Pos)               }}
\DoxyCodeLine{15963 \textcolor{preprocessor}{\#define USART\_CR1\_M0                 USART\_CR1\_M0\_Msk                          }}
\DoxyCodeLine{15964 \textcolor{preprocessor}{\#define USART\_CR1\_MME\_Pos            (13U)}}
\DoxyCodeLine{15965 \textcolor{preprocessor}{\#define USART\_CR1\_MME\_Msk            (0x1UL << USART\_CR1\_MME\_Pos)              }}
\DoxyCodeLine{15966 \textcolor{preprocessor}{\#define USART\_CR1\_MME                USART\_CR1\_MME\_Msk                         }}
\DoxyCodeLine{15967 \textcolor{preprocessor}{\#define USART\_CR1\_CMIE\_Pos           (14U)}}
\DoxyCodeLine{15968 \textcolor{preprocessor}{\#define USART\_CR1\_CMIE\_Msk           (0x1UL << USART\_CR1\_CMIE\_Pos)             }}
\DoxyCodeLine{15969 \textcolor{preprocessor}{\#define USART\_CR1\_CMIE               USART\_CR1\_CMIE\_Msk                        }}
\DoxyCodeLine{15970 \textcolor{preprocessor}{\#define USART\_CR1\_OVER8\_Pos          (15U)}}
\DoxyCodeLine{15971 \textcolor{preprocessor}{\#define USART\_CR1\_OVER8\_Msk          (0x1UL << USART\_CR1\_OVER8\_Pos)            }}
\DoxyCodeLine{15972 \textcolor{preprocessor}{\#define USART\_CR1\_OVER8              USART\_CR1\_OVER8\_Msk                       }}
\DoxyCodeLine{15973 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_Pos           (16U)}}
\DoxyCodeLine{15974 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_Msk           (0x1FUL << USART\_CR1\_DEDT\_Pos)            }}
\DoxyCodeLine{15975 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT               USART\_CR1\_DEDT\_Msk                        }}
\DoxyCodeLine{15976 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_0             (0x01UL << USART\_CR1\_DEDT\_Pos)            }}
\DoxyCodeLine{15977 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_1             (0x02UL << USART\_CR1\_DEDT\_Pos)            }}
\DoxyCodeLine{15978 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_2             (0x04UL << USART\_CR1\_DEDT\_Pos)            }}
\DoxyCodeLine{15979 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_3             (0x08UL << USART\_CR1\_DEDT\_Pos)            }}
\DoxyCodeLine{15980 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_4             (0x10UL << USART\_CR1\_DEDT\_Pos)            }}
\DoxyCodeLine{15981 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_Pos           (21U)}}
\DoxyCodeLine{15982 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_Msk           (0x1FUL << USART\_CR1\_DEAT\_Pos)            }}
\DoxyCodeLine{15983 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT               USART\_CR1\_DEAT\_Msk                        }}
\DoxyCodeLine{15984 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_0             (0x01UL << USART\_CR1\_DEAT\_Pos)            }}
\DoxyCodeLine{15985 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_1             (0x02UL << USART\_CR1\_DEAT\_Pos)            }}
\DoxyCodeLine{15986 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_2             (0x04UL << USART\_CR1\_DEAT\_Pos)            }}
\DoxyCodeLine{15987 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_3             (0x08UL << USART\_CR1\_DEAT\_Pos)            }}
\DoxyCodeLine{15988 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_4             (0x10UL << USART\_CR1\_DEAT\_Pos)            }}
\DoxyCodeLine{15989 \textcolor{preprocessor}{\#define USART\_CR1\_RTOIE\_Pos          (26U)}}
\DoxyCodeLine{15990 \textcolor{preprocessor}{\#define USART\_CR1\_RTOIE\_Msk          (0x1UL << USART\_CR1\_RTOIE\_Pos)            }}
\DoxyCodeLine{15991 \textcolor{preprocessor}{\#define USART\_CR1\_RTOIE              USART\_CR1\_RTOIE\_Msk                       }}
\DoxyCodeLine{15992 \textcolor{preprocessor}{\#define USART\_CR1\_EOBIE\_Pos          (27U)}}
\DoxyCodeLine{15993 \textcolor{preprocessor}{\#define USART\_CR1\_EOBIE\_Msk          (0x1UL << USART\_CR1\_EOBIE\_Pos)            }}
\DoxyCodeLine{15994 \textcolor{preprocessor}{\#define USART\_CR1\_EOBIE              USART\_CR1\_EOBIE\_Msk                       }}
\DoxyCodeLine{15995 \textcolor{preprocessor}{\#define USART\_CR1\_M1\_Pos             (28U)}}
\DoxyCodeLine{15996 \textcolor{preprocessor}{\#define USART\_CR1\_M1\_Msk             (0x1UL << USART\_CR1\_M1\_Pos)               }}
\DoxyCodeLine{15997 \textcolor{preprocessor}{\#define USART\_CR1\_M1                 USART\_CR1\_M1\_Msk                          }}
\DoxyCodeLine{15998 \textcolor{preprocessor}{\#define USART\_CR1\_FIFOEN\_Pos         (29U)}}
\DoxyCodeLine{15999 \textcolor{preprocessor}{\#define USART\_CR1\_FIFOEN\_Msk         (0x1UL << USART\_CR1\_FIFOEN\_Pos)           }}
\DoxyCodeLine{16000 \textcolor{preprocessor}{\#define USART\_CR1\_FIFOEN             USART\_CR1\_FIFOEN\_Msk                      }}
\DoxyCodeLine{16001 \textcolor{preprocessor}{\#define USART\_CR1\_TXFEIE\_Pos         (30U)}}
\DoxyCodeLine{16002 \textcolor{preprocessor}{\#define USART\_CR1\_TXFEIE\_Msk         (0x1UL << USART\_CR1\_TXFEIE\_Pos)           }}
\DoxyCodeLine{16003 \textcolor{preprocessor}{\#define USART\_CR1\_TXFEIE             USART\_CR1\_TXFEIE\_Msk                      }}
\DoxyCodeLine{16004 \textcolor{preprocessor}{\#define USART\_CR1\_RXFFIE\_Pos         (31U)}}
\DoxyCodeLine{16005 \textcolor{preprocessor}{\#define USART\_CR1\_RXFFIE\_Msk         (0x1UL << USART\_CR1\_RXFFIE\_Pos)           }}
\DoxyCodeLine{16006 \textcolor{preprocessor}{\#define USART\_CR1\_RXFFIE             USART\_CR1\_RXFFIE\_Msk                      }}
\DoxyCodeLine{16008 \textcolor{comment}{/******************  Bit definition for USART\_CR2 register  *******************/}}
\DoxyCodeLine{16009 \textcolor{preprocessor}{\#define USART\_CR2\_SLVEN\_Pos          (0U)}}
\DoxyCodeLine{16010 \textcolor{preprocessor}{\#define USART\_CR2\_SLVEN\_Msk          (0x1UL << USART\_CR2\_SLVEN\_Pos)            }}
\DoxyCodeLine{16011 \textcolor{preprocessor}{\#define USART\_CR2\_SLVEN              USART\_CR2\_SLVEN\_Msk                       }}
\DoxyCodeLine{16012 \textcolor{preprocessor}{\#define USART\_CR2\_DIS\_NSS\_Pos        (3U)}}
\DoxyCodeLine{16013 \textcolor{preprocessor}{\#define USART\_CR2\_DIS\_NSS\_Msk        (0x1UL << USART\_CR2\_DIS\_NSS\_Pos)          }}
\DoxyCodeLine{16014 \textcolor{preprocessor}{\#define USART\_CR2\_DIS\_NSS            USART\_CR2\_DIS\_NSS\_Msk                     }}
\DoxyCodeLine{16015 \textcolor{preprocessor}{\#define USART\_CR2\_ADDM7\_Pos          (4U)}}
\DoxyCodeLine{16016 \textcolor{preprocessor}{\#define USART\_CR2\_ADDM7\_Msk          (0x1UL << USART\_CR2\_ADDM7\_Pos)            }}
\DoxyCodeLine{16017 \textcolor{preprocessor}{\#define USART\_CR2\_ADDM7              USART\_CR2\_ADDM7\_Msk                       }}
\DoxyCodeLine{16018 \textcolor{preprocessor}{\#define USART\_CR2\_LBDL\_Pos           (5U)}}
\DoxyCodeLine{16019 \textcolor{preprocessor}{\#define USART\_CR2\_LBDL\_Msk           (0x1UL << USART\_CR2\_LBDL\_Pos)             }}
\DoxyCodeLine{16020 \textcolor{preprocessor}{\#define USART\_CR2\_LBDL               USART\_CR2\_LBDL\_Msk                        }}
\DoxyCodeLine{16021 \textcolor{preprocessor}{\#define USART\_CR2\_LBDIE\_Pos          (6U)}}
\DoxyCodeLine{16022 \textcolor{preprocessor}{\#define USART\_CR2\_LBDIE\_Msk          (0x1UL << USART\_CR2\_LBDIE\_Pos)            }}
\DoxyCodeLine{16023 \textcolor{preprocessor}{\#define USART\_CR2\_LBDIE              USART\_CR2\_LBDIE\_Msk                       }}
\DoxyCodeLine{16024 \textcolor{preprocessor}{\#define USART\_CR2\_LBCL\_Pos           (8U)}}
\DoxyCodeLine{16025 \textcolor{preprocessor}{\#define USART\_CR2\_LBCL\_Msk           (0x1UL << USART\_CR2\_LBCL\_Pos)             }}
\DoxyCodeLine{16026 \textcolor{preprocessor}{\#define USART\_CR2\_LBCL               USART\_CR2\_LBCL\_Msk                        }}
\DoxyCodeLine{16027 \textcolor{preprocessor}{\#define USART\_CR2\_CPHA\_Pos           (9U)}}
\DoxyCodeLine{16028 \textcolor{preprocessor}{\#define USART\_CR2\_CPHA\_Msk           (0x1UL << USART\_CR2\_CPHA\_Pos)             }}
\DoxyCodeLine{16029 \textcolor{preprocessor}{\#define USART\_CR2\_CPHA               USART\_CR2\_CPHA\_Msk                        }}
\DoxyCodeLine{16030 \textcolor{preprocessor}{\#define USART\_CR2\_CPOL\_Pos           (10U)}}
\DoxyCodeLine{16031 \textcolor{preprocessor}{\#define USART\_CR2\_CPOL\_Msk           (0x1UL << USART\_CR2\_CPOL\_Pos)             }}
\DoxyCodeLine{16032 \textcolor{preprocessor}{\#define USART\_CR2\_CPOL               USART\_CR2\_CPOL\_Msk                        }}
\DoxyCodeLine{16033 \textcolor{preprocessor}{\#define USART\_CR2\_CLKEN\_Pos          (11U)}}
\DoxyCodeLine{16034 \textcolor{preprocessor}{\#define USART\_CR2\_CLKEN\_Msk          (0x1UL << USART\_CR2\_CLKEN\_Pos)            }}
\DoxyCodeLine{16035 \textcolor{preprocessor}{\#define USART\_CR2\_CLKEN              USART\_CR2\_CLKEN\_Msk                       }}
\DoxyCodeLine{16036 \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_Pos           (12U)}}
\DoxyCodeLine{16037 \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_Msk           (0x3UL << USART\_CR2\_STOP\_Pos)             }}
\DoxyCodeLine{16038 \textcolor{preprocessor}{\#define USART\_CR2\_STOP               USART\_CR2\_STOP\_Msk                        }}
\DoxyCodeLine{16039 \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_0             (0x1UL << USART\_CR2\_STOP\_Pos)             }}
\DoxyCodeLine{16040 \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_1             (0x2UL << USART\_CR2\_STOP\_Pos)             }}
\DoxyCodeLine{16041 \textcolor{preprocessor}{\#define USART\_CR2\_LINEN\_Pos          (14U)}}
\DoxyCodeLine{16042 \textcolor{preprocessor}{\#define USART\_CR2\_LINEN\_Msk          (0x1UL << USART\_CR2\_LINEN\_Pos)            }}
\DoxyCodeLine{16043 \textcolor{preprocessor}{\#define USART\_CR2\_LINEN              USART\_CR2\_LINEN\_Msk                       }}
\DoxyCodeLine{16044 \textcolor{preprocessor}{\#define USART\_CR2\_SWAP\_Pos           (15U)}}
\DoxyCodeLine{16045 \textcolor{preprocessor}{\#define USART\_CR2\_SWAP\_Msk           (0x1UL << USART\_CR2\_SWAP\_Pos)             }}
\DoxyCodeLine{16046 \textcolor{preprocessor}{\#define USART\_CR2\_SWAP               USART\_CR2\_SWAP\_Msk                        }}
\DoxyCodeLine{16047 \textcolor{preprocessor}{\#define USART\_CR2\_RXINV\_Pos          (16U)}}
\DoxyCodeLine{16048 \textcolor{preprocessor}{\#define USART\_CR2\_RXINV\_Msk          (0x1UL << USART\_CR2\_RXINV\_Pos)            }}
\DoxyCodeLine{16049 \textcolor{preprocessor}{\#define USART\_CR2\_RXINV              USART\_CR2\_RXINV\_Msk                       }}
\DoxyCodeLine{16050 \textcolor{preprocessor}{\#define USART\_CR2\_TXINV\_Pos          (17U)}}
\DoxyCodeLine{16051 \textcolor{preprocessor}{\#define USART\_CR2\_TXINV\_Msk          (0x1UL << USART\_CR2\_TXINV\_Pos)            }}
\DoxyCodeLine{16052 \textcolor{preprocessor}{\#define USART\_CR2\_TXINV              USART\_CR2\_TXINV\_Msk                       }}
\DoxyCodeLine{16053 \textcolor{preprocessor}{\#define USART\_CR2\_DATAINV\_Pos        (18U)}}
\DoxyCodeLine{16054 \textcolor{preprocessor}{\#define USART\_CR2\_DATAINV\_Msk        (0x1UL << USART\_CR2\_DATAINV\_Pos)          }}
\DoxyCodeLine{16055 \textcolor{preprocessor}{\#define USART\_CR2\_DATAINV            USART\_CR2\_DATAINV\_Msk                     }}
\DoxyCodeLine{16056 \textcolor{preprocessor}{\#define USART\_CR2\_MSBFIRST\_Pos       (19U)}}
\DoxyCodeLine{16057 \textcolor{preprocessor}{\#define USART\_CR2\_MSBFIRST\_Msk       (0x1UL << USART\_CR2\_MSBFIRST\_Pos)         }}
\DoxyCodeLine{16058 \textcolor{preprocessor}{\#define USART\_CR2\_MSBFIRST           USART\_CR2\_MSBFIRST\_Msk                    }}
\DoxyCodeLine{16059 \textcolor{preprocessor}{\#define USART\_CR2\_ABREN\_Pos          (20U)}}
\DoxyCodeLine{16060 \textcolor{preprocessor}{\#define USART\_CR2\_ABREN\_Msk          (0x1UL << USART\_CR2\_ABREN\_Pos)            }}
\DoxyCodeLine{16061 \textcolor{preprocessor}{\#define USART\_CR2\_ABREN              USART\_CR2\_ABREN\_Msk                       }}
\DoxyCodeLine{16062 \textcolor{preprocessor}{\#define USART\_CR2\_ABRMODE\_Pos        (21U)}}
\DoxyCodeLine{16063 \textcolor{preprocessor}{\#define USART\_CR2\_ABRMODE\_Msk        (0x3UL << USART\_CR2\_ABRMODE\_Pos)          }}
\DoxyCodeLine{16064 \textcolor{preprocessor}{\#define USART\_CR2\_ABRMODE            USART\_CR2\_ABRMODE\_Msk                     }}
\DoxyCodeLine{16065 \textcolor{preprocessor}{\#define USART\_CR2\_ABRMODE\_0          (0x1UL << USART\_CR2\_ABRMODE\_Pos)          }}
\DoxyCodeLine{16066 \textcolor{preprocessor}{\#define USART\_CR2\_ABRMODE\_1          (0x2UL << USART\_CR2\_ABRMODE\_Pos)          }}
\DoxyCodeLine{16067 \textcolor{preprocessor}{\#define USART\_CR2\_RTOEN\_Pos          (23U)}}
\DoxyCodeLine{16068 \textcolor{preprocessor}{\#define USART\_CR2\_RTOEN\_Msk          (0x1UL << USART\_CR2\_RTOEN\_Pos)            }}
\DoxyCodeLine{16069 \textcolor{preprocessor}{\#define USART\_CR2\_RTOEN              USART\_CR2\_RTOEN\_Msk                       }}
\DoxyCodeLine{16070 \textcolor{preprocessor}{\#define USART\_CR2\_ADD\_Pos            (24U)}}
\DoxyCodeLine{16071 \textcolor{preprocessor}{\#define USART\_CR2\_ADD\_Msk            (0xFFUL << USART\_CR2\_ADD\_Pos)             }}
\DoxyCodeLine{16072 \textcolor{preprocessor}{\#define USART\_CR2\_ADD                USART\_CR2\_ADD\_Msk                         }}
\DoxyCodeLine{16074 \textcolor{comment}{/******************  Bit definition for USART\_CR3 register  *******************/}}
\DoxyCodeLine{16075 \textcolor{preprocessor}{\#define USART\_CR3\_EIE\_Pos            (0U)}}
\DoxyCodeLine{16076 \textcolor{preprocessor}{\#define USART\_CR3\_EIE\_Msk            (0x1UL << USART\_CR3\_EIE\_Pos)              }}
\DoxyCodeLine{16077 \textcolor{preprocessor}{\#define USART\_CR3\_EIE                USART\_CR3\_EIE\_Msk                         }}
\DoxyCodeLine{16078 \textcolor{preprocessor}{\#define USART\_CR3\_IREN\_Pos           (1U)}}
\DoxyCodeLine{16079 \textcolor{preprocessor}{\#define USART\_CR3\_IREN\_Msk           (0x1UL << USART\_CR3\_IREN\_Pos)             }}
\DoxyCodeLine{16080 \textcolor{preprocessor}{\#define USART\_CR3\_IREN               USART\_CR3\_IREN\_Msk                        }}
\DoxyCodeLine{16081 \textcolor{preprocessor}{\#define USART\_CR3\_IRLP\_Pos           (2U)}}
\DoxyCodeLine{16082 \textcolor{preprocessor}{\#define USART\_CR3\_IRLP\_Msk           (0x1UL << USART\_CR3\_IRLP\_Pos)             }}
\DoxyCodeLine{16083 \textcolor{preprocessor}{\#define USART\_CR3\_IRLP               USART\_CR3\_IRLP\_Msk                        }}
\DoxyCodeLine{16084 \textcolor{preprocessor}{\#define USART\_CR3\_HDSEL\_Pos          (3U)}}
\DoxyCodeLine{16085 \textcolor{preprocessor}{\#define USART\_CR3\_HDSEL\_Msk          (0x1UL << USART\_CR3\_HDSEL\_Pos)            }}
\DoxyCodeLine{16086 \textcolor{preprocessor}{\#define USART\_CR3\_HDSEL              USART\_CR3\_HDSEL\_Msk                       }}
\DoxyCodeLine{16087 \textcolor{preprocessor}{\#define USART\_CR3\_NACK\_Pos           (4U)}}
\DoxyCodeLine{16088 \textcolor{preprocessor}{\#define USART\_CR3\_NACK\_Msk           (0x1UL << USART\_CR3\_NACK\_Pos)             }}
\DoxyCodeLine{16089 \textcolor{preprocessor}{\#define USART\_CR3\_NACK               USART\_CR3\_NACK\_Msk                        }}
\DoxyCodeLine{16090 \textcolor{preprocessor}{\#define USART\_CR3\_SCEN\_Pos           (5U)}}
\DoxyCodeLine{16091 \textcolor{preprocessor}{\#define USART\_CR3\_SCEN\_Msk           (0x1UL << USART\_CR3\_SCEN\_Pos)             }}
\DoxyCodeLine{16092 \textcolor{preprocessor}{\#define USART\_CR3\_SCEN               USART\_CR3\_SCEN\_Msk                        }}
\DoxyCodeLine{16093 \textcolor{preprocessor}{\#define USART\_CR3\_DMAR\_Pos           (6U)}}
\DoxyCodeLine{16094 \textcolor{preprocessor}{\#define USART\_CR3\_DMAR\_Msk           (0x1UL << USART\_CR3\_DMAR\_Pos)             }}
\DoxyCodeLine{16095 \textcolor{preprocessor}{\#define USART\_CR3\_DMAR               USART\_CR3\_DMAR\_Msk                        }}
\DoxyCodeLine{16096 \textcolor{preprocessor}{\#define USART\_CR3\_DMAT\_Pos           (7U)}}
\DoxyCodeLine{16097 \textcolor{preprocessor}{\#define USART\_CR3\_DMAT\_Msk           (0x1UL << USART\_CR3\_DMAT\_Pos)             }}
\DoxyCodeLine{16098 \textcolor{preprocessor}{\#define USART\_CR3\_DMAT               USART\_CR3\_DMAT\_Msk                        }}
\DoxyCodeLine{16099 \textcolor{preprocessor}{\#define USART\_CR3\_RTSE\_Pos           (8U)}}
\DoxyCodeLine{16100 \textcolor{preprocessor}{\#define USART\_CR3\_RTSE\_Msk           (0x1UL << USART\_CR3\_RTSE\_Pos)             }}
\DoxyCodeLine{16101 \textcolor{preprocessor}{\#define USART\_CR3\_RTSE               USART\_CR3\_RTSE\_Msk                        }}
\DoxyCodeLine{16102 \textcolor{preprocessor}{\#define USART\_CR3\_CTSE\_Pos           (9U)}}
\DoxyCodeLine{16103 \textcolor{preprocessor}{\#define USART\_CR3\_CTSE\_Msk           (0x1UL << USART\_CR3\_CTSE\_Pos)             }}
\DoxyCodeLine{16104 \textcolor{preprocessor}{\#define USART\_CR3\_CTSE               USART\_CR3\_CTSE\_Msk                        }}
\DoxyCodeLine{16105 \textcolor{preprocessor}{\#define USART\_CR3\_CTSIE\_Pos          (10U)}}
\DoxyCodeLine{16106 \textcolor{preprocessor}{\#define USART\_CR3\_CTSIE\_Msk          (0x1UL << USART\_CR3\_CTSIE\_Pos)            }}
\DoxyCodeLine{16107 \textcolor{preprocessor}{\#define USART\_CR3\_CTSIE              USART\_CR3\_CTSIE\_Msk                       }}
\DoxyCodeLine{16108 \textcolor{preprocessor}{\#define USART\_CR3\_ONEBIT\_Pos         (11U)}}
\DoxyCodeLine{16109 \textcolor{preprocessor}{\#define USART\_CR3\_ONEBIT\_Msk         (0x1UL << USART\_CR3\_ONEBIT\_Pos)           }}
\DoxyCodeLine{16110 \textcolor{preprocessor}{\#define USART\_CR3\_ONEBIT             USART\_CR3\_ONEBIT\_Msk                      }}
\DoxyCodeLine{16111 \textcolor{preprocessor}{\#define USART\_CR3\_OVRDIS\_Pos         (12U)}}
\DoxyCodeLine{16112 \textcolor{preprocessor}{\#define USART\_CR3\_OVRDIS\_Msk         (0x1UL << USART\_CR3\_OVRDIS\_Pos)           }}
\DoxyCodeLine{16113 \textcolor{preprocessor}{\#define USART\_CR3\_OVRDIS             USART\_CR3\_OVRDIS\_Msk                      }}
\DoxyCodeLine{16114 \textcolor{preprocessor}{\#define USART\_CR3\_DDRE\_Pos           (13U)}}
\DoxyCodeLine{16115 \textcolor{preprocessor}{\#define USART\_CR3\_DDRE\_Msk           (0x1UL << USART\_CR3\_DDRE\_Pos)             }}
\DoxyCodeLine{16116 \textcolor{preprocessor}{\#define USART\_CR3\_DDRE               USART\_CR3\_DDRE\_Msk                        }}
\DoxyCodeLine{16117 \textcolor{preprocessor}{\#define USART\_CR3\_DEM\_Pos            (14U)}}
\DoxyCodeLine{16118 \textcolor{preprocessor}{\#define USART\_CR3\_DEM\_Msk            (0x1UL << USART\_CR3\_DEM\_Pos)              }}
\DoxyCodeLine{16119 \textcolor{preprocessor}{\#define USART\_CR3\_DEM                USART\_CR3\_DEM\_Msk                         }}
\DoxyCodeLine{16120 \textcolor{preprocessor}{\#define USART\_CR3\_DEP\_Pos            (15U)}}
\DoxyCodeLine{16121 \textcolor{preprocessor}{\#define USART\_CR3\_DEP\_Msk            (0x1UL << USART\_CR3\_DEP\_Pos)              }}
\DoxyCodeLine{16122 \textcolor{preprocessor}{\#define USART\_CR3\_DEP                USART\_CR3\_DEP\_Msk                         }}
\DoxyCodeLine{16123 \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT\_Pos        (17U)}}
\DoxyCodeLine{16124 \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT\_Msk        (0x7UL << USART\_CR3\_SCARCNT\_Pos)          }}
\DoxyCodeLine{16125 \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT            USART\_CR3\_SCARCNT\_Msk                     }}
\DoxyCodeLine{16126 \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT\_0          (0x1UL << USART\_CR3\_SCARCNT\_Pos)          }}
\DoxyCodeLine{16127 \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT\_1          (0x2UL << USART\_CR3\_SCARCNT\_Pos)          }}
\DoxyCodeLine{16128 \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT\_2          (0x4UL << USART\_CR3\_SCARCNT\_Pos)          }}
\DoxyCodeLine{16129 \textcolor{preprocessor}{\#define USART\_CR3\_WUS\_Pos            (20U)}}
\DoxyCodeLine{16130 \textcolor{preprocessor}{\#define USART\_CR3\_WUS\_Msk            (0x3UL << USART\_CR3\_WUS\_Pos)              }}
\DoxyCodeLine{16131 \textcolor{preprocessor}{\#define USART\_CR3\_WUS                USART\_CR3\_WUS\_Msk                         }}
\DoxyCodeLine{16132 \textcolor{preprocessor}{\#define USART\_CR3\_WUS\_0              (0x1UL << USART\_CR3\_WUS\_Pos)              }}
\DoxyCodeLine{16133 \textcolor{preprocessor}{\#define USART\_CR3\_WUS\_1              (0x2UL << USART\_CR3\_WUS\_Pos)              }}
\DoxyCodeLine{16134 \textcolor{preprocessor}{\#define USART\_CR3\_WUFIE\_Pos          (22U)}}
\DoxyCodeLine{16135 \textcolor{preprocessor}{\#define USART\_CR3\_WUFIE\_Msk          (0x1UL << USART\_CR3\_WUFIE\_Pos)            }}
\DoxyCodeLine{16136 \textcolor{preprocessor}{\#define USART\_CR3\_WUFIE              USART\_CR3\_WUFIE\_Msk                       }}
\DoxyCodeLine{16137 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTIE\_Pos         (23U)}}
\DoxyCodeLine{16138 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTIE\_Msk         (0x1UL << USART\_CR3\_TXFTIE\_Pos)           }}
\DoxyCodeLine{16139 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTIE             USART\_CR3\_TXFTIE\_Msk                      }}
\DoxyCodeLine{16140 \textcolor{preprocessor}{\#define USART\_CR3\_TCBGTIE\_Pos        (24U)}}
\DoxyCodeLine{16141 \textcolor{preprocessor}{\#define USART\_CR3\_TCBGTIE\_Msk        (0x1UL << USART\_CR3\_TCBGTIE\_Pos)          }}
\DoxyCodeLine{16142 \textcolor{preprocessor}{\#define USART\_CR3\_TCBGTIE            USART\_CR3\_TCBGTIE\_Msk                     }}
\DoxyCodeLine{16143 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTCFG\_Pos        (25U)}}
\DoxyCodeLine{16144 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTCFG\_Msk        (0x7UL << USART\_CR3\_RXFTCFG\_Pos)          }}
\DoxyCodeLine{16145 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTCFG            USART\_CR3\_RXFTCFG\_Msk                     }}
\DoxyCodeLine{16146 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTCFG\_0          (0x1UL << USART\_CR3\_RXFTCFG\_Pos)          }}
\DoxyCodeLine{16147 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTCFG\_1          (0x2UL << USART\_CR3\_RXFTCFG\_Pos)          }}
\DoxyCodeLine{16148 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTCFG\_2          (0x4UL << USART\_CR3\_RXFTCFG\_Pos)          }}
\DoxyCodeLine{16149 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTIE\_Pos         (28U)}}
\DoxyCodeLine{16150 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTIE\_Msk         (0x1UL << USART\_CR3\_RXFTIE\_Pos)           }}
\DoxyCodeLine{16151 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTIE             USART\_CR3\_RXFTIE\_Msk                      }}
\DoxyCodeLine{16152 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTCFG\_Pos        (29U)}}
\DoxyCodeLine{16153 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTCFG\_Msk        (0x7UL << USART\_CR3\_TXFTCFG\_Pos)          }}
\DoxyCodeLine{16154 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTCFG            USART\_CR3\_TXFTCFG\_Msk                     }}
\DoxyCodeLine{16155 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTCFG\_0          (0x1UL << USART\_CR3\_TXFTCFG\_Pos)          }}
\DoxyCodeLine{16156 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTCFG\_1          (0x2UL << USART\_CR3\_TXFTCFG\_Pos)          }}
\DoxyCodeLine{16157 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTCFG\_2          (0x4UL << USART\_CR3\_TXFTCFG\_Pos)          }}
\DoxyCodeLine{16159 \textcolor{comment}{/******************  Bit definition for USART\_BRR register  *******************/}}
\DoxyCodeLine{16160 \textcolor{preprocessor}{\#define USART\_BRR\_LPUART\_Pos         (0U)}}
\DoxyCodeLine{16161 \textcolor{preprocessor}{\#define USART\_BRR\_LPUART\_Msk         (0xFFFFFUL << USART\_BRR\_LPUART\_Pos)       }}
\DoxyCodeLine{16162 \textcolor{preprocessor}{\#define USART\_BRR\_LPUART             USART\_BRR\_LPUART\_Msk                      }}
\DoxyCodeLine{16163 \textcolor{preprocessor}{\#define USART\_BRR\_BRR\_Pos            (0U)}}
\DoxyCodeLine{16164 \textcolor{preprocessor}{\#define USART\_BRR\_BRR\_Msk            (0xFFFFUL << USART\_BRR\_BRR\_Pos)           }}
\DoxyCodeLine{16165 \textcolor{preprocessor}{\#define USART\_BRR\_BRR                USART\_BRR\_BRR\_Msk                         }}
\DoxyCodeLine{16167 \textcolor{comment}{/******************  Bit definition for USART\_GTPR register  ******************/}}
\DoxyCodeLine{16168 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_Pos           (0U)}}
\DoxyCodeLine{16169 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_Msk           (0xFFUL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{16170 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC               USART\_GTPR\_PSC\_Msk                        }}
\DoxyCodeLine{16171 \textcolor{preprocessor}{\#define USART\_GTPR\_GT\_Pos            (8U)}}
\DoxyCodeLine{16172 \textcolor{preprocessor}{\#define USART\_GTPR\_GT\_Msk            (0xFFUL << USART\_GTPR\_GT\_Pos)             }}
\DoxyCodeLine{16173 \textcolor{preprocessor}{\#define USART\_GTPR\_GT                USART\_GTPR\_GT\_Msk                         }}
\DoxyCodeLine{16175 \textcolor{comment}{/*******************  Bit definition for USART\_RTOR register  *****************/}}
\DoxyCodeLine{16176 \textcolor{preprocessor}{\#define USART\_RTOR\_RTO\_Pos           (0U)}}
\DoxyCodeLine{16177 \textcolor{preprocessor}{\#define USART\_RTOR\_RTO\_Msk           (0xFFFFFFUL << USART\_RTOR\_RTO\_Pos)        }}
\DoxyCodeLine{16178 \textcolor{preprocessor}{\#define USART\_RTOR\_RTO               USART\_RTOR\_RTO\_Msk                        }}
\DoxyCodeLine{16179 \textcolor{preprocessor}{\#define USART\_RTOR\_BLEN\_Pos          (24U)}}
\DoxyCodeLine{16180 \textcolor{preprocessor}{\#define USART\_RTOR\_BLEN\_Msk          (0xFFUL << USART\_RTOR\_BLEN\_Pos)           }}
\DoxyCodeLine{16181 \textcolor{preprocessor}{\#define USART\_RTOR\_BLEN              USART\_RTOR\_BLEN\_Msk                       }}
\DoxyCodeLine{16183 \textcolor{comment}{/*******************  Bit definition for USART\_RQR register  ******************/}}
\DoxyCodeLine{16184 \textcolor{preprocessor}{\#define USART\_RQR\_ABRRQ\_Pos          (0U)}}
\DoxyCodeLine{16185 \textcolor{preprocessor}{\#define USART\_RQR\_ABRRQ\_Msk          (0x1UL << USART\_RQR\_ABRRQ\_Pos)            }}
\DoxyCodeLine{16186 \textcolor{preprocessor}{\#define USART\_RQR\_ABRRQ              USART\_RQR\_ABRRQ\_Msk                       }}
\DoxyCodeLine{16187 \textcolor{preprocessor}{\#define USART\_RQR\_SBKRQ\_Pos          (1U)}}
\DoxyCodeLine{16188 \textcolor{preprocessor}{\#define USART\_RQR\_SBKRQ\_Msk          (0x1UL << USART\_RQR\_SBKRQ\_Pos)            }}
\DoxyCodeLine{16189 \textcolor{preprocessor}{\#define USART\_RQR\_SBKRQ              USART\_RQR\_SBKRQ\_Msk                       }}
\DoxyCodeLine{16190 \textcolor{preprocessor}{\#define USART\_RQR\_MMRQ\_Pos           (2U)}}
\DoxyCodeLine{16191 \textcolor{preprocessor}{\#define USART\_RQR\_MMRQ\_Msk           (0x1UL << USART\_RQR\_MMRQ\_Pos)             }}
\DoxyCodeLine{16192 \textcolor{preprocessor}{\#define USART\_RQR\_MMRQ               USART\_RQR\_MMRQ\_Msk                        }}
\DoxyCodeLine{16193 \textcolor{preprocessor}{\#define USART\_RQR\_RXFRQ\_Pos          (3U)}}
\DoxyCodeLine{16194 \textcolor{preprocessor}{\#define USART\_RQR\_RXFRQ\_Msk          (0x1UL << USART\_RQR\_RXFRQ\_Pos)            }}
\DoxyCodeLine{16195 \textcolor{preprocessor}{\#define USART\_RQR\_RXFRQ              USART\_RQR\_RXFRQ\_Msk                       }}
\DoxyCodeLine{16196 \textcolor{preprocessor}{\#define USART\_RQR\_TXFRQ\_Pos          (4U)}}
\DoxyCodeLine{16197 \textcolor{preprocessor}{\#define USART\_RQR\_TXFRQ\_Msk          (0x1UL << USART\_RQR\_TXFRQ\_Pos)            }}
\DoxyCodeLine{16198 \textcolor{preprocessor}{\#define USART\_RQR\_TXFRQ              USART\_RQR\_TXFRQ\_Msk                       }}
\DoxyCodeLine{16200 \textcolor{comment}{/*******************  Bit definition for USART\_ISR register  ******************/}}
\DoxyCodeLine{16201 \textcolor{preprocessor}{\#define USART\_ISR\_PE\_Pos             (0U)}}
\DoxyCodeLine{16202 \textcolor{preprocessor}{\#define USART\_ISR\_PE\_Msk             (0x1UL << USART\_ISR\_PE\_Pos)               }}
\DoxyCodeLine{16203 \textcolor{preprocessor}{\#define USART\_ISR\_PE                 USART\_ISR\_PE\_Msk                          }}
\DoxyCodeLine{16204 \textcolor{preprocessor}{\#define USART\_ISR\_FE\_Pos             (1U)}}
\DoxyCodeLine{16205 \textcolor{preprocessor}{\#define USART\_ISR\_FE\_Msk             (0x1UL << USART\_ISR\_FE\_Pos)               }}
\DoxyCodeLine{16206 \textcolor{preprocessor}{\#define USART\_ISR\_FE                 USART\_ISR\_FE\_Msk                          }}
\DoxyCodeLine{16207 \textcolor{preprocessor}{\#define USART\_ISR\_NE\_Pos             (2U)}}
\DoxyCodeLine{16208 \textcolor{preprocessor}{\#define USART\_ISR\_NE\_Msk             (0x1UL << USART\_ISR\_NE\_Pos)               }}
\DoxyCodeLine{16209 \textcolor{preprocessor}{\#define USART\_ISR\_NE                 USART\_ISR\_NE\_Msk                          }}
\DoxyCodeLine{16210 \textcolor{preprocessor}{\#define USART\_ISR\_ORE\_Pos            (3U)}}
\DoxyCodeLine{16211 \textcolor{preprocessor}{\#define USART\_ISR\_ORE\_Msk            (0x1UL << USART\_ISR\_ORE\_Pos)              }}
\DoxyCodeLine{16212 \textcolor{preprocessor}{\#define USART\_ISR\_ORE                USART\_ISR\_ORE\_Msk                         }}
\DoxyCodeLine{16213 \textcolor{preprocessor}{\#define USART\_ISR\_IDLE\_Pos           (4U)}}
\DoxyCodeLine{16214 \textcolor{preprocessor}{\#define USART\_ISR\_IDLE\_Msk           (0x1UL << USART\_ISR\_IDLE\_Pos)             }}
\DoxyCodeLine{16215 \textcolor{preprocessor}{\#define USART\_ISR\_IDLE               USART\_ISR\_IDLE\_Msk                        }}
\DoxyCodeLine{16216 \textcolor{preprocessor}{\#define USART\_ISR\_RXNE\_Pos           (5U)}}
\DoxyCodeLine{16217 \textcolor{preprocessor}{\#define USART\_ISR\_RXNE\_Msk           (0x1UL << USART\_ISR\_RXNE\_Pos)             }}
\DoxyCodeLine{16218 \textcolor{preprocessor}{\#define USART\_ISR\_RXNE               USART\_ISR\_RXNE\_Msk                        }}
\DoxyCodeLine{16219 \textcolor{preprocessor}{\#define USART\_ISR\_RXNE\_RXFNE\_Pos     USART\_ISR\_RXNE\_Pos}}
\DoxyCodeLine{16220 \textcolor{preprocessor}{\#define USART\_ISR\_RXNE\_RXFNE\_Msk     USART\_ISR\_RXNE\_Msk                        }}
\DoxyCodeLine{16221 \textcolor{preprocessor}{\#define USART\_ISR\_RXNE\_RXFNE         USART\_ISR\_RXNE\_Msk                        }}
\DoxyCodeLine{16222 \textcolor{preprocessor}{\#define USART\_ISR\_TC\_Pos             (6U)}}
\DoxyCodeLine{16223 \textcolor{preprocessor}{\#define USART\_ISR\_TC\_Msk             (0x1UL << USART\_ISR\_TC\_Pos)               }}
\DoxyCodeLine{16224 \textcolor{preprocessor}{\#define USART\_ISR\_TC                 USART\_ISR\_TC\_Msk                          }}
\DoxyCodeLine{16225 \textcolor{preprocessor}{\#define USART\_ISR\_TXE\_Pos            (7U)}}
\DoxyCodeLine{16226 \textcolor{preprocessor}{\#define USART\_ISR\_TXE\_Msk            (0x1UL << USART\_ISR\_TXE\_Pos)              }}
\DoxyCodeLine{16227 \textcolor{preprocessor}{\#define USART\_ISR\_TXE                USART\_ISR\_TXE\_Msk                         }}
\DoxyCodeLine{16228 \textcolor{preprocessor}{\#define USART\_ISR\_TXE\_TXFNF\_Pos      USART\_ISR\_TXE\_Pos}}
\DoxyCodeLine{16229 \textcolor{preprocessor}{\#define USART\_ISR\_TXE\_TXFNF\_Msk      USART\_ISR\_TXE\_Msk                       }}
\DoxyCodeLine{16230 \textcolor{preprocessor}{\#define USART\_ISR\_TXE\_TXFNF          USART\_ISR\_TXE\_Msk                       }}
\DoxyCodeLine{16231 \textcolor{preprocessor}{\#define USART\_ISR\_LBDF\_Pos           (8U)}}
\DoxyCodeLine{16232 \textcolor{preprocessor}{\#define USART\_ISR\_LBDF\_Msk           (0x1UL << USART\_ISR\_LBDF\_Pos)             }}
\DoxyCodeLine{16233 \textcolor{preprocessor}{\#define USART\_ISR\_LBDF               USART\_ISR\_LBDF\_Msk                        }}
\DoxyCodeLine{16234 \textcolor{preprocessor}{\#define USART\_ISR\_CTSIF\_Pos          (9U)}}
\DoxyCodeLine{16235 \textcolor{preprocessor}{\#define USART\_ISR\_CTSIF\_Msk          (0x1UL << USART\_ISR\_CTSIF\_Pos)            }}
\DoxyCodeLine{16236 \textcolor{preprocessor}{\#define USART\_ISR\_CTSIF              USART\_ISR\_CTSIF\_Msk                       }}
\DoxyCodeLine{16237 \textcolor{preprocessor}{\#define USART\_ISR\_CTS\_Pos            (10U)}}
\DoxyCodeLine{16238 \textcolor{preprocessor}{\#define USART\_ISR\_CTS\_Msk            (0x1UL << USART\_ISR\_CTS\_Pos)              }}
\DoxyCodeLine{16239 \textcolor{preprocessor}{\#define USART\_ISR\_CTS                USART\_ISR\_CTS\_Msk                         }}
\DoxyCodeLine{16240 \textcolor{preprocessor}{\#define USART\_ISR\_RTOF\_Pos           (11U)}}
\DoxyCodeLine{16241 \textcolor{preprocessor}{\#define USART\_ISR\_RTOF\_Msk           (0x1UL << USART\_ISR\_RTOF\_Pos)             }}
\DoxyCodeLine{16242 \textcolor{preprocessor}{\#define USART\_ISR\_RTOF               USART\_ISR\_RTOF\_Msk                        }}
\DoxyCodeLine{16243 \textcolor{preprocessor}{\#define USART\_ISR\_EOBF\_Pos           (12U)}}
\DoxyCodeLine{16244 \textcolor{preprocessor}{\#define USART\_ISR\_EOBF\_Msk           (0x1UL << USART\_ISR\_EOBF\_Pos)             }}
\DoxyCodeLine{16245 \textcolor{preprocessor}{\#define USART\_ISR\_EOBF               USART\_ISR\_EOBF\_Msk                        }}
\DoxyCodeLine{16246 \textcolor{preprocessor}{\#define USART\_ISR\_UDR\_Pos            (13U)}}
\DoxyCodeLine{16247 \textcolor{preprocessor}{\#define USART\_ISR\_UDR\_Msk            (0x1UL << USART\_ISR\_UDR\_Pos)              }}
\DoxyCodeLine{16248 \textcolor{preprocessor}{\#define USART\_ISR\_UDR                USART\_ISR\_UDR\_Msk                         }}
\DoxyCodeLine{16249 \textcolor{preprocessor}{\#define USART\_ISR\_ABRE\_Pos           (14U)}}
\DoxyCodeLine{16250 \textcolor{preprocessor}{\#define USART\_ISR\_ABRE\_Msk           (0x1UL << USART\_ISR\_ABRE\_Pos)             }}
\DoxyCodeLine{16251 \textcolor{preprocessor}{\#define USART\_ISR\_ABRE               USART\_ISR\_ABRE\_Msk                        }}
\DoxyCodeLine{16252 \textcolor{preprocessor}{\#define USART\_ISR\_ABRF\_Pos           (15U)}}
\DoxyCodeLine{16253 \textcolor{preprocessor}{\#define USART\_ISR\_ABRF\_Msk           (0x1UL << USART\_ISR\_ABRF\_Pos)             }}
\DoxyCodeLine{16254 \textcolor{preprocessor}{\#define USART\_ISR\_ABRF               USART\_ISR\_ABRF\_Msk                        }}
\DoxyCodeLine{16255 \textcolor{preprocessor}{\#define USART\_ISR\_BUSY\_Pos           (16U)}}
\DoxyCodeLine{16256 \textcolor{preprocessor}{\#define USART\_ISR\_BUSY\_Msk           (0x1UL << USART\_ISR\_BUSY\_Pos)             }}
\DoxyCodeLine{16257 \textcolor{preprocessor}{\#define USART\_ISR\_BUSY               USART\_ISR\_BUSY\_Msk                        }}
\DoxyCodeLine{16258 \textcolor{preprocessor}{\#define USART\_ISR\_CMF\_Pos            (17U)}}
\DoxyCodeLine{16259 \textcolor{preprocessor}{\#define USART\_ISR\_CMF\_Msk            (0x1UL << USART\_ISR\_CMF\_Pos)              }}
\DoxyCodeLine{16260 \textcolor{preprocessor}{\#define USART\_ISR\_CMF                USART\_ISR\_CMF\_Msk                         }}
\DoxyCodeLine{16261 \textcolor{preprocessor}{\#define USART\_ISR\_SBKF\_Pos           (18U)}}
\DoxyCodeLine{16262 \textcolor{preprocessor}{\#define USART\_ISR\_SBKF\_Msk           (0x1UL << USART\_ISR\_SBKF\_Pos)             }}
\DoxyCodeLine{16263 \textcolor{preprocessor}{\#define USART\_ISR\_SBKF               USART\_ISR\_SBKF\_Msk                        }}
\DoxyCodeLine{16264 \textcolor{preprocessor}{\#define USART\_ISR\_RWU\_Pos            (19U)}}
\DoxyCodeLine{16265 \textcolor{preprocessor}{\#define USART\_ISR\_RWU\_Msk            (0x1UL << USART\_ISR\_RWU\_Pos)              }}
\DoxyCodeLine{16266 \textcolor{preprocessor}{\#define USART\_ISR\_RWU                USART\_ISR\_RWU\_Msk                         }}
\DoxyCodeLine{16267 \textcolor{preprocessor}{\#define USART\_ISR\_WUF\_Pos            (20U)}}
\DoxyCodeLine{16268 \textcolor{preprocessor}{\#define USART\_ISR\_WUF\_Msk            (0x1UL << USART\_ISR\_WUF\_Pos)              }}
\DoxyCodeLine{16269 \textcolor{preprocessor}{\#define USART\_ISR\_WUF                USART\_ISR\_WUF\_Msk                         }}
\DoxyCodeLine{16270 \textcolor{preprocessor}{\#define USART\_ISR\_TEACK\_Pos          (21U)}}
\DoxyCodeLine{16271 \textcolor{preprocessor}{\#define USART\_ISR\_TEACK\_Msk          (0x1UL << USART\_ISR\_TEACK\_Pos)            }}
\DoxyCodeLine{16272 \textcolor{preprocessor}{\#define USART\_ISR\_TEACK              USART\_ISR\_TEACK\_Msk                       }}
\DoxyCodeLine{16273 \textcolor{preprocessor}{\#define USART\_ISR\_REACK\_Pos          (22U)}}
\DoxyCodeLine{16274 \textcolor{preprocessor}{\#define USART\_ISR\_REACK\_Msk          (0x1UL << USART\_ISR\_REACK\_Pos)            }}
\DoxyCodeLine{16275 \textcolor{preprocessor}{\#define USART\_ISR\_REACK              USART\_ISR\_REACK\_Msk                       }}
\DoxyCodeLine{16276 \textcolor{preprocessor}{\#define USART\_ISR\_TXFE\_Pos           (23U)}}
\DoxyCodeLine{16277 \textcolor{preprocessor}{\#define USART\_ISR\_TXFE\_Msk           (0x1UL << USART\_ISR\_TXFE\_Pos)             }}
\DoxyCodeLine{16278 \textcolor{preprocessor}{\#define USART\_ISR\_TXFE               USART\_ISR\_TXFE\_Msk                        }}
\DoxyCodeLine{16279 \textcolor{preprocessor}{\#define USART\_ISR\_RXFF\_Pos           (24U)}}
\DoxyCodeLine{16280 \textcolor{preprocessor}{\#define USART\_ISR\_RXFF\_Msk           (0x1UL << USART\_ISR\_RXFF\_Pos)             }}
\DoxyCodeLine{16281 \textcolor{preprocessor}{\#define USART\_ISR\_RXFF               USART\_ISR\_RXFF\_Msk                        }}
\DoxyCodeLine{16282 \textcolor{preprocessor}{\#define USART\_ISR\_TCBGT\_Pos          (25U)}}
\DoxyCodeLine{16283 \textcolor{preprocessor}{\#define USART\_ISR\_TCBGT\_Msk          (0x1UL << USART\_ISR\_TCBGT\_Pos)            }}
\DoxyCodeLine{16284 \textcolor{preprocessor}{\#define USART\_ISR\_TCBGT              USART\_ISR\_TCBGT\_Msk                       }}
\DoxyCodeLine{16285 \textcolor{preprocessor}{\#define USART\_ISR\_RXFT\_Pos           (26U)}}
\DoxyCodeLine{16286 \textcolor{preprocessor}{\#define USART\_ISR\_RXFT\_Msk           (0x1UL << USART\_ISR\_RXFT\_Pos)             }}
\DoxyCodeLine{16287 \textcolor{preprocessor}{\#define USART\_ISR\_RXFT               USART\_ISR\_RXFT\_Msk                        }}
\DoxyCodeLine{16288 \textcolor{preprocessor}{\#define USART\_ISR\_TXFT\_Pos           (27U)}}
\DoxyCodeLine{16289 \textcolor{preprocessor}{\#define USART\_ISR\_TXFT\_Msk           (0x1UL << USART\_ISR\_TXFT\_Pos)             }}
\DoxyCodeLine{16290 \textcolor{preprocessor}{\#define USART\_ISR\_TXFT               USART\_ISR\_TXFT\_Msk                        }}
\DoxyCodeLine{16292 \textcolor{comment}{/*******************  Bit definition for USART\_ICR register  ******************/}}
\DoxyCodeLine{16293 \textcolor{preprocessor}{\#define USART\_ICR\_PECF\_Pos           (0U)}}
\DoxyCodeLine{16294 \textcolor{preprocessor}{\#define USART\_ICR\_PECF\_Msk           (0x1UL << USART\_ICR\_PECF\_Pos)             }}
\DoxyCodeLine{16295 \textcolor{preprocessor}{\#define USART\_ICR\_PECF               USART\_ICR\_PECF\_Msk                        }}
\DoxyCodeLine{16296 \textcolor{preprocessor}{\#define USART\_ICR\_FECF\_Pos           (1U)}}
\DoxyCodeLine{16297 \textcolor{preprocessor}{\#define USART\_ICR\_FECF\_Msk           (0x1UL << USART\_ICR\_FECF\_Pos)             }}
\DoxyCodeLine{16298 \textcolor{preprocessor}{\#define USART\_ICR\_FECF               USART\_ICR\_FECF\_Msk                        }}
\DoxyCodeLine{16299 \textcolor{preprocessor}{\#define USART\_ICR\_NECF\_Pos           (2U)}}
\DoxyCodeLine{16300 \textcolor{preprocessor}{\#define USART\_ICR\_NECF\_Msk           (0x1UL << USART\_ICR\_NECF\_Pos)             }}
\DoxyCodeLine{16301 \textcolor{preprocessor}{\#define USART\_ICR\_NECF               USART\_ICR\_NECF\_Msk                        }}
\DoxyCodeLine{16302 \textcolor{preprocessor}{\#define USART\_ICR\_ORECF\_Pos          (3U)}}
\DoxyCodeLine{16303 \textcolor{preprocessor}{\#define USART\_ICR\_ORECF\_Msk          (0x1UL << USART\_ICR\_ORECF\_Pos)            }}
\DoxyCodeLine{16304 \textcolor{preprocessor}{\#define USART\_ICR\_ORECF              USART\_ICR\_ORECF\_Msk                       }}
\DoxyCodeLine{16305 \textcolor{preprocessor}{\#define USART\_ICR\_IDLECF\_Pos         (4U)}}
\DoxyCodeLine{16306 \textcolor{preprocessor}{\#define USART\_ICR\_IDLECF\_Msk         (0x1UL << USART\_ICR\_IDLECF\_Pos)           }}
\DoxyCodeLine{16307 \textcolor{preprocessor}{\#define USART\_ICR\_IDLECF             USART\_ICR\_IDLECF\_Msk                      }}
\DoxyCodeLine{16308 \textcolor{preprocessor}{\#define USART\_ICR\_TXFECF\_Pos         (5U)}}
\DoxyCodeLine{16309 \textcolor{preprocessor}{\#define USART\_ICR\_TXFECF\_Msk         (0x1UL << USART\_ICR\_TXFECF\_Pos)           }}
\DoxyCodeLine{16310 \textcolor{preprocessor}{\#define USART\_ICR\_TXFECF             USART\_ICR\_TXFECF\_Msk                      }}
\DoxyCodeLine{16311 \textcolor{preprocessor}{\#define USART\_ICR\_TCCF\_Pos           (6U)}}
\DoxyCodeLine{16312 \textcolor{preprocessor}{\#define USART\_ICR\_TCCF\_Msk           (0x1UL << USART\_ICR\_TCCF\_Pos)             }}
\DoxyCodeLine{16313 \textcolor{preprocessor}{\#define USART\_ICR\_TCCF               USART\_ICR\_TCCF\_Msk                        }}
\DoxyCodeLine{16314 \textcolor{preprocessor}{\#define USART\_ICR\_TCBGTCF\_Pos        (7U)}}
\DoxyCodeLine{16315 \textcolor{preprocessor}{\#define USART\_ICR\_TCBGTCF\_Msk        (0x1UL << USART\_ICR\_TCBGTCF\_Pos)          }}
\DoxyCodeLine{16316 \textcolor{preprocessor}{\#define USART\_ICR\_TCBGTCF            USART\_ICR\_TCBGTCF\_Msk                     }}
\DoxyCodeLine{16317 \textcolor{preprocessor}{\#define USART\_ICR\_LBDCF\_Pos          (8U)}}
\DoxyCodeLine{16318 \textcolor{preprocessor}{\#define USART\_ICR\_LBDCF\_Msk          (0x1UL << USART\_ICR\_LBDCF\_Pos)            }}
\DoxyCodeLine{16319 \textcolor{preprocessor}{\#define USART\_ICR\_LBDCF              USART\_ICR\_LBDCF\_Msk                       }}
\DoxyCodeLine{16320 \textcolor{preprocessor}{\#define USART\_ICR\_CTSCF\_Pos          (9U)}}
\DoxyCodeLine{16321 \textcolor{preprocessor}{\#define USART\_ICR\_CTSCF\_Msk          (0x1UL << USART\_ICR\_CTSCF\_Pos)            }}
\DoxyCodeLine{16322 \textcolor{preprocessor}{\#define USART\_ICR\_CTSCF              USART\_ICR\_CTSCF\_Msk                       }}
\DoxyCodeLine{16323 \textcolor{preprocessor}{\#define USART\_ICR\_RTOCF\_Pos          (11U)}}
\DoxyCodeLine{16324 \textcolor{preprocessor}{\#define USART\_ICR\_RTOCF\_Msk          (0x1UL << USART\_ICR\_RTOCF\_Pos)            }}
\DoxyCodeLine{16325 \textcolor{preprocessor}{\#define USART\_ICR\_RTOCF              USART\_ICR\_RTOCF\_Msk                       }}
\DoxyCodeLine{16326 \textcolor{preprocessor}{\#define USART\_ICR\_EOBCF\_Pos          (12U)}}
\DoxyCodeLine{16327 \textcolor{preprocessor}{\#define USART\_ICR\_EOBCF\_Msk          (0x1UL << USART\_ICR\_EOBCF\_Pos)            }}
\DoxyCodeLine{16328 \textcolor{preprocessor}{\#define USART\_ICR\_EOBCF              USART\_ICR\_EOBCF\_Msk                       }}
\DoxyCodeLine{16329 \textcolor{preprocessor}{\#define USART\_ICR\_UDRCF\_Pos          (13U)}}
\DoxyCodeLine{16330 \textcolor{preprocessor}{\#define USART\_ICR\_UDRCF\_Msk          (0x1UL << USART\_ICR\_UDRCF\_Pos)            }}
\DoxyCodeLine{16331 \textcolor{preprocessor}{\#define USART\_ICR\_UDRCF              USART\_ICR\_UDRCF\_Msk                       }}
\DoxyCodeLine{16332 \textcolor{preprocessor}{\#define USART\_ICR\_CMCF\_Pos           (17U)}}
\DoxyCodeLine{16333 \textcolor{preprocessor}{\#define USART\_ICR\_CMCF\_Msk           (0x1UL << USART\_ICR\_CMCF\_Pos)             }}
\DoxyCodeLine{16334 \textcolor{preprocessor}{\#define USART\_ICR\_CMCF               USART\_ICR\_CMCF\_Msk                        }}
\DoxyCodeLine{16335 \textcolor{preprocessor}{\#define USART\_ICR\_WUCF\_Pos           (20U)}}
\DoxyCodeLine{16336 \textcolor{preprocessor}{\#define USART\_ICR\_WUCF\_Msk           (0x1UL << USART\_ICR\_WUCF\_Pos)             }}
\DoxyCodeLine{16337 \textcolor{preprocessor}{\#define USART\_ICR\_WUCF               USART\_ICR\_WUCF\_Msk                        }}
\DoxyCodeLine{16339 \textcolor{comment}{/*******************  Bit definition for USART\_RDR register  ******************/}}
\DoxyCodeLine{16340 \textcolor{preprocessor}{\#define USART\_RDR\_RDR\_Pos            (0U)}}
\DoxyCodeLine{16341 \textcolor{preprocessor}{\#define USART\_RDR\_RDR\_Msk            (0x1FFUL << USART\_RDR\_RDR\_Pos)            }}
\DoxyCodeLine{16342 \textcolor{preprocessor}{\#define USART\_RDR\_RDR                 USART\_RDR\_RDR\_Msk                        }}
\DoxyCodeLine{16344 \textcolor{comment}{/*******************  Bit definition for USART\_TDR register  ******************/}}
\DoxyCodeLine{16345 \textcolor{preprocessor}{\#define USART\_TDR\_TDR\_Pos            (0U)}}
\DoxyCodeLine{16346 \textcolor{preprocessor}{\#define USART\_TDR\_TDR\_Msk            (0x1FFUL << USART\_TDR\_TDR\_Pos)            }}
\DoxyCodeLine{16347 \textcolor{preprocessor}{\#define USART\_TDR\_TDR                USART\_TDR\_TDR\_Msk                         }}
\DoxyCodeLine{16349 \textcolor{comment}{/*******************  Bit definition for USART\_PRESC register  ****************/}}
\DoxyCodeLine{16350 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER\_Pos    (0U)}}
\DoxyCodeLine{16351 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER\_Msk    (0xFUL << USART\_PRESC\_PRESCALER\_Pos)      }}
\DoxyCodeLine{16352 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER        USART\_PRESC\_PRESCALER\_Msk                 }}
\DoxyCodeLine{16353 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER\_0      (0x1UL << USART\_PRESC\_PRESCALER\_Pos)      }}
\DoxyCodeLine{16354 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER\_1      (0x2UL << USART\_PRESC\_PRESCALER\_Pos)      }}
\DoxyCodeLine{16355 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER\_2      (0x4UL << USART\_PRESC\_PRESCALER\_Pos)      }}
\DoxyCodeLine{16356 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER\_3      (0x8UL << USART\_PRESC\_PRESCALER\_Pos)      }}
\DoxyCodeLine{16358 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{16359 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{16360 \textcolor{comment}{/*                                 VREFBUF                                    */}}
\DoxyCodeLine{16361 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{16362 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{16363 \textcolor{comment}{/*******************  Bit definition for VREFBUF\_CSR register  ****************/}}
\DoxyCodeLine{16364 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_ENVR\_Pos    (0U)}}
\DoxyCodeLine{16365 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_ENVR\_Msk    (0x1UL << VREFBUF\_CSR\_ENVR\_Pos)                }}
\DoxyCodeLine{16366 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_ENVR        VREFBUF\_CSR\_ENVR\_Msk                           }}
\DoxyCodeLine{16367 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_HIZ\_Pos     (1U)}}
\DoxyCodeLine{16368 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_HIZ\_Msk     (0x1UL << VREFBUF\_CSR\_HIZ\_Pos)                 }}
\DoxyCodeLine{16369 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_HIZ         VREFBUF\_CSR\_HIZ\_Msk                            }}
\DoxyCodeLine{16370 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRR\_Pos     (3U)}}
\DoxyCodeLine{16371 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRR\_Msk     (0x1UL << VREFBUF\_CSR\_VRR\_Pos)                 }}
\DoxyCodeLine{16372 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRR         VREFBUF\_CSR\_VRR\_Msk                            }}
\DoxyCodeLine{16373 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS\_Pos     (4U)}}
\DoxyCodeLine{16374 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS\_Msk     (0x3UL << VREFBUF\_CSR\_VRS\_Pos)                 }}
\DoxyCodeLine{16375 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS         VREFBUF\_CSR\_VRS\_Msk                            }}
\DoxyCodeLine{16376 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS\_0       (0x1UL << VREFBUF\_CSR\_VRS\_Pos)                 }}
\DoxyCodeLine{16377 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS\_1       (0x2UL << VREFBUF\_CSR\_VRS\_Pos)                 }}
\DoxyCodeLine{16379 \textcolor{comment}{/*******************  Bit definition for VREFBUF\_CCR register  ******************/}}
\DoxyCodeLine{16380 \textcolor{preprocessor}{\#define VREFBUF\_CCR\_TRIM\_Pos    (0U)}}
\DoxyCodeLine{16381 \textcolor{preprocessor}{\#define VREFBUF\_CCR\_TRIM\_Msk    (0x3FUL << VREFBUF\_CCR\_TRIM\_Pos)               }}
\DoxyCodeLine{16382 \textcolor{preprocessor}{\#define VREFBUF\_CCR\_TRIM        VREFBUF\_CCR\_TRIM\_Msk                           }}
\DoxyCodeLine{16384 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{16385 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{16386 \textcolor{comment}{/*                         USB Device FS Endpoint registers                   */}}
\DoxyCodeLine{16387 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{16388 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{16389 \textcolor{preprocessor}{\#define USB\_EP0R                             USB\_BASE                    }}
\DoxyCodeLine{16390 \textcolor{preprocessor}{\#define USB\_EP1R                             (USB\_BASE + 0x0x00000004)   }}
\DoxyCodeLine{16391 \textcolor{preprocessor}{\#define USB\_EP2R                             (USB\_BASE + 0x0x00000008)   }}
\DoxyCodeLine{16392 \textcolor{preprocessor}{\#define USB\_EP3R                             (USB\_BASE + 0x0x0000000C)   }}
\DoxyCodeLine{16393 \textcolor{preprocessor}{\#define USB\_EP4R                             (USB\_BASE + 0x0x00000010)   }}
\DoxyCodeLine{16394 \textcolor{preprocessor}{\#define USB\_EP5R                             (USB\_BASE + 0x0x00000014)   }}
\DoxyCodeLine{16395 \textcolor{preprocessor}{\#define USB\_EP6R                             (USB\_BASE + 0x0x00000018)   }}
\DoxyCodeLine{16396 \textcolor{preprocessor}{\#define USB\_EP7R                             (USB\_BASE + 0x0x0000001C)   }}
\DoxyCodeLine{16398 \textcolor{comment}{/* bit positions */}}
\DoxyCodeLine{16399 \textcolor{preprocessor}{\#define USB\_EP\_CTR\_RX                            ((uint16\_t)0x8000U)           }}
\DoxyCodeLine{16400 \textcolor{preprocessor}{\#define USB\_EP\_DTOG\_RX                           ((uint16\_t)0x4000U)           }}
\DoxyCodeLine{16401 \textcolor{preprocessor}{\#define USB\_EPRX\_STAT                            ((uint16\_t)0x3000U)           }}
\DoxyCodeLine{16402 \textcolor{preprocessor}{\#define USB\_EP\_SETUP                             ((uint16\_t)0x0800U)           }}
\DoxyCodeLine{16403 \textcolor{preprocessor}{\#define USB\_EP\_T\_FIELD                           ((uint16\_t)0x0600U)           }}
\DoxyCodeLine{16404 \textcolor{preprocessor}{\#define USB\_EP\_KIND                              ((uint16\_t)0x0100U)           }}
\DoxyCodeLine{16405 \textcolor{preprocessor}{\#define USB\_EP\_CTR\_TX                            ((uint16\_t)0x0080U)           }}
\DoxyCodeLine{16406 \textcolor{preprocessor}{\#define USB\_EP\_DTOG\_TX                           ((uint16\_t)0x0040U)           }}
\DoxyCodeLine{16407 \textcolor{preprocessor}{\#define USB\_EPTX\_STAT                            ((uint16\_t)0x0030U)           }}
\DoxyCodeLine{16408 \textcolor{preprocessor}{\#define USB\_EPADDR\_FIELD                         ((uint16\_t)0x000FU)           }}
\DoxyCodeLine{16410 \textcolor{comment}{/* EndPoint REGister MASK (no toggle fields) */}}
\DoxyCodeLine{16411 \textcolor{preprocessor}{\#define USB\_EPREG\_MASK     (USB\_EP\_CTR\_RX|USB\_EP\_SETUP|USB\_EP\_T\_FIELD|USB\_EP\_KIND|USB\_EP\_CTR\_TX|USB\_EPADDR\_FIELD)}}
\DoxyCodeLine{16413 \textcolor{preprocessor}{\#define USB\_EP\_TYPE\_MASK                         ((uint16\_t)0x0600U)           }}
\DoxyCodeLine{16414 \textcolor{preprocessor}{\#define USB\_EP\_BULK                              ((uint16\_t)0x0000U)           }}
\DoxyCodeLine{16415 \textcolor{preprocessor}{\#define USB\_EP\_CONTROL                           ((uint16\_t)0x0200U)           }}
\DoxyCodeLine{16416 \textcolor{preprocessor}{\#define USB\_EP\_ISOCHRONOUS                       ((uint16\_t)0x0400U)           }}
\DoxyCodeLine{16417 \textcolor{preprocessor}{\#define USB\_EP\_INTERRUPT                         ((uint16\_t)0x0600U)           }}
\DoxyCodeLine{16418 \textcolor{preprocessor}{\#define USB\_EP\_T\_MASK                        ((uint16\_t) \string~USB\_EP\_T\_FIELD \& USB\_EPREG\_MASK)}}
\DoxyCodeLine{16419 }
\DoxyCodeLine{16420 \textcolor{preprocessor}{\#define USB\_EPKIND\_MASK                      ((uint16\_t)\string~USB\_EP\_KIND \& USB\_EPREG\_MASK) }}
\DoxyCodeLine{16422 \textcolor{preprocessor}{\#define USB\_EP\_TX\_DIS                            ((uint16\_t)0x0000U)           }}
\DoxyCodeLine{16423 \textcolor{preprocessor}{\#define USB\_EP\_TX\_STALL                          ((uint16\_t)0x0010U)           }}
\DoxyCodeLine{16424 \textcolor{preprocessor}{\#define USB\_EP\_TX\_NAK                            ((uint16\_t)0x0020U)           }}
\DoxyCodeLine{16425 \textcolor{preprocessor}{\#define USB\_EP\_TX\_VALID                          ((uint16\_t)0x0030U)           }}
\DoxyCodeLine{16426 \textcolor{preprocessor}{\#define USB\_EPTX\_DTOG1                           ((uint16\_t)0x0010U)           }}
\DoxyCodeLine{16427 \textcolor{preprocessor}{\#define USB\_EPTX\_DTOG2                           ((uint16\_t)0x0020U)           }}
\DoxyCodeLine{16428 \textcolor{preprocessor}{\#define USB\_EPTX\_DTOGMASK  (USB\_EPTX\_STAT|USB\_EPREG\_MASK)}}
\DoxyCodeLine{16430 \textcolor{preprocessor}{\#define USB\_EP\_RX\_DIS                            ((uint16\_t)0x0000U)           }}
\DoxyCodeLine{16431 \textcolor{preprocessor}{\#define USB\_EP\_RX\_STALL                          ((uint16\_t)0x1000U)           }}
\DoxyCodeLine{16432 \textcolor{preprocessor}{\#define USB\_EP\_RX\_NAK                            ((uint16\_t)0x2000U)           }}
\DoxyCodeLine{16433 \textcolor{preprocessor}{\#define USB\_EP\_RX\_VALID                          ((uint16\_t)0x3000U)           }}
\DoxyCodeLine{16434 \textcolor{preprocessor}{\#define USB\_EPRX\_DTOG1                           ((uint16\_t)0x1000U)           }}
\DoxyCodeLine{16435 \textcolor{preprocessor}{\#define USB\_EPRX\_DTOG2                           ((uint16\_t)0x2000U)           }}
\DoxyCodeLine{16436 \textcolor{preprocessor}{\#define USB\_EPRX\_DTOGMASK  (USB\_EPRX\_STAT|USB\_EPREG\_MASK)}}
\DoxyCodeLine{16437 }
\DoxyCodeLine{16438 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{16439 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{16440 \textcolor{comment}{/*                         USB Device FS General registers                    */}}
\DoxyCodeLine{16441 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{16442 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{16443 \textcolor{preprocessor}{\#define USB\_CNTR                             (USB\_BASE + 0x00000040U)     }}
\DoxyCodeLine{16444 \textcolor{preprocessor}{\#define USB\_ISTR                             (USB\_BASE + 0x00000044U)     }}
\DoxyCodeLine{16445 \textcolor{preprocessor}{\#define USB\_FNR                              (USB\_BASE + 0x00000048U)     }}
\DoxyCodeLine{16446 \textcolor{preprocessor}{\#define USB\_DADDR                            (USB\_BASE + 0x0000004CU)     }}
\DoxyCodeLine{16447 \textcolor{preprocessor}{\#define USB\_BTABLE                           (USB\_BASE + 0x00000050U)     }}
\DoxyCodeLine{16448 \textcolor{preprocessor}{\#define USB\_LPMCSR                           (USB\_BASE + 0x00000054U)     }}
\DoxyCodeLine{16449 \textcolor{preprocessor}{\#define USB\_BCDR                             (USB\_BASE + 0x00000058U)     }}
\DoxyCodeLine{16451 \textcolor{comment}{/******************  Bits definition for USB\_CNTR register  *******************/}}
\DoxyCodeLine{16452 \textcolor{preprocessor}{\#define USB\_CNTR\_CTRM                            ((uint16\_t)0x8000U)           }}
\DoxyCodeLine{16453 \textcolor{preprocessor}{\#define USB\_CNTR\_PMAOVRM                         ((uint16\_t)0x4000U)           }}
\DoxyCodeLine{16454 \textcolor{preprocessor}{\#define USB\_CNTR\_ERRM                            ((uint16\_t)0x2000U)           }}
\DoxyCodeLine{16455 \textcolor{preprocessor}{\#define USB\_CNTR\_WKUPM                           ((uint16\_t)0x1000U)           }}
\DoxyCodeLine{16456 \textcolor{preprocessor}{\#define USB\_CNTR\_SUSPM                           ((uint16\_t)0x0800U)           }}
\DoxyCodeLine{16457 \textcolor{preprocessor}{\#define USB\_CNTR\_RESETM                          ((uint16\_t)0x0400U)           }}
\DoxyCodeLine{16458 \textcolor{preprocessor}{\#define USB\_CNTR\_SOFM                            ((uint16\_t)0x0200U)           }}
\DoxyCodeLine{16459 \textcolor{preprocessor}{\#define USB\_CNTR\_ESOFM                           ((uint16\_t)0x0100U)           }}
\DoxyCodeLine{16460 \textcolor{preprocessor}{\#define USB\_CNTR\_L1REQM                          ((uint16\_t)0x0080U)           }}
\DoxyCodeLine{16461 \textcolor{preprocessor}{\#define USB\_CNTR\_L1RESUME                        ((uint16\_t)0x0020U)           }}
\DoxyCodeLine{16462 \textcolor{preprocessor}{\#define USB\_CNTR\_RESUME                          ((uint16\_t)0x0010U)           }}
\DoxyCodeLine{16463 \textcolor{preprocessor}{\#define USB\_CNTR\_FSUSP                           ((uint16\_t)0x0008U)           }}
\DoxyCodeLine{16464 \textcolor{preprocessor}{\#define USB\_CNTR\_LPMODE                          ((uint16\_t)0x0004U)           }}
\DoxyCodeLine{16465 \textcolor{preprocessor}{\#define USB\_CNTR\_PDWN                            ((uint16\_t)0x0002U)           }}
\DoxyCodeLine{16466 \textcolor{preprocessor}{\#define USB\_CNTR\_FRES                            ((uint16\_t)0x0001U)           }}
\DoxyCodeLine{16468 \textcolor{comment}{/******************  Bits definition for USB\_ISTR register  *******************/}}
\DoxyCodeLine{16469 \textcolor{preprocessor}{\#define USB\_ISTR\_EP\_ID                           ((uint16\_t)0x000FU)           }}
\DoxyCodeLine{16470 \textcolor{preprocessor}{\#define USB\_ISTR\_DIR                             ((uint16\_t)0x0010U)           }}
\DoxyCodeLine{16471 \textcolor{preprocessor}{\#define USB\_ISTR\_L1REQ                           ((uint16\_t)0x0080U)           }}
\DoxyCodeLine{16472 \textcolor{preprocessor}{\#define USB\_ISTR\_ESOF                            ((uint16\_t)0x0100U)           }}
\DoxyCodeLine{16473 \textcolor{preprocessor}{\#define USB\_ISTR\_SOF                             ((uint16\_t)0x0200U)           }}
\DoxyCodeLine{16474 \textcolor{preprocessor}{\#define USB\_ISTR\_RESET                           ((uint16\_t)0x0400U)           }}
\DoxyCodeLine{16475 \textcolor{preprocessor}{\#define USB\_ISTR\_SUSP                            ((uint16\_t)0x0800U)           }}
\DoxyCodeLine{16476 \textcolor{preprocessor}{\#define USB\_ISTR\_WKUP                            ((uint16\_t)0x1000U)           }}
\DoxyCodeLine{16477 \textcolor{preprocessor}{\#define USB\_ISTR\_ERR                             ((uint16\_t)0x2000U)           }}
\DoxyCodeLine{16478 \textcolor{preprocessor}{\#define USB\_ISTR\_PMAOVR                          ((uint16\_t)0x4000U)           }}
\DoxyCodeLine{16479 \textcolor{preprocessor}{\#define USB\_ISTR\_CTR                             ((uint16\_t)0x8000U)           }}
\DoxyCodeLine{16481 \textcolor{preprocessor}{\#define USB\_CLR\_L1REQ                        (\string~USB\_ISTR\_L1REQ)           }}
\DoxyCodeLine{16482 \textcolor{preprocessor}{\#define USB\_CLR\_ESOF                         (\string~USB\_ISTR\_ESOF)            }}
\DoxyCodeLine{16483 \textcolor{preprocessor}{\#define USB\_CLR\_SOF                          (\string~USB\_ISTR\_SOF)             }}
\DoxyCodeLine{16484 \textcolor{preprocessor}{\#define USB\_CLR\_RESET                        (\string~USB\_ISTR\_RESET)           }}
\DoxyCodeLine{16485 \textcolor{preprocessor}{\#define USB\_CLR\_SUSP                         (\string~USB\_ISTR\_SUSP)            }}
\DoxyCodeLine{16486 \textcolor{preprocessor}{\#define USB\_CLR\_WKUP                         (\string~USB\_ISTR\_WKUP)            }}
\DoxyCodeLine{16487 \textcolor{preprocessor}{\#define USB\_CLR\_ERR                          (\string~USB\_ISTR\_ERR)             }}
\DoxyCodeLine{16488 \textcolor{preprocessor}{\#define USB\_CLR\_PMAOVR                       (\string~USB\_ISTR\_PMAOVR)          }}
\DoxyCodeLine{16489 \textcolor{preprocessor}{\#define USB\_CLR\_CTR                          (\string~USB\_ISTR\_CTR)             }}
\DoxyCodeLine{16491 \textcolor{comment}{/******************  Bits definition for USB\_FNR register  ********************/}}
\DoxyCodeLine{16492 \textcolor{preprocessor}{\#define USB\_FNR\_FN                               ((uint16\_t)0x07FFU)           }}
\DoxyCodeLine{16493 \textcolor{preprocessor}{\#define USB\_FNR\_LSOF                             ((uint16\_t)0x1800U)           }}
\DoxyCodeLine{16494 \textcolor{preprocessor}{\#define USB\_FNR\_LCK                              ((uint16\_t)0x2000U)           }}
\DoxyCodeLine{16495 \textcolor{preprocessor}{\#define USB\_FNR\_RXDM                             ((uint16\_t)0x4000U)           }}
\DoxyCodeLine{16496 \textcolor{preprocessor}{\#define USB\_FNR\_RXDP                             ((uint16\_t)0x8000U)           }}
\DoxyCodeLine{16498 \textcolor{comment}{/******************  Bits definition for USB\_DADDR register    ****************/}}
\DoxyCodeLine{16499 \textcolor{preprocessor}{\#define USB\_DADDR\_ADD                            ((uint8\_t)0x7FU)              }}
\DoxyCodeLine{16500 \textcolor{preprocessor}{\#define USB\_DADDR\_ADD0                           ((uint8\_t)0x01U)              }}
\DoxyCodeLine{16501 \textcolor{preprocessor}{\#define USB\_DADDR\_ADD1                           ((uint8\_t)0x02U)              }}
\DoxyCodeLine{16502 \textcolor{preprocessor}{\#define USB\_DADDR\_ADD2                           ((uint8\_t)0x04U)              }}
\DoxyCodeLine{16503 \textcolor{preprocessor}{\#define USB\_DADDR\_ADD3                           ((uint8\_t)0x08U)              }}
\DoxyCodeLine{16504 \textcolor{preprocessor}{\#define USB\_DADDR\_ADD4                           ((uint8\_t)0x10U)              }}
\DoxyCodeLine{16505 \textcolor{preprocessor}{\#define USB\_DADDR\_ADD5                           ((uint8\_t)0x20U)              }}
\DoxyCodeLine{16506 \textcolor{preprocessor}{\#define USB\_DADDR\_ADD6                           ((uint8\_t)0x40U)              }}
\DoxyCodeLine{16508 \textcolor{preprocessor}{\#define USB\_DADDR\_EF                             ((uint8\_t)0x80U)              }}
\DoxyCodeLine{16510 \textcolor{comment}{/******************  Bit definition for USB\_BTABLE register  ******************/}}
\DoxyCodeLine{16511 \textcolor{preprocessor}{\#define USB\_BTABLE\_BTABLE                        ((uint16\_t)0xFFF8U)           }}
\DoxyCodeLine{16513 \textcolor{comment}{/******************  Bits definition for USB\_BCDR register  *******************/}}
\DoxyCodeLine{16514 \textcolor{preprocessor}{\#define USB\_BCDR\_BCDEN                           ((uint16\_t)0x0001U)           }}
\DoxyCodeLine{16515 \textcolor{preprocessor}{\#define USB\_BCDR\_DCDEN                           ((uint16\_t)0x0002U)           }}
\DoxyCodeLine{16516 \textcolor{preprocessor}{\#define USB\_BCDR\_PDEN                            ((uint16\_t)0x0004U)           }}
\DoxyCodeLine{16517 \textcolor{preprocessor}{\#define USB\_BCDR\_SDEN                            ((uint16\_t)0x0008U)           }}
\DoxyCodeLine{16518 \textcolor{preprocessor}{\#define USB\_BCDR\_DCDET                           ((uint16\_t)0x0010U)           }}
\DoxyCodeLine{16519 \textcolor{preprocessor}{\#define USB\_BCDR\_PDET                            ((uint16\_t)0x0020U)           }}
\DoxyCodeLine{16520 \textcolor{preprocessor}{\#define USB\_BCDR\_SDET                            ((uint16\_t)0x0040U)           }}
\DoxyCodeLine{16521 \textcolor{preprocessor}{\#define USB\_BCDR\_PS2DET                          ((uint16\_t)0x0080U)           }}
\DoxyCodeLine{16522 \textcolor{preprocessor}{\#define USB\_BCDR\_DPPU                            ((uint16\_t)0x8000U)           }}
\DoxyCodeLine{16524 \textcolor{comment}{/*******************  Bit definition for LPMCSR register  *********************/}}
\DoxyCodeLine{16525 \textcolor{preprocessor}{\#define USB\_LPMCSR\_LMPEN                         ((uint16\_t)0x0001U)           }}
\DoxyCodeLine{16526 \textcolor{preprocessor}{\#define USB\_LPMCSR\_LPMACK                        ((uint16\_t)0x0002U)           }}
\DoxyCodeLine{16527 \textcolor{preprocessor}{\#define USB\_LPMCSR\_REMWAKE                       ((uint16\_t)0x0008U)           }}
\DoxyCodeLine{16528 \textcolor{preprocessor}{\#define USB\_LPMCSR\_BESL                          ((uint16\_t)0x00F0U)           }}
\DoxyCodeLine{16531 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR0\_TX register  *****************/}}
\DoxyCodeLine{16532 \textcolor{preprocessor}{\#define USB\_ADDR0\_TX\_ADDR0\_TX\_Pos                (1U)}}
\DoxyCodeLine{16533 \textcolor{preprocessor}{\#define USB\_ADDR0\_TX\_ADDR0\_TX\_Msk                (0x7FFFUL << USB\_ADDR0\_TX\_ADDR0\_TX\_Pos)}}
\DoxyCodeLine{16534 \textcolor{preprocessor}{\#define USB\_ADDR0\_TX\_ADDR0\_TX                    USB\_ADDR0\_TX\_ADDR0\_TX\_Msk     }}
\DoxyCodeLine{16536 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR1\_TX register  *****************/}}
\DoxyCodeLine{16537 \textcolor{preprocessor}{\#define USB\_ADDR1\_TX\_ADDR1\_TX\_Pos                (1U)}}
\DoxyCodeLine{16538 \textcolor{preprocessor}{\#define USB\_ADDR1\_TX\_ADDR1\_TX\_Msk                (0x7FFFUL << USB\_ADDR1\_TX\_ADDR1\_TX\_Pos)}}
\DoxyCodeLine{16539 \textcolor{preprocessor}{\#define USB\_ADDR1\_TX\_ADDR1\_TX                    USB\_ADDR1\_TX\_ADDR1\_TX\_Msk     }}
\DoxyCodeLine{16541 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR2\_TX register  *****************/}}
\DoxyCodeLine{16542 \textcolor{preprocessor}{\#define USB\_ADDR2\_TX\_ADDR2\_TX\_Pos                (1U)}}
\DoxyCodeLine{16543 \textcolor{preprocessor}{\#define USB\_ADDR2\_TX\_ADDR2\_TX\_Msk                (0x7FFFUL << USB\_ADDR2\_TX\_ADDR2\_TX\_Pos)}}
\DoxyCodeLine{16544 \textcolor{preprocessor}{\#define USB\_ADDR2\_TX\_ADDR2\_TX                    USB\_ADDR2\_TX\_ADDR2\_TX\_Msk     }}
\DoxyCodeLine{16546 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR3\_TX register  *****************/}}
\DoxyCodeLine{16547 \textcolor{preprocessor}{\#define USB\_ADDR3\_TX\_ADDR3\_TX\_Pos                (1U)}}
\DoxyCodeLine{16548 \textcolor{preprocessor}{\#define USB\_ADDR3\_TX\_ADDR3\_TX\_Msk                (0x7FFFUL << USB\_ADDR3\_TX\_ADDR3\_TX\_Pos)}}
\DoxyCodeLine{16549 \textcolor{preprocessor}{\#define USB\_ADDR3\_TX\_ADDR3\_TX                    USB\_ADDR3\_TX\_ADDR3\_TX\_Msk     }}
\DoxyCodeLine{16551 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR4\_TX register  *****************/}}
\DoxyCodeLine{16552 \textcolor{preprocessor}{\#define USB\_ADDR4\_TX\_ADDR4\_TX\_Pos                (1U)}}
\DoxyCodeLine{16553 \textcolor{preprocessor}{\#define USB\_ADDR4\_TX\_ADDR4\_TX\_Msk                (0x7FFFUL << USB\_ADDR4\_TX\_ADDR4\_TX\_Pos)}}
\DoxyCodeLine{16554 \textcolor{preprocessor}{\#define USB\_ADDR4\_TX\_ADDR4\_TX                    USB\_ADDR4\_TX\_ADDR4\_TX\_Msk     }}
\DoxyCodeLine{16556 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR5\_TX register  *****************/}}
\DoxyCodeLine{16557 \textcolor{preprocessor}{\#define USB\_ADDR5\_TX\_ADDR5\_TX\_Pos                (1U)}}
\DoxyCodeLine{16558 \textcolor{preprocessor}{\#define USB\_ADDR5\_TX\_ADDR5\_TX\_Msk                (0x7FFFUL << USB\_ADDR5\_TX\_ADDR5\_TX\_Pos)}}
\DoxyCodeLine{16559 \textcolor{preprocessor}{\#define USB\_ADDR5\_TX\_ADDR5\_TX                    USB\_ADDR5\_TX\_ADDR5\_TX\_Msk     }}
\DoxyCodeLine{16561 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR6\_TX register  *****************/}}
\DoxyCodeLine{16562 \textcolor{preprocessor}{\#define USB\_ADDR6\_TX\_ADDR6\_TX\_Pos                (1U)}}
\DoxyCodeLine{16563 \textcolor{preprocessor}{\#define USB\_ADDR6\_TX\_ADDR6\_TX\_Msk                (0x7FFFUL << USB\_ADDR6\_TX\_ADDR6\_TX\_Pos)}}
\DoxyCodeLine{16564 \textcolor{preprocessor}{\#define USB\_ADDR6\_TX\_ADDR6\_TX                    USB\_ADDR6\_TX\_ADDR6\_TX\_Msk     }}
\DoxyCodeLine{16566 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR7\_TX register  *****************/}}
\DoxyCodeLine{16567 \textcolor{preprocessor}{\#define USB\_ADDR7\_TX\_ADDR7\_TX\_Pos                (1U)}}
\DoxyCodeLine{16568 \textcolor{preprocessor}{\#define USB\_ADDR7\_TX\_ADDR7\_TX\_Msk                (0x7FFFUL << USB\_ADDR7\_TX\_ADDR7\_TX\_Pos)}}
\DoxyCodeLine{16569 \textcolor{preprocessor}{\#define USB\_ADDR7\_TX\_ADDR7\_TX                    USB\_ADDR7\_TX\_ADDR7\_TX\_Msk     }}
\DoxyCodeLine{16571 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{16572 }
\DoxyCodeLine{16573 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT0\_TX register  ****************/}}
\DoxyCodeLine{16574 \textcolor{preprocessor}{\#define USB\_COUNT0\_TX\_COUNT0\_TX\_Pos              (0U)}}
\DoxyCodeLine{16575 \textcolor{preprocessor}{\#define USB\_COUNT0\_TX\_COUNT0\_TX\_Msk              (0x3FFUL << USB\_COUNT0\_TX\_COUNT0\_TX\_Pos)}}
\DoxyCodeLine{16576 \textcolor{preprocessor}{\#define USB\_COUNT0\_TX\_COUNT0\_TX                  USB\_COUNT0\_TX\_COUNT0\_TX\_Msk   }}
\DoxyCodeLine{16578 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT1\_TX register  ****************/}}
\DoxyCodeLine{16579 \textcolor{preprocessor}{\#define USB\_COUNT1\_TX\_COUNT1\_TX\_Pos              (0U)}}
\DoxyCodeLine{16580 \textcolor{preprocessor}{\#define USB\_COUNT1\_TX\_COUNT1\_TX\_Msk              (0x3FFUL << USB\_COUNT1\_TX\_COUNT1\_TX\_Pos)}}
\DoxyCodeLine{16581 \textcolor{preprocessor}{\#define USB\_COUNT1\_TX\_COUNT1\_TX                  USB\_COUNT1\_TX\_COUNT1\_TX\_Msk   }}
\DoxyCodeLine{16583 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT2\_TX register  ****************/}}
\DoxyCodeLine{16584 \textcolor{preprocessor}{\#define USB\_COUNT2\_TX\_COUNT2\_TX\_Pos              (0U)}}
\DoxyCodeLine{16585 \textcolor{preprocessor}{\#define USB\_COUNT2\_TX\_COUNT2\_TX\_Msk              (0x3FFUL << USB\_COUNT2\_TX\_COUNT2\_TX\_Pos)}}
\DoxyCodeLine{16586 \textcolor{preprocessor}{\#define USB\_COUNT2\_TX\_COUNT2\_TX                  USB\_COUNT2\_TX\_COUNT2\_TX\_Msk   }}
\DoxyCodeLine{16588 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT3\_TX register  ****************/}}
\DoxyCodeLine{16589 \textcolor{preprocessor}{\#define USB\_COUNT3\_TX\_COUNT3\_TX\_Pos              (0U)}}
\DoxyCodeLine{16590 \textcolor{preprocessor}{\#define USB\_COUNT3\_TX\_COUNT3\_TX\_Msk              (0x3FFUL << USB\_COUNT3\_TX\_COUNT3\_TX\_Pos)}}
\DoxyCodeLine{16591 \textcolor{preprocessor}{\#define USB\_COUNT3\_TX\_COUNT3\_TX                  USB\_COUNT3\_TX\_COUNT3\_TX\_Msk   }}
\DoxyCodeLine{16593 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT4\_TX register  ****************/}}
\DoxyCodeLine{16594 \textcolor{preprocessor}{\#define USB\_COUNT4\_TX\_COUNT4\_TX\_Pos              (0U)}}
\DoxyCodeLine{16595 \textcolor{preprocessor}{\#define USB\_COUNT4\_TX\_COUNT4\_TX\_Msk              (0x3FFUL << USB\_COUNT4\_TX\_COUNT4\_TX\_Pos)}}
\DoxyCodeLine{16596 \textcolor{preprocessor}{\#define USB\_COUNT4\_TX\_COUNT4\_TX                  USB\_COUNT4\_TX\_COUNT4\_TX\_Msk   }}
\DoxyCodeLine{16598 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT5\_TX register  ****************/}}
\DoxyCodeLine{16599 \textcolor{preprocessor}{\#define USB\_COUNT5\_TX\_COUNT5\_TX\_Pos              (0U)}}
\DoxyCodeLine{16600 \textcolor{preprocessor}{\#define USB\_COUNT5\_TX\_COUNT5\_TX\_Msk              (0x3FFUL << USB\_COUNT5\_TX\_COUNT5\_TX\_Pos)}}
\DoxyCodeLine{16601 \textcolor{preprocessor}{\#define USB\_COUNT5\_TX\_COUNT5\_TX                  USB\_COUNT5\_TX\_COUNT5\_TX\_Msk   }}
\DoxyCodeLine{16603 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT6\_TX register  ****************/}}
\DoxyCodeLine{16604 \textcolor{preprocessor}{\#define USB\_COUNT6\_TX\_COUNT6\_TX\_Pos              (0U)}}
\DoxyCodeLine{16605 \textcolor{preprocessor}{\#define USB\_COUNT6\_TX\_COUNT6\_TX\_Msk              (0x3FFUL << USB\_COUNT6\_TX\_COUNT6\_TX\_Pos)}}
\DoxyCodeLine{16606 \textcolor{preprocessor}{\#define USB\_COUNT6\_TX\_COUNT6\_TX                  USB\_COUNT6\_TX\_COUNT6\_TX\_Msk   }}
\DoxyCodeLine{16608 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT7\_TX register  ****************/}}
\DoxyCodeLine{16609 \textcolor{preprocessor}{\#define USB\_COUNT7\_TX\_COUNT7\_TX\_Pos              (0U)}}
\DoxyCodeLine{16610 \textcolor{preprocessor}{\#define USB\_COUNT7\_TX\_COUNT7\_TX\_Msk              (0x3FFUL << USB\_COUNT7\_TX\_COUNT7\_TX\_Pos)}}
\DoxyCodeLine{16611 \textcolor{preprocessor}{\#define USB\_COUNT7\_TX\_COUNT7\_TX                  USB\_COUNT7\_TX\_COUNT7\_TX\_Msk   }}
\DoxyCodeLine{16613 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{16614 }
\DoxyCodeLine{16615 \textcolor{comment}{/****************  Bit definition for USB\_COUNT0\_TX\_0 register  ***************/}}
\DoxyCodeLine{16616 \textcolor{preprocessor}{\#define USB\_COUNT0\_TX\_0\_COUNT0\_TX\_0         (0x000003FFU)        }}
\DoxyCodeLine{16618 \textcolor{comment}{/****************  Bit definition for USB\_COUNT0\_TX\_1 register  ***************/}}
\DoxyCodeLine{16619 \textcolor{preprocessor}{\#define USB\_COUNT0\_TX\_1\_COUNT0\_TX\_1         (0x03FF0000U)        }}
\DoxyCodeLine{16621 \textcolor{comment}{/****************  Bit definition for USB\_COUNT1\_TX\_0 register  ***************/}}
\DoxyCodeLine{16622 \textcolor{preprocessor}{\#define USB\_COUNT1\_TX\_0\_COUNT1\_TX\_0         (0x000003FFU)        }}
\DoxyCodeLine{16624 \textcolor{comment}{/****************  Bit definition for USB\_COUNT1\_TX\_1 register  ***************/}}
\DoxyCodeLine{16625 \textcolor{preprocessor}{\#define USB\_COUNT1\_TX\_1\_COUNT1\_TX\_1         (0x03FF0000U)        }}
\DoxyCodeLine{16627 \textcolor{comment}{/****************  Bit definition for USB\_COUNT2\_TX\_0 register  ***************/}}
\DoxyCodeLine{16628 \textcolor{preprocessor}{\#define USB\_COUNT2\_TX\_0\_COUNT2\_TX\_0         (0x000003FFU)        }}
\DoxyCodeLine{16630 \textcolor{comment}{/****************  Bit definition for USB\_COUNT2\_TX\_1 register  ***************/}}
\DoxyCodeLine{16631 \textcolor{preprocessor}{\#define USB\_COUNT2\_TX\_1\_COUNT2\_TX\_1         (0x03FF0000U)        }}
\DoxyCodeLine{16633 \textcolor{comment}{/****************  Bit definition for USB\_COUNT3\_TX\_0 register  ***************/}}
\DoxyCodeLine{16634 \textcolor{preprocessor}{\#define USB\_COUNT3\_TX\_0\_COUNT3\_TX\_0         (0x000003FFU)        }}
\DoxyCodeLine{16636 \textcolor{comment}{/****************  Bit definition for USB\_COUNT3\_TX\_1 register  ***************/}}
\DoxyCodeLine{16637 \textcolor{preprocessor}{\#define USB\_COUNT3\_TX\_1\_COUNT3\_TX\_1         (0x03FF0000U)        }}
\DoxyCodeLine{16639 \textcolor{comment}{/****************  Bit definition for USB\_COUNT4\_TX\_0 register  ***************/}}
\DoxyCodeLine{16640 \textcolor{preprocessor}{\#define USB\_COUNT4\_TX\_0\_COUNT4\_TX\_0         (0x000003FFU)        }}
\DoxyCodeLine{16642 \textcolor{comment}{/****************  Bit definition for USB\_COUNT4\_TX\_1 register  ***************/}}
\DoxyCodeLine{16643 \textcolor{preprocessor}{\#define USB\_COUNT4\_TX\_1\_COUNT4\_TX\_1         (0x03FF0000U)        }}
\DoxyCodeLine{16645 \textcolor{comment}{/****************  Bit definition for USB\_COUNT5\_TX\_0 register  ***************/}}
\DoxyCodeLine{16646 \textcolor{preprocessor}{\#define USB\_COUNT5\_TX\_0\_COUNT5\_TX\_0         (0x000003FFU)        }}
\DoxyCodeLine{16648 \textcolor{comment}{/****************  Bit definition for USB\_COUNT5\_TX\_1 register  ***************/}}
\DoxyCodeLine{16649 \textcolor{preprocessor}{\#define USB\_COUNT5\_TX\_1\_COUNT5\_TX\_1         (0x03FF0000U)        }}
\DoxyCodeLine{16651 \textcolor{comment}{/****************  Bit definition for USB\_COUNT6\_TX\_0 register  ***************/}}
\DoxyCodeLine{16652 \textcolor{preprocessor}{\#define USB\_COUNT6\_TX\_0\_COUNT6\_TX\_0         (0x000003FFU)        }}
\DoxyCodeLine{16654 \textcolor{comment}{/****************  Bit definition for USB\_COUNT6\_TX\_1 register  ***************/}}
\DoxyCodeLine{16655 \textcolor{preprocessor}{\#define USB\_COUNT6\_TX\_1\_COUNT6\_TX\_1         (0x03FF0000U)        }}
\DoxyCodeLine{16657 \textcolor{comment}{/****************  Bit definition for USB\_COUNT7\_TX\_0 register  ***************/}}
\DoxyCodeLine{16658 \textcolor{preprocessor}{\#define USB\_COUNT7\_TX\_0\_COUNT7\_TX\_0         (0x000003FFU)        }}
\DoxyCodeLine{16660 \textcolor{comment}{/****************  Bit definition for USB\_COUNT7\_TX\_1 register  ***************/}}
\DoxyCodeLine{16661 \textcolor{preprocessor}{\#define USB\_COUNT7\_TX\_1\_COUNT7\_TX\_1         (0x03FF0000U)        }}
\DoxyCodeLine{16663 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{16664 }
\DoxyCodeLine{16665 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR0\_RX register  *****************/}}
\DoxyCodeLine{16666 \textcolor{preprocessor}{\#define USB\_ADDR0\_RX\_ADDR0\_RX\_Pos                (1U)}}
\DoxyCodeLine{16667 \textcolor{preprocessor}{\#define USB\_ADDR0\_RX\_ADDR0\_RX\_Msk                (0x7FFFUL << USB\_ADDR0\_RX\_ADDR0\_RX\_Pos)}}
\DoxyCodeLine{16668 \textcolor{preprocessor}{\#define USB\_ADDR0\_RX\_ADDR0\_RX                    USB\_ADDR0\_RX\_ADDR0\_RX\_Msk     }}
\DoxyCodeLine{16670 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR1\_RX register  *****************/}}
\DoxyCodeLine{16671 \textcolor{preprocessor}{\#define USB\_ADDR1\_RX\_ADDR1\_RX\_Pos                (1U)}}
\DoxyCodeLine{16672 \textcolor{preprocessor}{\#define USB\_ADDR1\_RX\_ADDR1\_RX\_Msk                (0x7FFFUL << USB\_ADDR1\_RX\_ADDR1\_RX\_Pos)}}
\DoxyCodeLine{16673 \textcolor{preprocessor}{\#define USB\_ADDR1\_RX\_ADDR1\_RX                    USB\_ADDR1\_RX\_ADDR1\_RX\_Msk     }}
\DoxyCodeLine{16675 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR2\_RX register  *****************/}}
\DoxyCodeLine{16676 \textcolor{preprocessor}{\#define USB\_ADDR2\_RX\_ADDR2\_RX\_Pos                (1U)}}
\DoxyCodeLine{16677 \textcolor{preprocessor}{\#define USB\_ADDR2\_RX\_ADDR2\_RX\_Msk                (0x7FFFUL << USB\_ADDR2\_RX\_ADDR2\_RX\_Pos)}}
\DoxyCodeLine{16678 \textcolor{preprocessor}{\#define USB\_ADDR2\_RX\_ADDR2\_RX                    USB\_ADDR2\_RX\_ADDR2\_RX\_Msk     }}
\DoxyCodeLine{16680 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR3\_RX register  *****************/}}
\DoxyCodeLine{16681 \textcolor{preprocessor}{\#define USB\_ADDR3\_RX\_ADDR3\_RX\_Pos                (1U)}}
\DoxyCodeLine{16682 \textcolor{preprocessor}{\#define USB\_ADDR3\_RX\_ADDR3\_RX\_Msk                (0x7FFFUL << USB\_ADDR3\_RX\_ADDR3\_RX\_Pos)}}
\DoxyCodeLine{16683 \textcolor{preprocessor}{\#define USB\_ADDR3\_RX\_ADDR3\_RX                    USB\_ADDR3\_RX\_ADDR3\_RX\_Msk     }}
\DoxyCodeLine{16685 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR4\_RX register  *****************/}}
\DoxyCodeLine{16686 \textcolor{preprocessor}{\#define USB\_ADDR4\_RX\_ADDR4\_RX\_Pos                (1U)}}
\DoxyCodeLine{16687 \textcolor{preprocessor}{\#define USB\_ADDR4\_RX\_ADDR4\_RX\_Msk                (0x7FFFUL << USB\_ADDR4\_RX\_ADDR4\_RX\_Pos)}}
\DoxyCodeLine{16688 \textcolor{preprocessor}{\#define USB\_ADDR4\_RX\_ADDR4\_RX                    USB\_ADDR4\_RX\_ADDR4\_RX\_Msk     }}
\DoxyCodeLine{16690 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR5\_RX register  *****************/}}
\DoxyCodeLine{16691 \textcolor{preprocessor}{\#define USB\_ADDR5\_RX\_ADDR5\_RX\_Pos                (1U)}}
\DoxyCodeLine{16692 \textcolor{preprocessor}{\#define USB\_ADDR5\_RX\_ADDR5\_RX\_Msk                (0x7FFFUL << USB\_ADDR5\_RX\_ADDR5\_RX\_Pos)}}
\DoxyCodeLine{16693 \textcolor{preprocessor}{\#define USB\_ADDR5\_RX\_ADDR5\_RX                    USB\_ADDR5\_RX\_ADDR5\_RX\_Msk     }}
\DoxyCodeLine{16695 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR6\_RX register  *****************/}}
\DoxyCodeLine{16696 \textcolor{preprocessor}{\#define USB\_ADDR6\_RX\_ADDR6\_RX\_Pos                (1U)}}
\DoxyCodeLine{16697 \textcolor{preprocessor}{\#define USB\_ADDR6\_RX\_ADDR6\_RX\_Msk                (0x7FFFUL << USB\_ADDR6\_RX\_ADDR6\_RX\_Pos)}}
\DoxyCodeLine{16698 \textcolor{preprocessor}{\#define USB\_ADDR6\_RX\_ADDR6\_RX                    USB\_ADDR6\_RX\_ADDR6\_RX\_Msk     }}
\DoxyCodeLine{16700 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR7\_RX register  *****************/}}
\DoxyCodeLine{16701 \textcolor{preprocessor}{\#define USB\_ADDR7\_RX\_ADDR7\_RX\_Pos                (1U)}}
\DoxyCodeLine{16702 \textcolor{preprocessor}{\#define USB\_ADDR7\_RX\_ADDR7\_RX\_Msk                (0x7FFFUL << USB\_ADDR7\_RX\_ADDR7\_RX\_Pos)}}
\DoxyCodeLine{16703 \textcolor{preprocessor}{\#define USB\_ADDR7\_RX\_ADDR7\_RX                    USB\_ADDR7\_RX\_ADDR7\_RX\_Msk     }}
\DoxyCodeLine{16705 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{16706 }
\DoxyCodeLine{16707 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT0\_RX register  ****************/}}
\DoxyCodeLine{16708 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_COUNT0\_RX\_Pos              (0U)}}
\DoxyCodeLine{16709 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_COUNT0\_RX\_Msk              (0x3FFUL << USB\_COUNT0\_RX\_COUNT0\_RX\_Pos)}}
\DoxyCodeLine{16710 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_COUNT0\_RX                  USB\_COUNT0\_RX\_COUNT0\_RX\_Msk   }}
\DoxyCodeLine{16712 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos              (10U)}}
\DoxyCodeLine{16713 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_NUM\_BLOCK\_Msk              (0x1FUL << USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16714 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_NUM\_BLOCK                  USB\_COUNT0\_RX\_NUM\_BLOCK\_Msk   }}
\DoxyCodeLine{16715 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_NUM\_BLOCK\_0                (0x01UL << USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16716 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_NUM\_BLOCK\_1                (0x02UL << USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16717 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_NUM\_BLOCK\_2                (0x04UL << USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16718 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_NUM\_BLOCK\_3                (0x08UL << USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16719 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_NUM\_BLOCK\_4                (0x10UL << USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16721 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_BLSIZE\_Pos                 (15U)}}
\DoxyCodeLine{16722 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_BLSIZE\_Msk                 (0x1UL << USB\_COUNT0\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{16723 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_BLSIZE                     USB\_COUNT0\_RX\_BLSIZE\_Msk      }}
\DoxyCodeLine{16725 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT1\_RX register  ****************/}}
\DoxyCodeLine{16726 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_COUNT1\_RX\_Pos              (0U)}}
\DoxyCodeLine{16727 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_COUNT1\_RX\_Msk              (0x3FFUL << USB\_COUNT1\_RX\_COUNT1\_RX\_Pos)}}
\DoxyCodeLine{16728 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_COUNT1\_RX                  USB\_COUNT1\_RX\_COUNT1\_RX\_Msk   }}
\DoxyCodeLine{16730 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos              (10U)}}
\DoxyCodeLine{16731 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_NUM\_BLOCK\_Msk              (0x1FUL << USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16732 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_NUM\_BLOCK                  USB\_COUNT1\_RX\_NUM\_BLOCK\_Msk   }}
\DoxyCodeLine{16733 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_NUM\_BLOCK\_0                (0x01UL << USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16734 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_NUM\_BLOCK\_1                (0x02UL << USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16735 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_NUM\_BLOCK\_2                (0x04UL << USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16736 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_NUM\_BLOCK\_3                (0x08UL << USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16737 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_NUM\_BLOCK\_4                (0x10UL << USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16739 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_BLSIZE\_Pos                 (15U)}}
\DoxyCodeLine{16740 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_BLSIZE\_Msk                 (0x1UL << USB\_COUNT1\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{16741 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_BLSIZE                     USB\_COUNT1\_RX\_BLSIZE\_Msk      }}
\DoxyCodeLine{16743 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT2\_RX register  ****************/}}
\DoxyCodeLine{16744 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_COUNT2\_RX\_Pos              (0U)}}
\DoxyCodeLine{16745 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_COUNT2\_RX\_Msk              (0x3FFUL << USB\_COUNT2\_RX\_COUNT2\_RX\_Pos)}}
\DoxyCodeLine{16746 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_COUNT2\_RX                  USB\_COUNT2\_RX\_COUNT2\_RX\_Msk   }}
\DoxyCodeLine{16748 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos              (10U)}}
\DoxyCodeLine{16749 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_NUM\_BLOCK\_Msk              (0x1FUL << USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16750 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_NUM\_BLOCK                  USB\_COUNT2\_RX\_NUM\_BLOCK\_Msk   }}
\DoxyCodeLine{16751 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_NUM\_BLOCK\_0                (0x01UL << USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16752 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_NUM\_BLOCK\_1                (0x02UL << USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16753 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_NUM\_BLOCK\_2                (0x04UL << USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16754 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_NUM\_BLOCK\_3                (0x08UL << USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16755 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_NUM\_BLOCK\_4                (0x10UL << USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16757 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_BLSIZE\_Pos                 (15U)}}
\DoxyCodeLine{16758 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_BLSIZE\_Msk                 (0x1UL << USB\_COUNT2\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{16759 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_BLSIZE                     USB\_COUNT2\_RX\_BLSIZE\_Msk      }}
\DoxyCodeLine{16761 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT3\_RX register  ****************/}}
\DoxyCodeLine{16762 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_COUNT3\_RX\_Pos              (0U)}}
\DoxyCodeLine{16763 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_COUNT3\_RX\_Msk              (0x3FFUL << USB\_COUNT3\_RX\_COUNT3\_RX\_Pos)}}
\DoxyCodeLine{16764 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_COUNT3\_RX                  USB\_COUNT3\_RX\_COUNT3\_RX\_Msk   }}
\DoxyCodeLine{16766 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos              (10U)}}
\DoxyCodeLine{16767 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_NUM\_BLOCK\_Msk              (0x1FUL << USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16768 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_NUM\_BLOCK                  USB\_COUNT3\_RX\_NUM\_BLOCK\_Msk   }}
\DoxyCodeLine{16769 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_NUM\_BLOCK\_0                (0x01UL << USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16770 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_NUM\_BLOCK\_1                (0x02UL << USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16771 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_NUM\_BLOCK\_2                (0x04UL << USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16772 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_NUM\_BLOCK\_3                (0x08UL << USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16773 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_NUM\_BLOCK\_4                (0x10UL << USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16775 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_BLSIZE\_Pos                 (15U)}}
\DoxyCodeLine{16776 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_BLSIZE\_Msk                 (0x1UL << USB\_COUNT3\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{16777 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_BLSIZE                     USB\_COUNT3\_RX\_BLSIZE\_Msk      }}
\DoxyCodeLine{16779 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT4\_RX register  ****************/}}
\DoxyCodeLine{16780 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_COUNT4\_RX\_Pos              (0U)}}
\DoxyCodeLine{16781 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_COUNT4\_RX\_Msk              (0x3FFUL << USB\_COUNT4\_RX\_COUNT4\_RX\_Pos)}}
\DoxyCodeLine{16782 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_COUNT4\_RX                  USB\_COUNT4\_RX\_COUNT4\_RX\_Msk   }}
\DoxyCodeLine{16784 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos              (10U)}}
\DoxyCodeLine{16785 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_NUM\_BLOCK\_Msk              (0x1FUL << USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16786 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_NUM\_BLOCK                  USB\_COUNT4\_RX\_NUM\_BLOCK\_Msk   }}
\DoxyCodeLine{16787 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_NUM\_BLOCK\_0                (0x01UL << USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16788 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_NUM\_BLOCK\_1                (0x02UL << USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16789 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_NUM\_BLOCK\_2                (0x04UL << USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16790 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_NUM\_BLOCK\_3                (0x08UL << USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16791 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_NUM\_BLOCK\_4                (0x10UL << USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16793 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_BLSIZE\_Pos                 (15U)}}
\DoxyCodeLine{16794 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_BLSIZE\_Msk                 (0x1UL << USB\_COUNT4\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{16795 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_BLSIZE                     USB\_COUNT4\_RX\_BLSIZE\_Msk      }}
\DoxyCodeLine{16797 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT5\_RX register  ****************/}}
\DoxyCodeLine{16798 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_COUNT5\_RX\_Pos              (0U)}}
\DoxyCodeLine{16799 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_COUNT5\_RX\_Msk              (0x3FFUL << USB\_COUNT5\_RX\_COUNT5\_RX\_Pos)}}
\DoxyCodeLine{16800 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_COUNT5\_RX                  USB\_COUNT5\_RX\_COUNT5\_RX\_Msk   }}
\DoxyCodeLine{16802 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos              (10U)}}
\DoxyCodeLine{16803 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_NUM\_BLOCK\_Msk              (0x1FUL << USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16804 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_NUM\_BLOCK                  USB\_COUNT5\_RX\_NUM\_BLOCK\_Msk   }}
\DoxyCodeLine{16805 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_NUM\_BLOCK\_0                (0x01UL << USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16806 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_NUM\_BLOCK\_1                (0x02UL << USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16807 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_NUM\_BLOCK\_2                (0x04UL << USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16808 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_NUM\_BLOCK\_3                (0x08UL << USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16809 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_NUM\_BLOCK\_4                (0x10UL << USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16811 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_BLSIZE\_Pos                 (15U)}}
\DoxyCodeLine{16812 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_BLSIZE\_Msk                 (0x1UL << USB\_COUNT5\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{16813 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_BLSIZE                     USB\_COUNT5\_RX\_BLSIZE\_Msk      }}
\DoxyCodeLine{16815 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT6\_RX register  ****************/}}
\DoxyCodeLine{16816 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_COUNT6\_RX\_Pos              (0U)}}
\DoxyCodeLine{16817 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_COUNT6\_RX\_Msk              (0x3FFUL << USB\_COUNT6\_RX\_COUNT6\_RX\_Pos)}}
\DoxyCodeLine{16818 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_COUNT6\_RX                  USB\_COUNT6\_RX\_COUNT6\_RX\_Msk   }}
\DoxyCodeLine{16820 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos              (10U)}}
\DoxyCodeLine{16821 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_NUM\_BLOCK\_Msk              (0x1FUL << USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16822 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_NUM\_BLOCK                  USB\_COUNT6\_RX\_NUM\_BLOCK\_Msk   }}
\DoxyCodeLine{16823 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_NUM\_BLOCK\_0                (0x01UL << USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16824 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_NUM\_BLOCK\_1                (0x02UL << USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16825 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_NUM\_BLOCK\_2                (0x04UL << USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16826 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_NUM\_BLOCK\_3                (0x08UL << USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16827 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_NUM\_BLOCK\_4                (0x10UL << USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16829 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_BLSIZE\_Pos                 (15U)}}
\DoxyCodeLine{16830 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_BLSIZE\_Msk                 (0x1UL << USB\_COUNT6\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{16831 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_BLSIZE                     USB\_COUNT6\_RX\_BLSIZE\_Msk      }}
\DoxyCodeLine{16833 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT7\_RX register  ****************/}}
\DoxyCodeLine{16834 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_COUNT7\_RX\_Pos              (0U)}}
\DoxyCodeLine{16835 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_COUNT7\_RX\_Msk              (0x3FFUL << USB\_COUNT7\_RX\_COUNT7\_RX\_Pos)}}
\DoxyCodeLine{16836 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_COUNT7\_RX                  USB\_COUNT7\_RX\_COUNT7\_RX\_Msk   }}
\DoxyCodeLine{16838 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos              (10U)}}
\DoxyCodeLine{16839 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_NUM\_BLOCK\_Msk              (0x1FUL << USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16840 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_NUM\_BLOCK                  USB\_COUNT7\_RX\_NUM\_BLOCK\_Msk   }}
\DoxyCodeLine{16841 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_NUM\_BLOCK\_0                (0x01UL << USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16842 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_NUM\_BLOCK\_1                (0x02UL << USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16843 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_NUM\_BLOCK\_2                (0x04UL << USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16844 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_NUM\_BLOCK\_3                (0x08UL << USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16845 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_NUM\_BLOCK\_4                (0x10UL << USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{16847 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_BLSIZE\_Pos                 (15U)}}
\DoxyCodeLine{16848 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_BLSIZE\_Msk                 (0x1UL << USB\_COUNT7\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{16849 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_BLSIZE                     USB\_COUNT7\_RX\_BLSIZE\_Msk      }}
\DoxyCodeLine{16851 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{16852 }
\DoxyCodeLine{16853 \textcolor{comment}{/****************  Bit definition for USB\_COUNT0\_RX\_0 register  ***************/}}
\DoxyCodeLine{16854 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_0\_COUNT0\_RX\_0              (0x000003FFU)           }}
\DoxyCodeLine{16856 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0              (0x00007C00U)           }}
\DoxyCodeLine{16857 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_0            (0x00000400U)           }}
\DoxyCodeLine{16858 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_1            (0x00000800U)           }}
\DoxyCodeLine{16859 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_2            (0x00001000U)           }}
\DoxyCodeLine{16860 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_3            (0x00002000U)           }}
\DoxyCodeLine{16861 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_4            (0x00004000U)           }}
\DoxyCodeLine{16863 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_0\_BLSIZE\_0                 (0x00008000U)           }}
\DoxyCodeLine{16865 \textcolor{comment}{/****************  Bit definition for USB\_COUNT0\_RX\_1 register  ***************/}}
\DoxyCodeLine{16866 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_1\_COUNT0\_RX\_1              (0x03FF0000U)           }}
\DoxyCodeLine{16868 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1              (0x7C000000U)           }}
\DoxyCodeLine{16869 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_0            (0x04000000U)           }}
\DoxyCodeLine{16870 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_1            (0x08000000U)           }}
\DoxyCodeLine{16871 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_2            (0x10000000U)           }}
\DoxyCodeLine{16872 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_3            (0x20000000U)           }}
\DoxyCodeLine{16873 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_4            (0x40000000U)           }}
\DoxyCodeLine{16875 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_1\_BLSIZE\_1                 (0x80000000U)           }}
\DoxyCodeLine{16877 \textcolor{comment}{/****************  Bit definition for USB\_COUNT1\_RX\_0 register  ***************/}}
\DoxyCodeLine{16878 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_0\_COUNT1\_RX\_0              (0x000003FFU)           }}
\DoxyCodeLine{16880 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0              (0x00007C00U)           }}
\DoxyCodeLine{16881 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_0            (0x00000400U)           }}
\DoxyCodeLine{16882 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_1            (0x00000800U)           }}
\DoxyCodeLine{16883 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_2            (0x00001000U)           }}
\DoxyCodeLine{16884 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_3            (0x00002000U)           }}
\DoxyCodeLine{16885 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_4            (0x00004000U)           }}
\DoxyCodeLine{16887 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_0\_BLSIZE\_0                 (0x00008000U)           }}
\DoxyCodeLine{16889 \textcolor{comment}{/****************  Bit definition for USB\_COUNT1\_RX\_1 register  ***************/}}
\DoxyCodeLine{16890 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_1\_COUNT1\_RX\_1              (0x03FF0000U)           }}
\DoxyCodeLine{16892 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1              (0x7C000000U)           }}
\DoxyCodeLine{16893 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_0            (0x04000000U)           }}
\DoxyCodeLine{16894 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_1            (0x08000000U)           }}
\DoxyCodeLine{16895 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_2            (0x10000000U)           }}
\DoxyCodeLine{16896 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_3            (0x20000000U)           }}
\DoxyCodeLine{16897 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_4            (0x40000000U)           }}
\DoxyCodeLine{16899 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_1\_BLSIZE\_1                 (0x80000000U)           }}
\DoxyCodeLine{16901 \textcolor{comment}{/****************  Bit definition for USB\_COUNT2\_RX\_0 register  ***************/}}
\DoxyCodeLine{16902 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_0\_COUNT2\_RX\_0              (0x000003FFU)           }}
\DoxyCodeLine{16904 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0              (0x00007C00U)           }}
\DoxyCodeLine{16905 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_0            (0x00000400U)           }}
\DoxyCodeLine{16906 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_1            (0x00000800U)           }}
\DoxyCodeLine{16907 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_2            (0x00001000U)           }}
\DoxyCodeLine{16908 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_3            (0x00002000U)           }}
\DoxyCodeLine{16909 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_4            (0x00004000U)           }}
\DoxyCodeLine{16911 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_0\_BLSIZE\_0                 (0x00008000U)           }}
\DoxyCodeLine{16913 \textcolor{comment}{/****************  Bit definition for USB\_COUNT2\_RX\_1 register  ***************/}}
\DoxyCodeLine{16914 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_1\_COUNT2\_RX\_1              (0x03FF0000U)           }}
\DoxyCodeLine{16916 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1              (0x7C000000U)           }}
\DoxyCodeLine{16917 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_0            (0x04000000U)           }}
\DoxyCodeLine{16918 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_1            (0x08000000U)           }}
\DoxyCodeLine{16919 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_2            (0x10000000U)           }}
\DoxyCodeLine{16920 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_3            (0x20000000U)           }}
\DoxyCodeLine{16921 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_4            (0x40000000U)           }}
\DoxyCodeLine{16923 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_1\_BLSIZE\_1                 (0x80000000U)           }}
\DoxyCodeLine{16925 \textcolor{comment}{/****************  Bit definition for USB\_COUNT3\_RX\_0 register  ***************/}}
\DoxyCodeLine{16926 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_0\_COUNT3\_RX\_0              (0x000003FFU)           }}
\DoxyCodeLine{16928 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0              (0x00007C00U)           }}
\DoxyCodeLine{16929 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_0            (0x00000400U)           }}
\DoxyCodeLine{16930 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_1            (0x00000800U)           }}
\DoxyCodeLine{16931 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_2            (0x00001000U)           }}
\DoxyCodeLine{16932 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_3            (0x00002000U)           }}
\DoxyCodeLine{16933 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_4            (0x00004000U)           }}
\DoxyCodeLine{16935 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_0\_BLSIZE\_0                 (0x00008000U)           }}
\DoxyCodeLine{16937 \textcolor{comment}{/****************  Bit definition for USB\_COUNT3\_RX\_1 register  ***************/}}
\DoxyCodeLine{16938 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_1\_COUNT3\_RX\_1              (0x03FF0000U)           }}
\DoxyCodeLine{16940 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1              (0x7C000000U)           }}
\DoxyCodeLine{16941 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_0            (0x04000000U)           }}
\DoxyCodeLine{16942 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_1            (0x08000000U)           }}
\DoxyCodeLine{16943 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_2            (0x10000000U)           }}
\DoxyCodeLine{16944 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_3            (0x20000000U)           }}
\DoxyCodeLine{16945 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_4            (0x40000000U)           }}
\DoxyCodeLine{16947 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_1\_BLSIZE\_1                 (0x80000000U)           }}
\DoxyCodeLine{16949 \textcolor{comment}{/****************  Bit definition for USB\_COUNT4\_RX\_0 register  ***************/}}
\DoxyCodeLine{16950 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_0\_COUNT4\_RX\_0              (0x000003FFU)           }}
\DoxyCodeLine{16952 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0              (0x00007C00U)           }}
\DoxyCodeLine{16953 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_0            (0x00000400U)           }}
\DoxyCodeLine{16954 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_1            (0x00000800U)           }}
\DoxyCodeLine{16955 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_2            (0x00001000U)           }}
\DoxyCodeLine{16956 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_3            (0x00002000U)           }}
\DoxyCodeLine{16957 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_4            (0x00004000U)           }}
\DoxyCodeLine{16959 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_0\_BLSIZE\_0                 (0x00008000U)           }}
\DoxyCodeLine{16961 \textcolor{comment}{/****************  Bit definition for USB\_COUNT4\_RX\_1 register  ***************/}}
\DoxyCodeLine{16962 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_1\_COUNT4\_RX\_1              (0x03FF0000U)           }}
\DoxyCodeLine{16964 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1              (0x7C000000U)           }}
\DoxyCodeLine{16965 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_0            (0x04000000U)           }}
\DoxyCodeLine{16966 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_1            (0x08000000U)           }}
\DoxyCodeLine{16967 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_2            (0x10000000U)           }}
\DoxyCodeLine{16968 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_3            (0x20000000U)           }}
\DoxyCodeLine{16969 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_4            (0x40000000U)           }}
\DoxyCodeLine{16971 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_1\_BLSIZE\_1                 (0x80000000U)           }}
\DoxyCodeLine{16973 \textcolor{comment}{/****************  Bit definition for USB\_COUNT5\_RX\_0 register  ***************/}}
\DoxyCodeLine{16974 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_0\_COUNT5\_RX\_0              (0x000003FFU)           }}
\DoxyCodeLine{16976 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0              (0x00007C00U)           }}
\DoxyCodeLine{16977 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_0            (0x00000400U)           }}
\DoxyCodeLine{16978 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_1            (0x00000800U)           }}
\DoxyCodeLine{16979 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_2            (0x00001000U)           }}
\DoxyCodeLine{16980 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_3            (0x00002000U)           }}
\DoxyCodeLine{16981 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_4            (0x00004000U)           }}
\DoxyCodeLine{16983 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_0\_BLSIZE\_0                 (0x00008000U)           }}
\DoxyCodeLine{16985 \textcolor{comment}{/****************  Bit definition for USB\_COUNT5\_RX\_1 register  ***************/}}
\DoxyCodeLine{16986 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_1\_COUNT5\_RX\_1              (0x03FF0000U)           }}
\DoxyCodeLine{16988 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1              (0x7C000000U)           }}
\DoxyCodeLine{16989 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_0            (0x04000000U)           }}
\DoxyCodeLine{16990 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_1            (0x08000000U)           }}
\DoxyCodeLine{16991 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_2            (0x10000000U)           }}
\DoxyCodeLine{16992 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_3            (0x20000000U)           }}
\DoxyCodeLine{16993 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_4            (0x40000000U)           }}
\DoxyCodeLine{16995 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_1\_BLSIZE\_1                 (0x80000000U)           }}
\DoxyCodeLine{16997 \textcolor{comment}{/***************  Bit definition for USB\_COUNT6\_RX\_0  register  ***************/}}
\DoxyCodeLine{16998 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_0\_COUNT6\_RX\_0              (0x000003FFU)           }}
\DoxyCodeLine{17000 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0              (0x00007C00U)           }}
\DoxyCodeLine{17001 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_0            (0x00000400U)           }}
\DoxyCodeLine{17002 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_1            (0x00000800U)           }}
\DoxyCodeLine{17003 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_2            (0x00001000U)           }}
\DoxyCodeLine{17004 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_3            (0x00002000U)           }}
\DoxyCodeLine{17005 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_4            (0x00004000U)           }}
\DoxyCodeLine{17007 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_0\_BLSIZE\_0                 (0x00008000U)           }}
\DoxyCodeLine{17009 \textcolor{comment}{/****************  Bit definition for USB\_COUNT6\_RX\_1 register  ***************/}}
\DoxyCodeLine{17010 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_1\_COUNT6\_RX\_1              (0x03FF0000U)           }}
\DoxyCodeLine{17012 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1              (0x7C000000U)           }}
\DoxyCodeLine{17013 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_0            (0x04000000U)           }}
\DoxyCodeLine{17014 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_1            (0x08000000U)           }}
\DoxyCodeLine{17015 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_2            (0x10000000U)           }}
\DoxyCodeLine{17016 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_3            (0x20000000U)           }}
\DoxyCodeLine{17017 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_4            (0x40000000U)           }}
\DoxyCodeLine{17019 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_1\_BLSIZE\_1                 (0x80000000U)           }}
\DoxyCodeLine{17021 \textcolor{comment}{/***************  Bit definition for USB\_COUNT7\_RX\_0 register  ****************/}}
\DoxyCodeLine{17022 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_0\_COUNT7\_RX\_0              (0x000003FFU)           }}
\DoxyCodeLine{17024 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0              (0x00007C00U)           }}
\DoxyCodeLine{17025 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_0            (0x00000400U)           }}
\DoxyCodeLine{17026 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_1            (0x00000800U)           }}
\DoxyCodeLine{17027 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_2            (0x00001000U)           }}
\DoxyCodeLine{17028 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_3            (0x00002000U)           }}
\DoxyCodeLine{17029 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_4            (0x00004000U)           }}
\DoxyCodeLine{17031 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_0\_BLSIZE\_0                 (0x00008000U)           }}
\DoxyCodeLine{17033 \textcolor{comment}{/***************  Bit definition for USB\_COUNT7\_RX\_1 register  ****************/}}
\DoxyCodeLine{17034 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_1\_COUNT7\_RX\_1              (0x03FF0000U)           }}
\DoxyCodeLine{17036 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1              (0x7C000000U)           }}
\DoxyCodeLine{17037 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_0            (0x04000000U)           }}
\DoxyCodeLine{17038 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_1            (0x08000000U)           }}
\DoxyCodeLine{17039 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_2            (0x10000000U)           }}
\DoxyCodeLine{17040 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_3            (0x20000000U)           }}
\DoxyCodeLine{17041 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_4            (0x40000000U)           }}
\DoxyCodeLine{17043 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_1\_BLSIZE\_1                 (0x80000000U)           }}
\DoxyCodeLine{17045 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{17046 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{17047 \textcolor{comment}{/*                                    UCPD                                    */}}
\DoxyCodeLine{17048 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{17049 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{17050 \textcolor{comment}{/********************  Bits definition for UCPD\_CFG1 register  *******************/}}
\DoxyCodeLine{17051 \textcolor{preprocessor}{\#define UCPD\_CFG1\_HBITCLKDIV\_Pos            (0U)}}
\DoxyCodeLine{17052 \textcolor{preprocessor}{\#define UCPD\_CFG1\_HBITCLKDIV\_Msk            (0x3FUL << UCPD\_CFG1\_HBITCLKDIV\_Pos) }}
\DoxyCodeLine{17053 \textcolor{preprocessor}{\#define UCPD\_CFG1\_HBITCLKDIV                UCPD\_CFG1\_HBITCLKDIV\_Msk             }}
\DoxyCodeLine{17054 \textcolor{preprocessor}{\#define UCPD\_CFG1\_HBITCLKDIV\_0              (0x01UL << UCPD\_CFG1\_HBITCLKDIV\_Pos) }}
\DoxyCodeLine{17055 \textcolor{preprocessor}{\#define UCPD\_CFG1\_HBITCLKDIV\_1              (0x02UL << UCPD\_CFG1\_HBITCLKDIV\_Pos) }}
\DoxyCodeLine{17056 \textcolor{preprocessor}{\#define UCPD\_CFG1\_HBITCLKDIV\_2              (0x04UL << UCPD\_CFG1\_HBITCLKDIV\_Pos) }}
\DoxyCodeLine{17057 \textcolor{preprocessor}{\#define UCPD\_CFG1\_HBITCLKDIV\_3              (0x08UL << UCPD\_CFG1\_HBITCLKDIV\_Pos) }}
\DoxyCodeLine{17058 \textcolor{preprocessor}{\#define UCPD\_CFG1\_HBITCLKDIV\_4              (0x10UL << UCPD\_CFG1\_HBITCLKDIV\_Pos) }}
\DoxyCodeLine{17059 \textcolor{preprocessor}{\#define UCPD\_CFG1\_HBITCLKDIV\_5              (0x20UL << UCPD\_CFG1\_HBITCLKDIV\_Pos) }}
\DoxyCodeLine{17060 \textcolor{preprocessor}{\#define UCPD\_CFG1\_IFRGAP\_Pos                (6U)}}
\DoxyCodeLine{17061 \textcolor{preprocessor}{\#define UCPD\_CFG1\_IFRGAP\_Msk                (0x1FUL << UCPD\_CFG1\_IFRGAP\_Pos)     }}
\DoxyCodeLine{17062 \textcolor{preprocessor}{\#define UCPD\_CFG1\_IFRGAP                    UCPD\_CFG1\_IFRGAP\_Msk                 }}
\DoxyCodeLine{17063 \textcolor{preprocessor}{\#define UCPD\_CFG1\_IFRGAP\_0                  (0x01UL << UCPD\_CFG1\_IFRGAP\_Pos)     }}
\DoxyCodeLine{17064 \textcolor{preprocessor}{\#define UCPD\_CFG1\_IFRGAP\_1                  (0x02UL << UCPD\_CFG1\_IFRGAP\_Pos)     }}
\DoxyCodeLine{17065 \textcolor{preprocessor}{\#define UCPD\_CFG1\_IFRGAP\_2                  (0x04UL << UCPD\_CFG1\_IFRGAP\_Pos)     }}
\DoxyCodeLine{17066 \textcolor{preprocessor}{\#define UCPD\_CFG1\_IFRGAP\_3                  (0x08UL << UCPD\_CFG1\_IFRGAP\_Pos)     }}
\DoxyCodeLine{17067 \textcolor{preprocessor}{\#define UCPD\_CFG1\_IFRGAP\_4                  (0x10UL << UCPD\_CFG1\_IFRGAP\_Pos)     }}
\DoxyCodeLine{17068 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TRANSWIN\_Pos              (11U)}}
\DoxyCodeLine{17069 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TRANSWIN\_Msk              (0x1FUL << UCPD\_CFG1\_TRANSWIN\_Pos)   }}
\DoxyCodeLine{17070 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TRANSWIN                  UCPD\_CFG1\_TRANSWIN\_Msk               }}
\DoxyCodeLine{17071 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TRANSWIN\_0                (0x01UL << UCPD\_CFG1\_TRANSWIN\_Pos)   }}
\DoxyCodeLine{17072 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TRANSWIN\_1                (0x02UL << UCPD\_CFG1\_TRANSWIN\_Pos)   }}
\DoxyCodeLine{17073 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TRANSWIN\_2                (0x04UL << UCPD\_CFG1\_TRANSWIN\_Pos)   }}
\DoxyCodeLine{17074 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TRANSWIN\_3                (0x08UL << UCPD\_CFG1\_TRANSWIN\_Pos)   }}
\DoxyCodeLine{17075 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TRANSWIN\_4                (0x10UL << UCPD\_CFG1\_TRANSWIN\_Pos)   }}
\DoxyCodeLine{17076 \textcolor{preprocessor}{\#define UCPD\_CFG1\_PSC\_UCPDCLK\_Pos           (17U)}}
\DoxyCodeLine{17077 \textcolor{preprocessor}{\#define UCPD\_CFG1\_PSC\_UCPDCLK\_Msk           (0x7UL << UCPD\_CFG1\_PSC\_UCPDCLK\_Pos) }}
\DoxyCodeLine{17078 \textcolor{preprocessor}{\#define UCPD\_CFG1\_PSC\_UCPDCLK               UCPD\_CFG1\_PSC\_UCPDCLK\_Msk            }}
\DoxyCodeLine{17079 \textcolor{preprocessor}{\#define UCPD\_CFG1\_PSC\_UCPDCLK\_0             (0x1UL << UCPD\_CFG1\_PSC\_UCPDCLK\_Pos) }}
\DoxyCodeLine{17080 \textcolor{preprocessor}{\#define UCPD\_CFG1\_PSC\_UCPDCLK\_1             (0x2UL << UCPD\_CFG1\_PSC\_UCPDCLK\_Pos) }}
\DoxyCodeLine{17081 \textcolor{preprocessor}{\#define UCPD\_CFG1\_PSC\_UCPDCLK\_2             (0x4UL << UCPD\_CFG1\_PSC\_UCPDCLK\_Pos) }}
\DoxyCodeLine{17082 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_Pos            (20U)}}
\DoxyCodeLine{17083 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_Msk            (0x1FFUL << UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{17084 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN                UCPD\_CFG1\_RXORDSETEN\_Msk             }}
\DoxyCodeLine{17085 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_0              (0x001UL << UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{17086 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_1              (0x002UL << UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{17087 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_2              (0x004UL << UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{17088 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_3              (0x008UL << UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{17089 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_4              (0x010UL << UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{17090 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_5              (0x020UL << UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{17091 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_6              (0x040UL << UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{17092 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_7              (0x080UL << UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{17093 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_8              (0x100UL << UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{17094 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TXDMAEN\_Pos               (29U)}}
\DoxyCodeLine{17095 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TXDMAEN\_Msk               (0x1UL << UCPD\_CFG1\_TXDMAEN\_Pos)     }}
\DoxyCodeLine{17096 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TXDMAEN                   UCPD\_CFG1\_TXDMAEN\_Msk                }}
\DoxyCodeLine{17097 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXDMAEN\_Pos               (30U)}}
\DoxyCodeLine{17098 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXDMAEN\_Msk               (0x1UL << UCPD\_CFG1\_RXDMAEN\_Pos)     }}
\DoxyCodeLine{17099 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXDMAEN                   UCPD\_CFG1\_RXDMAEN\_Msk                }}
\DoxyCodeLine{17100 \textcolor{preprocessor}{\#define UCPD\_CFG1\_UCPDEN\_Pos                (31U)}}
\DoxyCodeLine{17101 \textcolor{preprocessor}{\#define UCPD\_CFG1\_UCPDEN\_Msk                (0x1UL << UCPD\_CFG1\_UCPDEN\_Pos)      }}
\DoxyCodeLine{17102 \textcolor{preprocessor}{\#define UCPD\_CFG1\_UCPDEN                    UCPD\_CFG1\_UCPDEN\_Msk                 }}
\DoxyCodeLine{17104 \textcolor{comment}{/********************  Bits definition for UCPD\_CFG2 register  *******************/}}
\DoxyCodeLine{17105 \textcolor{preprocessor}{\#define UCPD\_CFG2\_RXFILTDIS\_Pos             (0U)}}
\DoxyCodeLine{17106 \textcolor{preprocessor}{\#define UCPD\_CFG2\_RXFILTDIS\_Msk             (0x1UL << UCPD\_CFG2\_RXFILTDIS\_Pos)   }}
\DoxyCodeLine{17107 \textcolor{preprocessor}{\#define UCPD\_CFG2\_RXFILTDIS                 UCPD\_CFG2\_RXFILTDIS\_Msk              }}
\DoxyCodeLine{17108 \textcolor{preprocessor}{\#define UCPD\_CFG2\_RXFILT2N3\_Pos             (1U)}}
\DoxyCodeLine{17109 \textcolor{preprocessor}{\#define UCPD\_CFG2\_RXFILT2N3\_Msk             (0x1UL << UCPD\_CFG2\_RXFILT2N3\_Pos)   }}
\DoxyCodeLine{17110 \textcolor{preprocessor}{\#define UCPD\_CFG2\_RXFILT2N3                 UCPD\_CFG2\_RXFILT2N3\_Msk              }}
\DoxyCodeLine{17111 \textcolor{preprocessor}{\#define UCPD\_CFG2\_FORCECLK\_Pos              (2U)}}
\DoxyCodeLine{17112 \textcolor{preprocessor}{\#define UCPD\_CFG2\_FORCECLK\_Msk              (0x1UL << UCPD\_CFG2\_FORCECLK\_Pos)    }}
\DoxyCodeLine{17113 \textcolor{preprocessor}{\#define UCPD\_CFG2\_FORCECLK                  UCPD\_CFG2\_FORCECLK\_Msk               }}
\DoxyCodeLine{17114 \textcolor{preprocessor}{\#define UCPD\_CFG2\_WUPEN\_Pos                 (3U)}}
\DoxyCodeLine{17115 \textcolor{preprocessor}{\#define UCPD\_CFG2\_WUPEN\_Msk                 (0x1UL << UCPD\_CFG2\_WUPEN\_Pos)       }}
\DoxyCodeLine{17116 \textcolor{preprocessor}{\#define UCPD\_CFG2\_WUPEN                     UCPD\_CFG2\_WUPEN\_Msk                  }}
\DoxyCodeLine{17118 \textcolor{comment}{/********************  Bits definition for UCPD\_CR register  ********************/}}
\DoxyCodeLine{17119 \textcolor{preprocessor}{\#define UCPD\_CR\_TXMODE\_Pos                  (0U)}}
\DoxyCodeLine{17120 \textcolor{preprocessor}{\#define UCPD\_CR\_TXMODE\_Msk                  (0x3UL << UCPD\_CR\_TXMODE\_Pos)        }}
\DoxyCodeLine{17121 \textcolor{preprocessor}{\#define UCPD\_CR\_TXMODE                      UCPD\_CR\_TXMODE\_Msk                   }}
\DoxyCodeLine{17122 \textcolor{preprocessor}{\#define UCPD\_CR\_TXMODE\_0                    (0x1UL << UCPD\_CR\_TXMODE\_Pos)        }}
\DoxyCodeLine{17123 \textcolor{preprocessor}{\#define UCPD\_CR\_TXMODE\_1                    (0x2UL << UCPD\_CR\_TXMODE\_Pos)        }}
\DoxyCodeLine{17124 \textcolor{preprocessor}{\#define UCPD\_CR\_TXSEND\_Pos                  (2U)}}
\DoxyCodeLine{17125 \textcolor{preprocessor}{\#define UCPD\_CR\_TXSEND\_Msk                  (0x1UL << UCPD\_CR\_TXSEND\_Pos)        }}
\DoxyCodeLine{17126 \textcolor{preprocessor}{\#define UCPD\_CR\_TXSEND                      UCPD\_CR\_TXSEND\_Msk                   }}
\DoxyCodeLine{17127 \textcolor{preprocessor}{\#define UCPD\_CR\_TXHRST\_Pos                  (3U)}}
\DoxyCodeLine{17128 \textcolor{preprocessor}{\#define UCPD\_CR\_TXHRST\_Msk                  (0x1UL << UCPD\_CR\_TXHRST\_Pos)        }}
\DoxyCodeLine{17129 \textcolor{preprocessor}{\#define UCPD\_CR\_TXHRST                      UCPD\_CR\_TXHRST\_Msk                   }}
\DoxyCodeLine{17130 \textcolor{preprocessor}{\#define UCPD\_CR\_RXMODE\_Pos                  (4U)}}
\DoxyCodeLine{17131 \textcolor{preprocessor}{\#define UCPD\_CR\_RXMODE\_Msk                  (0x1UL << UCPD\_CR\_RXMODE\_Pos)        }}
\DoxyCodeLine{17132 \textcolor{preprocessor}{\#define UCPD\_CR\_RXMODE                      UCPD\_CR\_RXMODE\_Msk                   }}
\DoxyCodeLine{17133 \textcolor{preprocessor}{\#define UCPD\_CR\_PHYRXEN\_Pos                 (5U)}}
\DoxyCodeLine{17134 \textcolor{preprocessor}{\#define UCPD\_CR\_PHYRXEN\_Msk                 (0x1UL << UCPD\_CR\_PHYRXEN\_Pos)       }}
\DoxyCodeLine{17135 \textcolor{preprocessor}{\#define UCPD\_CR\_PHYRXEN                     UCPD\_CR\_PHYRXEN\_Msk                  }}
\DoxyCodeLine{17136 \textcolor{preprocessor}{\#define UCPD\_CR\_PHYCCSEL\_Pos                (6U)}}
\DoxyCodeLine{17137 \textcolor{preprocessor}{\#define UCPD\_CR\_PHYCCSEL\_Msk                (0x1UL << UCPD\_CR\_PHYCCSEL\_Pos)      }}
\DoxyCodeLine{17138 \textcolor{preprocessor}{\#define UCPD\_CR\_PHYCCSEL                    UCPD\_CR\_PHYCCSEL\_Msk                 }}
\DoxyCodeLine{17139 \textcolor{preprocessor}{\#define UCPD\_CR\_ANASUBMODE\_Pos              (7U)}}
\DoxyCodeLine{17140 \textcolor{preprocessor}{\#define UCPD\_CR\_ANASUBMODE\_Msk              (0x3UL << UCPD\_CR\_ANASUBMODE\_Pos)    }}
\DoxyCodeLine{17141 \textcolor{preprocessor}{\#define UCPD\_CR\_ANASUBMODE                  UCPD\_CR\_ANASUBMODE\_Msk               }}
\DoxyCodeLine{17142 \textcolor{preprocessor}{\#define UCPD\_CR\_ANASUBMODE\_0                (0x1UL << UCPD\_CR\_ANASUBMODE\_Pos)    }}
\DoxyCodeLine{17143 \textcolor{preprocessor}{\#define UCPD\_CR\_ANASUBMODE\_1                (0x2UL << UCPD\_CR\_ANASUBMODE\_Pos)    }}
\DoxyCodeLine{17144 \textcolor{preprocessor}{\#define UCPD\_CR\_ANAMODE\_Pos                 (9U)}}
\DoxyCodeLine{17145 \textcolor{preprocessor}{\#define UCPD\_CR\_ANAMODE\_Msk                 (0x1UL << UCPD\_CR\_ANAMODE\_Pos)       }}
\DoxyCodeLine{17146 \textcolor{preprocessor}{\#define UCPD\_CR\_ANAMODE                     UCPD\_CR\_ANAMODE\_Msk                  }}
\DoxyCodeLine{17147 \textcolor{preprocessor}{\#define UCPD\_CR\_CCENABLE\_Pos                (10U)}}
\DoxyCodeLine{17148 \textcolor{preprocessor}{\#define UCPD\_CR\_CCENABLE\_Msk                (0x3UL << UCPD\_CR\_CCENABLE\_Pos)      }}
\DoxyCodeLine{17149 \textcolor{preprocessor}{\#define UCPD\_CR\_CCENABLE                    UCPD\_CR\_CCENABLE\_Msk                 }}
\DoxyCodeLine{17150 \textcolor{preprocessor}{\#define UCPD\_CR\_CCENABLE\_0                  (0x1UL << UCPD\_CR\_CCENABLE\_Pos)      }}
\DoxyCodeLine{17151 \textcolor{preprocessor}{\#define UCPD\_CR\_CCENABLE\_1                  (0x2UL << UCPD\_CR\_CCENABLE\_Pos)      }}
\DoxyCodeLine{17152 \textcolor{preprocessor}{\#define UCPD\_CR\_FRSRXEN\_Pos                 (16U)}}
\DoxyCodeLine{17153 \textcolor{preprocessor}{\#define UCPD\_CR\_FRSRXEN\_Msk                 (0x1UL << UCPD\_CR\_FRSRXEN\_Pos)       }}
\DoxyCodeLine{17154 \textcolor{preprocessor}{\#define UCPD\_CR\_FRSRXEN                     UCPD\_CR\_FRSRXEN\_Msk                  }}
\DoxyCodeLine{17155 \textcolor{preprocessor}{\#define UCPD\_CR\_FRSTX\_Pos                   (17U)}}
\DoxyCodeLine{17156 \textcolor{preprocessor}{\#define UCPD\_CR\_FRSTX\_Msk                   (0x1UL << UCPD\_CR\_FRSTX\_Pos)         }}
\DoxyCodeLine{17157 \textcolor{preprocessor}{\#define UCPD\_CR\_FRSTX                       UCPD\_CR\_FRSTX\_Msk                    }}
\DoxyCodeLine{17158 \textcolor{preprocessor}{\#define UCPD\_CR\_RDCH\_Pos                    (18U)}}
\DoxyCodeLine{17159 \textcolor{preprocessor}{\#define UCPD\_CR\_RDCH\_Msk                    (0x1UL << UCPD\_CR\_RDCH\_Pos)          }}
\DoxyCodeLine{17160 \textcolor{preprocessor}{\#define UCPD\_CR\_RDCH                        UCPD\_CR\_RDCH\_Msk                     }}
\DoxyCodeLine{17161 \textcolor{preprocessor}{\#define UCPD\_CR\_CC1TCDIS\_Pos                (20U)}}
\DoxyCodeLine{17162 \textcolor{preprocessor}{\#define UCPD\_CR\_CC1TCDIS\_Msk                (0x1UL << UCPD\_CR\_CC1TCDIS\_Pos)      }}
\DoxyCodeLine{17163 \textcolor{preprocessor}{\#define UCPD\_CR\_CC1TCDIS                    UCPD\_CR\_CC1TCDIS\_Msk                 }}
\DoxyCodeLine{17164 \textcolor{preprocessor}{\#define UCPD\_CR\_CC2TCDIS\_Pos                (21U)}}
\DoxyCodeLine{17165 \textcolor{preprocessor}{\#define UCPD\_CR\_CC2TCDIS\_Msk                (0x1UL << UCPD\_CR\_CC2TCDIS\_Pos)      }}
\DoxyCodeLine{17166 \textcolor{preprocessor}{\#define UCPD\_CR\_CC2TCDIS                    UCPD\_CR\_CC2TCDIS\_Msk                 }}
\DoxyCodeLine{17168 \textcolor{comment}{/********************  Bits definition for UCPD\_IMR register  *******************/}}
\DoxyCodeLine{17169 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXISIE\_Pos                 (0U)}}
\DoxyCodeLine{17170 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXISIE\_Msk                 (0x1UL << UCPD\_IMR\_TXISIE\_Pos)       }}
\DoxyCodeLine{17171 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXISIE                     UCPD\_IMR\_TXISIE\_Msk                  }}
\DoxyCodeLine{17172 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXMSGDISCIE\_Pos            (1U)}}
\DoxyCodeLine{17173 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXMSGDISCIE\_Msk            (0x1UL << UCPD\_IMR\_TXMSGDISCIE\_Pos)  }}
\DoxyCodeLine{17174 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXMSGDISCIE                UCPD\_IMR\_TXMSGDISCIE\_Msk             }}
\DoxyCodeLine{17175 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXMSGSENTIE\_Pos            (2U)}}
\DoxyCodeLine{17176 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXMSGSENTIE\_Msk            (0x1UL << UCPD\_IMR\_TXMSGSENTIE\_Pos)  }}
\DoxyCodeLine{17177 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXMSGSENTIE                UCPD\_IMR\_TXMSGSENTIE\_Msk             }}
\DoxyCodeLine{17178 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXMSGABTIE\_Pos             (3U)}}
\DoxyCodeLine{17179 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXMSGABTIE\_Msk             (0x1UL << UCPD\_IMR\_TXMSGABTIE\_Pos)   }}
\DoxyCodeLine{17180 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXMSGABTIE                 UCPD\_IMR\_TXMSGABTIE\_Msk              }}
\DoxyCodeLine{17181 \textcolor{preprocessor}{\#define UCPD\_IMR\_HRSTDISCIE\_Pos             (4U)}}
\DoxyCodeLine{17182 \textcolor{preprocessor}{\#define UCPD\_IMR\_HRSTDISCIE\_Msk             (0x1UL << UCPD\_IMR\_HRSTDISCIE\_Pos)   }}
\DoxyCodeLine{17183 \textcolor{preprocessor}{\#define UCPD\_IMR\_HRSTDISCIE                 UCPD\_IMR\_HRSTDISCIE\_Msk              }}
\DoxyCodeLine{17184 \textcolor{preprocessor}{\#define UCPD\_IMR\_HRSTSENTIE\_Pos             (5U)}}
\DoxyCodeLine{17185 \textcolor{preprocessor}{\#define UCPD\_IMR\_HRSTSENTIE\_Msk             (0x1UL << UCPD\_IMR\_HRSTSENTIE\_Pos)   }}
\DoxyCodeLine{17186 \textcolor{preprocessor}{\#define UCPD\_IMR\_HRSTSENTIE                 UCPD\_IMR\_HRSTSENTIE\_Msk              }}
\DoxyCodeLine{17187 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXUNDIE\_Pos                (6U)}}
\DoxyCodeLine{17188 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXUNDIE\_Msk                (0x1UL << UCPD\_IMR\_TXUNDIE\_Pos)      }}
\DoxyCodeLine{17189 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXUNDIE                    UCPD\_IMR\_TXUNDIE\_Msk                 }}
\DoxyCodeLine{17190 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXNEIE\_Pos                 (8U)}}
\DoxyCodeLine{17191 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXNEIE\_Msk                 (0x1UL << UCPD\_IMR\_RXNEIE\_Pos)       }}
\DoxyCodeLine{17192 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXNEIE                     UCPD\_IMR\_RXNEIE\_Msk                  }}
\DoxyCodeLine{17193 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXORDDETIE\_Pos             (9U)}}
\DoxyCodeLine{17194 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXORDDETIE\_Msk             (0x1UL << UCPD\_IMR\_RXORDDETIE\_Pos)   }}
\DoxyCodeLine{17195 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXORDDETIE                 UCPD\_IMR\_RXORDDETIE\_Msk              }}
\DoxyCodeLine{17196 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXHRSTDETIE\_Pos            (10U)}}
\DoxyCodeLine{17197 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXHRSTDETIE\_Msk            (0x1UL << UCPD\_IMR\_RXHRSTDETIE\_Pos)  }}
\DoxyCodeLine{17198 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXHRSTDETIE                UCPD\_IMR\_RXHRSTDETIE\_Msk             }}
\DoxyCodeLine{17199 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXOVRIE\_Pos                (11U)}}
\DoxyCodeLine{17200 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXOVRIE\_Msk                (0x1UL << UCPD\_IMR\_RXOVRIE\_Pos)      }}
\DoxyCodeLine{17201 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXOVRIE                    UCPD\_IMR\_RXOVRIE\_Msk                 }}
\DoxyCodeLine{17202 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXMSGENDIE\_Pos             (12U)}}
\DoxyCodeLine{17203 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXMSGENDIE\_Msk             (0x1UL << UCPD\_IMR\_RXMSGENDIE\_Pos)   }}
\DoxyCodeLine{17204 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXMSGENDIE                 UCPD\_IMR\_RXMSGENDIE\_Msk              }}
\DoxyCodeLine{17205 \textcolor{preprocessor}{\#define UCPD\_IMR\_TYPECEVT1IE\_Pos            (14U)}}
\DoxyCodeLine{17206 \textcolor{preprocessor}{\#define UCPD\_IMR\_TYPECEVT1IE\_Msk            (0x1UL << UCPD\_IMR\_TYPECEVT1IE\_Pos)  }}
\DoxyCodeLine{17207 \textcolor{preprocessor}{\#define UCPD\_IMR\_TYPECEVT1IE                UCPD\_IMR\_TYPECEVT1IE\_Msk             }}
\DoxyCodeLine{17208 \textcolor{preprocessor}{\#define UCPD\_IMR\_TYPECEVT2IE\_Pos            (15U)}}
\DoxyCodeLine{17209 \textcolor{preprocessor}{\#define UCPD\_IMR\_TYPECEVT2IE\_Msk            (0x1UL << UCPD\_IMR\_TYPECEVT2IE\_Pos)  }}
\DoxyCodeLine{17210 \textcolor{preprocessor}{\#define UCPD\_IMR\_TYPECEVT2IE                UCPD\_IMR\_TYPECEVT2IE\_Msk             }}
\DoxyCodeLine{17211 \textcolor{preprocessor}{\#define UCPD\_IMR\_FRSEVTIE\_Pos               (20U)}}
\DoxyCodeLine{17212 \textcolor{preprocessor}{\#define UCPD\_IMR\_FRSEVTIE\_Msk               (0x1UL << UCPD\_IMR\_FRSEVTIE\_Pos)     }}
\DoxyCodeLine{17213 \textcolor{preprocessor}{\#define UCPD\_IMR\_FRSEVTIE                   UCPD\_IMR\_FRSEVTIE\_Msk                }}
\DoxyCodeLine{17215 \textcolor{comment}{/********************  Bits definition for UCPD\_SR register  ********************/}}
\DoxyCodeLine{17216 \textcolor{preprocessor}{\#define UCPD\_SR\_TXIS\_Pos                    (0U)}}
\DoxyCodeLine{17217 \textcolor{preprocessor}{\#define UCPD\_SR\_TXIS\_Msk                    (0x1UL << UCPD\_SR\_TXIS\_Pos)          }}
\DoxyCodeLine{17218 \textcolor{preprocessor}{\#define UCPD\_SR\_TXIS                        UCPD\_SR\_TXIS\_Msk                     }}
\DoxyCodeLine{17219 \textcolor{preprocessor}{\#define UCPD\_SR\_TXMSGDISC\_Pos               (1U)}}
\DoxyCodeLine{17220 \textcolor{preprocessor}{\#define UCPD\_SR\_TXMSGDISC\_Msk               (0x1UL << UCPD\_SR\_TXMSGDISC\_Pos)     }}
\DoxyCodeLine{17221 \textcolor{preprocessor}{\#define UCPD\_SR\_TXMSGDISC                   UCPD\_SR\_TXMSGDISC\_Msk                }}
\DoxyCodeLine{17222 \textcolor{preprocessor}{\#define UCPD\_SR\_TXMSGSENT\_Pos               (2U)}}
\DoxyCodeLine{17223 \textcolor{preprocessor}{\#define UCPD\_SR\_TXMSGSENT\_Msk               (0x1UL << UCPD\_SR\_TXMSGSENT\_Pos)     }}
\DoxyCodeLine{17224 \textcolor{preprocessor}{\#define UCPD\_SR\_TXMSGSENT                   UCPD\_SR\_TXMSGSENT\_Msk                }}
\DoxyCodeLine{17225 \textcolor{preprocessor}{\#define UCPD\_SR\_TXMSGABT\_Pos                (3U)}}
\DoxyCodeLine{17226 \textcolor{preprocessor}{\#define UCPD\_SR\_TXMSGABT\_Msk                (0x1UL << UCPD\_SR\_TXMSGABT\_Pos)      }}
\DoxyCodeLine{17227 \textcolor{preprocessor}{\#define UCPD\_SR\_TXMSGABT                    UCPD\_SR\_TXMSGABT\_Msk                 }}
\DoxyCodeLine{17228 \textcolor{preprocessor}{\#define UCPD\_SR\_HRSTDISC\_Pos                (4U)}}
\DoxyCodeLine{17229 \textcolor{preprocessor}{\#define UCPD\_SR\_HRSTDISC\_Msk                (0x1UL << UCPD\_SR\_HRSTDISC\_Pos)      }}
\DoxyCodeLine{17230 \textcolor{preprocessor}{\#define UCPD\_SR\_HRSTDISC                    UCPD\_SR\_HRSTDISC\_Msk                 }}
\DoxyCodeLine{17231 \textcolor{preprocessor}{\#define UCPD\_SR\_HRSTSENT\_Pos                (5U)}}
\DoxyCodeLine{17232 \textcolor{preprocessor}{\#define UCPD\_SR\_HRSTSENT\_Msk                (0x1UL << UCPD\_SR\_HRSTSENT\_Pos)      }}
\DoxyCodeLine{17233 \textcolor{preprocessor}{\#define UCPD\_SR\_HRSTSENT                    UCPD\_SR\_HRSTSENT\_Msk                 }}
\DoxyCodeLine{17234 \textcolor{preprocessor}{\#define UCPD\_SR\_TXUND\_Pos                   (6U)}}
\DoxyCodeLine{17235 \textcolor{preprocessor}{\#define UCPD\_SR\_TXUND\_Msk                   (0x1UL << UCPD\_SR\_TXUND\_Pos)         }}
\DoxyCodeLine{17236 \textcolor{preprocessor}{\#define UCPD\_SR\_TXUND                       UCPD\_SR\_TXUND\_Msk                    }}
\DoxyCodeLine{17237 \textcolor{preprocessor}{\#define UCPD\_SR\_RXNE\_Pos                    (8U)}}
\DoxyCodeLine{17238 \textcolor{preprocessor}{\#define UCPD\_SR\_RXNE\_Msk                    (0x1UL << UCPD\_SR\_RXNE\_Pos)          }}
\DoxyCodeLine{17239 \textcolor{preprocessor}{\#define UCPD\_SR\_RXNE                        UCPD\_SR\_RXNE\_Msk                     }}
\DoxyCodeLine{17240 \textcolor{preprocessor}{\#define UCPD\_SR\_RXORDDET\_Pos                (9U)}}
\DoxyCodeLine{17241 \textcolor{preprocessor}{\#define UCPD\_SR\_RXORDDET\_Msk                (0x1UL << UCPD\_SR\_RXORDDET\_Pos)      }}
\DoxyCodeLine{17242 \textcolor{preprocessor}{\#define UCPD\_SR\_RXORDDET                    UCPD\_SR\_RXORDDET\_Msk                 }}
\DoxyCodeLine{17243 \textcolor{preprocessor}{\#define UCPD\_SR\_RXHRSTDET\_Pos               (10U)}}
\DoxyCodeLine{17244 \textcolor{preprocessor}{\#define UCPD\_SR\_RXHRSTDET\_Msk               (0x1UL << UCPD\_SR\_RXHRSTDET\_Pos)     }}
\DoxyCodeLine{17245 \textcolor{preprocessor}{\#define UCPD\_SR\_RXHRSTDET                   UCPD\_SR\_RXHRSTDET\_Msk                }}
\DoxyCodeLine{17246 \textcolor{preprocessor}{\#define UCPD\_SR\_RXOVR\_Pos                   (11U)}}
\DoxyCodeLine{17247 \textcolor{preprocessor}{\#define UCPD\_SR\_RXOVR\_Msk                   (0x1UL << UCPD\_SR\_RXOVR\_Pos)         }}
\DoxyCodeLine{17248 \textcolor{preprocessor}{\#define UCPD\_SR\_RXOVR                       UCPD\_SR\_RXOVR\_Msk                    }}
\DoxyCodeLine{17249 \textcolor{preprocessor}{\#define UCPD\_SR\_RXMSGEND\_Pos                (12U)}}
\DoxyCodeLine{17250 \textcolor{preprocessor}{\#define UCPD\_SR\_RXMSGEND\_Msk                (0x1UL << UCPD\_SR\_RXMSGEND\_Pos)      }}
\DoxyCodeLine{17251 \textcolor{preprocessor}{\#define UCPD\_SR\_RXMSGEND                    UCPD\_SR\_RXMSGEND\_Msk                 }}
\DoxyCodeLine{17252 \textcolor{preprocessor}{\#define UCPD\_SR\_RXERR\_Pos                   (13U)}}
\DoxyCodeLine{17253 \textcolor{preprocessor}{\#define UCPD\_SR\_RXERR\_Msk                   (0x1UL << UCPD\_SR\_RXERR\_Pos)         }}
\DoxyCodeLine{17254 \textcolor{preprocessor}{\#define UCPD\_SR\_RXERR                       UCPD\_SR\_RXERR\_Msk                    }}
\DoxyCodeLine{17255 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPECEVT1\_Pos               (14U)}}
\DoxyCodeLine{17256 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPECEVT1\_Msk               (0x1UL << UCPD\_SR\_TYPECEVT1\_Pos)     }}
\DoxyCodeLine{17257 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPECEVT1                   UCPD\_SR\_TYPECEVT1\_Msk                }}
\DoxyCodeLine{17258 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPECEVT2\_Pos               (15U)}}
\DoxyCodeLine{17259 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPECEVT2\_Msk               (0x1UL << UCPD\_SR\_TYPECEVT2\_Pos)     }}
\DoxyCodeLine{17260 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPECEVT2                   UCPD\_SR\_TYPECEVT2\_Msk                }}
\DoxyCodeLine{17261 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Pos        (16U)}}
\DoxyCodeLine{17262 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Msk        (0x3UL << UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Pos)}}
\DoxyCodeLine{17263 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPEC\_VSTATE\_CC1            UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Msk           }}
\DoxyCodeLine{17264 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPEC\_VSTATE\_CC1\_0          (0x1UL << UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Pos)}}
\DoxyCodeLine{17265 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPEC\_VSTATE\_CC1\_1          (0x2UL << UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Pos)}}
\DoxyCodeLine{17266 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Pos        (18U)}}
\DoxyCodeLine{17267 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Msk        (0x3UL << UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Pos)}}
\DoxyCodeLine{17268 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPEC\_VSTATE\_CC2            UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Msk           }}
\DoxyCodeLine{17269 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPEC\_VSTATE\_CC2\_0          (0x1UL << UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Pos)}}
\DoxyCodeLine{17270 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPEC\_VSTATE\_CC2\_1          (0x2UL << UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Pos)}}
\DoxyCodeLine{17271 \textcolor{preprocessor}{\#define UCPD\_SR\_FRSEVT\_Pos                  (20U)}}
\DoxyCodeLine{17272 \textcolor{preprocessor}{\#define UCPD\_SR\_FRSEVT\_Msk                  (0x1UL << UCPD\_SR\_FRSEVT\_Pos)        }}
\DoxyCodeLine{17273 \textcolor{preprocessor}{\#define UCPD\_SR\_FRSEVT                      UCPD\_SR\_FRSEVT\_Msk                   }}
\DoxyCodeLine{17275 \textcolor{comment}{/********************  Bits definition for UCPD\_ICR register  *******************/}}
\DoxyCodeLine{17276 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXMSGDISCCF\_Pos            (1U)}}
\DoxyCodeLine{17277 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXMSGDISCCF\_Msk            (0x1UL << UCPD\_ICR\_TXMSGDISCCF\_Pos)  }}
\DoxyCodeLine{17278 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXMSGDISCCF                UCPD\_ICR\_TXMSGDISCCF\_Msk             }}
\DoxyCodeLine{17279 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXMSGSENTCF\_Pos            (2U)}}
\DoxyCodeLine{17280 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXMSGSENTCF\_Msk            (0x1UL << UCPD\_ICR\_TXMSGSENTCF\_Pos)  }}
\DoxyCodeLine{17281 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXMSGSENTCF                UCPD\_ICR\_TXMSGSENTCF\_Msk             }}
\DoxyCodeLine{17282 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXMSGABTCF\_Pos             (3U)}}
\DoxyCodeLine{17283 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXMSGABTCF\_Msk             (0x1UL << UCPD\_ICR\_TXMSGABTCF\_Pos)   }}
\DoxyCodeLine{17284 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXMSGABTCF                 UCPD\_ICR\_TXMSGABTCF\_Msk              }}
\DoxyCodeLine{17285 \textcolor{preprocessor}{\#define UCPD\_ICR\_HRSTDISCCF\_Pos             (4U)}}
\DoxyCodeLine{17286 \textcolor{preprocessor}{\#define UCPD\_ICR\_HRSTDISCCF\_Msk             (0x1UL << UCPD\_ICR\_HRSTDISCCF\_Pos)   }}
\DoxyCodeLine{17287 \textcolor{preprocessor}{\#define UCPD\_ICR\_HRSTDISCCF                 UCPD\_ICR\_HRSTDISCCF\_Msk              }}
\DoxyCodeLine{17288 \textcolor{preprocessor}{\#define UCPD\_ICR\_HRSTSENTCF\_Pos             (5U)}}
\DoxyCodeLine{17289 \textcolor{preprocessor}{\#define UCPD\_ICR\_HRSTSENTCF\_Msk             (0x1UL << UCPD\_ICR\_HRSTSENTCF\_Pos)   }}
\DoxyCodeLine{17290 \textcolor{preprocessor}{\#define UCPD\_ICR\_HRSTSENTCF                 UCPD\_ICR\_HRSTSENTCF\_Msk              }}
\DoxyCodeLine{17291 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXUNDCF\_Pos                (6U)}}
\DoxyCodeLine{17292 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXUNDCF\_Msk                (0x1UL << UCPD\_ICR\_TXUNDCF\_Pos)      }}
\DoxyCodeLine{17293 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXUNDCF                    UCPD\_ICR\_TXUNDCF\_Msk                 }}
\DoxyCodeLine{17294 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXORDDETCF\_Pos             (9U)}}
\DoxyCodeLine{17295 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXORDDETCF\_Msk             (0x1UL << UCPD\_ICR\_RXORDDETCF\_Pos)   }}
\DoxyCodeLine{17296 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXORDDETCF                 UCPD\_ICR\_RXORDDETCF\_Msk              }}
\DoxyCodeLine{17297 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXHRSTDETCF\_Pos            (10U)}}
\DoxyCodeLine{17298 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXHRSTDETCF\_Msk            (0x1UL << UCPD\_ICR\_RXHRSTDETCF\_Pos)  }}
\DoxyCodeLine{17299 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXHRSTDETCF                UCPD\_ICR\_RXHRSTDETCF\_Msk             }}
\DoxyCodeLine{17300 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXOVRCF\_Pos                (11U)}}
\DoxyCodeLine{17301 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXOVRCF\_Msk                (0x1UL << UCPD\_ICR\_RXOVRCF\_Pos)      }}
\DoxyCodeLine{17302 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXOVRCF                    UCPD\_ICR\_RXOVRCF\_Msk                 }}
\DoxyCodeLine{17303 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXMSGENDCF\_Pos             (12U)}}
\DoxyCodeLine{17304 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXMSGENDCF\_Msk             (0x1UL << UCPD\_ICR\_RXMSGENDCF\_Pos)   }}
\DoxyCodeLine{17305 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXMSGENDCF                 UCPD\_ICR\_RXMSGENDCF\_Msk              }}
\DoxyCodeLine{17306 \textcolor{preprocessor}{\#define UCPD\_ICR\_TYPECEVT1CF\_Pos            (14U)}}
\DoxyCodeLine{17307 \textcolor{preprocessor}{\#define UCPD\_ICR\_TYPECEVT1CF\_Msk            (0x1UL << UCPD\_ICR\_TYPECEVT1CF\_Pos)  }}
\DoxyCodeLine{17308 \textcolor{preprocessor}{\#define UCPD\_ICR\_TYPECEVT1CF                UCPD\_ICR\_TYPECEVT1CF\_Msk             }}
\DoxyCodeLine{17309 \textcolor{preprocessor}{\#define UCPD\_ICR\_TYPECEVT2CF\_Pos            (15U)}}
\DoxyCodeLine{17310 \textcolor{preprocessor}{\#define UCPD\_ICR\_TYPECEVT2CF\_Msk            (0x1UL << UCPD\_ICR\_TYPECEVT2CF\_Pos)  }}
\DoxyCodeLine{17311 \textcolor{preprocessor}{\#define UCPD\_ICR\_TYPECEVT2CF                UCPD\_ICR\_TYPECEVT2CF\_Msk             }}
\DoxyCodeLine{17312 \textcolor{preprocessor}{\#define UCPD\_ICR\_FRSEVTCF\_Pos               (20U)}}
\DoxyCodeLine{17313 \textcolor{preprocessor}{\#define UCPD\_ICR\_FRSEVTCF\_Msk               (0x1UL << UCPD\_ICR\_FRSEVTCF\_Pos)     }}
\DoxyCodeLine{17314 \textcolor{preprocessor}{\#define UCPD\_ICR\_FRSEVTCF                   UCPD\_ICR\_FRSEVTCF\_Msk                }}
\DoxyCodeLine{17316 \textcolor{comment}{/********************  Bits definition for UCPD\_TXORDSET register  **************/}}
\DoxyCodeLine{17317 \textcolor{preprocessor}{\#define UCPD\_TX\_ORDSET\_TXORDSET\_Pos         (0U)}}
\DoxyCodeLine{17318 \textcolor{preprocessor}{\#define UCPD\_TX\_ORDSET\_TXORDSET\_Msk         (0xFFFFFUL << UCPD\_TX\_ORDSET\_TXORDSET\_Pos)}}
\DoxyCodeLine{17319 \textcolor{preprocessor}{\#define UCPD\_TX\_ORDSET\_TXORDSET             UCPD\_TX\_ORDSET\_TXORDSET\_Msk               }}
\DoxyCodeLine{17321 \textcolor{comment}{/********************  Bits definition for UCPD\_TXPAYSZ register  ****************/}}
\DoxyCodeLine{17322 \textcolor{preprocessor}{\#define UCPD\_TX\_PAYSZ\_TXPAYSZ\_Pos           (0U)}}
\DoxyCodeLine{17323 \textcolor{preprocessor}{\#define UCPD\_TX\_PAYSZ\_TXPAYSZ\_Msk           (0x3FFUL << UCPD\_TX\_PAYSZ\_TXPAYSZ\_Pos)}}
\DoxyCodeLine{17324 \textcolor{preprocessor}{\#define UCPD\_TX\_PAYSZ\_TXPAYSZ               UCPD\_TX\_PAYSZ\_TXPAYSZ\_Msk             }}
\DoxyCodeLine{17326 \textcolor{comment}{/********************  Bits definition for UCPD\_TXDR register  *******************/}}
\DoxyCodeLine{17327 \textcolor{preprocessor}{\#define UCPD\_TXDR\_TXDATA\_Pos                (0U)}}
\DoxyCodeLine{17328 \textcolor{preprocessor}{\#define UCPD\_TXDR\_TXDATA\_Msk                 (0xFFUL << UCPD\_TXDR\_TXDATA\_Pos)     }}
\DoxyCodeLine{17329 \textcolor{preprocessor}{\#define UCPD\_TXDR\_TXDATA                    UCPD\_TXDR\_TXDATA\_Msk                  }}
\DoxyCodeLine{17331 \textcolor{comment}{/********************  Bits definition for UCPD\_RXORDSET register  **************/}}
\DoxyCodeLine{17332 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXORDSET\_Pos         (0U)}}
\DoxyCodeLine{17333 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXORDSET\_Msk         (0x7UL << UCPD\_RX\_ORDSET\_RXORDSET\_Pos) }}
\DoxyCodeLine{17334 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXORDSET             UCPD\_RX\_ORDSET\_RXORDSET\_Msk            }}
\DoxyCodeLine{17335 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXORDSET\_0           (0x1UL << UCPD\_RX\_ORDSET\_RXORDSET\_Pos) }}
\DoxyCodeLine{17336 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXORDSET\_1           (0x2UL << UCPD\_RX\_ORDSET\_RXORDSET\_Pos) }}
\DoxyCodeLine{17337 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXORDSET\_2           (0x4UL << UCPD\_RX\_ORDSET\_RXORDSET\_Pos) }}
\DoxyCodeLine{17338 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXSOP3OF4\_Pos        (3U)}}
\DoxyCodeLine{17339 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXSOP3OF4\_Msk        (0x1UL << UCPD\_RX\_ORDSET\_RXSOP3OF4\_Pos)}}
\DoxyCodeLine{17340 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXSOP3OF4            UCPD\_RX\_ORDSET\_RXSOP3OF4\_Msk           }}
\DoxyCodeLine{17341 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXSOPKINVALID\_Pos    (4U)}}
\DoxyCodeLine{17342 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXSOPKINVALID\_Msk    (0x7UL << UCPD\_RX\_ORDSET\_RXSOPKINVALID\_Pos)}}
\DoxyCodeLine{17343 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXSOPKINVALID        UCPD\_RX\_ORDSET\_RXSOPKINVALID\_Msk           }}
\DoxyCodeLine{17345 \textcolor{comment}{/********************  Bits definition for UCPD\_RXPAYSZ register  ****************/}}
\DoxyCodeLine{17346 \textcolor{preprocessor}{\#define UCPD\_RX\_PAYSZ\_RXPAYSZ\_Pos           (0U)}}
\DoxyCodeLine{17347 \textcolor{preprocessor}{\#define UCPD\_RX\_PAYSZ\_RXPAYSZ\_Msk           (0x3FFUL << UCPD\_RX\_PAYSZ\_RXPAYSZ\_Pos)}}
\DoxyCodeLine{17348 \textcolor{preprocessor}{\#define UCPD\_RX\_PAYSZ\_RXPAYSZ               UCPD\_RX\_PAYSZ\_RXPAYSZ\_Msk             }}
\DoxyCodeLine{17350 \textcolor{comment}{/********************  Bits definition for UCPD\_RXDR register  *******************/}}
\DoxyCodeLine{17351 \textcolor{preprocessor}{\#define UCPD\_RXDR\_RXDATA\_Pos                (0U)}}
\DoxyCodeLine{17352 \textcolor{preprocessor}{\#define UCPD\_RXDR\_RXDATA\_Msk                (0xFFUL << UCPD\_RXDR\_RXDATA\_Pos)     }}
\DoxyCodeLine{17353 \textcolor{preprocessor}{\#define UCPD\_RXDR\_RXDATA                    UCPD\_RXDR\_RXDATA\_Msk                 }}
\DoxyCodeLine{17355 \textcolor{comment}{/********************  Bits definition for UCPD\_RXORDEXT1 register  **************/}}
\DoxyCodeLine{17356 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDEXT1\_RXSOPX1\_Pos         (0U)}}
\DoxyCodeLine{17357 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDEXT1\_RXSOPX1\_Msk         (0xFFFFFUL << UCPD\_RX\_ORDEXT1\_RXSOPX1\_Pos)}}
\DoxyCodeLine{17358 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDEXT1\_RXSOPX1             UCPD\_RX\_ORDEXT1\_RXSOPX1\_Msk               }}
\DoxyCodeLine{17360 \textcolor{comment}{/********************  Bits definition for UCPD\_RXORDEXT2 register  **************/}}
\DoxyCodeLine{17361 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDEXT2\_RXSOPX2\_Pos         (0U)}}
\DoxyCodeLine{17362 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDEXT2\_RXSOPX2\_Msk         (0xFFFFFUL << UCPD\_RX\_ORDEXT2\_RXSOPX2\_Pos)}}
\DoxyCodeLine{17363 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDEXT2\_RXSOPX2             UCPD\_RX\_ORDEXT2\_RXSOPX2\_Msk               }}
\DoxyCodeLine{17365 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{17366 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{17367 \textcolor{comment}{/*                            Window WATCHDOG                                 */}}
\DoxyCodeLine{17368 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{17369 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{17370 \textcolor{comment}{/*******************  Bit definition for WWDG\_CR register  ********************/}}
\DoxyCodeLine{17371 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_Pos           (0U)}}
\DoxyCodeLine{17372 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_Msk           (0x7FUL << WWDG\_CR\_T\_Pos)                      }}
\DoxyCodeLine{17373 \textcolor{preprocessor}{\#define WWDG\_CR\_T               WWDG\_CR\_T\_Msk                                  }}
\DoxyCodeLine{17374 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_0             (0x01UL << WWDG\_CR\_T\_Pos)                      }}
\DoxyCodeLine{17375 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_1             (0x02UL << WWDG\_CR\_T\_Pos)                      }}
\DoxyCodeLine{17376 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_2             (0x04UL << WWDG\_CR\_T\_Pos)                      }}
\DoxyCodeLine{17377 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_3             (0x08UL << WWDG\_CR\_T\_Pos)                      }}
\DoxyCodeLine{17378 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_4             (0x10UL << WWDG\_CR\_T\_Pos)                      }}
\DoxyCodeLine{17379 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_5             (0x20UL << WWDG\_CR\_T\_Pos)                      }}
\DoxyCodeLine{17380 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_6             (0x40UL << WWDG\_CR\_T\_Pos)                      }}
\DoxyCodeLine{17382 \textcolor{preprocessor}{\#define WWDG\_CR\_WDGA\_Pos        (7U)}}
\DoxyCodeLine{17383 \textcolor{preprocessor}{\#define WWDG\_CR\_WDGA\_Msk        (0x1UL << WWDG\_CR\_WDGA\_Pos)                    }}
\DoxyCodeLine{17384 \textcolor{preprocessor}{\#define WWDG\_CR\_WDGA            WWDG\_CR\_WDGA\_Msk                               }}
\DoxyCodeLine{17386 \textcolor{comment}{/*******************  Bit definition for WWDG\_CFR register  *******************/}}
\DoxyCodeLine{17387 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_Pos          (0U)}}
\DoxyCodeLine{17388 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_Msk          (0x7FUL << WWDG\_CFR\_W\_Pos)                     }}
\DoxyCodeLine{17389 \textcolor{preprocessor}{\#define WWDG\_CFR\_W              WWDG\_CFR\_W\_Msk                                 }}
\DoxyCodeLine{17390 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_0            (0x01UL << WWDG\_CFR\_W\_Pos)                     }}
\DoxyCodeLine{17391 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_1            (0x02UL << WWDG\_CFR\_W\_Pos)                     }}
\DoxyCodeLine{17392 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_2            (0x04UL << WWDG\_CFR\_W\_Pos)                     }}
\DoxyCodeLine{17393 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_3            (0x08UL << WWDG\_CFR\_W\_Pos)                     }}
\DoxyCodeLine{17394 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_4            (0x10UL << WWDG\_CFR\_W\_Pos)                     }}
\DoxyCodeLine{17395 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_5            (0x20UL << WWDG\_CFR\_W\_Pos)                     }}
\DoxyCodeLine{17396 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_6            (0x40UL << WWDG\_CFR\_W\_Pos)                     }}
\DoxyCodeLine{17398 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_Pos      (11U)}}
\DoxyCodeLine{17399 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_Msk      (0x7UL << WWDG\_CFR\_WDGTB\_Pos)                  }}
\DoxyCodeLine{17400 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB          WWDG\_CFR\_WDGTB\_Msk                             }}
\DoxyCodeLine{17401 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_0        (0x1UL << WWDG\_CFR\_WDGTB\_Pos)                  }}
\DoxyCodeLine{17402 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_1        (0x2UL << WWDG\_CFR\_WDGTB\_Pos)                  }}
\DoxyCodeLine{17403 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_2        (0x4UL << WWDG\_CFR\_WDGTB\_Pos)                  }}
\DoxyCodeLine{17405 \textcolor{preprocessor}{\#define WWDG\_CFR\_EWI\_Pos        (9U)}}
\DoxyCodeLine{17406 \textcolor{preprocessor}{\#define WWDG\_CFR\_EWI\_Msk        (0x1UL << WWDG\_CFR\_EWI\_Pos)                    }}
\DoxyCodeLine{17407 \textcolor{preprocessor}{\#define WWDG\_CFR\_EWI            WWDG\_CFR\_EWI\_Msk                               }}
\DoxyCodeLine{17409 \textcolor{comment}{/*******************  Bit definition for WWDG\_SR register  ********************/}}
\DoxyCodeLine{17410 \textcolor{preprocessor}{\#define WWDG\_SR\_EWIF\_Pos        (0U)}}
\DoxyCodeLine{17411 \textcolor{preprocessor}{\#define WWDG\_SR\_EWIF\_Msk        (0x1UL << WWDG\_SR\_EWIF\_Pos)                    }}
\DoxyCodeLine{17412 \textcolor{preprocessor}{\#define WWDG\_SR\_EWIF            WWDG\_SR\_EWIF\_Msk                               }}
\DoxyCodeLine{17426 \textcolor{comment}{/******************************* ADC Instances ********************************/}}
\DoxyCodeLine{17427 \textcolor{preprocessor}{\#define IS\_ADC\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \(\backslash\)}}
\DoxyCodeLine{17428 \textcolor{preprocessor}{                                       ((INSTANCE) == ADC2) || \(\backslash\)}}
\DoxyCodeLine{17429 \textcolor{preprocessor}{                                       ((INSTANCE) == ADC3) || \(\backslash\)}}
\DoxyCodeLine{17430 \textcolor{preprocessor}{                                       ((INSTANCE) == ADC4) || \(\backslash\)}}
\DoxyCodeLine{17431 \textcolor{preprocessor}{                                       ((INSTANCE) == ADC5))}}
\DoxyCodeLine{17432 }
\DoxyCodeLine{17433 \textcolor{preprocessor}{\#define IS\_ADC\_MULTIMODE\_MASTER\_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \(\backslash\)}}
\DoxyCodeLine{17434 \textcolor{preprocessor}{                                                    ((INSTANCE) == ADC3))}}
\DoxyCodeLine{17435 }
\DoxyCodeLine{17436 \textcolor{preprocessor}{\#define IS\_ADC\_COMMON\_INSTANCE(INSTANCE) (((INSTANCE) == ADC12\_COMMON) || \(\backslash\)}}
\DoxyCodeLine{17437 \textcolor{preprocessor}{                                          ((INSTANCE) == ADC345\_COMMON) )}}
\DoxyCodeLine{17438 }
\DoxyCodeLine{17439 }
\DoxyCodeLine{17440 \textcolor{comment}{/******************************** FDCAN Instances ******************************/}}
\DoxyCodeLine{17441 \textcolor{preprocessor}{\#define IS\_FDCAN\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == FDCAN1) || \(\backslash\)}}
\DoxyCodeLine{17442 \textcolor{preprocessor}{                                         ((INSTANCE) == FDCAN2) || \(\backslash\)}}
\DoxyCodeLine{17443 \textcolor{preprocessor}{                                         ((INSTANCE) == FDCAN3))}}
\DoxyCodeLine{17444 }
\DoxyCodeLine{17445 \textcolor{preprocessor}{\#define IS\_FDCAN\_CONFIG\_INSTANCE(INSTANCE) ((INSTANCE) == FDCAN\_CONFIG)}}
\DoxyCodeLine{17446 \textcolor{comment}{/******************************** COMP Instances ******************************/}}
\DoxyCodeLine{17447 \textcolor{preprocessor}{\#define IS\_COMP\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \(\backslash\)}}
\DoxyCodeLine{17448 \textcolor{preprocessor}{                                        ((INSTANCE) == COMP2) || \(\backslash\)}}
\DoxyCodeLine{17449 \textcolor{preprocessor}{                                        ((INSTANCE) == COMP3) || \(\backslash\)}}
\DoxyCodeLine{17450 \textcolor{preprocessor}{                                        ((INSTANCE) == COMP4) || \(\backslash\)}}
\DoxyCodeLine{17451 \textcolor{preprocessor}{                                        ((INSTANCE) == COMP5) || \(\backslash\)}}
\DoxyCodeLine{17452 \textcolor{preprocessor}{                                        ((INSTANCE) == COMP6) || \(\backslash\)}}
\DoxyCodeLine{17453 \textcolor{preprocessor}{                                        ((INSTANCE) == COMP7))}}
\DoxyCodeLine{17454 }
\DoxyCodeLine{17455 \textcolor{comment}{/******************************* CORDIC Instances *****************************/}}
\DoxyCodeLine{17456 \textcolor{preprocessor}{\#define IS\_CORDIC\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == CORDIC)}}
\DoxyCodeLine{17457 }
\DoxyCodeLine{17458 \textcolor{comment}{/******************************* CRC Instances ********************************/}}
\DoxyCodeLine{17459 \textcolor{preprocessor}{\#define IS\_CRC\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == CRC)}}
\DoxyCodeLine{17460 }
\DoxyCodeLine{17461 \textcolor{comment}{/******************************* DAC Instances ********************************/}}
\DoxyCodeLine{17462 \textcolor{preprocessor}{\#define IS\_DAC\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == DAC1) || \(\backslash\)}}
\DoxyCodeLine{17463 \textcolor{preprocessor}{                                       ((INSTANCE) == DAC2) || \(\backslash\)}}
\DoxyCodeLine{17464 \textcolor{preprocessor}{                                       ((INSTANCE) == DAC3) || \(\backslash\)}}
\DoxyCodeLine{17465 \textcolor{preprocessor}{                                       ((INSTANCE) == DAC4))}}
\DoxyCodeLine{17466 }
\DoxyCodeLine{17467 }
\DoxyCodeLine{17468 \textcolor{comment}{/******************************** DMA Instances *******************************/}}
\DoxyCodeLine{17469 \textcolor{preprocessor}{\#define IS\_DMA\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == DMA1\_Channel1) || \(\backslash\)}}
\DoxyCodeLine{17470 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA1\_Channel2) || \(\backslash\)}}
\DoxyCodeLine{17471 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA1\_Channel3) || \(\backslash\)}}
\DoxyCodeLine{17472 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA1\_Channel4) || \(\backslash\)}}
\DoxyCodeLine{17473 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA1\_Channel5) || \(\backslash\)}}
\DoxyCodeLine{17474 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA1\_Channel6) || \(\backslash\)}}
\DoxyCodeLine{17475 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA1\_Channel7) || \(\backslash\)}}
\DoxyCodeLine{17476 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA1\_Channel8) || \(\backslash\)}}
\DoxyCodeLine{17477 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Channel1) || \(\backslash\)}}
\DoxyCodeLine{17478 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Channel2) || \(\backslash\)}}
\DoxyCodeLine{17479 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Channel3) || \(\backslash\)}}
\DoxyCodeLine{17480 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Channel4) || \(\backslash\)}}
\DoxyCodeLine{17481 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Channel5) || \(\backslash\)}}
\DoxyCodeLine{17482 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Channel6) || \(\backslash\)}}
\DoxyCodeLine{17483 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Channel7) || \(\backslash\)}}
\DoxyCodeLine{17484 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Channel8))}}
\DoxyCodeLine{17485 }
\DoxyCodeLine{17486 \textcolor{preprocessor}{\#define IS\_DMA\_REQUEST\_GEN\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1\_RequestGenerator0) || \(\backslash\)}}
\DoxyCodeLine{17487 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX1\_RequestGenerator1) || \(\backslash\)}}
\DoxyCodeLine{17488 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX1\_RequestGenerator2) || \(\backslash\)}}
\DoxyCodeLine{17489 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX1\_RequestGenerator3))}}
\DoxyCodeLine{17490 }
\DoxyCodeLine{17491 \textcolor{comment}{/******************************* FMAC Instances *******************************/}}
\DoxyCodeLine{17492 \textcolor{preprocessor}{\#define IS\_FMAC\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == FMAC)}}
\DoxyCodeLine{17493 }
\DoxyCodeLine{17494 \textcolor{comment}{/******************************* GPIO Instances *******************************/}}
\DoxyCodeLine{17495 \textcolor{preprocessor}{\#define IS\_GPIO\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \(\backslash\)}}
\DoxyCodeLine{17496 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOB) || \(\backslash\)}}
\DoxyCodeLine{17497 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOC) || \(\backslash\)}}
\DoxyCodeLine{17498 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOD) || \(\backslash\)}}
\DoxyCodeLine{17499 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOE) || \(\backslash\)}}
\DoxyCodeLine{17500 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOF) || \(\backslash\)}}
\DoxyCodeLine{17501 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOG))}}
\DoxyCodeLine{17502 }
\DoxyCodeLine{17503 \textcolor{comment}{/******************************* GPIO AF Instances ****************************/}}
\DoxyCodeLine{17504 \textcolor{preprocessor}{\#define IS\_GPIO\_AF\_INSTANCE(INSTANCE)   IS\_GPIO\_ALL\_INSTANCE(INSTANCE)}}
\DoxyCodeLine{17505 }
\DoxyCodeLine{17506 \textcolor{comment}{/**************************** GPIO Lock Instances *****************************/}}
\DoxyCodeLine{17507 \textcolor{preprocessor}{\#define IS\_GPIO\_LOCK\_INSTANCE(INSTANCE) IS\_GPIO\_ALL\_INSTANCE(INSTANCE)}}
\DoxyCodeLine{17508 }
\DoxyCodeLine{17509 \textcolor{comment}{/******************************** I2C Instances *******************************/}}
\DoxyCodeLine{17510 \textcolor{preprocessor}{\#define IS\_I2C\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \(\backslash\)}}
\DoxyCodeLine{17511 \textcolor{preprocessor}{                                       ((INSTANCE) == I2C2) || \(\backslash\)}}
\DoxyCodeLine{17512 \textcolor{preprocessor}{                                       ((INSTANCE) == I2C3) || \(\backslash\)}}
\DoxyCodeLine{17513 \textcolor{preprocessor}{                                       ((INSTANCE) == I2C4))}}
\DoxyCodeLine{17514 }
\DoxyCodeLine{17515 \textcolor{comment}{/****************** I2C Instances : wakeup capability from stop modes *********/}}
\DoxyCodeLine{17516 \textcolor{preprocessor}{\#define IS\_I2C\_WAKEUP\_FROMSTOP\_INSTANCE(INSTANCE) IS\_I2C\_ALL\_INSTANCE(INSTANCE)}}
\DoxyCodeLine{17517 }
\DoxyCodeLine{17518 \textcolor{comment}{/****************************** OPAMP Instances *******************************/}}
\DoxyCodeLine{17519 \textcolor{preprocessor}{\#define IS\_OPAMP\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == OPAMP1) || \(\backslash\)}}
\DoxyCodeLine{17520 \textcolor{preprocessor}{                                         ((INSTANCE) == OPAMP2) || \(\backslash\)}}
\DoxyCodeLine{17521 \textcolor{preprocessor}{                                         ((INSTANCE) == OPAMP3) || \(\backslash\)}}
\DoxyCodeLine{17522 \textcolor{preprocessor}{                                         ((INSTANCE) == OPAMP4) || \(\backslash\)}}
\DoxyCodeLine{17523 \textcolor{preprocessor}{                                         ((INSTANCE) == OPAMP5) || \(\backslash\)}}
\DoxyCodeLine{17524 \textcolor{preprocessor}{                                         ((INSTANCE) == OPAMP6))}}
\DoxyCodeLine{17525 }
\DoxyCodeLine{17526 \textcolor{comment}{/******************************** PCD Instances *******************************/}}
\DoxyCodeLine{17527 \textcolor{preprocessor}{\#define IS\_PCD\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == USB)}}
\DoxyCodeLine{17528 }
\DoxyCodeLine{17529 \textcolor{comment}{/******************************* QSPI Instances *******************************/}}
\DoxyCodeLine{17530 \textcolor{preprocessor}{\#define IS\_QSPI\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == QUADSPI)}}
\DoxyCodeLine{17531 }
\DoxyCodeLine{17532 \textcolor{comment}{/******************************* RNG Instances ********************************/}}
\DoxyCodeLine{17533 \textcolor{preprocessor}{\#define IS\_RNG\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == RNG)}}
\DoxyCodeLine{17534 }
\DoxyCodeLine{17535 \textcolor{comment}{/****************************** RTC Instances *********************************/}}
\DoxyCodeLine{17536 \textcolor{preprocessor}{\#define IS\_RTC\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)}}
\DoxyCodeLine{17537 }
\DoxyCodeLine{17538 \textcolor{preprocessor}{\#define IS\_TAMP\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == TAMP)}}
\DoxyCodeLine{17539 }
\DoxyCodeLine{17540 \textcolor{comment}{/****************************** SMBUS Instances *******************************/}}
\DoxyCodeLine{17541 \textcolor{preprocessor}{\#define IS\_SMBUS\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \(\backslash\)}}
\DoxyCodeLine{17542 \textcolor{preprocessor}{                                         ((INSTANCE) == I2C2) || \(\backslash\)}}
\DoxyCodeLine{17543 \textcolor{preprocessor}{                                         ((INSTANCE) == I2C3) || \(\backslash\)}}
\DoxyCodeLine{17544 \textcolor{preprocessor}{                                         ((INSTANCE) == I2C4))}}
\DoxyCodeLine{17545 }
\DoxyCodeLine{17546 \textcolor{comment}{/******************************** SAI Instances *******************************/}}
\DoxyCodeLine{17547 \textcolor{preprocessor}{\#define IS\_SAI\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == SAI1\_Block\_A) || ((INSTANCE) == SAI1\_Block\_B))}}
\DoxyCodeLine{17548 }
\DoxyCodeLine{17549 \textcolor{comment}{/******************************** SPI Instances *******************************/}}
\DoxyCodeLine{17550 \textcolor{preprocessor}{\#define IS\_SPI\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \(\backslash\)}}
\DoxyCodeLine{17551 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI2) || \(\backslash\)}}
\DoxyCodeLine{17552 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI3) || \(\backslash\)}}
\DoxyCodeLine{17553 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI4))}}
\DoxyCodeLine{17554 }
\DoxyCodeLine{17555 \textcolor{comment}{/******************************** I2S Instances *******************************/}}
\DoxyCodeLine{17556 \textcolor{preprocessor}{\#define IS\_I2S\_ALL\_INSTANCE(\_\_INSTANCE\_\_)  (((\_\_INSTANCE\_\_) == SPI2) || \(\backslash\)}}
\DoxyCodeLine{17557 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == SPI3))}}
\DoxyCodeLine{17558 }
\DoxyCodeLine{17559 \textcolor{comment}{/****************** LPTIM Instances : All supported instances *****************/}}
\DoxyCodeLine{17560 \textcolor{preprocessor}{\#define IS\_LPTIM\_INSTANCE(INSTANCE)     ((INSTANCE) == LPTIM1)}}
\DoxyCodeLine{17561 }
\DoxyCodeLine{17562 \textcolor{comment}{/****************** LPTIM Instances : supporting encoder interface **************/}}
\DoxyCodeLine{17563 \textcolor{preprocessor}{\#define IS\_LPTIM\_ENCODER\_INTERFACE\_INSTANCE(INSTANCE)     ((INSTANCE) == LPTIM1)}}
\DoxyCodeLine{17564 }
\DoxyCodeLine{17565 \textcolor{comment}{/****************** LPTIM Instances : All supported instances *****************/}}
\DoxyCodeLine{17566 \textcolor{preprocessor}{\#define IS\_LPTIM\_ENCODER\_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)}}
\DoxyCodeLine{17567 }
\DoxyCodeLine{17568 \textcolor{comment}{/****************** TIM Instances : All supported instances *******************/}}
\DoxyCodeLine{17569 \textcolor{preprocessor}{\#define IS\_TIM\_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{17570 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{17571 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{17572 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{17573 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{17574 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM6)   || \(\backslash\)}}
\DoxyCodeLine{17575 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM7)   || \(\backslash\)}}
\DoxyCodeLine{17576 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{17577 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{17578 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{17579 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM17)  || \(\backslash\)}}
\DoxyCodeLine{17580 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17581 }
\DoxyCodeLine{17582 \textcolor{comment}{/****************** TIM Instances : supporting 32 bits counter ****************/}}
\DoxyCodeLine{17583 }
\DoxyCodeLine{17584 \textcolor{preprocessor}{\#define IS\_TIM\_32B\_COUNTER\_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{17585 \textcolor{preprocessor}{                                               ((INSTANCE) == TIM5))}}
\DoxyCodeLine{17586 }
\DoxyCodeLine{17587 \textcolor{comment}{/****************** TIM Instances : supporting the break function *************/}}
\DoxyCodeLine{17588 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK\_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{17589 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)    || \(\backslash\)}}
\DoxyCodeLine{17590 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM15)   || \(\backslash\)}}
\DoxyCodeLine{17591 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM16)   || \(\backslash\)}}
\DoxyCodeLine{17592 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM17)   || \(\backslash\)}}
\DoxyCodeLine{17593 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17594 }
\DoxyCodeLine{17595 \textcolor{comment}{/************** TIM Instances : supporting Break source selection *************/}}
\DoxyCodeLine{17596 \textcolor{preprocessor}{\#define IS\_TIM\_BREAKSOURCE\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{17597 \textcolor{preprocessor}{                                               ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{17598 \textcolor{preprocessor}{                                               ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{17599 \textcolor{preprocessor}{                                               ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{17600 \textcolor{preprocessor}{                                               ((INSTANCE) == TIM17)  || \(\backslash\)}}
\DoxyCodeLine{17601 \textcolor{preprocessor}{                                               ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17602 }
\DoxyCodeLine{17603 \textcolor{comment}{/****************** TIM Instances : supporting 2 break inputs *****************/}}
\DoxyCodeLine{17604 \textcolor{preprocessor}{\#define IS\_TIM\_BKIN2\_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{17605 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)    || \(\backslash\)}}
\DoxyCodeLine{17606 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17607 }
\DoxyCodeLine{17608 \textcolor{comment}{/************* TIM Instances : at least 1 capture/compare channel *************/}}
\DoxyCodeLine{17609 \textcolor{preprocessor}{\#define IS\_TIM\_CC1\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{17610 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{17611 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{17612 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{17613 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{17614 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{17615 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{17616 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{17617 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM17)  || \(\backslash\)}}
\DoxyCodeLine{17618 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17619 }
\DoxyCodeLine{17620 \textcolor{comment}{/************ TIM Instances : at least 2 capture/compare channels *************/}}
\DoxyCodeLine{17621 \textcolor{preprocessor}{\#define IS\_TIM\_CC2\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{17622 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{17623 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{17624 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{17625 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{17626 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{17627 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{17628 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17629 }
\DoxyCodeLine{17630 \textcolor{comment}{/************ TIM Instances : at least 3 capture/compare channels *************/}}
\DoxyCodeLine{17631 \textcolor{preprocessor}{\#define IS\_TIM\_CC3\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{17632 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{17633 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{17634 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{17635 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{17636 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{17637 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17638 }
\DoxyCodeLine{17639 \textcolor{comment}{/************ TIM Instances : at least 4 capture/compare channels *************/}}
\DoxyCodeLine{17640 \textcolor{preprocessor}{\#define IS\_TIM\_CC4\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{17641 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{17642 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{17643 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{17644 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{17645 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{17646 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17647 }
\DoxyCodeLine{17648 \textcolor{comment}{/****************** TIM Instances : at least 5 capture/compare channels *******/}}
\DoxyCodeLine{17649 \textcolor{preprocessor}{\#define IS\_TIM\_CC5\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{17650 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{17651 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17652 }
\DoxyCodeLine{17653 \textcolor{comment}{/****************** TIM Instances : at least 6 capture/compare channels *******/}}
\DoxyCodeLine{17654 \textcolor{preprocessor}{\#define IS\_TIM\_CC6\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{17655 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{17656 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17657 }
\DoxyCodeLine{17658 \textcolor{comment}{/************ TIM Instances : DMA requests generation (TIMx\_DIER.COMDE) *******/}}
\DoxyCodeLine{17659 \textcolor{preprocessor}{\#define IS\_TIM\_CCDMA\_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{17660 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{17661 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{17662 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{17663 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM17)  || \(\backslash\)}}
\DoxyCodeLine{17664 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17665 }
\DoxyCodeLine{17666 \textcolor{comment}{/****************** TIM Instances : DMA requests generation (TIMx\_DIER.UDE) ***/}}
\DoxyCodeLine{17667 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{17668 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{17669 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{17670 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{17671 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{17672 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM6)   || \(\backslash\)}}
\DoxyCodeLine{17673 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM7)   || \(\backslash\)}}
\DoxyCodeLine{17674 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{17675 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{17676 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{17677 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM17)  || \(\backslash\)}}
\DoxyCodeLine{17678 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17679 }
\DoxyCodeLine{17680 \textcolor{comment}{/************ TIM Instances : DMA requests generation (TIMx\_DIER.CCxDE) *******/}}
\DoxyCodeLine{17681 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_CC\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{17682 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{17683 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{17684 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{17685 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{17686 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{17687 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{17688 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{17689 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM17)  || \(\backslash\)}}
\DoxyCodeLine{17690 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17691 }
\DoxyCodeLine{17692 \textcolor{comment}{/******************** TIM Instances : DMA burst feature ***********************/}}
\DoxyCodeLine{17693 \textcolor{preprocessor}{\#define IS\_TIM\_DMABURST\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{17694 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{17695 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{17696 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{17697 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{17698 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{17699 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{17700 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{17701 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM17)  || \(\backslash\)}}
\DoxyCodeLine{17702 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17703 }
\DoxyCodeLine{17704 \textcolor{comment}{/******************* TIM Instances : output(s) available **********************/}}
\DoxyCodeLine{17705 \textcolor{preprocessor}{\#define IS\_TIM\_CCX\_INSTANCE(INSTANCE, CHANNEL) \(\backslash\)}}
\DoxyCodeLine{17706 \textcolor{preprocessor}{    ((((INSTANCE) == TIM1) \&\&                  \(\backslash\)}}
\DoxyCodeLine{17707 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{17708 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{17709 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{17710 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4) ||          \(\backslash\)}}
\DoxyCodeLine{17711 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_5) ||          \(\backslash\)}}
\DoxyCodeLine{17712 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_6)))           \(\backslash\)}}
\DoxyCodeLine{17713 \textcolor{preprocessor}{     ||                                        \(\backslash\)}}
\DoxyCodeLine{17714 \textcolor{preprocessor}{     (((INSTANCE) == TIM2) \&\&                  \(\backslash\)}}
\DoxyCodeLine{17715 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{17716 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{17717 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{17718 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{17719 \textcolor{preprocessor}{     ||                                        \(\backslash\)}}
\DoxyCodeLine{17720 \textcolor{preprocessor}{     (((INSTANCE) == TIM3) \&\&                  \(\backslash\)}}
\DoxyCodeLine{17721 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{17722 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{17723 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{17724 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{17725 \textcolor{preprocessor}{     ||                                        \(\backslash\)}}
\DoxyCodeLine{17726 \textcolor{preprocessor}{     (((INSTANCE) == TIM4) \&\&                  \(\backslash\)}}
\DoxyCodeLine{17727 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{17728 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{17729 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{17730 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{17731 \textcolor{preprocessor}{     ||                                        \(\backslash\)}}
\DoxyCodeLine{17732 \textcolor{preprocessor}{     (((INSTANCE) == TIM5) \&\&                  \(\backslash\)}}
\DoxyCodeLine{17733 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{17734 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{17735 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{17736 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{17737 \textcolor{preprocessor}{     ||                                        \(\backslash\)}}
\DoxyCodeLine{17738 \textcolor{preprocessor}{     (((INSTANCE) == TIM8) \&\&                  \(\backslash\)}}
\DoxyCodeLine{17739 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{17740 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{17741 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{17742 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4) ||          \(\backslash\)}}
\DoxyCodeLine{17743 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_5) ||          \(\backslash\)}}
\DoxyCodeLine{17744 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_6)))           \(\backslash\)}}
\DoxyCodeLine{17745 \textcolor{preprocessor}{     ||                                        \(\backslash\)}}
\DoxyCodeLine{17746 \textcolor{preprocessor}{     (((INSTANCE) == TIM15) \&\&                 \(\backslash\)}}
\DoxyCodeLine{17747 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{17748 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2)))           \(\backslash\)}}
\DoxyCodeLine{17749 \textcolor{preprocessor}{     ||                                        \(\backslash\)}}
\DoxyCodeLine{17750 \textcolor{preprocessor}{     (((INSTANCE) == TIM16) \&\&                 \(\backslash\)}}
\DoxyCodeLine{17751 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1)))           \(\backslash\)}}
\DoxyCodeLine{17752 \textcolor{preprocessor}{     ||                                        \(\backslash\)}}
\DoxyCodeLine{17753 \textcolor{preprocessor}{     (((INSTANCE) == TIM17) \&\&                 \(\backslash\)}}
\DoxyCodeLine{17754 \textcolor{preprocessor}{      (((CHANNEL) == TIM\_CHANNEL\_1)))          \(\backslash\)}}
\DoxyCodeLine{17755 \textcolor{preprocessor}{     ||                                        \(\backslash\)}}
\DoxyCodeLine{17756 \textcolor{preprocessor}{     (((INSTANCE) == TIM20) \&\&                 \(\backslash\)}}
\DoxyCodeLine{17757 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{17758 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{17759 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{17760 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4) ||          \(\backslash\)}}
\DoxyCodeLine{17761 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_5) ||          \(\backslash\)}}
\DoxyCodeLine{17762 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_6))))}}
\DoxyCodeLine{17763 }
\DoxyCodeLine{17764 \textcolor{comment}{/****************** TIM Instances : supporting complementary output(s) ********/}}
\DoxyCodeLine{17765 \textcolor{preprocessor}{\#define IS\_TIM\_CCXN\_INSTANCE(INSTANCE, CHANNEL) \(\backslash\)}}
\DoxyCodeLine{17766 \textcolor{preprocessor}{   ((((INSTANCE) == TIM1) \&\&                    \(\backslash\)}}
\DoxyCodeLine{17767 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||           \(\backslash\)}}
\DoxyCodeLine{17768 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||           \(\backslash\)}}
\DoxyCodeLine{17769 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||           \(\backslash\)}}
\DoxyCodeLine{17770 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))            \(\backslash\)}}
\DoxyCodeLine{17771 \textcolor{preprocessor}{    ||                                          \(\backslash\)}}
\DoxyCodeLine{17772 \textcolor{preprocessor}{    (((INSTANCE) == TIM8) \&\&                    \(\backslash\)}}
\DoxyCodeLine{17773 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||           \(\backslash\)}}
\DoxyCodeLine{17774 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||           \(\backslash\)}}
\DoxyCodeLine{17775 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||           \(\backslash\)}}
\DoxyCodeLine{17776 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))            \(\backslash\)}}
\DoxyCodeLine{17777 \textcolor{preprocessor}{    ||                                          \(\backslash\)}}
\DoxyCodeLine{17778 \textcolor{preprocessor}{    (((INSTANCE) == TIM15) \&\&                   \(\backslash\)}}
\DoxyCodeLine{17779 \textcolor{preprocessor}{     ((CHANNEL) == TIM\_CHANNEL\_1))              \(\backslash\)}}
\DoxyCodeLine{17780 \textcolor{preprocessor}{    ||                                          \(\backslash\)}}
\DoxyCodeLine{17781 \textcolor{preprocessor}{    (((INSTANCE) == TIM16) \&\&                   \(\backslash\)}}
\DoxyCodeLine{17782 \textcolor{preprocessor}{     ((CHANNEL) == TIM\_CHANNEL\_1))              \(\backslash\)}}
\DoxyCodeLine{17783 \textcolor{preprocessor}{    ||                                          \(\backslash\)}}
\DoxyCodeLine{17784 \textcolor{preprocessor}{    (((INSTANCE) == TIM17) \&\&                   \(\backslash\)}}
\DoxyCodeLine{17785 \textcolor{preprocessor}{     ((CHANNEL) == TIM\_CHANNEL\_1))              \(\backslash\)}}
\DoxyCodeLine{17786 \textcolor{preprocessor}{    ||                                          \(\backslash\)}}
\DoxyCodeLine{17787 \textcolor{preprocessor}{    (((INSTANCE) == TIM20) \&\&                   \(\backslash\)}}
\DoxyCodeLine{17788 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||           \(\backslash\)}}
\DoxyCodeLine{17789 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||           \(\backslash\)}}
\DoxyCodeLine{17790 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||           \(\backslash\)}}
\DoxyCodeLine{17791 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4))))}}
\DoxyCodeLine{17792 }
\DoxyCodeLine{17793 \textcolor{comment}{/****************** TIM Instances : supporting clock division *****************/}}
\DoxyCodeLine{17794 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCK\_DIVISION\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{17795 \textcolor{preprocessor}{                                                    ((INSTANCE) == TIM2)    || \(\backslash\)}}
\DoxyCodeLine{17796 \textcolor{preprocessor}{                                                    ((INSTANCE) == TIM3)    || \(\backslash\)}}
\DoxyCodeLine{17797 \textcolor{preprocessor}{                                                    ((INSTANCE) == TIM4)    || \(\backslash\)}}
\DoxyCodeLine{17798 \textcolor{preprocessor}{                                                    ((INSTANCE) == TIM5)    || \(\backslash\)}}
\DoxyCodeLine{17799 \textcolor{preprocessor}{                                                    ((INSTANCE) == TIM8)    || \(\backslash\)}}
\DoxyCodeLine{17800 \textcolor{preprocessor}{                                                    ((INSTANCE) == TIM15)   || \(\backslash\)}}
\DoxyCodeLine{17801 \textcolor{preprocessor}{                                                    ((INSTANCE) == TIM16)   || \(\backslash\)}}
\DoxyCodeLine{17802 \textcolor{preprocessor}{                                                    ((INSTANCE) == TIM17)   || \(\backslash\)}}
\DoxyCodeLine{17803 \textcolor{preprocessor}{                                                    ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17804 }
\DoxyCodeLine{17805 \textcolor{comment}{/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/}}
\DoxyCodeLine{17806 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_ETRMODE1\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{17807 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{17808 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{17809 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{17810 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{17811 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM8) || \(\backslash\)}}
\DoxyCodeLine{17812 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17813 }
\DoxyCodeLine{17814 \textcolor{comment}{/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/}}
\DoxyCodeLine{17815 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_ETRMODE2\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{17816 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{17817 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{17818 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{17819 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{17820 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM8) || \(\backslash\)}}
\DoxyCodeLine{17821 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17822 }
\DoxyCodeLine{17823 \textcolor{comment}{/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/}}
\DoxyCodeLine{17824 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_TIX\_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{17825 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{17826 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{17827 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{17828 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{17829 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM8) || \(\backslash\)}}
\DoxyCodeLine{17830 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM15)|| \(\backslash\)}}
\DoxyCodeLine{17831 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17832 }
\DoxyCodeLine{17833 \textcolor{comment}{/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/}}
\DoxyCodeLine{17834 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_ITRX\_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{17835 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{17836 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{17837 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{17838 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{17839 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM8) || \(\backslash\)}}
\DoxyCodeLine{17840 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM15)|| \(\backslash\)}}
\DoxyCodeLine{17841 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17842 }
\DoxyCodeLine{17843 \textcolor{comment}{/****************** TIM Instances : supporting combined 3-\/phase PWM mode ******/}}
\DoxyCodeLine{17844 \textcolor{preprocessor}{\#define IS\_TIM\_COMBINED3PHASEPWM\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{17845 \textcolor{preprocessor}{                                                     ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{17846 \textcolor{preprocessor}{                                                     ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17847 }
\DoxyCodeLine{17848 \textcolor{comment}{/****************** TIM Instances : supporting commutation event generation ***/}}
\DoxyCodeLine{17849 \textcolor{preprocessor}{\#define IS\_TIM\_COMMUTATION\_EVENT\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{17850 \textcolor{preprocessor}{                                                     ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{17851 \textcolor{preprocessor}{                                                     ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{17852 \textcolor{preprocessor}{                                                     ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{17853 \textcolor{preprocessor}{                                                     ((INSTANCE) == TIM17)  || \(\backslash\)}}
\DoxyCodeLine{17854 \textcolor{preprocessor}{                                                     ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17855 }
\DoxyCodeLine{17856 \textcolor{comment}{/****************** TIM Instances : supporting counting mode selection ********/}}
\DoxyCodeLine{17857 \textcolor{preprocessor}{\#define IS\_TIM\_COUNTER\_MODE\_SELECT\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{17858 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{17859 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{17860 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{17861 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{17862 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM8) || \(\backslash\)}}
\DoxyCodeLine{17863 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17864 }
\DoxyCodeLine{17865 \textcolor{comment}{/****************** TIM Instances : supporting encoder interface **************/}}
\DoxyCodeLine{17866 \textcolor{preprocessor}{\#define IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{17867 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{17868 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{17869 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{17870 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{17871 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM8)  || \(\backslash\)}}
\DoxyCodeLine{17872 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17873 }
\DoxyCodeLine{17874 \textcolor{comment}{/****************** TIM Instances : supporting Hall sensor interface **********/}}
\DoxyCodeLine{17875 \textcolor{preprocessor}{\#define IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{17876 \textcolor{preprocessor}{                                                         ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{17877 \textcolor{preprocessor}{                                                         ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{17878 \textcolor{preprocessor}{                                                         ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{17879 \textcolor{preprocessor}{                                                         ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{17880 \textcolor{preprocessor}{                                                         ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{17881 \textcolor{preprocessor}{                                                         ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{17882 \textcolor{preprocessor}{                                                         ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17883 }
\DoxyCodeLine{17884 \textcolor{comment}{/**************** TIM Instances : external trigger input available ************/}}
\DoxyCodeLine{17885 \textcolor{preprocessor}{\#define IS\_TIM\_ETR\_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{17886 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{17887 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{17888 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{17889 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{17890 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)  || \(\backslash\)}}
\DoxyCodeLine{17891 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17892 }
\DoxyCodeLine{17893 \textcolor{comment}{/************* TIM Instances : supporting ETR source selection ***************/}}
\DoxyCodeLine{17894 \textcolor{preprocessor}{\#define IS\_TIM\_ETRSEL\_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{17895 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{17896 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{17897 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{17898 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{17899 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM8)  || \(\backslash\)}}
\DoxyCodeLine{17900 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17901 }
\DoxyCodeLine{17902 \textcolor{comment}{/****** TIM Instances : Master mode available (TIMx\_CR2.MMS available )********/}}
\DoxyCodeLine{17903 \textcolor{preprocessor}{\#define IS\_TIM\_MASTER\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{17904 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{17905 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{17906 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{17907 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{17908 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM6)  || \(\backslash\)}}
\DoxyCodeLine{17909 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM7)  || \(\backslash\)}}
\DoxyCodeLine{17910 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)  || \(\backslash\)}}
\DoxyCodeLine{17911 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM15) || \(\backslash\)}}
\DoxyCodeLine{17912 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17913 }
\DoxyCodeLine{17914 \textcolor{comment}{/*********** TIM Instances : Slave mode available (TIMx\_SMCR available )*******/}}
\DoxyCodeLine{17915 \textcolor{preprocessor}{\#define IS\_TIM\_SLAVE\_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{17916 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{17917 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{17918 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{17919 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{17920 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)  || \(\backslash\)}}
\DoxyCodeLine{17921 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM15) || \(\backslash\)}}
\DoxyCodeLine{17922 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17923 }
\DoxyCodeLine{17924 \textcolor{comment}{/****************** TIM Instances : supporting OCxREF clear *******************/}}
\DoxyCodeLine{17925 \textcolor{preprocessor}{\#define IS\_TIM\_OCXREF\_CLEAR\_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{17926 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{17927 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{17928 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{17929 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{17930 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM8)  || \(\backslash\)}}
\DoxyCodeLine{17931 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM15) || \(\backslash\)}}
\DoxyCodeLine{17932 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM16) || \(\backslash\)}}
\DoxyCodeLine{17933 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM17) || \(\backslash\)}}
\DoxyCodeLine{17934 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17935 }
\DoxyCodeLine{17936 \textcolor{comment}{/****************** TIM Instances : supporting bitfield OCCS in SMCR register *******************/}}
\DoxyCodeLine{17937 \textcolor{preprocessor}{\#define IS\_TIM\_OCCS\_INSTANCE(INSTANCE)                (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{17938 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{17939 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{17940 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM8)  || \(\backslash\)}}
\DoxyCodeLine{17941 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM15) || \(\backslash\)}}
\DoxyCodeLine{17942 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM16) || \(\backslash\)}}
\DoxyCodeLine{17943 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM17) || \(\backslash\)}}
\DoxyCodeLine{17944 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17945 }
\DoxyCodeLine{17946 \textcolor{comment}{/****************** TIM Instances : remapping capability **********************/}}
\DoxyCodeLine{17947 \textcolor{preprocessor}{\#define IS\_TIM\_REMAP\_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{17948 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{17949 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{17950 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{17951 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{17952 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)  || \(\backslash\)}}
\DoxyCodeLine{17953 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17954 }
\DoxyCodeLine{17955 \textcolor{comment}{/****************** TIM Instances : supporting repetition counter *************/}}
\DoxyCodeLine{17956 \textcolor{preprocessor}{\#define IS\_TIM\_REPETITION\_COUNTER\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{17957 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM8)  || \(\backslash\)}}
\DoxyCodeLine{17958 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM15) || \(\backslash\)}}
\DoxyCodeLine{17959 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM16) || \(\backslash\)}}
\DoxyCodeLine{17960 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM17) || \(\backslash\)}}
\DoxyCodeLine{17961 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17962 }
\DoxyCodeLine{17963 \textcolor{comment}{/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/}}
\DoxyCodeLine{17964 \textcolor{preprocessor}{\#define IS\_TIM\_TRGO2\_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{17965 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)    || \(\backslash\)}}
\DoxyCodeLine{17966 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17967 }
\DoxyCodeLine{17968 \textcolor{comment}{/******************* TIM Instances : Timer input XOR function *****************/}}
\DoxyCodeLine{17969 \textcolor{preprocessor}{\#define IS\_TIM\_XOR\_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{17970 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{17971 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{17972 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{17973 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{17974 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{17975 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{17976 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17977 }
\DoxyCodeLine{17978 \textcolor{comment}{/******************* TIM Instances : Timer input selection ********************/}}
\DoxyCodeLine{17979 \textcolor{preprocessor}{\#define IS\_TIM\_TISEL\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{17980 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{17981 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{17982 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{17983 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{17984 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{17985 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{17986 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{17987 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM17)  || \(\backslash\)}}
\DoxyCodeLine{17988 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17989 }
\DoxyCodeLine{17990 \textcolor{comment}{/****************** TIM Instances : Advanced timer instances *******************/}}
\DoxyCodeLine{17991 \textcolor{preprocessor}{\#define IS\_TIM\_ADVANCED\_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{17992 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{17993 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM20))}}
\DoxyCodeLine{17994 }
\DoxyCodeLine{17995 \textcolor{comment}{/****************** TIM Instances : supporting HSE/32 request instances *******************/}}
\DoxyCodeLine{17996 \textcolor{preprocessor}{\#define IS\_TIM\_HSE32\_INSTANCE(INSTANCE)         (((INSTANCE) == TIM16)   || \(\backslash\)}}
\DoxyCodeLine{17997 \textcolor{preprocessor}{                                                 ((INSTANCE) == TIM17))}}
\DoxyCodeLine{17998 }
\DoxyCodeLine{17999 \textcolor{comment}{/****************************** HRTIM Instances *******************************/}}
\DoxyCodeLine{18000 \textcolor{preprocessor}{\#define IS\_HRTIM\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == HRTIM1))}}
\DoxyCodeLine{18001 }
\DoxyCodeLine{18002 \textcolor{comment}{/******************** USART Instances : Synchronous mode **********************/}}
\DoxyCodeLine{18003 \textcolor{preprocessor}{\#define IS\_USART\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{18004 \textcolor{preprocessor}{                                     ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{18005 \textcolor{preprocessor}{                                     ((INSTANCE) == USART3))}}
\DoxyCodeLine{18006 }
\DoxyCodeLine{18007 \textcolor{comment}{/******************** UART Instances : Asynchronous mode **********************/}}
\DoxyCodeLine{18008 \textcolor{preprocessor}{\#define IS\_UART\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{18009 \textcolor{preprocessor}{                                    ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{18010 \textcolor{preprocessor}{                                    ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{18011 \textcolor{preprocessor}{                                    ((INSTANCE) == UART4) || \(\backslash\)}}
\DoxyCodeLine{18012 \textcolor{preprocessor}{                                    ((INSTANCE) == UART5))}}
\DoxyCodeLine{18013 }
\DoxyCodeLine{18014 \textcolor{comment}{/*********************** UART Instances : FIFO mode ***************************/}}
\DoxyCodeLine{18015 \textcolor{preprocessor}{\#define IS\_UART\_FIFO\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{18016 \textcolor{preprocessor}{                                         ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{18017 \textcolor{preprocessor}{                                         ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{18018 \textcolor{preprocessor}{                                         ((INSTANCE) == UART4) || \(\backslash\)}}
\DoxyCodeLine{18019 \textcolor{preprocessor}{                                         ((INSTANCE) == UART5) || \(\backslash\)}}
\DoxyCodeLine{18020 \textcolor{preprocessor}{                                         ((INSTANCE) == LPUART1))}}
\DoxyCodeLine{18021 }
\DoxyCodeLine{18022 \textcolor{comment}{/*********************** UART Instances : SPI Slave mode **********************/}}
\DoxyCodeLine{18023 \textcolor{preprocessor}{\#define IS\_UART\_SPI\_SLAVE\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{18024 \textcolor{preprocessor}{                                              ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{18025 \textcolor{preprocessor}{                                              ((INSTANCE) == USART3))}}
\DoxyCodeLine{18026 }
\DoxyCodeLine{18027 \textcolor{comment}{/****************** UART Instances : Auto Baud Rate detection ****************/}}
\DoxyCodeLine{18028 \textcolor{preprocessor}{\#define IS\_USART\_AUTOBAUDRATE\_DETECTION\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{18029 \textcolor{preprocessor}{                                                            ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{18030 \textcolor{preprocessor}{                                                            ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{18031 \textcolor{preprocessor}{                                                            ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{18032 \textcolor{preprocessor}{                                                            ((INSTANCE) == UART5))}}
\DoxyCodeLine{18033 }
\DoxyCodeLine{18034 \textcolor{comment}{/****************** UART Instances : Driver Enable *****************/}}
\DoxyCodeLine{18035 \textcolor{preprocessor}{\#define IS\_UART\_DRIVER\_ENABLE\_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{18036 \textcolor{preprocessor}{                                                      ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{18037 \textcolor{preprocessor}{                                                      ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{18038 \textcolor{preprocessor}{                                                      ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{18039 \textcolor{preprocessor}{                                                      ((INSTANCE) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{18040 \textcolor{preprocessor}{                                                      ((INSTANCE) == LPUART1))}}
\DoxyCodeLine{18041 }
\DoxyCodeLine{18042 \textcolor{comment}{/******************** UART Instances : Half-\/Duplex mode **********************/}}
\DoxyCodeLine{18043 \textcolor{preprocessor}{\#define IS\_UART\_HALFDUPLEX\_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{18044 \textcolor{preprocessor}{                                                 ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{18045 \textcolor{preprocessor}{                                                 ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{18046 \textcolor{preprocessor}{                                                 ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{18047 \textcolor{preprocessor}{                                                 ((INSTANCE) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{18048 \textcolor{preprocessor}{                                                 ((INSTANCE) == LPUART1))}}
\DoxyCodeLine{18049 }
\DoxyCodeLine{18050 \textcolor{comment}{/****************** UART Instances : Hardware Flow control ********************/}}
\DoxyCodeLine{18051 \textcolor{preprocessor}{\#define IS\_UART\_HWFLOW\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{18052 \textcolor{preprocessor}{                                           ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{18053 \textcolor{preprocessor}{                                           ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{18054 \textcolor{preprocessor}{                                           ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{18055 \textcolor{preprocessor}{                                           ((INSTANCE) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{18056 \textcolor{preprocessor}{                                           ((INSTANCE) == LPUART1))}}
\DoxyCodeLine{18057 }
\DoxyCodeLine{18058 \textcolor{comment}{/******************** UART Instances : LIN mode **********************/}}
\DoxyCodeLine{18059 \textcolor{preprocessor}{\#define IS\_UART\_LIN\_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{18060 \textcolor{preprocessor}{                                          ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{18061 \textcolor{preprocessor}{                                          ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{18062 \textcolor{preprocessor}{                                          ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{18063 \textcolor{preprocessor}{                                          ((INSTANCE) == UART5))}}
\DoxyCodeLine{18064 }
\DoxyCodeLine{18065 \textcolor{comment}{/******************** UART Instances : Wake-\/up from Stop mode **********************/}}
\DoxyCodeLine{18066 \textcolor{preprocessor}{\#define IS\_UART\_WAKEUP\_FROMSTOP\_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{18067 \textcolor{preprocessor}{                                                      ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{18068 \textcolor{preprocessor}{                                                      ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{18069 \textcolor{preprocessor}{                                                      ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{18070 \textcolor{preprocessor}{                                                      ((INSTANCE) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{18071 \textcolor{preprocessor}{                                                      ((INSTANCE) == LPUART1))}}
\DoxyCodeLine{18072 }
\DoxyCodeLine{18073 \textcolor{comment}{/*********************** UART Instances : IRDA mode ***************************/}}
\DoxyCodeLine{18074 \textcolor{preprocessor}{\#define IS\_IRDA\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{18075 \textcolor{preprocessor}{                                    ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{18076 \textcolor{preprocessor}{                                    ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{18077 \textcolor{preprocessor}{                                    ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{18078 \textcolor{preprocessor}{                                    ((INSTANCE) == UART5))}}
\DoxyCodeLine{18079 }
\DoxyCodeLine{18080 \textcolor{comment}{/********************* USART Instances : Smard card mode ***********************/}}
\DoxyCodeLine{18081 \textcolor{preprocessor}{\#define IS\_SMARTCARD\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{18082 \textcolor{preprocessor}{                                         ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{18083 \textcolor{preprocessor}{                                         ((INSTANCE) == USART3))}}
\DoxyCodeLine{18084 }
\DoxyCodeLine{18085 \textcolor{comment}{/******************** LPUART Instance *****************************************/}}
\DoxyCodeLine{18086 \textcolor{preprocessor}{\#define IS\_LPUART\_INSTANCE(INSTANCE)    ((INSTANCE) == LPUART1)}}
\DoxyCodeLine{18087 }
\DoxyCodeLine{18088 \textcolor{comment}{/****************************** IWDG Instances ********************************/}}
\DoxyCodeLine{18089 \textcolor{preprocessor}{\#define IS\_IWDG\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)}}
\DoxyCodeLine{18090 }
\DoxyCodeLine{18091 \textcolor{comment}{/****************************** WWDG Instances ********************************/}}
\DoxyCodeLine{18092 \textcolor{preprocessor}{\#define IS\_WWDG\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)}}
\DoxyCodeLine{18093 }
\DoxyCodeLine{18094 \textcolor{comment}{/****************************** UCPD Instances ********************************/}}
\DoxyCodeLine{18095 \textcolor{preprocessor}{\#define IS\_UCPD\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == UCPD1)}}
\DoxyCodeLine{18096 }
\DoxyCodeLine{18097 \textcolor{comment}{/******************************* USB Instances *******************************/}}
\DoxyCodeLine{18098 \textcolor{preprocessor}{\#define IS\_USB\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == USB)}}
\DoxyCodeLine{18099 }
\DoxyCodeLine{18105 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{18106 \textcolor{comment}{/*  For a painless codes migration between the STM32G4xx device product       */}}
\DoxyCodeLine{18107 \textcolor{comment}{/*  lines, the aliases defined below are put in place to overcome the         */}}
\DoxyCodeLine{18108 \textcolor{comment}{/*  differences in the interrupt handlers and IRQn definitions.               */}}
\DoxyCodeLine{18109 \textcolor{comment}{/*  No need to update developed interrupt code when moving across             */}}
\DoxyCodeLine{18110 \textcolor{comment}{/*  product lines within the same STM32G4 Family                              */}}
\DoxyCodeLine{18111 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{18112 }
\DoxyCodeLine{18113 \textcolor{comment}{/* Aliases for \_\_IRQn */}}
\DoxyCodeLine{18114 }
\DoxyCodeLine{18115 \textcolor{comment}{/* Aliases for \_\_IRQHandler */}}
\DoxyCodeLine{18116 }
\DoxyCodeLine{18117 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{18118 \}}
\DoxyCodeLine{18119 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_cplusplus */}\textcolor{preprocessor}{}}
\DoxyCodeLine{18120 }
\DoxyCodeLine{18121 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32G474xx\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{18122 }

\end{DoxyCode}
