A simulation is performed with 4 modules connected in parallel on DC link. Results of capacitor current (both waveform and RMS) sith and without interleaving are shown below:

![](./img/cap_intr.png)
