/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [7:0] _03_;
  wire [2:0] _04_;
  wire [7:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_29z;
  wire [16:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [18:0] celloutsig_0_36z;
  wire [10:0] celloutsig_0_37z;
  wire [6:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [19:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [17:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(_00_ & in_data[102]);
  assign celloutsig_0_5z = ~(celloutsig_0_3z[4] & celloutsig_0_4z[3]);
  assign celloutsig_0_22z = ~(celloutsig_0_7z & in_data[72]);
  assign celloutsig_1_2z = !(celloutsig_1_1z ? celloutsig_1_0z : in_data[188]);
  assign celloutsig_0_7z = ~celloutsig_0_0z;
  assign celloutsig_0_0z = ~((in_data[57] | in_data[91]) & (in_data[68] | in_data[58]));
  assign celloutsig_0_32z = ~((celloutsig_0_23z[0] | _01_) & (in_data[23] | celloutsig_0_16z[3]));
  assign celloutsig_1_0z = ~((in_data[184] | in_data[179]) & (in_data[145] | in_data[173]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_0z | in_data[136]));
  assign celloutsig_1_12z = ~((celloutsig_1_7z | celloutsig_1_9z[11]) & (_02_ | in_data[105]));
  assign celloutsig_1_18z = ~((celloutsig_1_0z | celloutsig_1_9z[11]) & (celloutsig_1_1z | celloutsig_1_16z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[78]) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_1_8z = celloutsig_1_1z | ~(celloutsig_1_4z);
  assign celloutsig_0_10z = celloutsig_0_1z | ~(celloutsig_0_8z[4]);
  assign celloutsig_1_13z = celloutsig_1_3z[0] | celloutsig_1_4z;
  reg [7:0] _21_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _21_ <= 8'h00;
    else _21_ <= { celloutsig_1_5z[16:10], celloutsig_1_2z };
  assign { _03_[7:1], _00_ } = _21_;
  reg [2:0] _22_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _22_ <= 3'h0;
    else _22_ <= { _03_[2:1], celloutsig_1_8z };
  assign { _04_[2:1], _02_ } = _22_;
  reg [7:0] _23_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _23_ <= 8'h00;
    else _23_ <= { in_data[21:16], celloutsig_0_7z, celloutsig_0_10z };
  assign { _05_[7:5], _01_, _05_[3:0] } = _23_;
  assign celloutsig_0_15z = { _05_[6:5], _01_, _05_[3], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_4z } / { 1'h1, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_23z = { celloutsig_0_16z[3], celloutsig_0_14z } / { 1'h1, in_data[60:57] };
  assign celloutsig_0_21z = celloutsig_0_16z[2:0] === { celloutsig_0_15z[5], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_2z[4:3], celloutsig_0_9z } <= { celloutsig_0_8z[3:2], celloutsig_0_11z };
  assign celloutsig_1_16z = in_data[121:119] && { celloutsig_1_14z[7], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_2z[9:6], celloutsig_0_1z, celloutsig_0_0z } && { celloutsig_0_3z[3:2], celloutsig_0_4z };
  assign celloutsig_0_18z = { in_data[56:53], celloutsig_0_6z } && { celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_4z = celloutsig_1_2z & ~(in_data[186]);
  assign celloutsig_0_6z = celloutsig_0_2z[12] & ~(celloutsig_0_1z);
  assign celloutsig_0_36z = { celloutsig_0_20z[3:2], celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_22z } % { 1'h1, in_data[87:78], celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_19z };
  assign celloutsig_1_15z = { _03_[7:1], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, in_data[160:158], _04_[2:1], _02_, celloutsig_1_12z, celloutsig_1_1z, in_data[96] };
  assign celloutsig_0_16z = { celloutsig_0_14z, celloutsig_0_10z } % { 1'h1, celloutsig_0_3z[3:1], celloutsig_0_13z };
  assign celloutsig_0_20z = in_data[33:29] % { 1'h1, celloutsig_0_2z[7:5], celloutsig_0_13z };
  assign celloutsig_0_37z = { celloutsig_0_3z[4:2], celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_26z } % { 1'h1, celloutsig_0_2z[15:7], celloutsig_0_11z };
  assign celloutsig_0_8z = celloutsig_0_0z ? in_data[71:66] : { celloutsig_0_4z[3:2], celloutsig_0_4z };
  assign celloutsig_0_19z = { in_data[58:48], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_9z } != { _05_[6:5], _01_, _05_[3:0], celloutsig_0_11z, celloutsig_0_4z, _05_[7:5], _01_, _05_[3:0] };
  assign celloutsig_0_14z = ~ in_data[51:48];
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z } | in_data[176:157];
  assign celloutsig_1_19z = & { celloutsig_1_15z[8:1], celloutsig_1_13z, _02_, _04_[2:1], celloutsig_1_2z };
  assign celloutsig_0_2z = { in_data[81:69], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } >> in_data[65:49];
  assign celloutsig_1_3z = in_data[179:171] >> { in_data[136:131], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_3z = in_data[22:16] <<< celloutsig_0_2z[7:1];
  assign celloutsig_1_14z = celloutsig_1_5z[16:8] <<< in_data[174:166];
  assign celloutsig_1_9z = celloutsig_1_5z[18:1] >>> { celloutsig_1_5z[15:1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_4z = celloutsig_0_2z[4:1] >>> { celloutsig_0_3z[6:5], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_29z = { celloutsig_0_4z[0], celloutsig_0_24z, celloutsig_0_24z } ^ celloutsig_0_2z[4:2];
  assign celloutsig_0_11z = ~((celloutsig_0_9z & celloutsig_0_8z[1]) | (celloutsig_0_3z[2] & celloutsig_0_1z));
  assign celloutsig_0_24z = ~((celloutsig_0_13z & celloutsig_0_3z[3]) | (celloutsig_0_20z[2] & celloutsig_0_23z[2]));
  assign celloutsig_0_26z = ~((celloutsig_0_5z & in_data[2]) | (celloutsig_0_24z & celloutsig_0_15z[9]));
  assign _03_[0] = _00_;
  assign _04_[0] = _02_;
  assign _05_[4] = _01_;
  assign { out_data[128], out_data[96], out_data[50:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
