;redcode
;assert 1
	SPL 0, #9
	CMP -807, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @2, @1
	CMP @727, 100
	CMP @727, 100
	SPL 615, @8
	SPL 615, @8
	CMP @121, 101
	ADD 210, 60
	SUB @0, @2
	ADD 270, 60
	SLT 12, 620
	SPL 0, #9
	SUB @2, @1
	JMN -27, -100
	SUB @121, 106
	SUB @121, 106
	CMP <0, @2
	SUB 67, <-430
	ADD -701, <-20
	CMP <0, @2
	ADD #270, @1
	ADD #270, @1
	JMN @270, #1
	SUB <-460, 1
	CMP @121, 106
	SPL @-10, #1
	SUB <127, 800
	ADD 270, 60
	CMP <0, @2
	DJN 0, 72
	ADD 270, 60
	MOV -1, <-20
	SLT 10, @13
	SLT 50, @170
	MOV -1, <-20
	CMP 90, 170
	SUB @2, @1
	CMP -107, <130
	CMP @121, 106
	CMP -107, <130
	SPL 0, #9
	SPL 0, #9
	MOV -4, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -4, <-20
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @2, @1
	MOV -1, <-20
	CMP @727, 100
