Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Apr  9 17:21:07 2013
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.1 - psf2Edward EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 134 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 134 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 76 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 97 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 24 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 37 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 44 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 51 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 58 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 67 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 76 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 83 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 97 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 112 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 124 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 24 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/microblaze_0_w
rapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 44 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/ilmb_wrapper/s
ystem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 51 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/dlmb_wrapper/s
ystem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 97 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/clock_generato
r_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1226.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation 

Using Flow File:
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mb_plb_
wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_lmb_bra
m_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_rs232_u
art_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_clock_g
enerator_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mdm_0_w
rapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_proc_sy
s_reset_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  58 sec
Total CPU time to NGDBUILD completion:   57 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 49 secs 
Total CPU  time at the beginning of Placer: 44 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1119cfd2) REAL time: 54 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1119cfd2) REAL time: 54 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5209c04f) REAL time: 54 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:5209c04f) REAL time: 54 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:5209c04f) REAL time: 1 mins 47 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:5209c04f) REAL time: 1 mins 47 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:3468709d) REAL time: 1 mins 49 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:3468709d) REAL time: 1 mins 49 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:3468709d) REAL time: 1 mins 49 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:3468709d) REAL time: 1 mins 49 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:3468709d) REAL time: 1 mins 49 secs 

Phase 12.8  Global Placement
...................................................................................................................................................................
..............
Phase 12.8  Global Placement (Checksum:fdc0477d) REAL time: 1 mins 57 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:fdc0477d) REAL time: 1 mins 57 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:fdc0477d) REAL time: 1 mins 58 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:2fa789c5) REAL time: 3 mins 35 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:2fa789c5) REAL time: 3 mins 36 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:2fa789c5) REAL time: 3 mins 36 secs 

Total REAL time to Placer completion: 3 mins 37 secs 
Total CPU  time to Placer completion: 3 mins 28 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   64
Slice Logic Utilization:
  Number of Slice Registers:                 1,527 out of  69,120    2%
    Number used as Flip Flops:               1,510
    Number used as Latch-thrus:                 17
  Number of Slice LUTs:                      1,853 out of  69,120    2%
    Number used as logic:                    1,721 out of  69,120    2%
      Number using O6 output only:           1,569
      Number using O5 output only:              48
      Number using O5 and O6:                  104
    Number used as Memory:                     128 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:            64
        Number using O6 output only:            63
        Number using O5 output only:             1
    Number used as exclusive route-thru:         4
  Number of route-thrus:                        56
    Number using O6 output only:                50
    Number using O5 output only:                 4
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                   957 out of  17,280    5%
  Number of LUT Flip Flop pairs used:        2,539
    Number with an unused Flip Flop:         1,012 out of   2,539   39%
    Number with an unused LUT:                 686 out of   2,539   27%
    Number of fully used LUT-FF pairs:         841 out of   2,539   33%
    Number of unique control sets:             161
    Number of slice register sites lost
      to control set restrictions:             322 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     640    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      16 out of     148   10%
    Number using BlockRAM only:                 16
    Total primitives used:
      Number of 36k BlockRAM used:              16
    Total Memory used (KB):                    576 out of   5,328   10%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                4.28

Peak Memory Usage:  1084 MB
Total REAL time to MAP completion:  3 mins 44 secs 
Total CPU time to MAP completion:   3 mins 35 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-04-23".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           2 out of 32      6%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                         2 out of 800     1%
   Number of External IOBs                   4 out of 640     1%
      Number of LOCed IOBs                   4 out of 4     100%

   Number of OLOGICs                         1 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    16 out of 148    10%
   Number of Slices                        957 out of 17280   5%
   Number of Slice Registers              1527 out of 69120   2%
      Number used as Flip Flops           1510
      Number used as Latches                 0
      Number used as LatchThrus             17

   Number of Slice LUTS                   1853 out of 69120   2%
   Number of Slice LUT-Flip Flop pairs    2539 out of 69120   3%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 28 secs 
Finished initial Timing Analysis.  REAL time: 28 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13472 unrouted;      REAL time: 32 secs 

Phase  2  : 11482 unrouted;      REAL time: 34 secs 

Phase  3  : 4313 unrouted;      REAL time: 42 secs 

Phase  4  : 4313 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 55 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 5 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 5 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 5 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 5 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 5 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 8 secs 
Total REAL time to Router completion: 1 mins 8 secs 
Total CPU time to Router completion: 1 mins 9 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   |  707 |  0.561     |  2.204      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   70 |  0.510     |  2.050      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  1.494     |  3.203      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     9.833ns|    10.167ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.285ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      5.083ns|            0|            0|            0|       347649|
| TS_clock_generator_0_clock_gen|     20.000ns|     10.167ns|          N/A|            0|            0|       347649|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 20 secs 
Total CPU time to PAR completion: 1 mins 21 secs 

Peak Memory Usage:  917 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.73 2012-04-23, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 347649 paths, 0 nets, and 11361 connections

Design statistics:
   Minimum period:  10.167ns (Maximum frequency:  98.357MHz)


Analysis completed Tue Apr  9 17:53:35 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 33 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.1 - Bitgen P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Tue Apr  9 17:53:54 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' at 'RAMB36_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' at 'RAMB36_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' at 'RAMB36_X0Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' at 'RAMB36_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' at 'RAMB36_X0Y0' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' at 'RAMB36_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' at 'RAMB36_X1Y0' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' at 'RAMB36_X1Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' at 'RAMB36_X2Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' at 'RAMB36_X2Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' at 'RAMB36_X2Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' at 'RAMB36_X2Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' at 'RAMB36_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' at 'RAMB36_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' at 'RAMB36_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' at 'RAMB36_X1Y3' location successfully updated with design data.

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Apr  9 18:23:20 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Tue Apr  9 18:28:14 2013
 make -f system.make init_bram started...
cp -f /opt/Xilinx/14.1/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop.elf bootloops/microblaze_0.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp lib/  -pe microblaze_0 bootloops/microblaze_0.elf \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc5vlx110tff1136-1 -bt
implementation/system.bit  -bd bootloops/microblaze_0.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Apr  9 18:28:28 2013
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.1 - iMPACT P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
If you are using the Platform Cable USB, please refer to the USB Cable
Installation Guide (UG344) to install the libusb package.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Connecting to cable (Parallel Port - parport0).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Connecting to cable (Parallel Port - parport1).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Connecting to cable (Parallel Port - parport2).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Connecting to cable (Parallel Port - parport3).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Cable autodetection failed.
make: *** [download] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Apr  9 18:34:06 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Tue Apr  9 18:36:18 2013
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.1 - iMPACT P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
If you are using the Platform Cable USB, please refer to the USB Cable
Installation Guide (UG344) to install the libusb package.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Connecting to cable (Parallel Port - parport0).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Connecting to cable (Parallel Port - parport1).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Connecting to cable (Parallel Port - parport2).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Connecting to cable (Parallel Port - parport3).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Cable autodetection failed.
make: *** [download] Error 1
Done!

********************************************************************************
At Local date and time: Tue Apr  9 18:36:34 2013
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Tue Apr  9 18:42:35 2013
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.1 - iMPACT P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
If you are using the Platform Cable USB, please refer to the USB Cable
Installation Guide (UG344) to install the libusb package.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Connecting to cable (Parallel Port - parport0).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Connecting to cable (Parallel Port - parport1).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Connecting to cable (Parallel Port - parport2).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Connecting to cable (Parallel Port - parport3).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Cable autodetection failed.
make: *** [download] Error 1
Done!

********************************************************************************
At Local date and time: Tue Apr  9 18:44:01 2013
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.1 - iMPACT P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
If you are using the Platform Cable USB, please refer to the USB Cable
Installation Guide (UG344) to install the libusb package.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Connecting to cable (Parallel Port - parport0).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Connecting to cable (Parallel Port - parport1).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Connecting to cable (Parallel Port - parport2).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Connecting to cable (Parallel Port - parport3).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Cable autodetection failed.
make: *** [download] Error 1
Done!

Running DRCs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port : ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER C_MEMSIZE value to 0x10000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02_a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating connection - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 134 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_PLB value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_PLB value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x04000000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x04000000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Apr  9 18:52:01 2013
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.1 - iMPACT P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
If you are using the Platform Cable USB, please refer to the USB Cable
Installation Guide (UG344) to install the libusb package.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 WinDriver v10.31 Jungo (c) 1997 - 2011 Build Date: May 24 2011 x86_64 64bit
18:13:19.
 Cable PID = 0008.
 Max current requested during enumeration is 300 mA.
Type = 0x0005.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /opt/Xilinx/14.1/ISE_DS/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Type = 0x0005.
ESN option: 0000128F46E401.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 7
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/xc5vlx110t.bsd...
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.1/ISE_DS/ISE/acecf/data/xccace.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xccace successfully.
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.1/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.1/ISE_DS/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   52.84 C, Min. Reading:   39.05 C, Max.
Reading:   60.71 C
5: VCCINT Supply: Current Reading:   1.040 V, Min. Reading:   0.999 V, Max.
Reading:   1.069 V
5: VCCAUX Supply: Current Reading:   2.590 V, Min. Reading:   2.484 V, Max.
Reading:   2.657 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'5': Programmed successfully.
Elapsed time =     12 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 0001 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.
INFO:iMPACT - '5': Checking done pin....done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Done!

********************************************************************************
At Local date and time: Tue Apr  9 18:52:58 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
ERROR:EDK:1272 - Failed to copy wizard log file to /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_00_a/devl/ipwiz.log
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.gui
Assigned Driver fft_coprocessor 1.00.a for instance fft_coprocessor_0
fft_coprocessor_0 has been deleted from the project
fft_coprocessor_0_to_microblaze_0 has been deleted from the project
microblaze_0_to_fft_coprocessor_0 has been deleted from the project
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

ERROR:EDK:1272 - Failed to copy wizard log file to /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_00_a/devl/ipwiz.log
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.gui
Assigned Driver fft_coprocessor 1.00.a for instance fft_coprocessor_0
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Apr 11 18:42:33 2013
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.1 - psf2Edward EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fft_coprocessor_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_fft_coprocessor_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   0_a/data/fft_coprocessor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   0_a/data/fft_coprocessor_v2_1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 137 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing fft_coprocessor_0_to_microblaze_0.jpg.....
Rasterizing fft_coprocessor_0.jpg.....
Rasterizing microblaze_0_to_fft_coprocessor_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fft_coprocessor_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_fft_coprocessor_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fft_coprocessor_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_fft_coprocessor_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   0_a/data/fft_coprocessor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   0_a/data/fft_coprocessor_v2_1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 137 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fft_coprocessor_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_fft_coprocessor_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fft_coprocessor_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/fft_coprocessor_0_to_microblaze_0_wrapper/fft_coprocessor_0_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_fft_coprocessor_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_fft_coprocessor_0_wrapper/microblaze_0_to_fft_cop
rocessor_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 40 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 47 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 54 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 61 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 70 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 79 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 86 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 115 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 127 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 79 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 24 - Running
XST synthesis
INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_coprocessor_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 140 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 148 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:87 - "/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_00_a/hdl/verilog/fft_coprocessor.v" line 183 Could not find module/primitive 'xfft_v7_1'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/synthesis/parallel_run/xst_
   system_fft_coprocessor_0_wrapper/system_fft_coprocessor_0_wrapper_xst.srp for
   details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/clock_generato
r_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   10 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fft_coprocessor_0_to_microblaze_0_wrapper
INSTANCE:fft_coprocessor_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 140 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_fft_coprocessor_0_to_microblaze_0_wrapper.ngc
../system_fft_coprocessor_0_to_microblaze_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fft_coprocesso
r_0_to_microblaze_0_wrapper/system_fft_coprocessor_0_to_microblaze_0_wrapper.ngc
" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fft_coprocessor_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file
"../system_fft_coprocessor_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Apr 11 21:06:11 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fft_coprocessor_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_fft_coprocessor_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fft_coprocessor_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_fft_coprocessor_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   0_a/data/fft_coprocessor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   0_a/data/fft_coprocessor_v2_1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 137 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fft_coprocessor_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_fft_coprocessor_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fft_coprocessor_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/fft_coprocessor_0_to_microblaze_0_wrapper/fft_coprocessor_0_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_fft_coprocessor_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_fft_coprocessor_0_wrapper/microblaze_0_to_fft_cop
rocessor_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 40 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 47 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 54 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 61 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 70 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 79 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 86 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 115 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 127 - Copying
cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fft_coprocessor_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 140 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 79 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 24 - Running
XST synthesis
INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 148 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:87 - "/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_00_a/hdl/verilog/fft_coprocessor.v" line 185 Could not find module/primitive 'xfft_v7_1'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/synthesis/parallel_run/xst_
   system_fft_coprocessor_0_wrapper/system_fft_coprocessor_0_wrapper_xst.srp for
   details
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/clock_generato
r_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_fft_coprocessor_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr 11 21:28:08 2013
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fft_coprocessor_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_fft_coprocessor_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fft_coprocessor_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_fft_coprocessor_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   0_a/data/fft_coprocessor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   0_a/data/fft_coprocessor_v2_1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 137 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fft_coprocessor_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_fft_coprocessor_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fft_coprocessor_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/fft_coprocessor_0_to_microblaze_0_wrapper/fft_coprocessor_0_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_fft_coprocessor_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_fft_coprocessor_0_wrapper/microblaze_0_to_fft_cop
rocessor_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 40 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 47 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 54 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 61 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 70 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 79 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 86 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 115 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 127 - Copying
cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fft_coprocessor_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 140 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 79 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 24 - Running
XST synthesis
INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 148 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:87 - "/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_00_a/hdl/verilog/fft_coprocessor.v" line 185 Could not find module/primitive 'xfft_v7_1'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/synthesis/parallel_run/xst_
   system_fft_coprocessor_0_wrapper/system_fft_coprocessor_0_wrapper_xst.srp for
   details
Trying to terminate Process...
make: *** [implementation/system_fft_coprocessor_0_wrapper.ngc] Terminated
Done!

********************************************************************************
At Local date and time: Thu Apr 11 21:29:40 2013
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Thu Apr 11 21:29:44 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Thu Apr 11 21:29:48 2013
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Thu Apr 11 21:30:22 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fft_coprocessor_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_fft_coprocessor_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fft_coprocessor_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_fft_coprocessor_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   0_a/data/fft_coprocessor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   0_a/data/fft_coprocessor_v2_1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 137 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fft_coprocessor_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_fft_coprocessor_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fft_coprocessor_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/fft_coprocessor_0_to_microblaze_0_wrapper/fft_coprocessor_0_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_fft_coprocessor_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_fft_coprocessor_0_wrapper/microblaze_0_to_fft_cop
rocessor_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 79 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 24 - Running
XST synthesis
INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 40 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 47 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 54 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 61 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 70 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 86 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 127 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_coprocessor_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 140 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 148 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:87 - "/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_00_a/hdl/verilog/fft_coprocessor.v" line 185 Could not find module/primitive 'xfft_v7_1'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/synthesis/parallel_run/xst_
   system_fft_coprocessor_0_wrapper/system_fft_coprocessor_0_wrapper_xst.srp for
   details
Trying to terminate Process...
make: *** Deleting file `implementation/system.bmm'
make: *** [implementation/system.bmm] Terminated
Done!

********************************************************************************
At Local date and time: Thu Apr 11 21:39:47 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fft_coprocessor_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_fft_coprocessor_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fft_coprocessor_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_fft_coprocessor_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   0_a/data/fft_coprocessor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   0_a/data/fft_coprocessor_v2_1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 137 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fft_coprocessor_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_fft_coprocessor_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fft_coprocessor_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/fft_coprocessor_0_to_microblaze_0_wrapper/fft_coprocessor_0_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_fft_coprocessor_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_fft_coprocessor_0_wrapper/microblaze_0_to_fft_cop
rocessor_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 79 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 24 - Running
XST synthesis
INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 40 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 47 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 54 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 61 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 70 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 86 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 127 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_coprocessor_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 140 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 148 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 156 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 24 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/microblaze_0_w
rapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 47 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/ilmb_wrapper/s
ystem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 54 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/dlmb_wrapper/s
ystem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/clock_generato
r_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fft_coprocessor_0_to_microblaze_0_wrapper
INSTANCE:fft_coprocessor_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 140 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_fft_coprocessor_0_to_microblaze_0_wrapper.ngc
../system_fft_coprocessor_0_to_microblaze_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fft_coprocesso
r_0_to_microblaze_0_wrapper/system_fft_coprocessor_0_to_microblaze_0_wrapper.ngc
" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fft_coprocessor_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file
"../system_fft_coprocessor_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_fft_coprocessor_0_wrapper
INSTANCE:microblaze_0_to_fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 156 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_fft_coprocessor_0_wrapper.ngc
../system_microblaze_0_to_fft_coprocessor_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/microblaze_0_t
o_fft_coprocessor_0_wrapper/system_microblaze_0_to_fft_coprocessor_0_wrapper.ngc
" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_fft_coprocessor_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file
"../system_microblaze_0_to_fft_coprocessor_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1007.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation 

Using Flow File:
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mb_plb_
wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_lmb_bra
m_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_rs232_u
art_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_clock_g
enerator_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mdm_0_w
rapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_proc_sy
s_reset_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_to_fft_coprocessor_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
ERROR:NgdBuild:604 - logical block 'fft_coprocessor_0/fft_coprocessor_0/my_fft'
   with type 'xfft_v7_1' could not be resolved. A pin name misspelling can cause
   this, a missing edif or ngc file, case mismatch between the block name and
   the edif or ngc file name, or the misspelling of a type name. Symbol
   'xfft_v7_1' is not supported in target 'virtex5'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total REAL time to NGDBUILD completion: 1 min  7 sec
Total CPU time to NGDBUILD completion:  1 min  6 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu Apr 11 22:04:56 2013
 make -f system.make exporttosdk started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File:
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mb_plb_
wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_lmb_bra
m_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_rs232_u
art_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_clock_g
enerator_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mdm_0_w
rapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_proc_sy
s_reset_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_to_fft_coprocessor_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
ERROR:NgdBuild:604 - logical block 'fft_coprocessor_0/fft_coprocessor_0/my_fft'
   with type 'xfft_v7_1' could not be resolved. A pin name misspelling can cause
   this, a missing edif or ngc file, case mismatch between the block name and
   the edif or ngc file name, or the misspelling of a type name. Symbol
   'xfft_v7_1' is not supported in target 'virtex5'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total REAL time to NGDBUILD completion: 1 min  6 sec
Total CPU time to NGDBUILD completion:  1 min  6 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu Apr 11 22:22:19 2013
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.gui
fft_coprocessor_0 has been deleted from the project
Assigned Driver generic 1.00.a for instance fft_coprocessor_0
fft_coprocessor_0 has been added to the project
Assigned Driver generic 1.00.a for instance fft_coprocessor_1
microblaze_0_to_fft_coprocessor_0 has been deleted from the project
fft_coprocessor_0_to_microblaze_0 has been deleted from the project

********************************************************************************
At Local date and time: Thu Apr 11 22:27:19 2013
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.1 - psf2Edward EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fft_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_fft_coprocessor_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR:
   microblaze_0_to_fft_coprocessor_1_OPB_Rst - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   1_a/data/fft_coprocessor_v2_1_0.mpd line 28 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_fft_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   1_a/data/fft_coprocessor_v2_1_0.mpd line 29 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   fft_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   1_a/data/fft_coprocessor_v2_1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   fft_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_fft_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 137 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing fft_coprocessor_0.jpg.....
Rasterizing fft_coprocessor_1_to_microblaze_0.jpg.....
Rasterizing fft_coprocessor_1.jpg.....
Rasterizing microblaze_0_to_fft_coprocessor_1.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fft_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_fft_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fft_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_fft_coprocessor_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR:
   microblaze_0_to_fft_coprocessor_1_OPB_Rst - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   1_a/data/fft_coprocessor_v2_1_0.mpd line 28 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_fft_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   1_a/data/fft_coprocessor_v2_1_0.mpd line 29 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   fft_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   1_a/data/fft_coprocessor_v2_1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   fft_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_fft_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 137 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fft_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_fft_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fft_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/fft_coprocessor_1_to_microblaze_0_wrapper/fft_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_fft_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_fft_coprocessor_1_wrapper/microblaze_0_to_fft_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:fft_coprocessor INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 140 - Copying
(BBD-specified) netlist files.
IPNAME:fft_coprocessor INSTANCE:fft_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 153 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 24 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 40 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 47 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 54 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 61 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 70 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 79 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 86 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 115 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 127 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 79 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 - Running
XST synthesis
INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 140 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 145 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 153 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_fft_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 161 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/clock_generato
r_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fft_coprocessor_0_wrapper INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 140 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_fft_coprocessor_0_wrapper.ngc ../system_fft_coprocessor_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fft_coprocesso
r_0_wrapper/system_fft_coprocessor_0_wrapper.ngc" ...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fft_coprocesso
r_0_wrapper/xfft_v7_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fft_coprocessor_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   10 sec

Writing NGCBUILD log file "../system_fft_coprocessor_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fft_coprocessor_1_to_microblaze_0_wrapper
INSTANCE:fft_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 145 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_fft_coprocessor_1_to_microblaze_0_wrapper.ngc
../system_fft_coprocessor_1_to_microblaze_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fft_coprocesso
r_1_to_microblaze_0_wrapper/system_fft_coprocessor_1_to_microblaze_0_wrapper.ngc
" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fft_coprocessor_1_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file
"../system_fft_coprocessor_1_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fft_coprocessor_1_wrapper INSTANCE:fft_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 153 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_fft_coprocessor_1_wrapper.ngc ../system_fft_coprocessor_1_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fft_coprocesso
r_1_wrapper/system_fft_coprocessor_1_wrapper.ngc" ...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fft_coprocesso
r_1_wrapper/xfft_v7_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fft_coprocessor_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   10 sec

Writing NGCBUILD log file "../system_fft_coprocessor_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_fft_coprocessor_1_wrapper
INSTANCE:microblaze_0_to_fft_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 161 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_fft_coprocessor_1_wrapper.ngc
../system_microblaze_0_to_fft_coprocessor_1_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/microblaze_0_t
o_fft_coprocessor_1_wrapper/system_microblaze_0_to_fft_coprocessor_1_wrapper.ngc
" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_fft_coprocessor_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file
"../system_microblaze_0_to_fft_coprocessor_1_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 367.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File:
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mb_plb_
wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_lmb_bra
m_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_rs232_u
art_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_clock_g
enerator_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mdm_0_w
rapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_proc_sy
s_reset_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_1_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_to_fft_coprocessor_1_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000007c8' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000007c9' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000007ca' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000007cb' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000007cc' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000007cd' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000007de' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000007df' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000007e0' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000007fa' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000007fb' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000007fc' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000007fd' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000007fe' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000007ff' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000810' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000811' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000812' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000830' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000831' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000842' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000843' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000844' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000860' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000861' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000862' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000863' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000874' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000875' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000876' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000890' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000891' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000892' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000893' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000894' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000895' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000008a6' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000008a7' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000008a8' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000008c2' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000008c3' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000008c4' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000008c5' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000008c6' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000008c7' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000008d8' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000008d9' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000008da' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000008f4' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000008f5' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000008f6' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000008f7' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000008f8' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000008f9' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000090a' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000090b' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000090c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000926' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000927' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000928' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000929' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000092a' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000092b' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000093c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000093d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000093e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000103b' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000007c8' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000007c9' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000007ca' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000007cb' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000007cc' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000007cd' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000007de' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000007df' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000007e0' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000007fa' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000007fb' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000007fc' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000007fd' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000007fe' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000007ff' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000810' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000811' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000812' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk0000082c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk0000082d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk0000082e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk0000082f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000830' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000831' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000842' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000843' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000844' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk0000085e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk0000085f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000860' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000861' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000862' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000863' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000874' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000875' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000876' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000890' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000891' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000892' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000893' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000894' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000895' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000008a6' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000008a7' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000008a8' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000008c2' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000008c3' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000008c4' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000008c5' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000008c6' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000008c7' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000008d8' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000008d9' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000008da' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000008f4' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000008f5' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000008f6' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000008f7' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000008f8' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk000008f9' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk0000090a' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk0000090b' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk0000090c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000926' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000927' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000928' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk00000929' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk0000092a' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk0000092b' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk0000093c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk0000093d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk0000093e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_1/fft_coprocessor_1/my_fft/blk0000103b' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 146

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  28 sec
Total CPU time to NGDBUILD completion:  1 min  28 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because
   component delays alone exceed the constraint. A timing constraint summary
   below shows the failing constraints (preceded with an Asterisk (*)). Please
   use the Timing Analyzer (GUI) or TRCE (command line) with the Mapped NCD and
   PCF files to identify which constraints and paths are failing because of the
   component delays alone. If the failing path(s) is mapped to Xilinx components
   as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing
   the path. To allow the tools to bypass this error, set the environment
   variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing
   Analyzer Reference manual; for more information on TRCE, consult the Xilinx
   Command Line Tools User Guide "TRACE" chapter.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -7.900ns|    27.900ns|     606|     2391630
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP "clock_ge | HOLD        |    -0.179ns|            |     425|       55525
  nerator_0_clock_generator_0_SIG_PLL0_CLKO |             |            |            |        |            
  UT0" TS_sys_clk_pin * 0.5 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|     13.950ns|            0|         1031|            0|   
  6684311|
| TS_clock_generator_0_clock_gen|     20.000ns|     27.900ns|          N/A|         1031|            0|      6684311|   
        0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

1 constraint not met.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 41 secs 
Total CPU  time at the beginning of Placer: 2 mins 37 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c7f3375f) REAL time: 2 mins 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:c7f3375f) REAL time: 2 mins 51 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:4196795f) REAL time: 2 mins 51 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:4196795f) REAL time: 2 mins 51 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:4196795f) REAL time: 4 mins 27 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:4196795f) REAL time: 4 mins 28 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:a2869a9a) REAL time: 4 mins 32 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:a2869a9a) REAL time: 4 mins 32 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:a2869a9a) REAL time: 4 mins 32 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:a2869a9a) REAL time: 4 mins 33 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:a2869a9a) REAL time: 4 mins 33 secs 

Phase 12.8  Global Placement
.................................................................................................
..................................
............................................................................................................................................................
................
................
.......................................................................................................................................
Phase 12.8  Global Placement (Checksum:9d3d4481) REAL time: 6 mins 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:9d3d4481) REAL time: 6 mins 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:9d3d4481) REAL time: 6 mins 2 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:a8e559fb) REAL time: 7 mins 26 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:a8e559fb) REAL time: 7 mins 27 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:a8e559fb) REAL time: 7 mins 29 secs 

Total REAL time to Placer completion: 7 mins 30 secs 
Total CPU  time to Placer completion: 7 mins 25 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   66
Slice Logic Utilization:
  Number of Slice Registers:                 5,780 out of  69,120    8%
    Number used as Flip Flops:               5,764
    Number used as Latch-thrus:                 16
  Number of Slice LUTs:                      8,151 out of  69,120   11%
    Number used as logic:                    7,680 out of  69,120   11%
      Number using O6 output only:           5,306
      Number using O5 output only:              52
      Number using O5 and O6:                2,322
    Number used as Memory:                     464 out of  17,920    2%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           400
        Number using O6 output only:           399
        Number using O5 output only:             1
    Number used as exclusive route-thru:         7
  Number of route-thrus:                        73
    Number using O6 output only:                54
    Number using O5 output only:                15
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 2,931 out of  17,280   16%
  Number of LUT Flip Flop pairs used:        9,302
    Number with an unused Flip Flop:         3,522 out of   9,302   37%
    Number with an unused LUT:               1,151 out of   9,302   12%
    Number of fully used LUT-FF pairs:       4,629 out of   9,302   49%
    Number of unique control sets:             167
    Number of slice register sites lost
      to control set restrictions:             312 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     640    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      20 out of     148   13%
    Number using BlockRAM only:                 20
    Total primitives used:
      Number of 36k BlockRAM used:              16
      Number of 18k BlockRAM used:               7
    Total Memory used (KB):                    702 out of   5,328   13%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                            12 out of      64   18%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.41

Peak Memory Usage:  1236 MB
Total REAL time to MAP completion:  7 mins 50 secs 
Total CPU time to MAP completion:   7 mins 44 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-04-23".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           2 out of 32      6%
   Number of DSP48Es                        12 out of 64     18%
   Number of ILOGICs                         2 out of 800     1%
   Number of External IOBs                   4 out of 640     1%
      Number of LOCed IOBs                   4 out of 4     100%

   Number of OLOGICs                         1 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       2 out of 148     1%
   Number of RAMB18X2SDPs                    2 out of 148     1%
   Number of RAMB36_EXPs                    16 out of 148    10%
   Number of Slices                       2931 out of 17280  16%
   Number of Slice Registers              5780 out of 69120   8%
      Number used as Flip Flops           5764
      Number used as Latches                 0
      Number used as LatchThrus             16

   Number of Slice LUTS                   8151 out of 69120  11%
   Number of Slice LUT-Flip Flop pairs    9302 out of 69120  13%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 43 secs 
Finished initial Timing Analysis.  REAL time: 44 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43318 unrouted;      REAL time: 49 secs 

Phase  2  : 35534 unrouted;      REAL time: 57 secs 

Phase  3  : 15211 unrouted;      REAL time: 1 mins 56 secs 

Phase  4  : 15293 unrouted; (Setup:6047944, Hold:60545, Component Switching Limit:0)     REAL time: 2 mins 41 secs 
WARNING:Route:441 - The router has detected a very high timing score (6047944) for this design. It is extremely unlikely
   the router will be able to meet your timing requirements. To prevent excessive run time the router will change
   strategy. The router will now work to completely route this design but not to improve timing. This behavior will
   allow you to use the Static Timing Report and FPGA Editor to isolate the paths with timing problems. The cause of
   this behavior is either overly difficult constraints, or issues with the implementation or synthesis of logic in the
   critical timing path. If you would prefer the router continue trying to meet timing and you are willing to accept a
   long run time set the option "-xe c" to override the present behavior.

Updating file: system.ncd with current fully routed design.
WARNING:Route:562 - 
    Par  has gone into non timing driven mode hence it will not fix hold errors.
   To bypass this,  please run Par in -xe mode.
Phase  5  : 0 unrouted; (Setup:8218512, Hold:51696, Component Switching Limit:0)     REAL time: 5 mins 14 secs 
Total REAL time to Router completion: 5 mins 14 secs 
Total CPU time to Router completion: 5 mins 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   | 1417 |  0.556     |  2.101      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   73 |  0.228     |  1.751      |
+---------------------+--------------+------+------+------------+-------------+
|fft_coprocessor_1/ff |              |      |      |            |             |
|t_coprocessor_1/fft_ |              |      |      |            |             |
|                 clk |         Local|      |  687 |  2.164     |  2.746      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  1.907     |  3.183      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 8270208 (Setup: 8218512, Hold: 51696, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |   -16.733ns|    36.733ns|     852|     8218512
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |    -2.016ns|            |     184|       51696
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|     18.367ns|            0|         1036|            0|      6684311|
| TS_clock_generator_0_clock_gen|     20.000ns|     36.733ns|          N/A|         1036|            0|      6684311|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 7 mins 4 secs 
Total CPU time to PAR completion: 7 mins 11 secs 

Peak Memory Usage:  1047 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 1036 errors found.

Number of error messages: 0
Number of warning messages: 7
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.73 2012-04-23, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 1036  Score: 8270208 (Setup/Max: 8218512, Hold: 51696)

Constraints cover 6684311 paths, 0 nets, and 36143 connections

Design statistics:
   Minimum period:  36.733ns (Maximum frequency:  27.223MHz)


Analysis completed Thu Apr 11 23:03:58 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 5 mins 46 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
********************************************************************************
ERROR: 1 constraint not met.

PAR could not meet all timing constraints. A bitstream will not be generated.

To disable the PAR timing check:

1> Disable the "Treat timing closure failure as error" option from the Project Options dialog in XPS.

OR

2> Type following at the XPS prompt:
XPSe4a7e000set enable_par_timing_error 0
********************************************************************************
Analyzing implementation/system.par
make: *** [implementation/system.bit] Error 1
Done!
fft_coprocessor_0 has been deleted from the project
fft_coprocessor_0 has been deleted from the project
fft_coprocessor_1_to_microblaze_0 has been deleted from the project
microblaze_0_to_fft_coprocessor_1 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.gui
Assigned Driver generic 1.00.a for instance fft_coprocessor_0
fft_coprocessor_0 has been added to the project
fft_coprocessor_0 has been deleted from the project
Assigned Driver generic 1.00.a for instance fft_coprocessor_0

********************************************************************************
At Local date and time: Thu Apr 11 23:32:38 2013
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.1 - psf2Edward EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fft_coprocessor_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_fft_coprocessor_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_OPB_Rst - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 28 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 29 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 137 

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing fft_coprocessor_0_to_microblaze_0.jpg.....
Rasterizing fft_coprocessor_0.jpg.....
Rasterizing microblaze_0_to_fft_coprocessor_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fft_coprocessor_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_fft_coprocessor_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fft_coprocessor_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_fft_coprocessor_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_OPB_Rst - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 28 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 29 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 137 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fft_coprocessor_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_fft_coprocessor_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fft_coprocessor_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/fft_coprocessor_0_to_microblaze_0_wrapper/fft_coprocessor_0_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_fft_coprocessor_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_fft_coprocessor_0_wrapper/microblaze_0_to_fft_cop
rocessor_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:fft_coprocessor INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 148 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 24 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 40 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 47 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 54 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 61 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 70 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 79 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 86 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 115 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 127 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 79 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 - Running
XST synthesis
INSTANCE:fft_coprocessor_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 140 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 148 - Running
XST synthesis
INSTANCE:microblaze_0_to_fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 156 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/clock_generato
r_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fft_coprocessor_0_to_microblaze_0_wrapper
INSTANCE:fft_coprocessor_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 140 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_fft_coprocessor_0_to_microblaze_0_wrapper.ngc
../system_fft_coprocessor_0_to_microblaze_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fft_coprocesso
r_0_to_microblaze_0_wrapper/system_fft_coprocessor_0_to_microblaze_0_wrapper.ngc
" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fft_coprocessor_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file
"../system_fft_coprocessor_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fft_coprocessor_0_wrapper INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 148 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_fft_coprocessor_0_wrapper.ngc ../system_fft_coprocessor_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fft_coprocesso
r_0_wrapper/system_fft_coprocessor_0_wrapper.ngc" ...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fft_coprocesso
r_0_wrapper/xfft_v7_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fft_coprocessor_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   10 sec

Writing NGCBUILD log file "../system_fft_coprocessor_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_fft_coprocessor_0_wrapper
INSTANCE:microblaze_0_to_fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 156 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_fft_coprocessor_0_wrapper.ngc
../system_microblaze_0_to_fft_coprocessor_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/microblaze_0_t
o_fft_coprocessor_0_wrapper/system_microblaze_0_to_fft_coprocessor_0_wrapper.ngc
" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_fft_coprocessor_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file
"../system_microblaze_0_to_fft_coprocessor_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 282.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File:
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mb_plb_
wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_lmb_bra
m_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_rs232_u
art_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_clock_g
enerator_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mdm_0_w
rapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_proc_sy
s_reset_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_to_fft_coprocessor_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000330' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000331' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000342' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000343' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000360' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000361' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000372' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000373' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000390' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000391' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003a2' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003a3' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003bc' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003bd' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003be' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003bf' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003c0' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003c1' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003d2' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003d3' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000681' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/ce' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  34

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  10 sec
Total CPU time to NGDBUILD completion:  1 min  10 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000081b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000894) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000717) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000892) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT2 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000893) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000844" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000925) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000845" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008d7) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000846" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090a) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000847" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c6) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000848" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090b) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000849" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c7) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090c) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c8) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090d) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c9) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ef) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090e) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000850" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ca) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000851" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e2) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000852" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ff) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000853" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090f) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000854" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cb) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000855" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e3) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000856" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008f8) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000857" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000910) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000858" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cc) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000859" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e4) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008f9) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000911) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000939) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000937) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000938) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT6 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000935) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000860" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000936) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000861" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000093a) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000863" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000045) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000864" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cd) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000865" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e5) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000866" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008fa) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000867" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000912) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000868" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000046) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000869" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000050) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000051) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000052) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000053) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000054) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000055) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000056) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000870" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000057) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000872" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000059) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000873" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000047) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000874" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000048) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000875" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000049) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000876" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004a) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000877" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004b) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000878" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004c) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000879" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004d) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000087a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004e) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000087b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004f) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000088e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000934) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000081b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000894) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000717) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000892) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT2 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000893) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000844" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000925) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000845" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008d7) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000846" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090a) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000847" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c6) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000848" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090b) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000849" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c7) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090c) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c8) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090d) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c9) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ef) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090e) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000850" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ca) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000851" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e2) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000852" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ff) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000853" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090f) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000854" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cb) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000855" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e3) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000856" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008f8) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000857" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000910) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000858" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cc) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000859" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e4) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008f9) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000911) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000939) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000937) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000938) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT6 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000935) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000860" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000936) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000861" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000093a) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000863" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000045) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000864" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cd) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000865" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e5) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000866" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008fa) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000867" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000912) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000868" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000046) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000869" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000050) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000051) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000052) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000053) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000054) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000055) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000056) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000870" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000057) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000872" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000059) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000873" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000047) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000874" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000048) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000875" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000049) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000876" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004a) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000877" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004b) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000878" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004c) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000879" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004d) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000087a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004e) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000087b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004f) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000088e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000934) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   : 118
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu Apr 11 23:47:48 2013
 make -f system.make exporttosdk started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File:
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mb_plb_
wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_lmb_bra
m_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_rs232_u
art_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_clock_g
enerator_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mdm_0_w
rapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_proc_sy
s_reset_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_to_fft_coprocessor_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
Trying to terminate Process...

ERROR:Xflow:225 - ngdbuild: application received signal 15.
ERROR:Xflow:226 - Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu Apr 11 23:49:07 2013
 make -f system.make exporttosdk started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File:
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mb_plb_
wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_lmb_bra
m_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_rs232_u
art_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_clock_g
enerator_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mdm_0_w
rapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_proc_sy
s_reset_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_to_fft_coprocessor_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000330' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000331' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000342' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000343' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000360' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000361' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000372' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000373' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000390' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000391' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003a2' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003a3' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003bc' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003bd' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003be' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003bf' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003c0' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003c1' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003d2' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003d3' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000681' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/ce' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  34

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  10 sec
Total CPU time to NGDBUILD completion:  1 min  10 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000081b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000894) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000717) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000892) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT2 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000893) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000844" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000925) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000845" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008d7) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000846" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090a) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000847" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c6) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000848" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090b) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000849" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c7) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090c) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c8) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090d) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c9) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ef) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090e) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000850" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ca) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000851" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e2) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000852" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ff) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000853" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090f) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000854" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cb) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000855" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e3) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000856" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008f8) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000857" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000910) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000858" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cc) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000859" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e4) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008f9) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000911) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000939) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000937) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000938) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT6 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000935) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000860" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000936) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000861" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000093a) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000863" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000045) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000864" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cd) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000865" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e5) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000866" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008fa) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000867" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000912) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000868" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000046) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000869" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000050) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000051) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000052) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000053) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000054) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000055) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000056) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000870" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000057) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000872" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000059) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000873" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000047) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000874" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000048) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000875" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000049) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000876" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004a) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000877" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004b) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000878" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004c) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000879" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004d) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000087a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004e) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000087b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004f) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000088e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000934) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000081b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000894) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000717) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000892) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT2 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000893) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000844" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000925) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000845" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008d7) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000846" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090a) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000847" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c6) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000848" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090b) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000849" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c7) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090c) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c8) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090d) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c9) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ef) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090e) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000850" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ca) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000851" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e2) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000852" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ff) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000853" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090f) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000854" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cb) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000855" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e3) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000856" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008f8) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000857" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000910) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000858" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cc) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000859" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e4) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008f9) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000911) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000939) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000937) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000938) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT6 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000935) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000860" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000936) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000861" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000093a) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000863" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000045) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000864" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cd) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000865" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e5) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000866" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008fa) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000867" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000912) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000868" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000046) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000869" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000050) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000051) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000052) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000053) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000054) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000055) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000056) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000870" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000057) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000872" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000059) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000873" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000047) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000874" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000048) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000875" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000049) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000876" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004a) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000877" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004b) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000878" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004c) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000879" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004d) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000087a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004e) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000087b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004f) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000088e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000934) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   : 118
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Fri Apr 12 15:04:32 2013
 make -f system.make exporttosdk started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File:
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mb_plb_
wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_lmb_bra
m_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_rs232_u
art_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_clock_g
enerator_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mdm_0_w
rapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_proc_sy
s_reset_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_to_fft_coprocessor_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000330' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000331' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000342' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000343' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000360' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000361' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000372' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000373' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000390' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000391' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003a2' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003a3' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003bc' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003bd' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003be' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003bf' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003c0' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003c1' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003d2' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003d3' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000681' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/ce' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  34

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  10 sec
Total CPU time to NGDBUILD completion:  1 min  10 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000081b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000894) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000717) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000892) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT2 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000893) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000844" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000925) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000845" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008d7) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000846" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090a) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000847" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c6) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000848" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090b) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000849" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c7) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090c) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c8) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090d) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c9) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ef) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090e) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000850" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ca) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000851" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e2) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000852" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ff) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000853" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090f) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000854" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cb) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000855" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e3) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000856" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008f8) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000857" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000910) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000858" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cc) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000859" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e4) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008f9) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000911) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000939) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000937) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000938) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT6 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000935) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000860" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000936) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000861" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000093a) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000863" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000045) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000864" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cd) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000865" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e5) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000866" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008fa) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000867" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000912) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000868" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000046) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000869" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000050) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000051) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000052) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000053) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000054) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000055) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000056) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000870" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000057) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000872" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000059) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000873" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000047) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000874" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000048) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000875" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000049) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000876" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004a) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000877" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004b) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000878" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004c) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000879" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004d) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000087a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004e) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000087b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004f) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000088e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000934) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000081b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000894) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000717) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000892) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT2 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000893) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000844" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000925) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000845" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008d7) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000846" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090a) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000847" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c6) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000848" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090b) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000849" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c7) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090c) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c8) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090d) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c9) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ef) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090e) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000850" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ca) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000851" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e2) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000852" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ff) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000853" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090f) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000854" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cb) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000855" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e3) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000856" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008f8) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000857" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000910) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000858" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cc) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000859" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e4) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008f9) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000911) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000939) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000937) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000938) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT6 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000935) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000860" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000936) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000861" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000093a) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000863" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000045) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000864" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cd) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000865" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e5) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000866" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008fa) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000867" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000912) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000868" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000046) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000869" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000050) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000051) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000052) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000053) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000054) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000055) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000056) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000870" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000057) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000872" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000059) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000873" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000047) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000874" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000048) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000875" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000049) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000876" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004a) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000877" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004b) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000878" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004c) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000879" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004d) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000087a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004e) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000087b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004f) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000088e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000934) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   : 118
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Fri Apr 12 15:13:26 2013
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Fri Apr 12 15:13:32 2013
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Fri Apr 12 15:13:36 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Fri Apr 12 15:14:15 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fft_coprocessor_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_fft_coprocessor_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fft_coprocessor_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_fft_coprocessor_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_OPB_Rst - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 28 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 29 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 137 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fft_coprocessor_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_fft_coprocessor_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fft_coprocessor_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/fft_coprocessor_0_to_microblaze_0_wrapper/fft_coprocessor_0_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_fft_coprocessor_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_fft_coprocessor_0_wrapper/microblaze_0_to_fft_cop
rocessor_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:fft_coprocessor INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 148 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 79 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...
ERROR:EDK:1405 - File not found in any repository
   'fft_coprocessor_v1_02_a/hdl/verilog/xfft_v7_1.v'
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Fri Apr 12 15:16:16 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fft_coprocessor_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_fft_coprocessor_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fft_coprocessor_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_fft_coprocessor_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_OPB_Rst - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 28 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 29 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 137 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fft_coprocessor_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_fft_coprocessor_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fft_coprocessor_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/fft_coprocessor_0_to_microblaze_0_wrapper/fft_coprocessor_0_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_fft_coprocessor_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_fft_coprocessor_0_wrapper/microblaze_0_to_fft_cop
rocessor_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:fft_coprocessor INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 148 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 79 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 24 - Running
XST synthesis
INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 40 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 47 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 54 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 61 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 70 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 86 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 127 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_coprocessor_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 140 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 148 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 156 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 24 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/microblaze_0_w
rapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 47 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/ilmb_wrapper/s
ystem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 54 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/dlmb_wrapper/s
ystem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/clock_generato
r_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fft_coprocessor_0_to_microblaze_0_wrapper
INSTANCE:fft_coprocessor_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 140 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_fft_coprocessor_0_to_microblaze_0_wrapper.ngc
../system_fft_coprocessor_0_to_microblaze_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fft_coprocesso
r_0_to_microblaze_0_wrapper/system_fft_coprocessor_0_to_microblaze_0_wrapper.ngc
" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fft_coprocessor_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file
"../system_fft_coprocessor_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fft_coprocessor_0_wrapper INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 148 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_fft_coprocessor_0_wrapper.ngc ../system_fft_coprocessor_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fft_coprocesso
r_0_wrapper/system_fft_coprocessor_0_wrapper.ngc" ...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fft_coprocesso
r_0_wrapper/xfft_v7_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fft_coprocessor_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   10 sec

Writing NGCBUILD log file "../system_fft_coprocessor_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_fft_coprocessor_0_wrapper
INSTANCE:microblaze_0_to_fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 156 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_fft_coprocessor_0_wrapper.ngc
../system_microblaze_0_to_fft_coprocessor_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/microblaze_0_t
o_fft_coprocessor_0_wrapper/system_microblaze_0_to_fft_coprocessor_0_wrapper.ngc
" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_fft_coprocessor_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file
"../system_microblaze_0_to_fft_coprocessor_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1100.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation 

Using Flow File:
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mb_plb_
wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_lmb_bra
m_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_rs232_u
art_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_clock_g
enerator_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mdm_0_w
rapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_proc_sy
s_reset_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_to_fft_coprocessor_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000330' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000331' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000342' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000343' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000360' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000361' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000372' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000373' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000390' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000391' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003a2' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003a3' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003bc' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003bd' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003be' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003bf' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003c0' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003c1' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003d2' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003d3' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000681' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/ce' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  34

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  11 sec
Total CPU time to NGDBUILD completion:  1 min  10 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000081b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000894) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000717) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000892) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT2 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000893) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000844" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000925) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000845" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008d7) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000846" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090a) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000847" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c6) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000848" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090b) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000849" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c7) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090c) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c8) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090d) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c9) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ef) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090e) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000850" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ca) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000851" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e2) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000852" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ff) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000853" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090f) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000854" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cb) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000855" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e3) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000856" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008f8) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000857" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000910) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000858" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cc) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000859" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e4) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008f9) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000911) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000939) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000937) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000938) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT6 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000935) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000860" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000936) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000861" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000093a) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000863" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000045) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000864" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cd) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000865" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e5) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000866" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008fa) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000867" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000912) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000868" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000046) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000869" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000050) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000051) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000052) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000053) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000054) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000055) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000056) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000870" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000057) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000872" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000059) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000873" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000047) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000874" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000048) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000875" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000049) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000876" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004a) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000877" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004b) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000878" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004c) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000879" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004d) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000087a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004e) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000087b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004f) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000088e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000934) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000081b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000894) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000717) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000892) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT2 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000893) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000844" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000925) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000845" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008d7) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000846" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090a) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000847" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c6) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000848" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090b) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000849" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c7) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090c) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c8) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090d) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c9) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ef) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090e) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000850" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ca) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000851" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e2) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000852" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ff) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000853" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090f) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000854" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cb) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000855" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e3) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000856" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008f8) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000857" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000910) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000858" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cc) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000859" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e4) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008f9) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000911) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000939) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000937) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000938) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT6 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000935) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000860" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000936) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000861" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000093a) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000863" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000045) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000864" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cd) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000865" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e5) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000866" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008fa) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000867" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000912) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000868" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000046) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000869" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000050) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000051) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000052) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000053) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000054) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000055) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000056) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000870" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000057) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000872" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000059) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000873" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000047) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000874" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000048) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000875" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000049) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000876" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004a) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000877" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004b) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000878" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004c) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000879" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004d) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000087a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004e) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000087b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004f) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000088e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000934) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   : 118
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Fri Apr 12 15:54:45 2013
 make -f system.make exporttosdk started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File:
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mb_plb_
wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_lmb_bra
m_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_rs232_u
art_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_clock_g
enerator_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mdm_0_w
rapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_proc_sy
s_reset_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_to_fft_coprocessor_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000330' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000331' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000342' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000343' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000360' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000361' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000372' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000373' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000390' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000391' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003a2' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003a3' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003bc' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003bd' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003be' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003bf' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003c0' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003c1' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003d2' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003d3' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000681' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/ce' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  34

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  10 sec
Total CPU time to NGDBUILD completion:  1 min  10 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000081b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000894) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000717) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000892) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT2 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000893) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000844" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000925) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000845" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008d7) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000846" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090a) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000847" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c6) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000848" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090b) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000849" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c7) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090c) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c8) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090d) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c9) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ef) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090e) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000850" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ca) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000851" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e2) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000852" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ff) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000853" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090f) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000854" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cb) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000855" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e3) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000856" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008f8) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000857" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000910) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000858" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cc) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000859" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e4) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008f9) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000911) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000939) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000937) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000938) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT6 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000935) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000860" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000936) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000861" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000093a) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000863" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000045) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000864" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cd) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000865" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e5) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000866" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008fa) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000867" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000912) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000868" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000046) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000869" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000050) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000051) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000052) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000053) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000054) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000055) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000056) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000870" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000057) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000872" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000059) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000873" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000047) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000874" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000048) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000875" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000049) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000876" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004a) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000877" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004b) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000878" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004c) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000879" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004d) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000087a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004e) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000087b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004f) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000088e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000934) has input
   signal "fft_coprocessor_0/fft_coprocessor_0/my_fft/ce" which will be trimmed.
   See Section 5 of the Map Report File for details about why the input signal
   will become undriven.
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000081b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000894) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000717) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000892) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT2 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000082c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000893) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000844" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000925) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000845" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008d7) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000846" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090a) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000847" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c6) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000848" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090b) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000849" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c7) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090c) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c8) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090d) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008c9) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ef) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000084f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090e) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000850" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ca) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000851" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e2) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000852" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008ff) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000853" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000090f) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000854" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cb) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000855" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e3) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000856" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008f8) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000857" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000910) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000858" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cc) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000859" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e4) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008f9) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000911) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000939) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000937) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000938) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT6 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000085f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000935) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000860" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000936) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000861" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000093a) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000863" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000045) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000864" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008cd) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000865" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008e5) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT5 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000866" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig000008fa) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000867" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000912) has an
   equation that uses input pin I2, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000868" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000046) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000869" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000050) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000051) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000052) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086c" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000053) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086d" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000054) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000055) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000086f" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000056) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000870" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000057) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT3 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000872" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000059) has an
   equation that uses input pin I0, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000873" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000047) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000874" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000048) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000875" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000049) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000876" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004a) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000877" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004b) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000878" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004c) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000879" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004d) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000087a" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004e) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000087b" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig0000004f) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000088e" (output
   signal=fft_coprocessor_0/fft_coprocessor_0/my_fft/sig00000934) has an
   equation that uses input pin I1, which no longer has a connected signal.
   Please ensure that all the pins used in the equation for this LUT have
   signals that are not trimmed (see Section 5 of the Map Report File for
   details on which signals were trimmed).

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   : 118
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Fri Apr 12 15:57:02 2013
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Fri Apr 12 15:57:06 2013
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Fri Apr 12 15:57:10 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Fri Apr 12 15:57:28 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fft_coprocessor_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_fft_coprocessor_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fft_coprocessor_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_fft_coprocessor_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_OPB_Rst - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 28 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 29 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 137 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fft_coprocessor_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_fft_coprocessor_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fft_coprocessor_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/fft_coprocessor_0_to_microblaze_0_wrapper/fft_coprocessor_0_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_fft_coprocessor_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_fft_coprocessor_0_wrapper/microblaze_0_to_fft_cop
rocessor_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:fft_coprocessor INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 148 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 79 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 24 - Running
XST synthesis
INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 40 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 47 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 54 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 61 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 70 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Apr 12 16:02:09 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm: cannot remove `synthesis/parallel_run/xst_system_microblaze_0_wrapper/_xmsgs': Directory not empty
rm: cannot remove `synthesis/parallel_run/xst_system_rs232_uart_1_wrapper/_xmsgs': Directory not empty
make: *** [hwclean] Error 1
Done!

********************************************************************************
At Local date and time: Fri Apr 12 16:02:18 2013
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Fri Apr 12 16:02:23 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Fri Apr 12 16:02:35 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fft_coprocessor_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_fft_coprocessor_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fft_coprocessor_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_fft_coprocessor_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_OPB_Rst - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 28 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 29 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 137 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fft_coprocessor_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_fft_coprocessor_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fft_coprocessor_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/fft_coprocessor_0_to_microblaze_0_wrapper/fft_coprocessor_0_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_fft_coprocessor_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_fft_coprocessor_0_wrapper/microblaze_0_to_fft_cop
rocessor_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:fft_coprocessor INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 148 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 79 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 24 - Running
XST synthesis
INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 40 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 47 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 54 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 61 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 70 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 86 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs
line 115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 127 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_coprocessor_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 140 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 148 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:26 - "/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_02_a/hdl/verilog/fft_coprocessor.v" line 166 unexpected token: 'reg'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/synthesis/parallel_run/xst_
   system_fft_coprocessor_0_wrapper/system_fft_coprocessor_0_wrapper_xst.srp for
   details

Running NGCBUILD ...
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 47 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/ilmb_wrapper/s
ystem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 54 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/dlmb_wrapper/s
ystem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/clock_generato
r_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fft_coprocessor_0_to_microblaze_0_wrapper
INSTANCE:fft_coprocessor_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 140 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_fft_coprocessor_0_to_microblaze_0_wrapper.ngc
../system_fft_coprocessor_0_to_microblaze_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fft_coprocesso
r_0_to_microblaze_0_wrapper/system_fft_coprocessor_0_to_microblaze_0_wrapper.ngc
" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fft_coprocessor_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file
"../system_fft_coprocessor_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Fri Apr 12 17:05:32 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lib/ -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fft_coprocessor_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_fft_coprocessor_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fft_coprocessor_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_fft_coprocessor_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_OPB_Rst - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 28 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 29 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/pcores/fft_coprocessor_v1_0
   2_a/data/fft_coprocessor_v2_1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   fft_coprocessor_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_fft_coprocessor_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 137 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fft_coprocessor_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_fft_coprocessor_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fft_coprocessor_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/fft_coprocessor_0_to_microblaze_0_wrapper/fft_coprocessor_0_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_fft_coprocessor_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_fft_coprocessor_0_wrapper/microblaze_0_to_fft_cop
rocessor_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:fft_coprocessor INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 148 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 40 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 47 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 54 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 61 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 70 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 79 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 86 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 115 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 127 - Copying
cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fft_coprocessor_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 140 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 79 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 24 - Running
XST synthesis
INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 148 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 156 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 24 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/microblaze_0_w
rapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 100 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/clock_generato
r_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fft_coprocessor_0_wrapper INSTANCE:fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 148 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_fft_coprocessor_0_wrapper.ngc ../system_fft_coprocessor_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fft_coprocesso
r_0_wrapper/system_fft_coprocessor_0_wrapper.ngc" ...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fft_coprocesso
r_0_wrapper/xfft_v7_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fft_coprocessor_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_fft_coprocessor_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_fft_coprocessor_0_wrapper
INSTANCE:microblaze_0_to_fft_coprocessor_0 -
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/system.mhs line 156 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_fft_coprocessor_0_wrapper.ngc
../system_microblaze_0_to_fft_coprocessor_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/microblaze_0_t
o_fft_coprocessor_0_wrapper/system_microblaze_0_to_fft_coprocessor_0_wrapper.ngc
" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_fft_coprocessor_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file
"../system_microblaze_0_to_fft_coprocessor_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 898.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation 

Using Flow File:
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mb_plb_
wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_lmb_bra
m_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_rs232_u
art_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_clock_g
enerator_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mdm_0_w
rapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_proc_sy
s_reset_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_fft_cop
rocessor_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_to_fft_coprocessor_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000032f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000330' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000331' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000342' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000343' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000035f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000360' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000361' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000372' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000373' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038c' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038d' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038e' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk0000038f' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000390' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000391' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003a2' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003a3' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003bc' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003bd' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003be' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003bf' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003c0' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003c1' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003d2' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk000003d3' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'fft_coprocessor_0/fft_coprocessor_0/my_fft/blk00000681' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  33

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  2 sec
Total CPU time to NGDBUILD completion:  1 min  2 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 58 secs 
Total CPU  time at the beginning of Placer: 54 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ee9ff452) REAL time: 1 mins 3 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:ee9ff452) REAL time: 1 mins 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:939d6dae) REAL time: 1 mins 4 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:939d6dae) REAL time: 1 mins 4 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:939d6dae) REAL time: 2 mins 37 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:939d6dae) REAL time: 2 mins 38 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:768c7c93) REAL time: 2 mins 39 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:768c7c93) REAL time: 2 mins 39 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:768c7c93) REAL time: 2 mins 39 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:768c7c93) REAL time: 2 mins 40 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:768c7c93) REAL time: 2 mins 40 secs 

Phase 12.8  Global Placement
.....................................................
............
Phase 12.8  Global Placement (Checksum:3e7bdeac) REAL time: 2 mins 49 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:3e7bdeac) REAL time: 2 mins 49 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:3e7bdeac) REAL time: 2 mins 50 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:d19da340) REAL time: 5 mins 45 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:d19da340) REAL time: 5 mins 45 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:d19da340) REAL time: 5 mins 46 secs 

Total REAL time to Placer completion: 5 mins 46 secs 
Total CPU  time to Placer completion: 5 mins 42 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   64
Slice Logic Utilization:
  Number of Slice Registers:                 2,546 out of  69,120    3%
    Number used as Flip Flops:               2,532
    Number used as Latch-thrus:                 14
  Number of Slice LUTs:                      2,844 out of  69,120    4%
    Number used as logic:                    2,503 out of  69,120    3%
      Number using O6 output only:           2,295
      Number using O5 output only:              55
      Number using O5 and O6:                  153
    Number used as Memory:                     335 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           271
        Number using O6 output only:           270
        Number using O5 output only:             1
    Number used as exclusive route-thru:         6
  Number of route-thrus:                        63
    Number using O6 output only:                56
    Number using O5 output only:                 3
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 1,341 out of  17,280    7%
  Number of LUT Flip Flop pairs used:        3,693
    Number with an unused Flip Flop:         1,147 out of   3,693   31%
    Number with an unused LUT:                 849 out of   3,693   22%
    Number of fully used LUT-FF pairs:       1,697 out of   3,693   45%
    Number of unique control sets:             165
    Number of slice register sites lost
      to control set restrictions:             313 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     640    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      19 out of     148   12%
    Number using BlockRAM only:                 19
    Total primitives used:
      Number of 36k BlockRAM used:              16
      Number of 18k BlockRAM used:               3
    Total Memory used (KB):                    630 out of   5,328   11%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             6 out of      64    9%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                4.12

Peak Memory Usage:  1113 MB
Total REAL time to MAP completion:  5 mins 57 secs 
Total CPU time to MAP completion:   5 mins 52 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-04-23".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           2 out of 32      6%
   Number of DSP48Es                         6 out of 64      9%
   Number of ILOGICs                         2 out of 800     1%
   Number of External IOBs                   4 out of 640     1%
      Number of LOCed IOBs                   4 out of 4     100%

   Number of OLOGICs                         1 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       1 out of 148     1%
   Number of RAMB18X2SDPs                    2 out of 148     1%
   Number of RAMB36_EXPs                    16 out of 148    10%
   Number of Slices                       1341 out of 17280   7%
   Number of Slice Registers              2546 out of 69120   3%
      Number used as Flip Flops           2532
      Number used as Latches                 0
      Number used as LatchThrus             14

   Number of Slice LUTS                   2844 out of 69120   4%
   Number of Slice LUT-Flip Flop pairs    3693 out of 69120   5%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 32 secs 
Finished initial Timing Analysis.  REAL time: 32 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 19856 unrouted;      REAL time: 36 secs 

Phase  2  : 16117 unrouted;      REAL time: 39 secs 

Phase  3  : 5870 unrouted;      REAL time: 52 secs 

Phase  4  : 5870 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 5 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 25 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 25 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 25 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 25 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 25 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 30 secs 
Total REAL time to Router completion: 1 mins 30 secs 
Total CPU time to Router completion: 1 mins 32 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   | 1100 |  0.595     |  2.126      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   71 |  0.326     |  1.857      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  1.113     |  2.599      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     9.801ns|    10.199ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.155ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      5.099ns|            0|            0|            0|       376776|
| TS_clock_generator_0_clock_gen|     20.000ns|     10.199ns|          N/A|            0|            0|       376776|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 43 secs 
Total CPU time to PAR completion: 1 mins 46 secs 

Peak Memory Usage:  934 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.73 2012-04-23, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 376776 paths, 0 nets, and 16404 connections

Design statistics:
   Minimum period:  10.199ns (Maximum frequency:  98.049MHz)


Analysis completed Fri Apr 12 17:35:22 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 41 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.1 - Bitgen P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Fri Apr 12 17:35:42 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' at 'RAMB36_X0Y24' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' at 'RAMB36_X1Y24' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' at 'RAMB36_X0Y23' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' at 'RAMB36_X0Y22' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' at 'RAMB36_X0Y17' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' at 'RAMB36_X0Y18' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' at 'RAMB36_X1Y19' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' at 'RAMB36_X1Y18' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' at 'RAMB36_X1Y15' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' at 'RAMB36_X0Y16' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' at 'RAMB36_X1Y16' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' at 'RAMB36_X1Y17' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' at 'RAMB36_X1Y22' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' at 'RAMB36_X1Y23' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' at 'RAMB36_X1Y20' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' at 'RAMB36_X1Y21' location successfully updated with design data.

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sun Apr 14 14:07:11 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sun Apr 14 18:46:26 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sun Apr 14 15:49:16 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/etc/system.gui
