memory[0] = 16'b1111111111111111; // NOP
memory[1] = 16'b1000000100000001; // LI r1 1
memory[2] = 16'b1000001000000010; // LI r2 2
memory[3] = 16'b1000001100000011; // LI r3 3
memory[4] = 16'b0100100100000000; // ST r1 0(r1)
memory[5] = 16'b0101001000000000; // ST r2 0(r2)
memory[6] = 16'b0101101100000000; // ST r3 0(r3)
memory[7] = 16'b0000101100000000; // LD r1 0(r3)
memory[8] = 16'b0100100000000100; // ST r1 4(r0)
memory[9] = 16'b0001001000000010; // LD r2 2(r2)
memory[10] = 16'b0010001011111110; // LD r4 -2(r2)
memory[11] = 16'b1110001000000000; // ADD r2 r4
memory[12] = 16'b0001001011111111; // LD r2 -1(r2)
memory[13] = 16'b0101001011111111; // ST r2 -1(r2)
memory[14] = 16'b0100100000000001; // ST r1 1(r0)
memory[15] = 16'b1111111111111111; // NOP
memory[16] = 16'b1111111111111111; // NOP
memory[17] = 16'b1111111111111111; // NOP
memory[18] = 16'b1100000011110000; // HLT
