# RISCV Z3 CPU #

RISCV Z3 CPU supports currently only riscv32-imc instruction set architecture and is implemented with 3-stage pipeline and Harvard bus architecture.

## Dhrystone Benchmark ##
| Cycles | Dhrystone/s/MHz | DMIPS/s/MHz |
| ------ | --------------- | ----------- |
|    350 |            2856 |        1.63 |

## Coremark Benchmark ##
| Cycles | Iteration/s/MHz |
| ------ | --------------- |
| 304300 |            3.29 |

Documentation will be expanded in the future.
