# Timing Diagrams

## DSP Register

### Read

![DSP_read](https://svg.wavedrom.com/github/mbtaylor1982/ReSDMAC/main/Docs/TimingDiagrams/DSP_read.json)

## CONTR Register

### Write

![CONTR_write](https://svg.wavedrom.com/github/mbtaylor1982/ReSDMAC/main/Docs/TimingDiagrams/CONTR_1_Write.json)

## Version Register

### Read

![VERSION_read](https://svg.wavedrom.com/github/mbtaylor1982/ReSDMAC/main/Docs/TimingDiagrams/VERSION_read.json)

## WTC Register

### Read

![WTC_read](https://svg.wavedrom.com/github/mbtaylor1982/ReSDMAC/main/Docs/TimingDiagrams/WTC_Read.json)

### Write

![WTC_write](https://svg.wavedrom.com/github/mbtaylor1982/ReSDMAC/main/Docs/TimingDiagrams/WTC_Write.json)

## SCSI

### Read

![SCSI_read](https://svg.wavedrom.com/github/mbtaylor1982/ReSDMAC/main/Docs/TimingDiagrams/SCSI_ReadAddr1.json)
![SCSI_read](https://svg.wavedrom.com/github/mbtaylor1982/ReSDMAC/main/Docs/TimingDiagrams/SCSI_ReadAddr2.json)
![SCSI_read](https://svg.wavedrom.com/github/mbtaylor1982/ReSDMAC/main/Docs/TimingDiagrams/SCSI_ReadAddr3.json)
![SCSI_read](https://svg.wavedrom.com/github/mbtaylor1982/ReSDMAC/main/Docs/TimingDiagrams/SCSI_ReadAddr4.json)

### Write

![SCSI_write](https://svg.wavedrom.com/github/mbtaylor1982/ReSDMAC/main/Docs/TimingDiagrams/SCSI_WriteAddr1.json)
![SCSI_write](https://svg.wavedrom.com/github/mbtaylor1982/ReSDMAC/main/Docs/TimingDiagrams/SCSI_WriteAddr2.json)
![SCSI_write](https://svg.wavedrom.com/github/mbtaylor1982/ReSDMAC/main/Docs/TimingDiagrams/SCSI_WriteAddr3.json)
![SCSI_write](https://svg.wavedrom.com/github/mbtaylor1982/ReSDMAC/main/Docs/TimingDiagrams/SCSI_WriteAddr4.json)

## SSPBDAT Register

### Read

![SSPBDAT_read](https://svg.wavedrom.com/github/mbtaylor1982/ReSDMAC/main/Docs/TimingDiagrams/SSPBDAT_1_read.json)
![SSPBDAT_read](https://svg.wavedrom.com/github/mbtaylor1982/ReSDMAC/main/Docs/TimingDiagrams/SSPBDAT_2_read.json)

### Write

![SSPBDAT_write](https://svg.wavedrom.com/github/mbtaylor1982/ReSDMAC/main/Docs/TimingDiagrams/SSPBDAT_1_Write.json)
![SSPBDAT_write](https://svg.wavedrom.com/github/mbtaylor1982/ReSDMAC/main/Docs/TimingDiagrams/SSPBDAT_2_Write.json)

## DMA CYCLES

### Read

![DMA_read](https://svg.wavedrom.com/github/mbtaylor1982/ReSDMAC/main/Docs/TimingDiagrams/DMA_READ.json)