git clone --depth 1 --no-tags https://github.com/davidel/v_fplib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609945050
git clone --depth 1 --no-tags https://github.com/Suriya2882002/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604275579
git clone --depth 1 --no-tags https://github.com/Ahmed0100/logic_analyzer_vga_fpga_v1_0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600699890
git clone --depth 1 --no-tags https://github.com/Grant-Liu-2001/FPGA_FOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620277886
git clone --depth 1 --no-tags https://github.com/saswat711/RTL-Designs-and-Testbenches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622525368
git clone --depth 1 --no-tags https://github.com/elvisfox/dspba_stft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618653598
git clone --depth 1 --no-tags https://github.com/xianwen123/AHBRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601975202
git clone --depth 1 --no-tags https://github.com/Teintetu/systemverilog-exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615662014
git clone --depth 1 --no-tags https://github.com/yz-gu/EE552_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623174079
git clone --depth 1 --no-tags https://github.com/Nameer-Iqbal-Ansari/UVM-OOP_work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628700561
git clone --depth 1 --no-tags https://github.com/semify-eda/tristan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622969346
git clone --depth 1 --no-tags https://github.com/bbbjason/Laser-Treatment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624332600
git clone --depth 1 --no-tags https://github.com/everactive/svmetadata.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627080289
git clone --depth 1 --no-tags https://github.com/tuna5309/Verification-of-8x1-mux-with-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622183409
git clone --depth 1 --no-tags https://github.com/Hayatlodhi/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603809265
git clone --depth 1 --no-tags https://github.com/spacebiz24/SystemVerilog-Basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609264052
git clone --depth 1 --no-tags https://github.com/everactive/bathtub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627076589
git clone --depth 1 --no-tags https://github.com/alexPhimanesone/Graphics-Controller-for-FPGA-DE10-Nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602201035
git clone --depth 1 --no-tags https://github.com/zongqing0068/digital-logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606399245
git clone --depth 1 --no-tags https://github.com/mddanish05/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602210146
git clone --depth 1 --no-tags https://github.com/canhduc01/wb2apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620234029
git clone --depth 1 --no-tags https://github.com/everactive/volatile-regs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627081951
git clone --depth 1 --no-tags https://github.com/2023-Spring-ECE4278/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610678274
git clone --depth 1 --no-tags https://github.com/incolore-team/corewave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616034067
git clone --depth 1 --no-tags https://github.com/0xArt/Passe_Passe_Network_Switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627282413
git clone --depth 1 --no-tags https://github.com/pradoom/AHBtoABP_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614265598
git clone --depth 1 --no-tags https://github.com/tms4517/RISC-V_DDCA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607564611
git clone --depth 1 --no-tags https://github.com/du6293/single_cycle_processor_systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625870274
git clone --depth 1 --no-tags https://github.com/dineshannayya/qspis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600331354
git clone --depth 1 --no-tags https://github.com/ayandeephazra/ECE554_GroupProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607929436
git clone --depth 1 --no-tags https://github.com/Teintetu/sv_asynchronous_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620240434
git clone --depth 1 --no-tags https://github.com/kankshikomre/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620461306
git clone --depth 1 --no-tags https://github.com/theophile-gousselot/cv32e40p_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617020773
git clone --depth 1 --no-tags https://github.com/scarv/eliminate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614818058
git clone --depth 1 --no-tags https://github.com/BakrN/SIMDMultiproc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604573193
git clone --depth 1 --no-tags https://github.com/munim-sah75/Design-and-Simulation-of-a-32-bit-RISC-V-Core-and-APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627347202
git clone --depth 1 --no-tags https://github.com/taichi-ishitani/bch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606441088
git clone --depth 1 --no-tags https://github.com/mohamedibrahem399/HMC_Controller_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607843337
git clone --depth 1 --no-tags https://github.com/ahmedatef935/Mips-Verification-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615718494
git clone --depth 1 --no-tags https://github.com/ghz-ws/fpga_receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615659462
git clone --depth 1 --no-tags https://github.com/ahmedatef935/AES-Verification-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615711519
git clone --depth 1 --no-tags https://github.com/MuhammadHuzaifa-stu/RISCV-Signle-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617821128
git clone --depth 1 --no-tags https://github.com/DOUDIU/AVS3-RDOQ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610731648
git clone --depth 1 --no-tags https://github.com/danook/cpuex2022-group7-core-public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610751804
git clone --depth 1 --no-tags https://github.com/mbcruz96/Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609640917
git clone --depth 1 --no-tags https://github.com/RickFerreira/EstudosProjetoDeSistemasDigitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609173745
git clone --depth 1 --no-tags https://github.com/tonyalfred/Memory-Verification-using-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609215887
git clone --depth 1 --no-tags https://github.com/ingridjackeline/roteiros-loac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608949720
git clone --depth 1 --no-tags https://github.com/sanket1109/ALPHA-21264-Branch-Predictor-using-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625366392
git clone --depth 1 --no-tags https://github.com/Marcotronics/100daysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605749421
git clone --depth 1 --no-tags https://github.com/Dieg0C0rd0v4/SPU-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612795810
git clone --depth 1 --no-tags https://github.com/geitanksha/rubiks-cube-simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618565649
git clone --depth 1 --no-tags https://github.com/juinchuen/RayTracer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624097153
git clone --depth 1 --no-tags https://github.com/Teimir/FPGAClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618132215
git clone --depth 1 --no-tags https://github.com/chetha123/constraints_systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616989591
git clone --depth 1 --no-tags https://github.com/MasterPlayer/axis_register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604521480
git clone --depth 1 --no-tags https://github.com/Salinerojj/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607793087
git clone --depth 1 --no-tags https://github.com/KaushikVempati/Inter-Integrated-CirCuit-I2C-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623424181
git clone --depth 1 --no-tags https://github.com/nilaydesai13/APB_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628021863
git clone --depth 1 --no-tags https://github.com/mauriya0202/BFloat16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620299744
git clone --depth 1 --no-tags https://github.com/gabogh123/ggonzalez_rsalas_lpmorales_tdd_1_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611819922
git clone --depth 1 --no-tags https://github.com/milanlazic97/Communication-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617749497
git clone --depth 1 --no-tags https://github.com/gmejiamtz/spaceinvaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607909845
git clone --depth 1 --no-tags https://github.com/aedancullen/vlsi-cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605323803
git clone --depth 1 --no-tags https://github.com/amankv22/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606527031
git clone --depth 1 --no-tags https://github.com/mohamedElbouazzati/CV32E40P-Diwall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607225388
git clone --depth 1 --no-tags https://github.com/erwanregy/Neural-Network-on-an-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603501805
git clone --depth 1 --no-tags https://github.com/mmzeynalli/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621543089
git clone --depth 1 --no-tags https://github.com/pt10160/EE271-digital-circuit-and-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620658621
git clone --depth 1 --no-tags https://github.com/seabeam/yuu_int.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625509255
git clone --depth 1 --no-tags https://github.com/satiwari26/OTTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609444256
git clone --depth 1 --no-tags https://github.com/fpgasystems/loadbalancer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618606674
git clone --depth 1 --no-tags https://github.com/Gharbaoui/single-cycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602147647
git clone --depth 1 --no-tags https://github.com/nikaemami/Latches-and-Flip-Flops.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599931660
git clone --depth 1 --no-tags https://github.com/kirolossedra/Pipelined-MIPS-UVM-Based-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606472646
git clone --depth 1 --no-tags https://github.com/XiangYuZhou0204/APB-I2C-brige-Verication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618339017
git clone --depth 1 --no-tags https://github.com/gblecke/Basys_3_Snake_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624587259
git clone --depth 1 --no-tags https://github.com/ourspalois/PinAIpple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619852484
git clone --depth 1 --no-tags https://github.com/deepakmk7835/uvm_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608027071
git clone --depth 1 --no-tags https://github.com/panszm/AGH_MTM_UEC2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608784980
git clone --depth 1 --no-tags https://github.com/MuhammadHuzaifa-stu/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610412741
git clone --depth 1 --no-tags https://github.com/vishwajeet-sinh/Verification-of-Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609671723
git clone --depth 1 --no-tags https://github.com/Nischalm1996/NJP_lab1_632.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601806098
git clone --depth 1 --no-tags https://github.com/alexnullrefex/ECE385_coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602785926
git clone --depth 1 --no-tags https://github.com/LeeRaeIk/hyundai_portfolio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602903677
git clone --depth 1 --no-tags https://github.com/Diegs18/525_lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624881054
git clone --depth 1 --no-tags https://github.com/Jabiwockeez/Projects-Done.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626863234
git clone --depth 1 --no-tags https://github.com/Risc-V-ers/yo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627138067
git clone --depth 1 --no-tags https://github.com/nikhil123123/Verification-of-64-16_Synchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628382474
git clone --depth 1 --no-tags https://github.com/srilven/svfinal_risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617099915
git clone --depth 1 --no-tags https://github.com/sleepy-h/parametric_de_serial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619174603
git clone --depth 1 --no-tags https://github.com/sangwookim98/ece385_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618278827
git clone --depth 1 --no-tags https://github.com/ZiChengHuang915/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617020554
git clone --depth 1 --no-tags https://github.com/WanShuan/Digital-IC-Design_Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617004422
git clone --depth 1 --no-tags https://github.com/ZayaV/DigitalDesignSchool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621445354
git clone --depth 1 --no-tags https://github.com/Fearse/Pipeline-processor-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621497057
git clone --depth 1 --no-tags https://github.com/arkeks/SPI_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621713031
git clone --depth 1 --no-tags https://github.com/delias2798/earce_computer_architecture_1_2023_grupal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625382920
