
************************************************
               _  _           ___ __ ___ ___   _
  (\____/)    | || |___  __ _|_  )  \_  )_  ) / |
  / @__@ \    | __ / _ \/ _` |/ / () / / / / _| |
 (  (oo)  )   |_||_\___/\__, /___\__/___/___(_)_|
     ~~                 |___/
     
                ---------------            
Copyright 2018-2022 The University of Birmingham
************************************************
 Version: Hog2022.1-2

/home/hazen/work/picoblaze-ebus
[0m HOG:Info select_command_from_line()   Recognised Vivado project [0m
[0m HOG:Info main()  Using executable: /usr1/Xilinx/Vivado/2020.2/bin/vivado [0m

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/hazen/work/picoblaze-ebus/Hog/Tcl/launchers/launch_workflow.tcl -notrace
INFO: [Hog:Msg-0] Will launch implementation and write bitstream...
INFO: [Hog:Msg-0] Number of jobs set to 4.
INFO: [Hog:Msg-0] Found project file /home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.xpr for pb_daq.
INFO: [Hog:Msg-0] Opening existing project file /home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.xpr...
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/hazen/work/picoblaze-ebus/IP_repository'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/hazen/work/picoblaze-ebus/IP_repository'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr1/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Hog:Msg-0] Skipping syntax check for project pb_daq
INFO: [Hog:Msg-0] Resetting run before launching synthesis...
unknown option -- 9
usage: ssh [-46AaCfGgKkMNnqsTtVvXxYy] [-B bind_interface]
           [-b bind_address] [-c cipher_spec] [-D [bind_address:]port]
           [-E log_file] [-e escape_char] [-F configfile] [-I pkcs11]
           [-i identity_file] [-J [user@]host[:port]] [-L address]
           [-l login_name] [-m mac_spec] [-O ctl_cmd] [-o option] [-p port]
           [-Q query_option] [-R address] [-S ctl_path] [-W host:port]
           [-w local_tun[:remote_tun]] destination [command]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to kill process with pid <3533460> on the remote host Interrupted system call

INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xci' is already up-to-date
[Fri Mar 11 14:52:07 2022] Launched synth_1...
Run output will be captured here: /home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/synth_1/runme.log
[Fri Mar 11 14:52:07 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_pb_daq.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_pb_daq.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_pb_daq.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/hazen/work/picoblaze-ebus/IP_repository'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr1/Xilinx/Vivado/2020.2/data/ip'.
source /home/hazen/work/picoblaze-ebus/Hog/Tcl/integrated/pre-synthesis.tcl
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/picoblaze-ebus/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/picoblaze-ebus/Top/pb_daq not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 40E7552, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
CRITICAL WARNING: [Hog:GetVer-0] Empty SHA found for /home/hazen/work/picoblaze-ebus/IP_repository. Commit to Git to resolve this warning.
CRITICAL WARNING: [Hog:GetVerFromSHA-0] Empty SHA found
INFO: [Hog:Msg-0] Creating /home/hazen/work/picoblaze-ebus/bin/pb_daq-v1.1.0-14-g960dad1-dirty...
INFO: [Hog:Msg-0] Opening project pb_daq...
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/hazen/work/picoblaze-ebus/IP_repository'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/hazen/work/picoblaze-ebus/IP_repository'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr1/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Hog:Msg-0] Checking pb_daq list files...
INFO: [Hog:Msg-0] List Files matches project. Nothing to do.
INFO: [Hog:Msg-0] /home/hazen/work/picoblaze-ebus/Top_new//pb_daq/hog.conf matches project. Nothing to do
INFO: [Hog:Msg-0] List files and hog.conf match project. All ok!
INFO: [Hog:Msg-0] All done.
INFO: [Hog:Msg-0] Evaluating non committed changes...
WARNING: [Hog:Msg-0] Found non committed changes:...
 log.txt                            | 2672 +-----------------------------------
 picoblaze/src/ebus_slave_felix.vhd |   61 +-
 picoblaze/src/top_pb_daq.vhd       |    6 +-
 3 files changed, 65 insertions(+), 2674 deletions(-)
CRITICAL WARNING: [Hog:Msg-0] Repository is not clean, will use current SHA (960dad1) and create a dirty bitfile...
CRITICAL WARNING: [Hog:FileCommitted-0] File /home/hazen/work/picoblaze-ebus/picoblaze/psm/my_ROM.vhd is not in the git repository. Please add it with:
 git add /home/hazen/work/picoblaze-ebus/picoblaze/psm/my_ROM.vhd
CRITICAL WARNING: [Hog:Msg-0] picoblaze/psm/my_ROM.vhd is not in the git repository. Will use current SHA (960dad1) and version will be set to 0.
INFO: [Hog:Msg-0] Git describe for 00000000 is: v1.1.0-14-g960dad1-dirty
INFO: [Hog:Msg-0] Disabling multithreading to assure deterministic bitfile
INFO: [Hog:Msg-0] Opening version file /home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/versions.txt...
 ------------------------- PRE SYNTHESIS -------------------------
 11/03/2022 at 14:52:26
 Firmware date and time: 11032022, 00071703
 Global SHA: 960dad1, VER: 0.0.0
 Constraints SHA: 9EE0B27, VER: 1.1.1
 Top SHA: 9EE0B27, VER: 1.1.1
 Hog SHA: 60BA50C, VER: 5.10.2
 --- Libraries ---
 pb_daq SHA: 40E7552, VER: 1.1.1
 --- User IP Repositories ---
 IP_repository SHA: , VER: 0.0.0
 -----------------------------------------------------------------
INFO: [Hog:CheckYmlRef-0] .gitlab-ci.yml not found in /home/hazen/work/picoblaze-ebus. Skipping this step
INFO: [Hog:Msg-0] Sourcing user pre-synthesis file ./Top//pb_daq/pre-synthesis.tcl
make: Nothing to be done for 'all'.
rm -f *.fmt *.hex *.log my_ROM.vhd *.mon *.uue
echo "building monitor.hex"
building monitor.hex
/home/hazen/.local/bin/opbasm -6 -x monitor.psm
OPBASM - Open PicoBlaze Assembler 1.3
Running in PicoBlaze-6 mode
  Device configuration:
    Memory size: 4096, Scratchpad size: 256

  Reading source: monitor.psm
  Reading source: uart_interface_routines.psm
  Reading source: uart_utility.psm
  Reading source: memory_utility.psm
  Reading source: long_help.psm

  Assembling code... 
  SUCCESS

    1169 instructions out of 4096 (28%)
    Highest occupied address: 4A9 hex

  Writing output
           mem map: monitor.hex
          log file: monitor.log

  Formatted source:
    monitor.fmt
    uart_interface_routines.fmt
    uart_utility.fmt
    memory_utility.fmt
    long_help.fmt

echo "my_ROM.vhd"
my_ROM.vhd
/usr/bin/perl hex_to_rom.pl monitor.hex my_ROM_template.vhd 2048 > my_ROM.vhd
INFO: [Hog:Msg-0] All done.
Command: synth_design -top top_pb_daq -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3534184
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2307.531 ; gain = 0.000 ; free physical = 9483 ; free virtual = 17766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_pb_daq' [/home/hazen/work/picoblaze-ebus/picoblaze/src/top_pb_daq.vhd:49]
WARNING: [Synth 8-3819] Generic 'GLOBAL_DATE' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'GLOBAL_TIME' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'GLOBAL_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'GLOBAL_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'TOP_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'TOP_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'HOG_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'HOG_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'CON_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'CON_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'XML_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'XML_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'PB_DAQ_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'PB_DAQ_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'IP_REPOSITORY_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'IP_REPOSITORY_SHA' not present in instantiated entity will be ignored
INFO: [Synth 8-3491] module 'pico_ebus' declared at '/home/hazen/work/picoblaze-ebus/picoblaze/src/pico_ebus.vhd:46' bound to instance 'pico_ebus_1' of component 'pico_ebus' [/home/hazen/work/picoblaze-ebus/picoblaze/src/top_pb_daq.vhd:200]
INFO: [Synth 8-638] synthesizing module 'pico_ebus' [/home/hazen/work/picoblaze-ebus/picoblaze/src/pico_ebus.vhd:60]
	Parameter hwbuild bound to: 8'b01000010 
	Parameter interrupt_vector bound to: 12'b011111111111 
	Parameter scratch_pad_memory_size bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'kcpsm6' declared at '/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:87' bound to instance 'processor' of component 'kcpsm6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/pico_ebus.vhd:239]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:111]
	Parameter hwbuild bound to: 8'b01000010 
	Parameter interrupt_vector bound to: 12'b011111111111 
	Parameter scratch_pad_memory_size bound to: 256 - type: integer 
	Parameter INIT bound to: 64'b1111111111111111111101010101010100000000000000000000111011101110 
INFO: [Synth 8-113] binding component instance 'reset_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:685]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'run_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:696]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'internal_reset_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:701]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_sleep_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:706]
	Parameter INIT bound to: 64'b0000000010000011000000000000101100000000110001000000000001001100 
INFO: [Synth 8-113] binding component instance 't_state_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:711]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 't_state1_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:722]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 't_state2_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:727]
	Parameter INIT bound to: 64'b0000000000010000000000000000000000000000000000000000100000000000 
INFO: [Synth 8-113] binding component instance 'int_enable_type_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:733]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001100101010101010 
INFO: [Synth 8-113] binding component instance 'interrupt_enable_lut' to cell 'LUT6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:744]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'interrupt_enable_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:754]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_interrupt_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:759]
	Parameter INIT bound to: 64'b1100110000110011111111110000000010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'active_interrupt_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:764]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'active_interrupt_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:775]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'interrupt_ack_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:780]
	Parameter INIT bound to: 64'b0101101000111100111111111111111100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_move_is_valid_lut' to cell 'LUT6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:804]
	Parameter INIT bound to: 64'b0111011101110111000000100111011100000000000000000000001000000000 
INFO: [Synth 8-113] binding component instance 'move_type_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:814]
	Parameter INIT bound to: 64'b0000000000000000111100000000000000000000000000000010001111111111 
INFO: [Synth 8-113] binding component instance 'pc_mode1_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:825]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000001000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_mode2_lut' to cell 'LUT6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:836]
	Parameter INIT bound to: 64'b1111111111111111000100000000000000000000000000000010000000000000 
INFO: [Synth 8-113] binding component instance 'push_pop_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:846]
	Parameter INIT bound to: 64'b0000001111001010000000000000000000000100001000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode0_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:861]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'alu_mux_sel0_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:872]
	Parameter INIT bound to: 64'b0111011100001000000000000000000000000000000000000000111100000000 
INFO: [Synth 8-113] binding component instance 'alu_decode1_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:877]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'alu_mux_sel1_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:888]
	Parameter INIT bound to: 64'b1101000000000000000000000000000000000010000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode2_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:894]
	Parameter INIT bound to: 64'b0000000000000001001111110011111100000000000100001111011111001110 
INFO: [Synth 8-113] binding component instance 'register_enable_type_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:909]
	Parameter INIT bound to: 64'b1100000011001100000000000000000010100000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'register_enable_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:920]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'flag_enable_flop' to cell 'FDR' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:931]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_enable_flop' to cell 'FDR' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:937]
	Parameter INIT bound to: 64'b1000000000000000000000000000000000100000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'spm_enable_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:943]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'k_write_strobe_flop' to cell 'FDR' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:954]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'spm_enable_flop' to cell 'FDR' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:960]
	Parameter INIT bound to: 64'b0100000000000000000000000000000000000001000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'read_strobe_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:966]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'write_strobe_flop' to cell 'FDR' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:977]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'read_strobe_flop' to cell 'FDR' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:983]
	Parameter INIT bound to: 64'b0000000010000000000000100000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'regbank_type_lut' to cell 'LUT6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1001]
	Parameter INIT bound to: 64'b1010110010101100111111110000000011111111000000001111111100000000 
INFO: [Synth 8-113] binding component instance 'bank_lut' to cell 'LUT6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1011]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'bank_flop' to cell 'FDR' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1021]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sx_addr4_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1027]
INFO: [Synth 8-113] binding component instance 'arith_carry_xorcy' to cell 'XORCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1051]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'arith_carry_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1056]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000111011110000000000000000000 
INFO: [Synth 8-113] binding component instance 'lower_parity_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1061]
INFO: [Synth 8-113] binding component instance 'parity_muxcy' to cell 'MUXCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1072]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'upper_parity_lut' to cell 'LUT6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1078]
INFO: [Synth 8-113] binding component instance 'parity_xorcy' to cell 'XORCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1088]
	Parameter INIT bound to: 64'b1111111111111111101010101100110011110000111100001111000011110000 
INFO: [Synth 8-113] binding component instance 'shift_carry_lut' to cell 'LUT6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1093]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'shift_carry_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1103]
	Parameter INIT bound to: 64'b0011001100110011101010101100110011110000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'carry_flag_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1108]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'carry_flag_flop' to cell 'FDRE' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1119]
INFO: [Synth 8-113] binding component instance 'init_zero_muxcy' to cell 'MUXCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1126]
	Parameter INIT bound to: 64'b1010001010000000000000000000000000000000111100000000000011110000 
INFO: [Synth 8-113] binding component instance 'use_zero_flag_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1132]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'use_zero_flag_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1143]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-113] binding component instance 'lower_zero_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1148]
INFO: [Synth 8-113] binding component instance 'lower_zero_muxcy' to cell 'MUXCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1159]
	Parameter INIT bound to: 64'b0000000000000000000000000000110100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'middle_zero_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1165]
INFO: [Synth 8-113] binding component instance 'middle_zero_muxcy' to cell 'MUXCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1176]
	Parameter INIT bound to: 64'b1111101111111111000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'upper_zero_lut' to cell 'LUT6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1182]
INFO: [Synth 8-113] binding component instance 'upper_zero_muxcy' to cell 'MUXCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1192]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'zero_flag_flop' to cell 'FDRE' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1198]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111100110011110011000000111100000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1350]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1366]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1371]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000010101001010011010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1011111110111100100011111000110010110011101100001000001110000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (1#1) [/home/hazen/work/picoblaze-ebus/picoblaze/src/kcpsm6.vhd:111]
INFO: [Synth 8-3491] module 'monitor' declared at '/home/hazen/work/picoblaze-ebus/picoblaze/psm/my_ROM.vhd:10' bound to instance 'program_rom' of component 'monitor' [/home/hazen/work/picoblaze-ebus/picoblaze/src/pico_ebus.vhd:262]
INFO: [Synth 8-638] synthesizing module 'monitor' [/home/hazen/work/picoblaze-ebus/picoblaze/psm/my_ROM.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'monitor' (2#1) [/home/hazen/work/picoblaze-ebus/picoblaze/psm/my_ROM.vhd:25]
INFO: [Synth 8-3491] module 'uart_tx6' declared at '/home/hazen/work/picoblaze-ebus/picoblaze/src/uart_tx6.vhd:84' bound to instance 'txi' of component 'uart_tx6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/pico_ebus.vhd:281]
INFO: [Synth 8-638] synthesizing module 'uart_tx6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/uart_tx6.vhd:100]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111111100000000011111111100000001111111100000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011110000111000011110000011111000011110001111000011110000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1100110010010000011000001100110010101010010100000101000010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111010011111100111101001111110000000100000000000000010011000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000001000000000000000010000000000000000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1100111110101010110011000000111100001111111111111111111111111111 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1000010101010000000000000000000010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0010011001100001000000000000000011001100110011001100110011001100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1000100001110000000000000000000011110000111100001111000011110000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1000011101000100000000000000000011111111000000001111111100000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110110000000000000000000000000001011010000000000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0111111110000000111111110000000001111000011110001111000011110000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'uart_tx6' (3#1) [/home/hazen/work/picoblaze-ebus/picoblaze/src/uart_tx6.vhd:100]
INFO: [Synth 8-3491] module 'uart_rx6' declared at '/home/hazen/work/picoblaze-ebus/picoblaze/src/uart_rx6.vhd:84' bound to instance 'rxi' of component 'uart_rx6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/pico_ebus.vhd:304]
INFO: [Synth 8-638] synthesizing module 'uart_rx6' [/home/hazen/work/picoblaze-ebus/picoblaze/src/uart_rx6.vhd:100]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111111100000000011111111100000001111111100000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011110000111000011110000011111000011110001111000011110000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1100110010010000011000001100110010101010010100000101000010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111010011111100111101001111110000000100000000000000010011000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000001000000000000000010000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100110011110000000000000000000010101010110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1100101011111111110010101111111100000000000000001100000011000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0010111100101111101011111010111100000000000000001111111100000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0010001000100010000000001111000000000000000000000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110110000000000000000000000000001011010000000000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110110011001100000000000000000001011010101010100000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010000000000000000000000010001000100010001000100010001000 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'uart_rx6' (4#1) [/home/hazen/work/picoblaze-ebus/picoblaze/src/uart_rx6.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'pico_ebus' (5#1) [/home/hazen/work/picoblaze-ebus/picoblaze/src/pico_ebus.vhd:60]
INFO: [Synth 8-3491] module 'ebus_slave_mux' declared at '/home/hazen/work/picoblaze-ebus/picoblaze/src/ebus_slave_mux.vhd:15' bound to instance 'ebus_slave_mux_1' of component 'ebus_slave_mux' [/home/hazen/work/picoblaze-ebus/picoblaze/src/top_pb_daq.vhd:214]
INFO: [Synth 8-638] synthesizing module 'ebus_slave_mux' [/home/hazen/work/picoblaze-ebus/picoblaze/src/ebus_slave_mux.vhd:27]
WARNING: [Synth 8-614] signal 'ebus_in_group' is read in the process but is not in the sensitivity list [/home/hazen/work/picoblaze-ebus/picoblaze/src/ebus_slave_mux.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'ebus_slave_mux' (6#1) [/home/hazen/work/picoblaze-ebus/picoblaze/src/ebus_slave_mux.vhd:27]
	Parameter EBUS_BASE_ADDR bound to: 0------- - type: string 
	Parameter NUM_CONTROL bound to: 4 - type: integer 
	Parameter NUM_STATUS bound to: 2 - type: integer 
	Parameter NUM_ACTION bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ebus_slave_gpio' declared at '/home/hazen/work/picoblaze-ebus/picoblaze/src/ebus_slave_gpio.vhd:19' bound to instance 'ebus_slave_gpio_1' of component 'ebus_slave_gpio' [/home/hazen/work/picoblaze-ebus/picoblaze/src/top_pb_daq.vhd:221]
INFO: [Synth 8-638] synthesizing module 'ebus_slave_gpio' [/home/hazen/work/picoblaze-ebus/picoblaze/src/ebus_slave_gpio.vhd:40]
	Parameter EBUS_BASE_ADDR bound to: 0------- - type: string 
	Parameter NUM_CONTROL bound to: 4 - type: integer 
	Parameter NUM_STATUS bound to: 2 - type: integer 
	Parameter NUM_ACTION bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ebus_slave_gpio' (7#1) [/home/hazen/work/picoblaze-ebus/picoblaze/src/ebus_slave_gpio.vhd:40]
	Parameter EBUS_BASE_ADDR bound to: 1------- - type: string 
	Parameter NUM_RATE_METER bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ebus_slave_rate' declared at '/home/hazen/work/picoblaze-ebus/picoblaze/src/ebus_slave_rate.vhd:13' bound to instance 'ebus_slave_rate_1' of component 'ebus_slave_rate' [/home/hazen/work/picoblaze-ebus/picoblaze/src/top_pb_daq.vhd:237]
INFO: [Synth 8-638] synthesizing module 'ebus_slave_rate' [/home/hazen/work/picoblaze-ebus/picoblaze/src/ebus_slave_rate.vhd:30]
	Parameter EBUS_BASE_ADDR bound to: 1------- - type: string 
	Parameter NUM_RATE_METER bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rate_counter' [/home/hazen/work/picoblaze-ebus/picoblaze/src/rate_counter.vhd:33]
	Parameter CLK_A_1_SECOND bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter' [/home/hazen/work/picoblaze-ebus/picoblaze/src/counter.vhd:33]
	Parameter roll_over bound to: 1'b1 
	Parameter end_value bound to: 32'b00000101111101011110000100000000 
	Parameter start_value bound to: 32'b00000000000000000000000000000000 
	Parameter A_RST_CNT bound to: 32'b00000000000000000000000000000000 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (8#1) [/home/hazen/work/picoblaze-ebus/picoblaze/src/counter.vhd:33]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [/home/hazen/work/picoblaze-ebus/picoblaze/src/counter.vhd:33]
	Parameter roll_over bound to: 1'b0 
	Parameter end_value bound to: 32'b11111111111111111111111111111111 
	Parameter start_value bound to: 32'b00000000000000000000000000000000 
	Parameter A_RST_CNT bound to: 32'b00000000000000000000000000000000 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (8#1) [/home/hazen/work/picoblaze-ebus/picoblaze/src/counter.vhd:33]
INFO: [Synth 8-638] synthesizing module 'capture_CDC' [/home/hazen/work/picoblaze-ebus/picoblaze/src/capture_CDC.vhd:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pacd' [/home/hazen/work/picoblaze-ebus/picoblaze/src/pacd.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'pacd' (9#1) [/home/hazen/work/picoblaze-ebus/picoblaze/src/pacd.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'capture_CDC' (10#1) [/home/hazen/work/picoblaze-ebus/picoblaze/src/capture_CDC.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'rate_counter' (11#1) [/home/hazen/work/picoblaze-ebus/picoblaze/src/rate_counter.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ebus_slave_rate' (12#1) [/home/hazen/work/picoblaze-ebus/picoblaze/src/ebus_slave_rate.vhd:30]
	Parameter EBUS_BASE_ADDR bound to: 2------- - type: string 
INFO: [Synth 8-3491] module 'ebus_slave_gen' declared at '/home/hazen/work/picoblaze-ebus/picoblaze/src/ebus_slave_gen.vhd:12' bound to instance 'ebus_slave_gen_1' of component 'ebus_slave_gen' [/home/hazen/work/picoblaze-ebus/picoblaze/src/top_pb_daq.vhd:251]
INFO: [Synth 8-638] synthesizing module 'ebus_slave_gen' [/home/hazen/work/picoblaze-ebus/picoblaze/src/ebus_slave_gen.vhd:28]
	Parameter EBUS_BASE_ADDR bound to: 2------- - type: string 
INFO: [Synth 8-256] done synthesizing module 'ebus_slave_gen' (13#1) [/home/hazen/work/picoblaze-ebus/picoblaze/src/ebus_slave_gen.vhd:28]
INFO: [Synth 8-638] synthesizing module 'ebus_slave_felix' [/home/hazen/work/picoblaze-ebus/picoblaze/src/ebus_slave_felix.vhd:37]
	Parameter EBUS_BASE_ADDR bound to: 3------- - type: string 
	Parameter RAM_WIDTH bound to: 230 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ebus_slave_felix' (14#1) [/home/hazen/work/picoblaze-ebus/picoblaze/src/ebus_slave_felix.vhd:37]
INFO: [Synth 8-638] synthesizing module 'daq_unit' [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/daq_unit.vhd:46]
	Parameter ORBIT_LENGTH bound to: 3564 - type: integer 
	Parameter PIPE_CLK_MULTIPLE bound to: 8 - type: integer 
	Parameter HIT_WIDTH bound to: 41 - type: integer 
	Parameter BX_BIT_OFFSET bound to: 0 - type: integer 
	Parameter TRIG_WIN_OFFSET bound to: 10 - type: integer 
	Parameter TRIG_WIN_WIDTH bound to: 40 - type: integer 
	Parameter TRIG_MATCH_TIME bound to: 80 - type: integer 
	Parameter TRIG_TIMEOUT bound to: 200 - type: integer 
	Parameter DAQ_WIDTH bound to: 230 - type: integer 
	Parameter DAQ_MULT bound to: 4 - type: integer 
	Parameter SLOT_WIDTH bound to: 48 - type: integer 
	Parameter NUM_WM bound to: 4 - type: integer 
	Parameter WM_SEL_WID bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trig_gen' [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/trig_gen.vhd:32]
INFO: [Synth 8-638] synthesizing module 'urand_inf' [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/urand_inf.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'urand_inf' (15#1) [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/urand_inf.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'trig_gen' (16#1) [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/trig_gen.vhd:32]
INFO: [Synth 8-638] synthesizing module 'ttc_eric' [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/ttc_eric.vhd:44]
	Parameter orbit_length bound to: 3564 - type: integer 
	Parameter pipe_clk_multiple bound to: 8 - type: integer 
	Parameter random_threshold bound to: 0.025000 - type: double 
INFO: [Synth 8-256] done synthesizing module 'ttc_eric' (17#1) [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/ttc_eric.vhd:44]
INFO: [Synth 8-638] synthesizing module 'daq' [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/daq.vhd:63]
	Parameter HIT_WIDTH bound to: 41 - type: integer 
	Parameter BX_BIT_OFFSET bound to: 0 - type: integer 
	Parameter TRIG_WIN_OFFSET bound to: 10 - type: integer 
	Parameter TRIG_WIN_WIDTH bound to: 40 - type: integer 
	Parameter TRIG_MATCH_TIME bound to: 80 - type: integer 
	Parameter TRIG_TIMEOUT bound to: 200 - type: integer 
	Parameter DAQ_WIDTH bound to: 230 - type: integer 
	Parameter DAQ_MULT bound to: 4 - type: integer 
	Parameter SLOT_WIDTH bound to: 48 - type: integer 
	Parameter NUM_WM bound to: 4 - type: integer 
	Parameter WM_SEL_WID bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dispatch' [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/dispatch.vhd:65]
	Parameter NUM_WM bound to: 4 - type: integer 
	Parameter WM_SEL_WID bound to: 2 - type: integer 
	Parameter HIT_WIDTH bound to: 41 - type: integer 
	Parameter BX_BIT_OFFSET bound to: 0 - type: integer 
	Parameter TRIG_WIN_OFFSET bound to: 10 - type: integer 
	Parameter TRIG_WIN_WIDTH bound to: 40 - type: integer 
	Parameter TRIG_MATCH_TIME bound to: 80 - type: integer 
	Parameter TRIG_TIMEOUT bound to: 200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wm' [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/wm.vhd:66]
	Parameter HIT_WIDTH bound to: 41 - type: integer 
	Parameter BX_BIT_OFFSET bound to: 0 - type: integer 
	Parameter TRIG_WIN_OFFSET bound to: 10 - type: integer 
	Parameter TRIG_WIN_WIDTH bound to: 40 - type: integer 
	Parameter TRIG_MATCH_TIME bound to: 80 - type: integer 
	Parameter TRIG_TIMEOUT bound to: 200 - type: integer 
	Parameter WIDTH bound to: 41 - type: integer 
INFO: [Synth 8-3491] module 'fifo_512xN' declared at '/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/fifo_512xN_xilinx_7s.vhd:10' bound to instance 'fifo_512xN_2' of component 'fifo_512xN' [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/wm.vhd:182]
INFO: [Synth 8-638] synthesizing module 'fifo_512xN' [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/fifo_512xN_xilinx_7s.vhd:27]
	Parameter WIDTH bound to: 41 - type: integer 
INFO: [Synth 8-3491] module 'vu_fifo_512x72' declared at '/home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/synth_1/.Xil/Vivado-3533978-hertz/realtime/vu_fifo_512x72_stub.vhdl:5' bound to instance 'vu_fifo_512x72_1' of component 'vu_fifo_512x72' [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/fifo_512xN_xilinx_7s.vhd:51]
INFO: [Synth 8-638] synthesizing module 'vu_fifo_512x72' [/home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/synth_1/.Xil/Vivado-3533978-hertz/realtime/vu_fifo_512x72_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'fifo_512xN' (18#1) [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/fifo_512xN_xilinx_7s.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'wm' (19#1) [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/wm.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'dispatch' (20#1) [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/dispatch.vhd:65]
INFO: [Synth 8-638] synthesizing module 'format' [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/format.vhd:59]
	Parameter DAQ_WIDTH bound to: 230 - type: integer 
	Parameter DAQ_MULT bound to: 4 - type: integer 
	Parameter SLOT_WIDTH bound to: 48 - type: integer 
	Parameter NUM_WM bound to: 4 - type: integer 
	Parameter WM_SEL_WID bound to: 2 - type: integer 
	Parameter HIT_WIDTH bound to: 41 - type: integer 
	Parameter BX_BIT_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_512xN__parameterized0' [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/fifo_512xN_xilinx_7s.vhd:27]
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-3491] module 'vu_fifo_512x72' declared at '/home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/synth_1/.Xil/Vivado-3533978-hertz/realtime/vu_fifo_512x72_stub.vhdl:5' bound to instance 'vu_fifo_512x72_1' of component 'vu_fifo_512x72' [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/fifo_512xN_xilinx_7s.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'fifo_512xN__parameterized0' (20#1) [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/fifo_512xN_xilinx_7s.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'format' (21#1) [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/format.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'daq' (22#1) [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/daq.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'daq_unit' (23#1) [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/daq_unit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'top_pb_daq' (24#1) [/home/hazen/work/picoblaze-ebus/picoblaze/src/top_pb_daq.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2307.531 ; gain = 0.000 ; free physical = 10255 ; free virtual = 18539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2307.531 ; gain = 0.000 ; free physical = 10256 ; free virtual = 18540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2307.531 ; gain = 0.000 ; free physical = 10256 ; free virtual = 18540
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2307.531 ; gain = 0.000 ; free physical = 10249 ; free virtual = 18532
INFO: [Netlist 29-17] Analyzing 253 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72/vu_fifo_512x72_in_context.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[0].wm_1/fifo_512xN_2/vu_fifo_512x72_1'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72/vu_fifo_512x72_in_context.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[0].wm_1/fifo_512xN_2/vu_fifo_512x72_1'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72/vu_fifo_512x72_in_context.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[1].wm_1/fifo_512xN_2/vu_fifo_512x72_1'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72/vu_fifo_512x72_in_context.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[1].wm_1/fifo_512xN_2/vu_fifo_512x72_1'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72/vu_fifo_512x72_in_context.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[2].wm_1/fifo_512xN_2/vu_fifo_512x72_1'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72/vu_fifo_512x72_in_context.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[2].wm_1/fifo_512xN_2/vu_fifo_512x72_1'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72/vu_fifo_512x72_in_context.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[3].wm_1/fifo_512xN_2/vu_fifo_512x72_1'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72/vu_fifo_512x72_in_context.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[3].wm_1/fifo_512xN_2/vu_fifo_512x72_1'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72/vu_fifo_512x72_in_context.xdc] for cell 'daq_unit_1/daq_1/format_1/fifo_512xN_2/vu_fifo_512x72_1'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72/vu_fifo_512x72_in_context.xdc] for cell 'daq_unit_1/daq_1/format_1/fifo_512xN_2/vu_fifo_512x72_1'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/picoblaze/con/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/picoblaze/con/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hazen/work/picoblaze-ebus/picoblaze/con/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_pb_daq_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_pb_daq_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2397.152 ; gain = 0.000 ; free physical = 10148 ; free virtual = 18431
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 197 instances were transformed.
  FD => FDRE: 86 instances
  FDR => FDRE: 28 instances
  FDS => FDSE: 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 69 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2397.152 ; gain = 0.000 ; free physical = 10148 ; free virtual = 18431
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2397.152 ; gain = 89.621 ; free physical = 10215 ; free virtual = 18500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2397.152 ; gain = 89.621 ; free physical = 10215 ; free virtual = 18499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for daq_unit_1/daq_1/dispatch_1/\wms[0].wm_1 /fifo_512xN_2/vu_fifo_512x72_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for daq_unit_1/daq_1/dispatch_1/\wms[1].wm_1 /fifo_512xN_2/vu_fifo_512x72_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for daq_unit_1/daq_1/dispatch_1/\wms[2].wm_1 /fifo_512xN_2/vu_fifo_512x72_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for daq_unit_1/daq_1/dispatch_1/\wms[3].wm_1 /fifo_512xN_2/vu_fifo_512x72_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for daq_unit_1/daq_1/format_1/fifo_512xN_2/vu_fifo_512x72_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2397.152 ; gain = 89.621 ; free physical = 10231 ; free virtual = 18516
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wm__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wm__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wm__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'format'
WARNING: [Synth 8-327] inferring latch for variable 'seed_reg' [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/urand_inf.vhd:43]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   sidle |                              001 |                               00
                  smatch |                              010 |                               01
                   swait |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'wm__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   sidle |                              001 |                               00
                  smatch |                              010 |                               01
                   swait |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'wm__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   sidle |                              001 |                               00
                  smatch |                              010 |                               01
                   swait |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'wm__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   sidle |                              001 |                               00
                  smatch |                              010 |                               01
                   swait |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'wm'
WARNING: [Synth 8-327] inferring latch for variable 'demux_re_reg' [/home/hazen/work/picoblaze-ebus/l0mdt-daq-felix/daq-felix/src/dispatch.vhd:117]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   sidle |                              000 |                              000
                sprehead |                              001 |                              001
                 sheader |                              010 |                              010
                sprefill |                              011 |                              011
                   sfill |                              100 |                              100
                   slast |                              101 |                              101
                strailer |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'format'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2397.152 ; gain = 89.621 ; free physical = 10226 ; free virtual = 18511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   53 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 5     
	   2 Input   12 Bit       Adders := 17    
	   2 Input   10 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	              230 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 4     
	               41 Bit    Registers := 4     
	               32 Bit    Registers := 40    
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 17    
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 74    
+---Multipliers : 
	              21x32  Multipliers := 2     
+---RAMs : 
	             230K Bit	(1024 X 230 bit)          RAMs := 1     
	              36K Bit	(2048 X 18 bit)          RAMs := 1     
+---Muxes : 
	   7 Input  230 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 4     
	   4 Input   41 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 4     
	  18 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 29    
	  18 Input   18 Bit        Muxes := 1     
	  18 Input   16 Bit        Muxes := 1     
	  18 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	  19 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 52    
	  17 Input    1 Bit        Muxes := 3     
	  19 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 33    
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP trig_gen_2/urand_inf_1/multOp, operation Mode is: (A:0x19660d)*B.
DSP Report: operator trig_gen_2/urand_inf_1/multOp is absorbed into DSP trig_gen_2/urand_inf_1/multOp.
DSP Report: operator trig_gen_2/urand_inf_1/multOp is absorbed into DSP trig_gen_2/urand_inf_1/multOp.
DSP Report: Generating DSP trig_gen_2/urand_inf_1/multOp, operation Mode is: (PCIN>>17)+(A:0x19660d)*B.
DSP Report: operator trig_gen_2/urand_inf_1/multOp is absorbed into DSP trig_gen_2/urand_inf_1/multOp.
DSP Report: operator trig_gen_2/urand_inf_1/multOp is absorbed into DSP trig_gen_2/urand_inf_1/multOp.
DSP Report: Generating DSP trig_gen_1/urand_inf_1/multOp, operation Mode is: (A:0x19660d)*B.
DSP Report: operator trig_gen_1/urand_inf_1/multOp is absorbed into DSP trig_gen_1/urand_inf_1/multOp.
DSP Report: operator trig_gen_1/urand_inf_1/multOp is absorbed into DSP trig_gen_1/urand_inf_1/multOp.
DSP Report: Generating DSP trig_gen_1/urand_inf_1/multOp, operation Mode is: (PCIN>>17)+(A:0x19660d)*B.
DSP Report: operator trig_gen_1/urand_inf_1/multOp is absorbed into DSP trig_gen_1/urand_inf_1/multOp.
DSP Report: operator trig_gen_1/urand_inf_1/multOp is absorbed into DSP trig_gen_1/urand_inf_1/multOp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2397.152 ; gain = 89.621 ; free physical = 10187 ; free virtual = 18478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------------------+-----------+----------------------+------------------------------+
|Module Name | RTL Object                      | Inference | Size (Depth x Width) | Primitives                   | 
+------------+---------------------------------+-----------+----------------------+------------------------------+
|top_pb_daq  | pico_ebus_1/program_rom/RAM_reg | Implied   | 2 K x 18             | RAM128X1D x 288	             | 
|top_pb_daq  | ebus_slave_felix_1/RAM_reg      | Implied   | 1 K x 230            | RAM64X1D x 32	RAM64M x 1216	 | 
+------------+---------------------------------+-----------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|daq_unit    | (A:0x19660d)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|daq_unit    | (PCIN>>17)+(A:0x19660d)*B | 22     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|daq_unit    | (A:0x19660d)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|daq_unit    | (PCIN>>17)+(A:0x19660d)*B | 22     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2397.152 ; gain = 89.621 ; free physical = 10040 ; free virtual = 18331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2397.152 ; gain = 89.621 ; free physical = 10022 ; free virtual = 18313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+---------------------------------+-----------+----------------------+------------------------------+
|Module Name | RTL Object                      | Inference | Size (Depth x Width) | Primitives                   | 
+------------+---------------------------------+-----------+----------------------+------------------------------+
|top_pb_daq  | pico_ebus_1/program_rom/RAM_reg | Implied   | 2 K x 18             | RAM128X1D x 288	             | 
|top_pb_daq  | ebus_slave_felix_1/RAM_reg      | Implied   | 1 K x 230            | RAM64X1D x 32	RAM64M x 1216	 | 
+------------+---------------------------------+-----------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 2416.184 ; gain = 108.652 ; free physical = 10019 ; free virtual = 18310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 2422.699 ; gain = 115.168 ; free physical = 10018 ; free virtual = 18309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 2422.699 ; gain = 115.168 ; free physical = 10018 ; free virtual = 18309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2422.699 ; gain = 115.168 ; free physical = 10018 ; free virtual = 18309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2422.699 ; gain = 115.168 ; free physical = 10018 ; free virtual = 18309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2422.699 ; gain = 115.168 ; free physical = 10018 ; free virtual = 18309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2422.699 ; gain = 115.168 ; free physical = 10018 ; free virtual = 18309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |vu_fifo_512x72 |         5|
+------+---------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |vu_fifo_512x72_bbox    |     1|
|2     |vu_fifo_512x72_bbox_1_ |     3|
|5     |vu_fifo_512x72_bbox    |     1|
|6     |BUFG                   |     1|
|7     |CARRY4                 |   168|
|8     |DSP48E1                |     4|
|9     |LUT1                   |   151|
|10    |LUT2                   |   232|
|11    |LUT3                   |   355|
|12    |LUT4                   |   261|
|13    |LUT5                   |   150|
|14    |LUT6                   |  1366|
|16    |MUXCY                  |    29|
|17    |MUXF7                  |   472|
|18    |MUXF8                  |   182|
|19    |RAM128X1D              |   288|
|20    |RAM256X1S              |     8|
|21    |RAM32M                 |     4|
|22    |RAM64M                 |   976|
|23    |RAM64X1D               |    32|
|24    |SRL16E                 |    16|
|25    |XORCY                  |    27|
|26    |FD                     |    83|
|27    |FDCE                   |   954|
|28    |FDPE                   |   173|
|29    |FDR                    |    28|
|30    |FDRE                   |  1286|
|31    |FDS                    |     2|
|32    |LD                     |     4|
|33    |IBUF                   |    18|
|34    |OBUF                   |    25|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2422.699 ; gain = 115.168 ; free physical = 10018 ; free virtual = 18309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2422.699 ; gain = 25.547 ; free physical = 10077 ; free virtual = 18368
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2422.707 ; gain = 115.168 ; free physical = 10077 ; free virtual = 18368
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2422.707 ; gain = 0.000 ; free physical = 10159 ; free virtual = 18451
INFO: [Netlist 29-17] Analyzing 2376 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2434.605 ; gain = 0.000 ; free physical = 10094 ; free virtual = 18385
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1504 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances
  FD => FDRE: 83 instances
  FDR => FDRE: 28 instances
  FDS => FDSE: 2 instances
  LD => LDCE: 4 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 69 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 288 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 976 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
217 Infos, 23 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:01 . Memory (MB): peak = 2434.605 ; gain = 127.234 ; free physical = 10253 ; free virtual = 18544
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/synth_1/top_pb_daq.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_pb_daq_utilization_synth.rpt -pb top_pb_daq_utilization_synth.pb
source /home/hazen/work/picoblaze-ebus/Hog/Tcl/integrated/post-synthesis.tcl
group 
INFO: [Hog:Msg-0] Evaluating Git sha for pb_daq...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/picoblaze-ebus/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/picoblaze-ebus/Top/pb_daq not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 40E7552, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
CRITICAL WARNING: [Hog:GetVer-0] Empty SHA found for /home/hazen/work/picoblaze-ebus/IP_repository. Commit to Git to resolve this warning.
CRITICAL WARNING: [Hog:GetVerFromSHA-0] Empty SHA found
INFO: [Hog:Msg-0] Git describe set to: v1.1.0-14-g960dad1-dirty
INFO: [Hog:Msg-0] Creating /home/hazen/work/picoblaze-ebus/bin/pb_daq-v1.1.0-14-g960dad1-dirty...
INFO: [Hog:Msg-0] All done.
INFO: [Common 17-206] Exiting Vivado at Fri Mar 11 14:53:32 2022...
[Fri Mar 11 14:53:36 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 2307.527 ; gain = 0.000 ; free physical = 11169 ; free virtual = 19454
INFO: [Hog:Msg-0] Run: synth_1 progress: 100%, status : synth_design Complete!
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/picoblaze-ebus/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/picoblaze-ebus/Top/pb_daq not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 40E7552, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
CRITICAL WARNING: [Hog:GetVer-0] Empty SHA found for /home/hazen/work/picoblaze-ebus/IP_repository. Commit to Git to resolve this warning.
CRITICAL WARNING: [Hog:GetVerFromSHA-0] Empty SHA found
INFO: [Hog:Msg-0] Git describe set to v1.1.0-14-g960dad1-dirty
INFO: [Hog:Msg-0] Starting implementation flow...
INFO: [Hog:Msg-0] Resetting run before launching implementation...
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xci' is already up-to-date
[Fri Mar 11 14:53:39 2022] Launched impl_1...
Run output will be captured here: /home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/runme.log
[Fri Mar 11 14:53:39 2022] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_pb_daq.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_pb_daq.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_pb_daq.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/hazen/work/picoblaze-ebus/IP_repository'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr1/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top top_pb_daq -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.dcp' for cell 'daq_unit_1/daq_1/dispatch_1/wms[0].wm_1/fifo_512xN_2/vu_fifo_512x72_1'
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2299.523 ; gain = 0.000 ; free physical = 10549 ; free virtual = 18830
INFO: [Netlist 29-17] Analyzing 2239 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[0].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[0].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[1].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[1].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[2].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[2].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[3].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[3].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/format_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/format_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/picoblaze/con/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/picoblaze/con/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2355.391 ; gain = 0.000 ; free physical = 10436 ; free virtual = 18717
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1377 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 69 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 288 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 976 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2355.391 ; gain = 56.027 ; free physical = 10436 ; free virtual = 18717
source /home/hazen/work/picoblaze-ebus/Hog/Tcl/integrated/pre-implementation.tcl
INFO: [Hog:Msg-0] Disabling multithreading to assure deterministic bitfile
INFO: [Hog:Msg-0] All done
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2363.395 ; gain = 8.004 ; free physical = 10415 ; free virtual = 18695

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23d14a1c3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2624.355 ; gain = 260.961 ; free physical = 10029 ; free virtual = 18313

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22016dd6f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9880 ; free virtual = 18161
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 62 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e4d44124

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9880 ; free virtual = 18161
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 27210ed45

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9881 ; free virtual = 18161
INFO: [Opt 31-389] Phase Sweep created 17 cells and removed 3 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 27210ed45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9881 ; free virtual = 18161
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 27210ed45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9881 ; free virtual = 18161
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19b27af43

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9881 ; free virtual = 18161
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              62  |                                              0  |
|  Constant propagation         |              11  |              12  |                                              0  |
|  Sweep                        |              17  |               3  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9881 ; free virtual = 18162
Ending Logic Optimization Task | Checksum: 22eb83ca9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9881 ; free virtual = 18162

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 22eb83ca9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9880 ; free virtual = 18161

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22eb83ca9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9880 ; free virtual = 18161

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9880 ; free virtual = 18161
Ending Netlist Obfuscation Task | Checksum: 22eb83ca9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9880 ; free virtual = 18161
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2797.293 ; gain = 441.902 ; free physical = 9880 ; free virtual = 18161
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9768 ; free virtual = 18060
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_pb_daq_drc_opted.rpt -pb top_pb_daq_drc_opted.pb -rpx top_pb_daq_drc_opted.rpx
Command: report_drc -file top_pb_daq_drc_opted.rpt -pb top_pb_daq_drc_opted.pb -rpx top_pb_daq_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Coretcl 2-168] The results of DRC are in file /home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2841.051 ; gain = 43.758 ; free physical = 9753 ; free virtual = 18042
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2841.051 ; gain = 0.000 ; free physical = 9753 ; free virtual = 18042
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1bae857e8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2841.051 ; gain = 0.000 ; free physical = 9753 ; free virtual = 18042
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2841.051 ; gain = 0.000 ; free physical = 9753 ; free virtual = 18042

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c436f1e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2841.051 ; gain = 0.000 ; free physical = 9783 ; free virtual = 18072

Phase 1.3 Build Placer Netlist Model
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Phase 1.3 Build Placer Netlist Model | Checksum: c436f1e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2841.051 ; gain = 0.000 ; free physical = 9800 ; free virtual = 18089
Phase 1 Placer Initialization | Checksum: c436f1e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2841.051 ; gain = 0.000 ; free physical = 9800 ; free virtual = 18089
INFO: [Place 30-491] Placement has been cancelled by the user.
Ending Placer Task | Checksum: 12e1a8eb6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2841.051 ; gain = 0.000 ; free physical = 9800 ; free virtual = 18089
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 1 Errors encountered.
place_design failed
INFO: [Common 17-344] 'place_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Fri Mar 11 14:51:47 2022...

*** Running vivado
    with args -log top_pb_daq.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_pb_daq.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_pb_daq.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/hazen/work/picoblaze-ebus/IP_repository'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr1/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top top_pb_daq -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.dcp' for cell 'daq_unit_1/daq_1/dispatch_1/wms[0].wm_1/fifo_512xN_2/vu_fifo_512x72_1'
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2299.523 ; gain = 0.000 ; free physical = 10545 ; free virtual = 18830
INFO: [Netlist 29-17] Analyzing 2218 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[0].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[0].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[1].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[1].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[2].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[2].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[3].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[3].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/format_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/format_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/picoblaze/con/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/picoblaze/con/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.391 ; gain = 0.000 ; free physical = 10429 ; free virtual = 18714
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1377 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 69 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 288 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 976 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2355.391 ; gain = 56.027 ; free physical = 10429 ; free virtual = 18714
source /home/hazen/work/picoblaze-ebus/Hog/Tcl/integrated/pre-implementation.tcl
INFO: [Hog:Msg-0] Disabling multithreading to assure deterministic bitfile
INFO: [Hog:Msg-0] All done
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2363.395 ; gain = 8.004 ; free physical = 10425 ; free virtual = 18710

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1fc8ea300

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2623.355 ; gain = 259.961 ; free physical = 10022 ; free virtual = 18307

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21c29c2e0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9870 ; free virtual = 18155
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 62 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c70b8e18

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9870 ; free virtual = 18155
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 218d0b340

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9871 ; free virtual = 18156
INFO: [Opt 31-389] Phase Sweep created 17 cells and removed 3 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 218d0b340

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9871 ; free virtual = 18156
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 218d0b340

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9871 ; free virtual = 18156
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 218d0b340

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9871 ; free virtual = 18156
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              62  |                                              0  |
|  Constant propagation         |              11  |              12  |                                              0  |
|  Sweep                        |              17  |               3  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9871 ; free virtual = 18156
Ending Logic Optimization Task | Checksum: 24aa2de8d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9871 ; free virtual = 18156

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 24aa2de8d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9871 ; free virtual = 18156

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24aa2de8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9871 ; free virtual = 18156

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9871 ; free virtual = 18156
Ending Netlist Obfuscation Task | Checksum: 24aa2de8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9871 ; free virtual = 18156
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2796.293 ; gain = 440.902 ; free physical = 9871 ; free virtual = 18156
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9849 ; free virtual = 18140
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_pb_daq_drc_opted.rpt -pb top_pb_daq_drc_opted.pb -rpx top_pb_daq_drc_opted.rpx
Command: report_drc -file top_pb_daq_drc_opted.rpt -pb top_pb_daq_drc_opted.pb -rpx top_pb_daq_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Coretcl 2-168] The results of DRC are in file /home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2842.051 ; gain = 45.758 ; free physical = 9799 ; free virtual = 18084
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2842.051 ; gain = 0.000 ; free physical = 9781 ; free virtual = 18066
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18f2bf7f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2842.051 ; gain = 0.000 ; free physical = 9781 ; free virtual = 18066
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2842.051 ; gain = 0.000 ; free physical = 9781 ; free virtual = 18066

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d1347112

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.051 ; gain = 0.000 ; free physical = 9823 ; free virtual = 18108

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 176d1aae9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9805 ; free virtual = 18090

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 176d1aae9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9805 ; free virtual = 18090
Phase 1 Placer Initialization | Checksum: 176d1aae9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9805 ; free virtual = 18090

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b0d92e69

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9780 ; free virtual = 18065

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1bc03f294

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9782 ; free virtual = 18067

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 154 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 72 nets or cells. Created 0 new cell, deleted 72 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.121 ; gain = 0.000 ; free physical = 9780 ; free virtual = 18065

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             72  |                    72  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             72  |                    72  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 9424df38

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9780 ; free virtual = 18065
Phase 2.3 Global Placement Core | Checksum: f8a714b4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9760 ; free virtual = 18045
Phase 2 Global Placement | Checksum: f8a714b4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9780 ; free virtual = 18065

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b5f194cc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9767 ; free virtual = 18058

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f852f238

Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9764 ; free virtual = 18052

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d5c1803e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9764 ; free virtual = 18052

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 161ffd2fb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9764 ; free virtual = 18052

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15b11f8d4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9762 ; free virtual = 18050

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19c0c37f6

Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9762 ; free virtual = 18050

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16e6f0a6d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9754 ; free virtual = 18041
Phase 3 Detail Placement | Checksum: 16e6f0a6d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9745 ; free virtual = 18032

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 156546aba

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 1 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.261 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 170504ce6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2882.934 ; gain = 0.000 ; free physical = 9775 ; free virtual = 18060
INFO: [Place 46-33] Processed net pico_ebus_1/warm_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19ab888e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.934 ; gain = 0.000 ; free physical = 9775 ; free virtual = 18060
Phase 4.1.1.1 BUFG Insertion | Checksum: 156546aba

Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2882.934 ; gain = 40.883 ; free physical = 9768 ; free virtual = 18053
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.326. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 2882.934 ; gain = 40.883 ; free physical = 9772 ; free virtual = 18058
Phase 4.1 Post Commit Optimization | Checksum: 1b070a8da

Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 2882.934 ; gain = 40.883 ; free physical = 9772 ; free virtual = 18058

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b070a8da

Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 2882.934 ; gain = 40.883 ; free physical = 9772 ; free virtual = 18058

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b070a8da

Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 2882.934 ; gain = 40.883 ; free physical = 9772 ; free virtual = 18058
Phase 4.3 Placer Reporting | Checksum: 1b070a8da

Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 2882.934 ; gain = 40.883 ; free physical = 9772 ; free virtual = 18058

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.934 ; gain = 0.000 ; free physical = 9772 ; free virtual = 18058

Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 2882.934 ; gain = 40.883 ; free physical = 9772 ; free virtual = 18058
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b2bc7e9f

Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2882.934 ; gain = 40.883 ; free physical = 9772 ; free virtual = 18058
Ending Placer Task | Checksum: c59a3971

Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2882.934 ; gain = 40.883 ; free physical = 9772 ; free virtual = 18058
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 2882.934 ; gain = 40.883 ; free physical = 9785 ; free virtual = 18071
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2882.934 ; gain = 0.000 ; free physical = 9767 ; free virtual = 18070
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_pb_daq_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2882.934 ; gain = 0.000 ; free physical = 9773 ; free virtual = 18062
INFO: [runtcl-4] Executing : report_utilization -file top_pb_daq_utilization_placed.rpt -pb top_pb_daq_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_pb_daq_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2882.934 ; gain = 0.000 ; free physical = 9779 ; free virtual = 18068
INFO: [runtcl-4] Executing : report_utilization -file top_pb_daq_utilization_placed_1.rpt -pb top_pb_daq_utilization_placed_1.pb
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2882.934 ; gain = 0.000 ; free physical = 9759 ; free virtual = 18048
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2894.809 ; gain = 0.000 ; free physical = 9728 ; free virtual = 18035
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: 8587c5c7 ConstDB: 0 ShapeSum: 401273aa RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f895629d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2982.387 ; gain = 78.672 ; free physical = 9629 ; free virtual = 17921
Post Restoration Checksum: NetGraph: 8cb85eb2 NumContArr: 6bdd03eb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f895629d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2982.387 ; gain = 78.672 ; free physical = 9635 ; free virtual = 17927

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f895629d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2986.387 ; gain = 82.672 ; free physical = 9631 ; free virtual = 17923

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f895629d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2986.387 ; gain = 82.672 ; free physical = 9631 ; free virtual = 17923
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c89151cd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 3016.641 ; gain = 112.926 ; free physical = 9610 ; free virtual = 17903
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.256  | TNS=0.000  | WHS=-0.302 | THS=-437.698|

Phase 2 Router Initialization | Checksum: 164bacae8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9572 ; free virtual = 17871

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000637806 %
  Global Horizontal Routing Utilization  = 0.000780843 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7709
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7709
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 164bacae8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9583 ; free virtual = 17881
Phase 3 Initial Routing | Checksum: 1c74b109d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9586 ; free virtual = 17884

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 832
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.268  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15c4b297c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:59 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9590 ; free virtual = 17886

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.283  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1dff6f25

Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9585 ; free virtual = 17880
Phase 4 Rip-up And Reroute | Checksum: 1dff6f25

Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9582 ; free virtual = 17878

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1dff6f25

Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9576 ; free virtual = 17872

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1dff6f25

Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9591 ; free virtual = 17887
Phase 5 Delay and Skew Optimization | Checksum: 1dff6f25

Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9586 ; free virtual = 17882

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d4466663

Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9606 ; free virtual = 17899
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.346  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: bc439355

Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9606 ; free virtual = 17899
Phase 6 Post Hold Fix | Checksum: bc439355

Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9606 ; free virtual = 17899

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.8376 %
  Global Horizontal Routing Utilization  = 7.43363 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 9376b560

Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9605 ; free virtual = 17898

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9376b560

Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9605 ; free virtual = 17898

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 139afc2a0

Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9604 ; free virtual = 17897

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.346  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 139afc2a0

Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9608 ; free virtual = 17901
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 3034.516 ; gain = 130.801 ; free physical = 9618 ; free virtual = 17911

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:07 . Memory (MB): peak = 3034.516 ; gain = 139.707 ; free physical = 9618 ; free virtual = 17911
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
source /home/hazen/work/picoblaze-ebus/Hog/Tcl/integrated/post-implementation.tcl
INFO: [Hog:Msg-0] Evaluating Git sha for pb_daq...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/picoblaze-ebus/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/picoblaze-ebus/Top/pb_daq not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 40E7552, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Git describe set to: v1.1.0-14-g960dad1-dirty
INFO: [Hog:Msg-0] Evaluating last git SHA in which pb_daq was modified...
CRITICAL WARNING: [Hog:Msg-0] Git working directory /home/hazen/work/picoblaze-ebus not clean, git commit hash be set to 0.
INFO: [Hog:Msg-0] The git SHA value 0000000 will be set as bitstream USERID.
INFO: [Hog:Msg-0] Evaluating Git sha for pb_daq...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/picoblaze-ebus/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/picoblaze-ebus/Top/pb_daq not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 40E7552, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Git describe set to: v1.1.0-14-g960dad1-dirty
INFO: [Hog:Msg-0] Creating /home/hazen/work/picoblaze-ebus/bin/pb_daq-v1.1.0-14-g960dad1-dirty...
INFO: [Hog:Msg-0] Evaluating differences with last commit...
WARNING: [Hog:Msg-0] Found non committed changes:
 log.txt                            | 1414 ++++++++++--------------------------
 picoblaze/src/ebus_slave_felix.vhd |   61 +-
 picoblaze/src/top_pb_daq.vhd       |    6 +-
 3 files changed, 421 insertions(+), 1060 deletions(-)
INFO: [Hog:Msg-0] All done.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3034.516 ; gain = 0.000 ; free physical = 9594 ; free virtual = 17909
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_pb_daq_drc_routed.rpt -pb top_pb_daq_drc_routed.pb -rpx top_pb_daq_drc_routed.rpx
Command: report_drc -file top_pb_daq_drc_routed.rpt -pb top_pb_daq_drc_routed.pb -rpx top_pb_daq_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Coretcl 2-168] The results of DRC are in file /home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3044.422 ; gain = 9.906 ; free physical = 9601 ; free virtual = 17898
INFO: [runtcl-4] Executing : report_methodology -file top_pb_daq_methodology_drc_routed.rpt -pb top_pb_daq_methodology_drc_routed.pb -rpx top_pb_daq_methodology_drc_routed.rpx
Command: report_methodology -file top_pb_daq_methodology_drc_routed.rpt -pb top_pb_daq_methodology_drc_routed.pb -rpx top_pb_daq_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3044.422 ; gain = 0.000 ; free physical = 9604 ; free virtual = 17902
INFO: [runtcl-4] Executing : report_power -file top_pb_daq_power_routed.rpt -pb top_pb_daq_power_summary_routed.pb -rpx top_pb_daq_power_routed.rpx
Command: report_power -file top_pb_daq_power_routed.rpt -pb top_pb_daq_power_summary_routed.pb -rpx top_pb_daq_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_pb_daq_route_status.rpt -pb top_pb_daq_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_pb_daq_timing_summary_routed.rpt -pb top_pb_daq_timing_summary_routed.pb -rpx top_pb_daq_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_pb_daq_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_pb_daq_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_pb_daq_bus_skew_routed.rpt -pb top_pb_daq_bus_skew_routed.pb -rpx top_pb_daq_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [runtcl-4] Executing : report_drc -file top_pb_daq_drc_routed_1.rpt -pb top_pb_daq_drc_routed_1.pb -rpx top_pb_daq_drc_routed_1.rpx
Command: report_drc -file top_pb_daq_drc_routed_1.rpt -pb top_pb_daq_drc_routed_1.pb -rpx top_pb_daq_drc_routed_1.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Coretcl 2-168] The results of DRC are in file /home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq_drc_routed_1.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_power -file top_pb_daq_power_routed_1.rpt -pb top_pb_daq_power_summary_routed_1.pb -rpx top_pb_daq_power_routed_1.rpx
Command: report_power -file top_pb_daq_power_routed_1.rpt -pb top_pb_daq_power_summary_routed_1.pb -rpx top_pb_daq_power_routed_1.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_pb_daq_timing_summary_routed_1.rpt -pb top_pb_daq_timing_summary_routed_1.pb -rpx top_pb_daq_timing_summary_routed_1.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [runtcl-4] Executing : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 11 14:57:52 2022...
[Fri Mar 11 14:57:58 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:04:19 . Memory (MB): peak = 2307.527 ; gain = 0.000 ; free physical = 11151 ; free virtual = 19458
INFO: [Hog:Msg-0] Run: impl_1 progress: 100%, status : route_design Complete!
INFO: [Hog:Msg-0] Time requirements are met
*** Timing summary ***
WNS: 0.327148
TNS: 0.000000
WHS: 0.016830
THS: 0.000000
INFO: [Hog:Msg-0] Starting write bitstream flow...
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xci' is already up-to-date
[Fri Mar 11 14:57:58 2022] Launched impl_1...
Run output will be captured here: /home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/runme.log
[Fri Mar 11 14:57:58 2022] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_pb_daq.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_pb_daq.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_pb_daq.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/hazen/work/picoblaze-ebus/IP_repository'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr1/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top top_pb_daq -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.dcp' for cell 'daq_unit_1/daq_1/dispatch_1/wms[0].wm_1/fifo_512xN_2/vu_fifo_512x72_1'
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2299.523 ; gain = 0.000 ; free physical = 10549 ; free virtual = 18830
INFO: [Netlist 29-17] Analyzing 2239 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[0].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[0].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[1].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[1].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[2].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[2].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[3].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[3].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/format_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/format_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/picoblaze/con/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/picoblaze/con/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2355.391 ; gain = 0.000 ; free physical = 10436 ; free virtual = 18717
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1377 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 69 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 288 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 976 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2355.391 ; gain = 56.027 ; free physical = 10436 ; free virtual = 18717
source /home/hazen/work/picoblaze-ebus/Hog/Tcl/integrated/pre-implementation.tcl
INFO: [Hog:Msg-0] Disabling multithreading to assure deterministic bitfile
INFO: [Hog:Msg-0] All done
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2363.395 ; gain = 8.004 ; free physical = 10415 ; free virtual = 18695

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23d14a1c3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2624.355 ; gain = 260.961 ; free physical = 10029 ; free virtual = 18313

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22016dd6f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9880 ; free virtual = 18161
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 62 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e4d44124

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9880 ; free virtual = 18161
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 27210ed45

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9881 ; free virtual = 18161
INFO: [Opt 31-389] Phase Sweep created 17 cells and removed 3 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 27210ed45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9881 ; free virtual = 18161
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 27210ed45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9881 ; free virtual = 18161
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19b27af43

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9881 ; free virtual = 18161
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              62  |                                              0  |
|  Constant propagation         |              11  |              12  |                                              0  |
|  Sweep                        |              17  |               3  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9881 ; free virtual = 18162
Ending Logic Optimization Task | Checksum: 22eb83ca9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9881 ; free virtual = 18162

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 22eb83ca9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9880 ; free virtual = 18161

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22eb83ca9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9880 ; free virtual = 18161

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9880 ; free virtual = 18161
Ending Netlist Obfuscation Task | Checksum: 22eb83ca9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9880 ; free virtual = 18161
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2797.293 ; gain = 441.902 ; free physical = 9880 ; free virtual = 18161
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2797.293 ; gain = 0.000 ; free physical = 9768 ; free virtual = 18060
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_pb_daq_drc_opted.rpt -pb top_pb_daq_drc_opted.pb -rpx top_pb_daq_drc_opted.rpx
Command: report_drc -file top_pb_daq_drc_opted.rpt -pb top_pb_daq_drc_opted.pb -rpx top_pb_daq_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Coretcl 2-168] The results of DRC are in file /home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2841.051 ; gain = 43.758 ; free physical = 9753 ; free virtual = 18042
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2841.051 ; gain = 0.000 ; free physical = 9753 ; free virtual = 18042
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1bae857e8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2841.051 ; gain = 0.000 ; free physical = 9753 ; free virtual = 18042
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2841.051 ; gain = 0.000 ; free physical = 9753 ; free virtual = 18042

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c436f1e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2841.051 ; gain = 0.000 ; free physical = 9783 ; free virtual = 18072

Phase 1.3 Build Placer Netlist Model
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Phase 1.3 Build Placer Netlist Model | Checksum: c436f1e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2841.051 ; gain = 0.000 ; free physical = 9800 ; free virtual = 18089
Phase 1 Placer Initialization | Checksum: c436f1e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2841.051 ; gain = 0.000 ; free physical = 9800 ; free virtual = 18089
INFO: [Place 30-491] Placement has been cancelled by the user.
Ending Placer Task | Checksum: 12e1a8eb6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2841.051 ; gain = 0.000 ; free physical = 9800 ; free virtual = 18089
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 1 Errors encountered.
place_design failed
INFO: [Common 17-344] 'place_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Fri Mar 11 14:51:47 2022...

*** Running vivado
    with args -log top_pb_daq.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_pb_daq.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_pb_daq.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/hazen/work/picoblaze-ebus/IP_repository'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr1/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top top_pb_daq -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.dcp' for cell 'daq_unit_1/daq_1/dispatch_1/wms[0].wm_1/fifo_512xN_2/vu_fifo_512x72_1'
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2299.523 ; gain = 0.000 ; free physical = 10545 ; free virtual = 18830
INFO: [Netlist 29-17] Analyzing 2218 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[0].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[0].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[1].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[1].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[2].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[2].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[3].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/dispatch_1/wms[3].wm_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/format_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/IP/vu_fifo_512x72/vu_fifo_512x72.xdc] for cell 'daq_unit_1/daq_1/format_1/fifo_512xN_2/vu_fifo_512x72_1/U0'
Parsing XDC File [/home/hazen/work/picoblaze-ebus/picoblaze/con/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/hazen/work/picoblaze-ebus/picoblaze/con/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.391 ; gain = 0.000 ; free physical = 10429 ; free virtual = 18714
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1377 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 69 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 288 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 976 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2355.391 ; gain = 56.027 ; free physical = 10429 ; free virtual = 18714
source /home/hazen/work/picoblaze-ebus/Hog/Tcl/integrated/pre-implementation.tcl
INFO: [Hog:Msg-0] Disabling multithreading to assure deterministic bitfile
INFO: [Hog:Msg-0] All done
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2363.395 ; gain = 8.004 ; free physical = 10425 ; free virtual = 18710

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1fc8ea300

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2623.355 ; gain = 259.961 ; free physical = 10022 ; free virtual = 18307

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21c29c2e0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9870 ; free virtual = 18155
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 62 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c70b8e18

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9870 ; free virtual = 18155
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 218d0b340

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9871 ; free virtual = 18156
INFO: [Opt 31-389] Phase Sweep created 17 cells and removed 3 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 218d0b340

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9871 ; free virtual = 18156
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 218d0b340

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9871 ; free virtual = 18156
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 218d0b340

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9871 ; free virtual = 18156
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              62  |                                              0  |
|  Constant propagation         |              11  |              12  |                                              0  |
|  Sweep                        |              17  |               3  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9871 ; free virtual = 18156
Ending Logic Optimization Task | Checksum: 24aa2de8d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9871 ; free virtual = 18156

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 24aa2de8d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9871 ; free virtual = 18156

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24aa2de8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9871 ; free virtual = 18156

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9871 ; free virtual = 18156
Ending Netlist Obfuscation Task | Checksum: 24aa2de8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9871 ; free virtual = 18156
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2796.293 ; gain = 440.902 ; free physical = 9871 ; free virtual = 18156
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2796.293 ; gain = 0.000 ; free physical = 9849 ; free virtual = 18140
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_pb_daq_drc_opted.rpt -pb top_pb_daq_drc_opted.pb -rpx top_pb_daq_drc_opted.rpx
Command: report_drc -file top_pb_daq_drc_opted.rpt -pb top_pb_daq_drc_opted.pb -rpx top_pb_daq_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Coretcl 2-168] The results of DRC are in file /home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2842.051 ; gain = 45.758 ; free physical = 9799 ; free virtual = 18084
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2842.051 ; gain = 0.000 ; free physical = 9781 ; free virtual = 18066
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18f2bf7f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2842.051 ; gain = 0.000 ; free physical = 9781 ; free virtual = 18066
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2842.051 ; gain = 0.000 ; free physical = 9781 ; free virtual = 18066

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d1347112

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2842.051 ; gain = 0.000 ; free physical = 9823 ; free virtual = 18108

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 176d1aae9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9805 ; free virtual = 18090

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 176d1aae9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9805 ; free virtual = 18090
Phase 1 Placer Initialization | Checksum: 176d1aae9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9805 ; free virtual = 18090

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b0d92e69

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9780 ; free virtual = 18065

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1bc03f294

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9782 ; free virtual = 18067

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 154 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 72 nets or cells. Created 0 new cell, deleted 72 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.121 ; gain = 0.000 ; free physical = 9780 ; free virtual = 18065

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             72  |                    72  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             72  |                    72  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 9424df38

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9780 ; free virtual = 18065
Phase 2.3 Global Placement Core | Checksum: f8a714b4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9760 ; free virtual = 18045
Phase 2 Global Placement | Checksum: f8a714b4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9780 ; free virtual = 18065

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b5f194cc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9767 ; free virtual = 18058

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f852f238

Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9764 ; free virtual = 18052

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d5c1803e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9764 ; free virtual = 18052

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 161ffd2fb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9764 ; free virtual = 18052

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15b11f8d4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9762 ; free virtual = 18050

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19c0c37f6

Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9762 ; free virtual = 18050

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16e6f0a6d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9754 ; free virtual = 18041
Phase 3 Detail Placement | Checksum: 16e6f0a6d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2857.121 ; gain = 15.070 ; free physical = 9745 ; free virtual = 18032

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 156546aba

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 1 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.261 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 170504ce6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2882.934 ; gain = 0.000 ; free physical = 9775 ; free virtual = 18060
INFO: [Place 46-33] Processed net pico_ebus_1/warm_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19ab888e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.934 ; gain = 0.000 ; free physical = 9775 ; free virtual = 18060
Phase 4.1.1.1 BUFG Insertion | Checksum: 156546aba

Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2882.934 ; gain = 40.883 ; free physical = 9768 ; free virtual = 18053
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.326. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 2882.934 ; gain = 40.883 ; free physical = 9772 ; free virtual = 18058
Phase 4.1 Post Commit Optimization | Checksum: 1b070a8da

Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 2882.934 ; gain = 40.883 ; free physical = 9772 ; free virtual = 18058

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b070a8da

Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 2882.934 ; gain = 40.883 ; free physical = 9772 ; free virtual = 18058

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b070a8da

Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 2882.934 ; gain = 40.883 ; free physical = 9772 ; free virtual = 18058
Phase 4.3 Placer Reporting | Checksum: 1b070a8da

Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 2882.934 ; gain = 40.883 ; free physical = 9772 ; free virtual = 18058

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.934 ; gain = 0.000 ; free physical = 9772 ; free virtual = 18058

Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 2882.934 ; gain = 40.883 ; free physical = 9772 ; free virtual = 18058
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b2bc7e9f

Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2882.934 ; gain = 40.883 ; free physical = 9772 ; free virtual = 18058
Ending Placer Task | Checksum: c59a3971

Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2882.934 ; gain = 40.883 ; free physical = 9772 ; free virtual = 18058
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 2882.934 ; gain = 40.883 ; free physical = 9785 ; free virtual = 18071
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2882.934 ; gain = 0.000 ; free physical = 9767 ; free virtual = 18070
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_pb_daq_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2882.934 ; gain = 0.000 ; free physical = 9773 ; free virtual = 18062
INFO: [runtcl-4] Executing : report_utilization -file top_pb_daq_utilization_placed.rpt -pb top_pb_daq_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_pb_daq_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2882.934 ; gain = 0.000 ; free physical = 9779 ; free virtual = 18068
INFO: [runtcl-4] Executing : report_utilization -file top_pb_daq_utilization_placed_1.rpt -pb top_pb_daq_utilization_placed_1.pb
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2882.934 ; gain = 0.000 ; free physical = 9759 ; free virtual = 18048
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2894.809 ; gain = 0.000 ; free physical = 9728 ; free virtual = 18035
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: 8587c5c7 ConstDB: 0 ShapeSum: 401273aa RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f895629d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2982.387 ; gain = 78.672 ; free physical = 9629 ; free virtual = 17921
Post Restoration Checksum: NetGraph: 8cb85eb2 NumContArr: 6bdd03eb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f895629d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2982.387 ; gain = 78.672 ; free physical = 9635 ; free virtual = 17927

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f895629d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2986.387 ; gain = 82.672 ; free physical = 9631 ; free virtual = 17923

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f895629d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2986.387 ; gain = 82.672 ; free physical = 9631 ; free virtual = 17923
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c89151cd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 3016.641 ; gain = 112.926 ; free physical = 9610 ; free virtual = 17903
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.256  | TNS=0.000  | WHS=-0.302 | THS=-437.698|

Phase 2 Router Initialization | Checksum: 164bacae8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9572 ; free virtual = 17871

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000637806 %
  Global Horizontal Routing Utilization  = 0.000780843 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7709
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7709
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 164bacae8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9583 ; free virtual = 17881
Phase 3 Initial Routing | Checksum: 1c74b109d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9586 ; free virtual = 17884

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 832
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.268  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15c4b297c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:59 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9590 ; free virtual = 17886

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.283  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1dff6f25

Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9585 ; free virtual = 17880
Phase 4 Rip-up And Reroute | Checksum: 1dff6f25

Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9582 ; free virtual = 17878

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1dff6f25

Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9576 ; free virtual = 17872

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1dff6f25

Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9591 ; free virtual = 17887
Phase 5 Delay and Skew Optimization | Checksum: 1dff6f25

Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9586 ; free virtual = 17882

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d4466663

Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9606 ; free virtual = 17899
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.346  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: bc439355

Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9606 ; free virtual = 17899
Phase 6 Post Hold Fix | Checksum: bc439355

Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9606 ; free virtual = 17899

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.8376 %
  Global Horizontal Routing Utilization  = 7.43363 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 9376b560

Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9605 ; free virtual = 17898

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9376b560

Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9605 ; free virtual = 17898

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 139afc2a0

Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9604 ; free virtual = 17897

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.346  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 139afc2a0

Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 3022.641 ; gain = 118.926 ; free physical = 9608 ; free virtual = 17901
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 3034.516 ; gain = 130.801 ; free physical = 9618 ; free virtual = 17911

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:07 . Memory (MB): peak = 3034.516 ; gain = 139.707 ; free physical = 9618 ; free virtual = 17911
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
source /home/hazen/work/picoblaze-ebus/Hog/Tcl/integrated/post-implementation.tcl
INFO: [Hog:Msg-0] Evaluating Git sha for pb_daq...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/picoblaze-ebus/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/picoblaze-ebus/Top/pb_daq not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 40E7552, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Git describe set to: v1.1.0-14-g960dad1-dirty
INFO: [Hog:Msg-0] Evaluating last git SHA in which pb_daq was modified...
CRITICAL WARNING: [Hog:Msg-0] Git working directory /home/hazen/work/picoblaze-ebus not clean, git commit hash be set to 0.
INFO: [Hog:Msg-0] The git SHA value 0000000 will be set as bitstream USERID.
INFO: [Hog:Msg-0] Evaluating Git sha for pb_daq...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/picoblaze-ebus/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/picoblaze-ebus/Top/pb_daq not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 40E7552, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Git describe set to: v1.1.0-14-g960dad1-dirty
INFO: [Hog:Msg-0] Creating /home/hazen/work/picoblaze-ebus/bin/pb_daq-v1.1.0-14-g960dad1-dirty...
INFO: [Hog:Msg-0] Evaluating differences with last commit...
WARNING: [Hog:Msg-0] Found non committed changes:
 log.txt                            | 1414 ++++++++++--------------------------
 picoblaze/src/ebus_slave_felix.vhd |   61 +-
 picoblaze/src/top_pb_daq.vhd       |    6 +-
 3 files changed, 421 insertions(+), 1060 deletions(-)
INFO: [Hog:Msg-0] All done.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3034.516 ; gain = 0.000 ; free physical = 9594 ; free virtual = 17909
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_pb_daq_drc_routed.rpt -pb top_pb_daq_drc_routed.pb -rpx top_pb_daq_drc_routed.rpx
Command: report_drc -file top_pb_daq_drc_routed.rpt -pb top_pb_daq_drc_routed.pb -rpx top_pb_daq_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Coretcl 2-168] The results of DRC are in file /home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3044.422 ; gain = 9.906 ; free physical = 9601 ; free virtual = 17898
INFO: [runtcl-4] Executing : report_methodology -file top_pb_daq_methodology_drc_routed.rpt -pb top_pb_daq_methodology_drc_routed.pb -rpx top_pb_daq_methodology_drc_routed.rpx
Command: report_methodology -file top_pb_daq_methodology_drc_routed.rpt -pb top_pb_daq_methodology_drc_routed.pb -rpx top_pb_daq_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3044.422 ; gain = 0.000 ; free physical = 9604 ; free virtual = 17902
INFO: [runtcl-4] Executing : report_power -file top_pb_daq_power_routed.rpt -pb top_pb_daq_power_summary_routed.pb -rpx top_pb_daq_power_routed.rpx
Command: report_power -file top_pb_daq_power_routed.rpt -pb top_pb_daq_power_summary_routed.pb -rpx top_pb_daq_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_pb_daq_route_status.rpt -pb top_pb_daq_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_pb_daq_timing_summary_routed.rpt -pb top_pb_daq_timing_summary_routed.pb -rpx top_pb_daq_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_pb_daq_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_pb_daq_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_pb_daq_bus_skew_routed.rpt -pb top_pb_daq_bus_skew_routed.pb -rpx top_pb_daq_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [runtcl-4] Executing : report_drc -file top_pb_daq_drc_routed_1.rpt -pb top_pb_daq_drc_routed_1.pb -rpx top_pb_daq_drc_routed_1.rpx
Command: report_drc -file top_pb_daq_drc_routed_1.rpt -pb top_pb_daq_drc_routed_1.pb -rpx top_pb_daq_drc_routed_1.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Coretcl 2-168] The results of DRC are in file /home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq_drc_routed_1.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_power -file top_pb_daq_power_routed_1.rpt -pb top_pb_daq_power_summary_routed_1.pb -rpx top_pb_daq_power_routed_1.rpx
Command: report_power -file top_pb_daq_power_routed_1.rpt -pb top_pb_daq_power_summary_routed_1.pb -rpx top_pb_daq_power_routed_1.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_pb_daq_timing_summary_routed_1.rpt -pb top_pb_daq_timing_summary_routed_1.pb -rpx top_pb_daq_timing_summary_routed_1.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [runtcl-4] Executing : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 11 14:57:52 2022...

*** Running vivado
    with args -log top_pb_daq.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_pb_daq.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_pb_daq.tcl -notrace
Command: open_checkpoint top_pb_daq_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2299.340 ; gain = 0.000 ; free physical = 10949 ; free virtual = 19255
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2299.523 ; gain = 0.000 ; free physical = 10531 ; free virtual = 18837
INFO: [Netlist 29-17] Analyzing 2208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2602.316 ; gain = 5.938 ; free physical = 9961 ; free virtual = 18267
Restored from archive | CPU: 1.190000 secs | Memory: 17.818581 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2602.316 ; gain = 5.938 ; free physical = 9961 ; free virtual = 18267
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2602.316 ; gain = 0.000 ; free physical = 9962 ; free virtual = 18268
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1367 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 59 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 288 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 976 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2602.316 ; gain = 302.977 ; free physical = 9962 ; free virtual = 18268
source /home/hazen/work/picoblaze-ebus/Hog/Tcl/integrated/pre-bitstream.tcl
INFO: [Hog:Msg-0] Disabling multithreading to assure deterministic bitfile
INFO: [Hog:Msg-0] All done.
Command: write_bitstream -force top_pb_daq.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr1/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [DRC DPIP-1] Input pipelining: DSP daq_unit_1/trig_gen_1/urand_inf_1/multOp input daq_unit_1/trig_gen_1/urand_inf_1/multOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP daq_unit_1/trig_gen_1/urand_inf_1/multOp__0 input daq_unit_1/trig_gen_1/urand_inf_1/multOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP daq_unit_1/trig_gen_2/urand_inf_1/multOp input daq_unit_1/trig_gen_2/urand_inf_1/multOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP daq_unit_1/trig_gen_2/urand_inf_1/multOp__0 input daq_unit_1/trig_gen_2/urand_inf_1/multOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP daq_unit_1/trig_gen_1/urand_inf_1/multOp output daq_unit_1/trig_gen_1/urand_inf_1/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP daq_unit_1/trig_gen_1/urand_inf_1/multOp__0 output daq_unit_1/trig_gen_1/urand_inf_1/multOp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP daq_unit_1/trig_gen_2/urand_inf_1/multOp output daq_unit_1/trig_gen_2/urand_inf_1/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP daq_unit_1/trig_gen_2/urand_inf_1/multOp__0 output daq_unit_1/trig_gen_2/urand_inf_1/multOp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP daq_unit_1/trig_gen_1/urand_inf_1/multOp multiplier stage daq_unit_1/trig_gen_1/urand_inf_1/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP daq_unit_1/trig_gen_1/urand_inf_1/multOp__0 multiplier stage daq_unit_1/trig_gen_1/urand_inf_1/multOp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP daq_unit_1/trig_gen_2/urand_inf_1/multOp multiplier stage daq_unit_1/trig_gen_2/urand_inf_1/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP daq_unit_1/trig_gen_2/urand_inf_1/multOp__0 multiplier stage daq_unit_1/trig_gen_2/urand_inf_1/multOp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net daq_unit_1/daq_1/format_1/fifo_512xN_2/bbstub_dout[37][0] is a gated clock net sourced by a combinational pin daq_unit_1/daq_1/format_1/fifo_512xN_2/demux_re_reg[0]_i_1/O, cell daq_unit_1/daq_1/format_1/fifo_512xN_2/demux_re_reg[0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net daq_unit_1/daq_1/format_1/fifo_512xN_2/bbstub_dout[37][1] is a gated clock net sourced by a combinational pin daq_unit_1/daq_1/format_1/fifo_512xN_2/demux_re_reg[1]_i_1/O, cell daq_unit_1/daq_1/format_1/fifo_512xN_2/demux_re_reg[1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net daq_unit_1/daq_1/format_1/fifo_512xN_2/bbstub_dout[37][2] is a gated clock net sourced by a combinational pin daq_unit_1/daq_1/format_1/fifo_512xN_2/demux_re_reg[2]_i_1/O, cell daq_unit_1/daq_1/format_1/fifo_512xN_2/demux_re_reg[2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net daq_unit_1/daq_1/format_1/fifo_512xN_2/bbstub_dout[37][3] is a gated clock net sourced by a combinational pin daq_unit_1/daq_1/format_1/fifo_512xN_2/demux_re_reg[3]_i_2/O, cell daq_unit_1/daq_1/format_1/fifo_512xN_2/demux_re_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 16 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_pb_daq.bit...
Writing bitstream ./top_pb_daq.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Mar 11 14:59:06 2022. For additional details about this file, please refer to the WebTalk help file at /usr1/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 3072.422 ; gain = 470.105 ; free physical = 9873 ; free virtual = 18183
source /home/hazen/work/picoblaze-ebus/Hog/Tcl/integrated/post-bitstream.tcl
Post-Bitstream proj_dir /home/hazen/work/picoblaze-ebus/Projects/pb_daq
INFO: [Hog:Msg-0] Evaluating Git sha for pb_daq...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/picoblaze-ebus/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/picoblaze-ebus/Top/pb_daq not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 40E7552, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
CRITICAL WARNING: [Hog:GetVer-0] Empty SHA found for /home/hazen/work/picoblaze-ebus/IP_repository. Commit to Git to resolve this warning.
CRITICAL WARNING: [Hog:GetVerFromSHA-0] Empty SHA found
INFO: [Hog:Msg-0] Git describe set to: v1.1.0-14-g960dad1-dirty
INFO: [Hog:Msg-0] Creating /home/hazen/work/picoblaze-ebus/bin/pb_daq-v1.1.0-14-g960dad1-dirty...
INFO: [Hog:Msg-0] Copying bit file /home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq.bit into /home/hazen/work/picoblaze-ebus/bin/pb_daq-v1.1.0-14-g960dad1-dirty/pb_daq-v1.1.0-14-g960dad1-dirty.bit...
INFO: [Hog:Msg-0] Copying bin file /home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq.bin into /home/hazen/work/picoblaze-ebus/bin/pb_daq-v1.1.0-14-g960dad1-dirty/pb_daq-v1.1.0-14-g960dad1-dirty.bin...
INFO: [Hog:Msg-0] No ltx file found: /home/hazen/work/picoblaze-ebus/Projects/pb_daq/pb_daq.runs/impl_1/top_pb_daq.ltx, that is not a problem
INFO: [Hog:Msg-0] All done.
INFO: [Common 17-206] Exiting Vivado at Fri Mar 11 14:59:10 2022...
[Fri Mar 11 14:59:10 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:12 . Memory (MB): peak = 2307.527 ; gain = 0.000 ; free physical = 10108 ; free virtual = 18418
INFO: [Hog:Msg-0] Run: impl_1 progress: 100%, status : write_bitstream Complete!
*** Timing summary (again) ***
WNS: 0.327148
TNS: 0.000000
WHS: 0.016830
THS: 0.000000
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/picoblaze-ebus/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/picoblaze-ebus/Top/pb_daq not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 40E7552, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetVerFromSHA-0] No tag contains 9EE0B27, will use most recent tag v1.1.0. As this is an official tag, patch will be incremented to 1.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
CRITICAL WARNING: [Hog:GetVer-0] Empty SHA found for /home/hazen/work/picoblaze-ebus/IP_repository. Commit to Git to resolve this warning.
CRITICAL WARNING: [Hog:GetVerFromSHA-0] Empty SHA found
INFO: [Hog:Msg-0] Git describe set to v1.1.0-14-g960dad1-dirty
INFO: [Hog:Msg-0] All done.
INFO: [Common 17-206] Exiting Vivado at Fri Mar 11 14:59:11 2022...
