#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Sep 04 19:51:57 2018
# Process ID: 21220
# Current directory: C:/ldpctest/ldpc test/ldpc test.runs/synth_1
# Command line: vivado.exe -log design_2_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_wrapper.tcl
# Log file: C:/ldpctest/ldpc test/ldpc test.runs/synth_1/design_2_wrapper.vds
# Journal file: C:/ldpctest/ldpc test/ldpc test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_Decoder/solution16_K7/impl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_CTRL/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_INIT_DSP3/solution2/impl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dougo/LDPC_data_buffer/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
Command: synth_design -top design_2_wrapper -part xc7k160tffv676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 356.457 ; gain = 146.113
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_2_wrapper' [C:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_2' [C:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/hdl/design_2.v:13]
INFO: [Synth 8-638] synthesizing module 'design_2_data_ce_mux_1' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_1/synth/design_2_data_ce_mux_1.vhd:66]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_1/synth/design_2_data_ce_mux_1.vhd:87]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic' (1#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_ce_mux_1' (2#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_1/synth/design_2_data_ce_mux_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'design_2_HLSLdpcLogDecScaledMin_0_0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_HLSLdpcLogDecScaledMin_0_0/synth/design_2_HLSLdpcLogDecScaledMin_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScaledMin' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:228]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScalbkb' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScalbkb.v:46]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScalbkb_ram' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScalbkb.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScalbkb.v:22]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScalbkb_ram' (3#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScalbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScalbkb' (4#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScalbkb.v:46]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScaldEe' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaldEe.v:46]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScaldEe_ram' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaldEe.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaldEe.v:22]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScaldEe_ram' (5#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaldEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScaldEe' (6#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaldEe.v:46]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScaleOg' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaleOg.v:46]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScaleOg_ram' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaleOg.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaleOg.v:22]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScaleOg_ram' (7#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaleOg.v:9]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScaleOg' (8#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaleOg.v:46]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScalfYi' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScalfYi.v:11]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScaledMin_ap_dmul_3_max_dsp_64' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/ip/HLSLdpcLogDecScaledMin_ap_dmul_3_max_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/ip/HLSLdpcLogDecScaledMin_ap_dmul_3_max_dsp_64.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScaledMin_ap_dmul_3_max_dsp_64' (25#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/ip/HLSLdpcLogDecScaledMin_ap_dmul_3_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScalfYi' (26#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScalfYi.v:11]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScalg8j' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScalg8j.v:11]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScaledMin_ap_sitodp_2_no_dsp_32' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/ip/HLSLdpcLogDecScaledMin_ap_sitodp_2_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/ad02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/ip/HLSLdpcLogDecScaledMin_ap_sitodp_2_no_dsp_32.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScaledMin_ap_sitodp_2_no_dsp_32' (33#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/ip/HLSLdpcLogDecScaledMin_ap_sitodp_2_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScalg8j' (34#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScalg8j.v:11]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScalhbi' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScalhbi.v:14]
INFO: [Synth 8-638] synthesizing module 'HLSLdpcLogDecScalhbi_DSP48_0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScalhbi.v:4]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScalhbi_DSP48_0' (35#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScalhbi.v:4]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScalhbi' (36#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScalhbi.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2370]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2408]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2474]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2476]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2478]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2480]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2482]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2484]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2486]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2488]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2518]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2522]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2540]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2542]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2548]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2550]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2552]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2554]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2556]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2558]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2624]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2636]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2976]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2978]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2982]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2986]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2988]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2992]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2994]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2998]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:3002]
INFO: [Synth 8-256] done synthesizing module 'HLSLdpcLogDecScaledMin' (37#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_2_HLSLdpcLogDecScaledMin_0_0' (38#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_HLSLdpcLogDecScaledMin_0_0/synth/design_2_HLSLdpcLogDecScaledMin_0_0.v:57]
WARNING: [Synth 8-350] instance 'HLSLdpcLogDecScaledMin_0' of module 'design_2_HLSLdpcLogDecScaledMin_0_0' requires 29 connections, but only 27 given [C:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/hdl/design_2.v:175]
INFO: [Synth 8-638] synthesizing module 'design_2_LDPC_CTRL_0_0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_LDPC_CTRL_0_0/synth/design_2_LDPC_CTRL_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'LDPC_CTRL' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/45a3/hdl/verilog/LDPC_CTRL.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/45a3/hdl/verilog/LDPC_CTRL.v:133]
INFO: [Synth 8-256] done synthesizing module 'LDPC_CTRL' (39#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/45a3/hdl/verilog/LDPC_CTRL.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_2_LDPC_CTRL_0_0' (40#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_LDPC_CTRL_0_0/synth/design_2_LDPC_CTRL_0_0.v:57]
WARNING: [Synth 8-350] instance 'LDPC_CTRL_0' of module 'design_2_LDPC_CTRL_0_0' requires 37 connections, but only 21 given [C:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/hdl/design_2.v:203]
INFO: [Synth 8-638] synthesizing module 'design_2_xlconstant_0_0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (41#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_2_xlconstant_0_0' (42#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_2_LDPC_buff_0_upgraded_ipi_0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_LDPC_buff_0_upgraded_ipi_0/synth/design_2_LDPC_buff_0_upgraded_ipi_0.v:56]
INFO: [Synth 8-638] synthesizing module 'LDPC_buff' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/ea5d/hdl/verilog/LDPC_buff.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/ea5d/hdl/verilog/LDPC_buff.v:115]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/ea5d/hdl/verilog/LDPC_buff.v:681]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/ea5d/hdl/verilog/LDPC_buff.v:685]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/ea5d/hdl/verilog/LDPC_buff.v:689]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/ea5d/hdl/verilog/LDPC_buff.v:705]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/ea5d/hdl/verilog/LDPC_buff.v:707]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/ea5d/hdl/verilog/LDPC_buff.v:725]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/ea5d/hdl/verilog/LDPC_buff.v:731]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/ea5d/hdl/verilog/LDPC_buff.v:743]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/ea5d/hdl/verilog/LDPC_buff.v:749]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/ea5d/hdl/verilog/LDPC_buff.v:753]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/ea5d/hdl/verilog/LDPC_buff.v:757]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/ea5d/hdl/verilog/LDPC_buff.v:769]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/ea5d/hdl/verilog/LDPC_buff.v:807]
INFO: [Synth 8-256] done synthesizing module 'LDPC_buff' (43#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/ea5d/hdl/verilog/LDPC_buff.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_2_LDPC_buff_0_upgraded_ipi_0' (44#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_LDPC_buff_0_upgraded_ipi_0/synth/design_2_LDPC_buff_0_upgraded_ipi_0.v:56]
WARNING: [Synth 8-350] instance 'LDPC_buff_0_upgraded_ipi' of module 'design_2_LDPC_buff_0_upgraded_ipi_0' requires 32 connections, but only 24 given [C:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/hdl/design_2.v:227]
INFO: [Synth 8-638] synthesizing module 'design_2_blk_mem_gen_0_0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_0/synth/design_2_blk_mem_gen_0_0.vhd:77]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_0/synth/design_2_blk_mem_gen_0_0.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'design_2_blk_mem_gen_0_0' (55#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_0/synth/design_2_blk_mem_gen_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'design_2_address_mux_1' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_address_mux_1/synth/design_2_address_mux_1.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_address_mux_1/synth/design_2_address_mux_1.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_address_mux_1' (61#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_address_mux_1/synth/design_2_address_mux_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_clk_wiz_0_0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.v:76]
INFO: [Synth 8-638] synthesizing module 'design_2_clk_wiz_0_0_clk_wiz' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_clk_wiz.v:74]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (62#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (63#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (64#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design_2_clk_wiz_0_0_clk_wiz' (65#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_clk_wiz.v:74]
INFO: [Synth 8-256] done synthesizing module 'design_2_clk_wiz_0_0' (66#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.v:76]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_2_clk_wiz_0_0' requires 10 connections, but only 9 given [C:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/hdl/design_2.v:271]
INFO: [Synth 8-638] synthesizing module 'design_2_util_vector_logic_0_0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_util_vector_logic_0_0/synth/design_2_util_vector_logic_0_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_util_vector_logic_0_0/synth/design_2_util_vector_logic_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized1' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized1' (66#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_util_vector_logic_0_0' (67#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_util_vector_logic_0_0/synth/design_2_util_vector_logic_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_data_ce_mux_0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_0/synth/design_2_data_ce_mux_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_0/synth/design_2_data_ce_mux_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized3' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized3' (67#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_ce_mux_0' (68#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_0/synth/design_2_data_ce_mux_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_address_mux_0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_address_mux_0/synth/design_2_address_mux_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_address_mux_0/synth/design_2_address_mux_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_address_mux_0' (69#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_address_mux_0/synth/design_2_address_mux_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_data_mux_0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_data_mux_0/synth/design_2_data_mux_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/a394/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_data_mux_0/synth/design_2_data_mux_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_mux_0' (70#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_data_mux_0/synth/design_2_data_mux_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_2_dec_raw_ce_mux0_1' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_dec_raw_ce_mux0_1/synth/design_2_dec_raw_ce_mux0_1.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_dec_raw_ce_mux0_1/synth/design_2_dec_raw_ce_mux0_1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized5' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized5' (70#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_dec_raw_ce_mux0_1' (71#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_dec_raw_ce_mux0_1/synth/design_2_dec_raw_ce_mux0_1.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_dec_dec_ce_mux2_0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_dec_dec_ce_mux2_0/synth/design_2_dec_dec_ce_mux2_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_dec_dec_ce_mux2_0/synth/design_2_dec_dec_ce_mux2_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized7' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized7' (71#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_dec_dec_ce_mux2_0' (72#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_dec_dec_ce_mux2_0/synth/design_2_dec_dec_ce_mux2_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux2_1' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux2_1/synth/design_2_raw_ce_mux2_1.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux2_1/synth/design_2_raw_ce_mux2_1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized9' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized9' (72#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux2_1' (73#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux2_1/synth/design_2_raw_ce_mux2_1.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_dec_raw_ce_mux0_0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_dec_raw_ce_mux0_0/synth/design_2_dec_raw_ce_mux0_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_dec_raw_ce_mux0_0/synth/design_2_dec_raw_ce_mux0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized11' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized11' (73#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_dec_raw_ce_mux0_0' (74#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_dec_raw_ce_mux0_0/synth/design_2_dec_raw_ce_mux0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_blk_mem_gen_0_4' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_4/synth/design_2_blk_mem_gen_0_4.vhd:77]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_4/synth/design_2_blk_mem_gen_0_4.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'design_2_blk_mem_gen_0_4' (75#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_4/synth/design_2_blk_mem_gen_0_4.vhd:77]
INFO: [Synth 8-638] synthesizing module 'design_2_decode_data_0_0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_decode_data_0_0/synth/design_2_decode_data_0_0.vhd:77]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_decode_data_0_0/synth/design_2_decode_data_0_0.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'design_2_decode_data_0_0' (76#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_decode_data_0_0/synth/design_2_decode_data_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'design_2_blk_mem_gen_0_1' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_1/synth/design_2_blk_mem_gen_0_1.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_1/synth/design_2_blk_mem_gen_0_1.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_blk_mem_gen_0_1' (77#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_1/synth/design_2_blk_mem_gen_0_1.vhd:76]
WARNING: [Synth 8-350] instance 'etaIndexM' of module 'design_2_blk_mem_gen_0_1' requires 12 connections, but only 11 given [C:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/hdl/design_2.v:343]
INFO: [Synth 8-638] synthesizing module 'design_2_blk_mem_gen_0_2' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_2/synth/design_2_blk_mem_gen_0_2.vhd:76]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_2/synth/design_2_blk_mem_gen_0_2.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_2_blk_mem_gen_0_2' (78#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_2/synth/design_2_blk_mem_gen_0_2.vhd:76]
WARNING: [Synth 8-350] instance 'etaIndexN' of module 'design_2_blk_mem_gen_0_2' requires 12 connections, but only 11 given [C:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/hdl/design_2.v:355]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_ce_mux2_0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux2_0/synth/design_2_raw_ce_mux2_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux2_0/synth/design_2_raw_ce_mux2_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized13' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized13' (78#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_ce_mux2_0' (79#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_raw_ce_mux2_0/synth/design_2_raw_ce_mux2_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_data_ce_mux_2' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_2/synth/design_2_data_ce_mux_2.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_2/synth/design_2_data_ce_mux_2.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized15' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized15' (79#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_2_data_ce_mux_2' (80#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_data_ce_mux_2/synth/design_2_data_ce_mux_2.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_2_blk_mem_gen_0_3' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_3/synth/design_2_blk_mem_gen_0_3.vhd:77]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_3/synth/design_2_blk_mem_gen_0_3.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'design_2_blk_mem_gen_0_3' (81#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_3/synth/design_2_blk_mem_gen_0_3.vhd:77]
WARNING: [Synth 8-350] instance 'raw_data_0' of module 'design_2_blk_mem_gen_0_3' requires 13 connections, but only 12 given [C:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/hdl/design_2.v:375]
INFO: [Synth 8-638] synthesizing module 'design_2_raw_data_0_0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_raw_data_0_0/synth/design_2_raw_data_0_0.vhd:77]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_raw_data_0_0/synth/design_2_raw_data_0_0.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'design_2_raw_data_0_0' (82#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_raw_data_0_0/synth/design_2_raw_data_0_0.vhd:77]
WARNING: [Synth 8-350] instance 'raw_data_1' of module 'design_2_raw_data_0_0' requires 13 connections, but only 12 given [C:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/hdl/design_2.v:388]
INFO: [Synth 8-638] synthesizing module 'design_2_setupLDPC_0_0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_setupLDPC_0_0/synth/design_2_setupLDPC_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'setupLDPC' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC.v:135]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:512]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:663]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:806]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:875]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:1019]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:1088]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:1231]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:1298]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:1440]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newbkb' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newbkb.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newbkb_rom' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newbkb.v:9]
INFO: [Synth 8-3876] $readmem data file './new_setupLDPC_newbkb_rom.dat' is read successfully [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newbkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newbkb_rom' (83#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newbkb' (84#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newbkb.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newcud' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newcud.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newcud_rom' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newcud.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newcud.v:21]
INFO: [Synth 8-3876] $readmem data file './new_setupLDPC_newcud_rom.dat' is read successfully [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newcud.v:24]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newcud_rom' (85#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newcud.v:9]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newcud' (86#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newcud.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newdEe' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newdEe.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newdEe_rom' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newdEe.v:9]
INFO: [Synth 8-3876] $readmem data file './new_setupLDPC_newdEe_rom.dat' is read successfully [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newdEe.v:24]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newdEe_rom' (87#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newdEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newdEe' (88#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newdEe.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_neweOg' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_neweOg.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_neweOg_rom' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_neweOg.v:9]
INFO: [Synth 8-3876] $readmem data file './new_setupLDPC_neweOg_rom.dat' is read successfully [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_neweOg.v:24]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_neweOg_rom' (89#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_neweOg.v:9]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_neweOg' (90#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_neweOg.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newfYi' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newfYi.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newfYi_rom' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newfYi.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newfYi.v:21]
INFO: [Synth 8-3876] $readmem data file './new_setupLDPC_newfYi_rom.dat' is read successfully [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newfYi.v:24]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newfYi_rom' (91#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newfYi.v:9]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newfYi' (92#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newfYi.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newg8j' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newg8j.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newg8j_rom' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newg8j.v:9]
INFO: [Synth 8-3876] $readmem data file './new_setupLDPC_newg8j_rom.dat' is read successfully [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newg8j.v:24]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newg8j_rom' (93#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newg8j.v:9]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newg8j' (94#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newg8j.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newhbi' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newhbi.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newhbi_rom' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newhbi.v:9]
INFO: [Synth 8-3876] $readmem data file './new_setupLDPC_newhbi_rom.dat' is read successfully [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newhbi.v:24]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newhbi_rom' (95#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newhbi.v:9]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newhbi' (96#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newhbi.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newibs' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newibs.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newibs_rom' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newibs.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newibs.v:21]
INFO: [Synth 8-3876] $readmem data file './new_setupLDPC_newibs_rom.dat' is read successfully [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newibs.v:24]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newibs_rom' (97#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newibs.v:9]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newibs' (98#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newibs.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newjbC' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newjbC.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newjbC_rom' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newjbC.v:9]
INFO: [Synth 8-3876] $readmem data file './new_setupLDPC_newjbC_rom.dat' is read successfully [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newjbC.v:24]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newjbC_rom' (99#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newjbC.v:9]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newjbC' (100#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newjbC.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newkbM' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newkbM.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newkbM_rom' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newkbM.v:9]
INFO: [Synth 8-3876] $readmem data file './new_setupLDPC_newkbM_rom.dat' is read successfully [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newkbM.v:24]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newkbM_rom' (101#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newkbM.v:9]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newkbM' (102#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newkbM.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newlbW' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newlbW.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newlbW_rom' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newlbW.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newlbW.v:21]
INFO: [Synth 8-3876] $readmem data file './new_setupLDPC_newlbW_rom.dat' is read successfully [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newlbW.v:24]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newlbW_rom' (103#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newlbW.v:9]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newlbW' (104#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newlbW.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newmb6' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newmb6.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newmb6_rom' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newmb6.v:9]
INFO: [Synth 8-3876] $readmem data file './new_setupLDPC_newmb6_rom.dat' is read successfully [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newmb6.v:24]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newmb6_rom' (105#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newmb6.v:9]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newmb6' (106#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newmb6.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newncg' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newncg.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newncg_rom' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newncg.v:9]
INFO: [Synth 8-3876] $readmem data file './new_setupLDPC_newncg_rom.dat' is read successfully [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newncg.v:24]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newncg_rom' (107#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newncg.v:9]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newncg' (108#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newncg.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newocq' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newocq.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newocq_rom' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newocq.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newocq.v:21]
INFO: [Synth 8-3876] $readmem data file './new_setupLDPC_newocq_rom.dat' is read successfully [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newocq.v:24]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newocq_rom' (109#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newocq.v:9]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newocq' (110#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newocq.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newpcA' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newpcA.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newpcA_rom' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newpcA.v:9]
INFO: [Synth 8-3876] $readmem data file './new_setupLDPC_newpcA_rom.dat' is read successfully [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newpcA.v:24]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newpcA_rom' (111#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newpcA.v:9]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newpcA' (112#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newpcA.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newqcK' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newqcK.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newqcK_rom' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newqcK.v:9]
INFO: [Synth 8-3876] $readmem data file './new_setupLDPC_newqcK_rom.dat' is read successfully [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newqcK.v:24]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newqcK_rom' (113#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newqcK.v:9]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newqcK' (114#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newqcK.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newrcU' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newrcU.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newrcU_rom' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newrcU.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newrcU.v:21]
INFO: [Synth 8-3876] $readmem data file './new_setupLDPC_newrcU_rom.dat' is read successfully [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newrcU.v:24]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newrcU_rom' (115#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newrcU.v:9]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newrcU' (116#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newrcU.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newsc4' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newsc4.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_newsc4_rom' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newsc4.v:9]
INFO: [Synth 8-3876] $readmem data file './new_setupLDPC_newsc4_rom.dat' is read successfully [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newsc4.v:24]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newsc4_rom' (117#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newsc4.v:9]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_newsc4' (118#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_newsc4.v:43]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_delta' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_delta.v:46]
INFO: [Synth 8-638] synthesizing module 'new_setupLDPC_delta_ram' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_delta.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_delta.v:22]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_delta_ram' (119#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_delta.v:9]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC_delta' (120#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC_delta.v:46]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_muludo' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_muludo.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_muludo_DSP48_0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_muludo.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_muludo_DSP48_0' (121#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_muludo.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_muludo' (122#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_muludo.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_mulvdy' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulvdy.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_mulvdy_DSP48_1' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulvdy.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_mulvdy_DSP48_1' (123#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulvdy.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_mulvdy' (124#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulvdy.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_mulwdI' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulwdI.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_mulwdI_DSP48_2' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulwdI.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_mulwdI_DSP48_2' (125#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulwdI.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_mulwdI' (126#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulwdI.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_mulxdS' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulxdS.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_mulxdS_DSP48_3' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulxdS.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_mulxdS_DSP48_3' (127#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulxdS.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_mulxdS' (128#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulxdS.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_mulyd2' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulyd2.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_mulyd2_DSP48_4' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulyd2.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_mulyd2_DSP48_4' (129#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulyd2.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_mulyd2' (130#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulyd2.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_mulzec' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulzec.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_mulzec_DSP48_5' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulzec.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_mulzec_DSP48_5' (131#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulzec.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_mulzec' (132#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulzec.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_mulAem' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulAem.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_mulAem_DSP48_6' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulAem.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_mulAem_DSP48_6' (133#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulAem.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_mulAem' (134#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulAem.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_mulBew' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulBew.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_mulBew_DSP48_7' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulBew.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_mulBew_DSP48_7' (135#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulBew.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_mulBew' (136#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulBew.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_mulCeG' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulCeG.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_mulCeG_DSP48_8' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulCeG.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_mulCeG_DSP48_8' (137#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulCeG.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_mulCeG' (138#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulCeG.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_mulDeQ' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulDeQ.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_mulDeQ_DSP48_9' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulDeQ.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_mulDeQ_DSP48_9' (139#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulDeQ.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_mulDeQ' (140#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulDeQ.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_mulEe0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulEe0.v:34]
INFO: [Synth 8-638] synthesizing module 'setupLDPC_mac_mulEe0_DSP48_10' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulEe0.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_mulEe0_DSP48_10' (141#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulEe0.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC_mac_mulEe0' (142#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC_mac_mulEe0.v:34]
INFO: [Synth 8-256] done synthesizing module 'new_setupLDPC' (143#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:10]
INFO: [Synth 8-256] done synthesizing module 'setupLDPC' (144#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_2_setupLDPC_0_0' (145#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_setupLDPC_0_0/synth/design_2_setupLDPC_0_0.v:57]
WARNING: [Synth 8-350] instance 'setupLDPC_0' of module 'design_2_setupLDPC_0_0' requires 30 connections, but only 24 given [C:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/hdl/design_2.v:401]
INFO: [Synth 8-638] synthesizing module 'design_2_util_vector_logic_0_1' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_util_vector_logic_0_1/synth/design_2_util_vector_logic_0_1.vhd:66]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/1d19/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_util_vector_logic_0_1/synth/design_2_util_vector_logic_0_1.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'design_2_util_vector_logic_0_1' (146#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_util_vector_logic_0_1/synth/design_2_util_vector_logic_0_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'design_2_xlconstant_0_1' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_xlconstant_0_1/sim/design_2_xlconstant_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (146#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_2_xlconstant_0_1' (147#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_xlconstant_0_1/sim/design_2_xlconstant_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'design_2_xlconstant_1_0' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_xlconstant_1_0/sim/design_2_xlconstant_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized1' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized1' (147#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_2_xlconstant_1_0' (148#1) [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_xlconstant_1_0/sim/design_2_xlconstant_1_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_2' (149#1) [C:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/hdl/design_2.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_2_wrapper' (150#1) [C:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
WARNING: [Synth 8-3331] design util_vector_logic has unconnected port Op2[0]
WARNING: [Synth 8-3331] design new_setupLDPC_delta has unconnected port reset
WARNING: [Synth 8-3331] design new_setupLDPC_newsc4 has unconnected port reset
WARNING: [Synth 8-3331] design new_setupLDPC_newrcU has unconnected port reset
WARNING: [Synth 8-3331] design new_setupLDPC_newqcK has unconnected port reset
WARNING: [Synth 8-3331] design new_setupLDPC_newpcA has unconnected port reset
WARNING: [Synth 8-3331] design new_setupLDPC_newocq has unconnected port reset
WARNING: [Synth 8-3331] design new_setupLDPC_newncg has unconnected port reset
WARNING: [Synth 8-3331] design new_setupLDPC_newmb6 has unconnected port reset
WARNING: [Synth 8-3331] design new_setupLDPC_newlbW has unconnected port reset
WARNING: [Synth 8-3331] design new_setupLDPC_newkbM has unconnected port reset
WARNING: [Synth 8-3331] design new_setupLDPC_newjbC has unconnected port reset
WARNING: [Synth 8-3331] design new_setupLDPC_newibs has unconnected port reset
WARNING: [Synth 8-3331] design new_setupLDPC_newhbi has unconnected port reset
WARNING: [Synth 8-3331] design new_setupLDPC_newg8j has unconnected port reset
WARNING: [Synth 8-3331] design new_setupLDPC_newfYi has unconnected port reset
WARNING: [Synth 8-3331] design new_setupLDPC_neweOg has unconnected port reset
WARNING: [Synth 8-3331] design new_setupLDPC_newdEe has unconnected port reset
WARNING: [Synth 8-3331] design new_setupLDPC_newcud has unconnected port reset
WARNING: [Synth 8-3331] design new_setupLDPC_newbkb has unconnected port reset
WARNING: [Synth 8-3331] design new_setupLDPC has unconnected port size[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port SBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port SBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port SBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port SBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port SBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port SBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port SBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port SBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port DBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port DBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port DBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port DBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port DBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port DBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port DBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port DBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port DBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port DBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port DBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port DBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port DBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port DBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized12 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port SBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port SBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port SBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port SBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port SBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port SBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port SBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port SBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized11 has unconnected port SBITERRIN[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:01 ; elapsed = 00:06:22 . Memory (MB): peak = 720.277 ; gain = 509.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:03 ; elapsed = 00:06:24 . Memory (MB): peak = 720.277 ; gain = 509.934
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 767 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tffv676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_board.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_board.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Parsing XDC File [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc] for cell 'design_2_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/ldpctest/ldpc test/ldpc test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/ldpctest/ldpc test/ldpc test.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/ldpctest/ldpc test/ldpc test.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 964.418 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:25 ; elapsed = 00:06:47 . Memory (MB): peak = 964.418 ; gain = 754.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffv676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:25 ; elapsed = 00:06:47 . Memory (MB): peak = 964.418 ; gain = 754.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_2_i/clk_wiz_0/inst. (constraint file  {C:/ldpctest/ldpc test/ldpc test.runs/synth_1/dont_touch.xdc}, line 110).
Applied set_property DONT_TOUCH = true for design_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/CE_not. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/HLSLdpcLogDecScaledMin_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/LDPC_CTRL_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/LDPC_CTRL_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/LDPC_buff_0_upgraded_ipi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/LambdaIndexM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/address_mux1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_ce_mux. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_ce_mux1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_mux. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/data_mux1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/dec_dec_ce_mux2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/dec_dec_ce_mux3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/dec_raw_ce_mux0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/dec_raw_ce_mux1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/decode_data_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/decode_data_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/etaIndexM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/etaIndexN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_ce_mux2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/raw_data_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/setupLDPC_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:25 ; elapsed = 00:06:47 . Memory (MB): peak = 964.418 ; gain = 754.074
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_8_cast_reg_3069_reg[15:0]' into 'tmp_8_reg_3064_reg[15:0]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:1397]
INFO: [Synth 8-4471] merging register 'tmp_39_cast_reg_3403_reg[15:0]' into 'tmp_32_reg_3398_reg[15:0]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:1468]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_3064_reg[31:16]' into 'inx1_cast_reg_3030_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2582]
INFO: [Synth 8-4471] merging register 'tmp_1_reg_3262_reg[31:16]' into 'inx1_cast_reg_3030_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:3008]
INFO: [Synth 8-4471] merging register 'tmp_32_reg_3398_reg[31:16]' into 'inx1_cast_reg_3030_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2588]
INFO: [Synth 8-4471] merging register 'tmp_39_cast_reg_3403_reg[16:16]' into 'tmp_8_cast_reg_3069_reg[16:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2860]
INFO: [Synth 8-4471] merging register 'tmp_35_reg_3596_reg[31:16]' into 'inx1_cast_reg_3030_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:3011]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2610]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2608]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2610]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2608]
WARNING: [Synth 8-3936] Found unconnected internal register 'inx1_cast_reg_3030_reg' and it is trimmed from '16' to '14' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:1261]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_sum1_cast_reg_3283_reg' and it is trimmed from '17' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:1437]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_3262_reg' and it is trimmed from '16' to '14' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:1506]
WARNING: [Synth 8-3936] Found unconnected internal register 'lambdaIndex_1_sum_ca_reg_3344_reg' and it is trimmed from '17' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:1292]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_44_reg_3329_reg' and it is trimmed from '17' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:1544]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_sum_cast_reg_3084_reg' and it is trimmed from '17' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:1395]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_sum2_cast_reg_3418_reg' and it is trimmed from '17' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:1464]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_sum3_cast_reg_3617_reg' and it is trimmed from '17' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:1445]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_35_reg_3596_reg' and it is trimmed from '16' to '14' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:1524]
WARNING: [Synth 8-3936] Found unconnected internal register 'lambdaIndex_3_sum_ca_reg_3678_reg' and it is trimmed from '17' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:1304]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_93_reg_3663_reg' and it is trimmed from '17' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:1564]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2610]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2608]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_3_fu_321_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_3_fu_321_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_V" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "err_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_191_cast1_reg_11576_reg[14:0]' into 'tmp_191_cast_reg_11571_reg[14:0]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5047]
INFO: [Synth 8-4471] merging register 'tmp_203_cast1_reg_11779_reg[14:0]' into 'tmp_203_cast_reg_11774_reg[14:0]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5062]
INFO: [Synth 8-4471] merging register 'tmp_209_cast1_reg_11981_reg[12:0]' into 'tmp_209_cast_reg_11976_reg[12:0]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5077]
INFO: [Synth 8-4471] merging register 'tmp_233_cast1_reg_12174_reg[14:0]' into 'tmp_233_cast_reg_12169_reg[14:0]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5092]
INFO: [Synth 8-4471] merging register 'tmp_245_cast9_reg_12377_reg[14:0]' into 'tmp_245_cast_reg_12372_reg[14:0]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5107]
INFO: [Synth 8-4471] merging register 'tmp_250_cast2_reg_12575_reg[13:0]' into 'tmp_250_cast3_reg_12570_reg[13:0]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5122]
INFO: [Synth 8-4471] merging register 'tmp_33_cast1_reg_9366_reg[12:0]' into 'tmp_33_cast_reg_9361_reg[12:0]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5506]
INFO: [Synth 8-4471] merging register 'tmp_76_cast1_reg_9968_reg[12:0]' into 'tmp_76_cast_reg_9963_reg[12:0]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5559]
INFO: [Synth 8-4471] merging register 'tmp_119_cast1_reg_10575_reg[12:0]' into 'tmp_119_cast_reg_10570_reg[12:0]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5604]
INFO: [Synth 8-4471] merging register 'tmp_161_cast1_reg_11184_reg[14:0]' into 'tmp_161_cast_reg_11179_reg[14:0]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5649]
INFO: [Synth 8-4471] merging register 'chk_pos_1_cast_reg_9110_reg[31:17]' into 'tmp_2_cast_reg_9078_reg[31:17]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11017]
INFO: [Synth 8-4471] merging register 'loop1_cast_reg_9133_reg[31:16]' into 'loop_cast_reg_9100_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11018]
INFO: [Synth 8-4471] merging register 'tmp_20_cast_reg_9176_reg[31:17]' into 'tmp_2_cast_reg_9078_reg[31:17]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9778]
INFO: [Synth 8-4471] merging register 'tmp_17_cast_reg_9278_reg[24:16]' into 'tmp_15_cast_reg_9273_reg[24:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11023]
INFO: [Synth 8-4471] merging register 'chk_pos_5_cast_reg_9305_reg[31:16]' into 'loop_cast_reg_9100_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11025]
INFO: [Synth 8-4471] merging register 'loop3_cast_reg_9328_reg[31:13]' into 'loop2_cast_reg_9295_reg[31:13]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11026]
INFO: [Synth 8-4471] merging register 'tmp_33_cast1_reg_9366_reg[15:13]' into 'new_etaIndexN_1024_4_4_reg_9258_reg[15:13]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9362]
INFO: [Synth 8-4471] merging register 'lp_2_cast_cast_reg_9394_reg[15:13]' into 'new_etaIndexN_1024_4_4_reg_9258_reg[15:13]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9564]
INFO: [Synth 8-4471] merging register 'chk_pos_7_cast_reg_9404_reg[31:25]' into 'chk_pos_4_cast_reg_9245_reg[31:25]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11030]
INFO: [Synth 8-4471] merging register 'tmp_24_cast_reg_9470_reg[16:16]' into 'tmp_8_cast_reg_9063_reg[16:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:10820]
INFO: [Synth 8-4471] merging register 'tmp_28_cast_reg_9485_reg[31:17]' into 'tmp_2_cast_reg_9078_reg[31:17]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9574]
INFO: [Synth 8-4471] merging register 'tmp_30_cast_reg_9490_reg[31:18]' into 'tmp_4_cast_reg_9083_reg[31:18]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11033]
INFO: [Synth 8-4471] merging register 'loop6_cast_reg_9507_reg[31:16]' into 'loop_cast_reg_9100_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11034]
INFO: [Synth 8-4471] merging register 'chk_pos_9_cast_reg_9517_reg[31:17]' into 'tmp_2_cast_reg_9078_reg[31:17]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11035]
INFO: [Synth 8-4471] merging register 'loop7_cast_reg_9540_reg[31:16]' into 'loop_cast_reg_9100_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11036]
INFO: [Synth 8-4471] merging register 'tmp_39_cast_reg_9583_reg[31:17]' into 'tmp_2_cast_reg_9078_reg[31:17]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9762]
INFO: [Synth 8-4471] merging register 'tmp_43_cast_reg_9665_reg[16:16]' into 'tmp_8_cast_reg_9063_reg[16:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:10896]
INFO: [Synth 8-4471] merging register 'tmp_47_cast_reg_9680_reg[31:17]' into 'tmp_2_cast_reg_9078_reg[31:17]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9584]
INFO: [Synth 8-4471] merging register 'tmp_49_cast_reg_9685_reg[31:18]' into 'tmp_4_cast_reg_9083_reg[31:18]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11040]
INFO: [Synth 8-4471] merging register 'loop8_cast_reg_9702_reg[31:16]' into 'loop_cast_reg_9100_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11041]
INFO: [Synth 8-4471] merging register 'chk_pos_13_cast_reg_9712_reg[31:17]' into 'tmp_2_cast_reg_9078_reg[31:17]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11042]
INFO: [Synth 8-4471] merging register 'loop9_cast_reg_9735_reg[31:16]' into 'loop_cast_reg_9100_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11043]
INFO: [Synth 8-4471] merging register 'tmp_63_cast_reg_9778_reg[31:17]' into 'tmp_2_cast_reg_9078_reg[31:17]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9764]
INFO: [Synth 8-4471] merging register 'chk_pos_14_cast_reg_9847_reg[31:25]' into 'chk_pos_4_cast_reg_9245_reg[31:25]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11045]
INFO: [Synth 8-4471] merging register 'new_etaIndexN_1024_2_4_reg_9860_reg[15:13]' into 'new_etaIndexN_1024_4_4_reg_9258_reg[15:13]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11046]
INFO: [Synth 8-4471] merging register 'tmp_57_cast_reg_9875_reg[24:16]' into 'tmp_15_cast_reg_9273_reg[24:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9594]
INFO: [Synth 8-4471] merging register 'tmp_59_cast_reg_9880_reg[24:16]' into 'tmp_15_cast_reg_9273_reg[24:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11048]
INFO: [Synth 8-4471] merging register 'loop10_cast_reg_9897_reg[31:13]' into 'loop2_cast_reg_9295_reg[31:13]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11049]
INFO: [Synth 8-4471] merging register 'chk_pos_17_cast_reg_9907_reg[31:16]' into 'loop_cast_reg_9100_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11050]
INFO: [Synth 8-4471] merging register 'loop11_cast_reg_9930_reg[31:13]' into 'loop2_cast_reg_9295_reg[31:13]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11051]
INFO: [Synth 8-4471] merging register 'tmp_76_cast_reg_9963_reg[24:13]' into 'tmp_33_cast_reg_9361_reg[24:13]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9766]
INFO: [Synth 8-4471] merging register 'tmp_76_cast1_reg_9968_reg[15:13]' into 'new_etaIndexN_1024_4_4_reg_9258_reg[15:13]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9372]
INFO: [Synth 8-4471] merging register 'lp_5_cast_cast_reg_9996_reg[15:13]' into 'new_etaIndexN_1024_4_4_reg_9258_reg[15:13]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9596]
INFO: [Synth 8-4471] merging register 'chk_pos_20_cast_reg_10006_reg[31:25]' into 'chk_pos_4_cast_reg_9245_reg[31:25]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11055]
INFO: [Synth 8-4471] merging register 'tmp_67_cast_reg_10077_reg[16:16]' into 'tmp_8_cast_reg_9063_reg[16:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:10944]
INFO: [Synth 8-4471] merging register 'tmp_71_cast_reg_10092_reg[31:17]' into 'tmp_2_cast_reg_9078_reg[31:17]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9606]
INFO: [Synth 8-4471] merging register 'tmp_73_cast_reg_10097_reg[31:18]' into 'tmp_4_cast_reg_9083_reg[31:18]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11058]
INFO: [Synth 8-4471] merging register 'loop12_cast_reg_10114_reg[31:16]' into 'loop_cast_reg_9100_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11059]
INFO: [Synth 8-4471] merging register 'chk_pos_21_cast_reg_10124_reg[31:17]' into 'tmp_2_cast_reg_9078_reg[31:17]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11060]
INFO: [Synth 8-4471] merging register 'loop14_cast_reg_10147_reg[31:16]' into 'loop_cast_reg_9100_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11061]
INFO: [Synth 8-4471] merging register 'tmp_82_cast_reg_10190_reg[31:17]' into 'tmp_2_cast_reg_9078_reg[31:17]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9768]
INFO: [Synth 8-4471] merging register 'tmp_86_cast_reg_10272_reg[16:16]' into 'tmp_8_cast_reg_9063_reg[16:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:10326]
INFO: [Synth 8-4471] merging register 'tmp_90_cast_reg_10287_reg[31:17]' into 'tmp_2_cast_reg_9078_reg[31:17]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9616]
INFO: [Synth 8-4471] merging register 'tmp_92_cast_reg_10292_reg[31:18]' into 'tmp_4_cast_reg_9083_reg[31:18]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11065]
INFO: [Synth 8-4471] merging register 'loop16_cast_reg_10309_reg[31:16]' into 'loop_cast_reg_9100_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11066]
INFO: [Synth 8-4471] merging register 'chk_pos_26_cast_reg_10319_reg[31:17]' into 'tmp_2_cast_reg_9078_reg[31:17]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11067]
INFO: [Synth 8-4471] merging register 'loop18_cast_reg_10342_reg[31:16]' into 'loop_cast_reg_9100_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11068]
INFO: [Synth 8-4471] merging register 'tmp_106_cast_reg_10385_reg[31:17]' into 'tmp_2_cast_reg_9078_reg[31:17]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9770]
INFO: [Synth 8-4471] merging register 'chk_pos_27_cast_reg_10454_reg[31:25]' into 'chk_pos_4_cast_reg_9245_reg[31:25]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11070]
INFO: [Synth 8-4471] merging register 'new_etaIndexN_1024_1_4_reg_10467_reg[15:13]' into 'new_etaIndexN_1024_4_4_reg_9258_reg[15:13]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11071]
INFO: [Synth 8-4471] merging register 'tmp_100_cast_reg_10482_reg[24:16]' into 'tmp_15_cast_reg_9273_reg[24:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9626]
INFO: [Synth 8-4471] merging register 'tmp_102_cast_reg_10487_reg[24:16]' into 'tmp_15_cast_reg_9273_reg[24:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11073]
INFO: [Synth 8-4471] merging register 'loop19_cast_reg_10504_reg[31:13]' into 'loop2_cast_reg_9295_reg[31:13]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11074]
INFO: [Synth 8-4471] merging register 'chk_pos_30_cast_reg_10514_reg[31:16]' into 'loop_cast_reg_9100_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11075]
INFO: [Synth 8-4471] merging register 'loop22_cast_reg_10537_reg[31:13]' into 'loop2_cast_reg_9295_reg[31:13]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11076]
INFO: [Synth 8-4471] merging register 'tmp_119_cast_reg_10570_reg[24:13]' into 'tmp_33_cast_reg_9361_reg[24:13]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9772]
INFO: [Synth 8-4471] merging register 'tmp_119_cast1_reg_10575_reg[15:13]' into 'new_etaIndexN_1024_4_4_reg_9258_reg[15:13]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9378]
INFO: [Synth 8-4471] merging register 'lp_8_cast_cast_reg_10603_reg[15:13]' into 'new_etaIndexN_1024_4_4_reg_9258_reg[15:13]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9628]
INFO: [Synth 8-4471] merging register 'chk_pos_33_cast_reg_10613_reg[31:25]' into 'chk_pos_4_cast_reg_9245_reg[31:25]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11080]
INFO: [Synth 8-4471] merging register 'tmp_110_cast_reg_10681_reg[16:16]' into 'tmp_8_cast_reg_9063_reg[16:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:10376]
INFO: [Synth 8-4471] merging register 'tmp_114_cast_reg_10696_reg[31:17]' into 'tmp_2_cast_reg_9078_reg[31:17]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9638]
INFO: [Synth 8-4471] merging register 'tmp_116_cast_reg_10701_reg[31:18]' into 'tmp_4_cast_reg_9083_reg[31:18]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11083]
INFO: [Synth 8-4471] merging register 'loop23_cast_reg_10718_reg[31:16]' into 'loop_cast_reg_9100_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11084]
INFO: [Synth 8-4471] merging register 'chk_pos_34_cast_reg_10728_reg[31:17]' into 'tmp_2_cast_reg_9078_reg[31:17]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11085]
INFO: [Synth 8-4471] merging register 'loop26_cast_reg_10751_reg[31:16]' into 'loop_cast_reg_9100_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11086]
INFO: [Synth 8-4471] merging register 'tmp_125_cast_reg_10794_reg[31:17]' into 'tmp_2_cast_reg_9078_reg[31:17]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9774]
INFO: [Synth 8-4471] merging register 'tmp_129_cast_reg_10876_reg[16:16]' into 'tmp_8_cast_reg_9063_reg[16:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:10440]
INFO: [Synth 8-4471] merging register 'tmp_133_cast_reg_10891_reg[31:17]' into 'tmp_2_cast_reg_9078_reg[31:17]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9648]
INFO: [Synth 8-4471] merging register 'tmp_135_cast_reg_10896_reg[31:18]' into 'tmp_4_cast_reg_9083_reg[31:18]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11090]
INFO: [Synth 8-4471] merging register 'loop28_cast_reg_10913_reg[31:16]' into 'loop_cast_reg_9100_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11091]
INFO: [Synth 8-4471] merging register 'chk_pos_39_cast_reg_10923_reg[31:17]' into 'tmp_2_cast_reg_9078_reg[31:17]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11092]
INFO: [Synth 8-4471] merging register 'loop30_cast_reg_10946_reg[31:16]' into 'loop_cast_reg_9100_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11093]
INFO: [Synth 8-4471] merging register 'tmp_149_cast_reg_10989_reg[31:17]' into 'tmp_2_cast_reg_9078_reg[31:17]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9776]
INFO: [Synth 8-4471] merging register 'chk_pos_40_cast_reg_11058_reg[31:29]' into 'new_etaIndexN_1024_4_4_reg_9258_reg[15:13]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11095]
INFO: [Synth 8-4471] merging register 'new_etaIndexN_4096_4_4_reg_11076_reg[15:15]' into 'tmp_8_cast_reg_9063_reg[16:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11096]
INFO: [Synth 8-4471] merging register 'tmp_145_cast_reg_11096_reg[28:17]' into 'tmp_33_cast_reg_9361_reg[24:13]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11098]
INFO: [Synth 8-4471] merging register 'chk_pos_43_cast_reg_11123_reg[31:16]' into 'loop_cast_reg_9100_reg[31:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11100]
INFO: [Synth 8-4471] merging register 'loop34_cast_reg_11146_reg[31:15]' into 'loop31_cast_reg_11113_reg[31:15]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11101]
INFO: [Synth 8-4471] merging register 'tmp_161_cast_reg_11179_reg[28:15]' into 'tmp_4_cast_reg_9083_reg[31:18]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9744]
INFO: [Synth 8-4471] merging register 'tmp_161_cast1_reg_11184_reg[15:15]' into 'tmp_8_cast_reg_9063_reg[16:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9384]
INFO: [Synth 8-4471] merging register 'lp_15_cast_cast_reg_11212_reg[15:15]' into 'tmp_8_cast_reg_9063_reg[16:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:9660]
INFO: [Synth 8-4471] merging register 'chk_pos_46_cast_reg_11222_reg[31:29]' into 'new_etaIndexN_1024_4_4_reg_9258_reg[15:13]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:11105]
INFO: [Synth 8-4471] merging register 'tmp_153_cast_reg_11278_reg[16:16]' into 'tmp_8_cast_reg_9063_reg[16:16]' [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:10488]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_1_cast_reg_9110_reg' and it is trimmed from '17' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5177]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop1_cast_reg_9133_reg' and it is trimmed from '16' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:6149]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_4_cast_reg_9245_reg' and it is trimmed from '25' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5330]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_7_cast_reg_9404_reg' and it is trimmed from '25' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5520]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop3_cast_reg_9328_reg' and it is trimmed from '13' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:6191]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop7_cast_reg_9540_reg' and it is trimmed from '16' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:6240]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_75_cast_reg_12613_reg' and it is trimmed from '27' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5482]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_70_cast_reg_12454_reg' and it is trimmed from '27' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5457]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop62_cast_reg_12537_reg' and it is trimmed from '14' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:6233]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_63_cast_reg_12019_reg' and it is trimmed from '26' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5414]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_57_cast_reg_11856_reg' and it is trimmed from '26' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5379]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop50_cast_reg_11943_reg' and it is trimmed from '13' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:6212]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_68_cast_reg_12212_reg' and it is trimmed from '30' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5439]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop54_cast_reg_12136_reg' and it is trimmed from '15' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:6219]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_66_cast_reg_12251_reg' and it is trimmed from '29' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5432]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_72_cast_reg_12415_reg' and it is trimmed from '29' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5464]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop58_cast_reg_12339_reg' and it is trimmed from '15' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:6226]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_65_cast_reg_12113_reg' and it is trimmed from '17' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5422]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop38_cast_reg_11348_reg' and it is trimmed from '16' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:6184]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop42_cast_reg_11538_reg' and it is trimmed from '15' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:6198]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_55_cast_reg_11614_reg' and it is trimmed from '30' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5361]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_51_reg_3568_reg' and it is trimmed from '32' to '17' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:3626]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_100_cast_reg_11581_reg' and it is trimmed from '30' to '17' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5046]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_53_cast_reg_11653_reg' and it is trimmed from '29' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5354]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_59_cast_reg_11817_reg' and it is trimmed from '29' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5386]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop46_cast_reg_11741_reg' and it is trimmed from '15' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:6205]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_47_cast_reg_11325_reg' and it is trimmed from '17' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5320]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop26_cast_reg_10751_reg' and it is trimmed from '16' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:6163]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop30_cast_reg_10946_reg' and it is trimmed from '16' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:6170]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_40_cast_reg_11058_reg' and it is trimmed from '29' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5288]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_46_cast_reg_11222_reg' and it is trimmed from '29' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5312]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop34_cast_reg_11146_reg' and it is trimmed from '15' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:6177]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_39_cast_reg_10923_reg' and it is trimmed from '17' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5271]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_34_cast_reg_10728_reg' and it is trimmed from '17' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5254]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop14_cast_reg_10147_reg' and it is trimmed from '16' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:6135]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop18_cast_reg_10342_reg' and it is trimmed from '16' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:6142]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_27_cast_reg_10454_reg' and it is trimmed from '25' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5222]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_33_cast_reg_10613_reg' and it is trimmed from '25' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5246]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop22_cast_reg_10537_reg' and it is trimmed from '13' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:6156]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_26_cast_reg_10319_reg' and it is trimmed from '17' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5212]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_21_cast_reg_10124_reg' and it is trimmed from '17' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5195]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop9_cast_reg_9735_reg' and it is trimmed from '16' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:6247]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_13_cast_reg_9712_reg' and it is trimmed from '17' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5143]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_14_cast_reg_9847_reg' and it is trimmed from '25' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5153]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_20_cast_reg_10006_reg' and it is trimmed from '25' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5187]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop11_cast_reg_9930_reg' and it is trimmed from '13' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:6128]
WARNING: [Synth 8-3936] Found unconnected internal register 'chk_pos_9_cast_reg_9517_reg' and it is trimmed from '17' to '16' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5678]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop23_cast_reg_10718_reg' and it is trimmed from '16' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5257]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop19_cast_reg_10504_reg' and it is trimmed from '13' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5239]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop16_cast_reg_10309_reg' and it is trimmed from '16' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5215]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop12_cast_reg_10114_reg' and it is trimmed from '16' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5198]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_cast_reg_9100_reg' and it is trimmed from '16' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5181]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop10_cast_reg_9897_reg' and it is trimmed from '13' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5170]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop8_cast_reg_9702_reg' and it is trimmed from '16' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5146]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop6_cast_reg_9507_reg' and it is trimmed from '16' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5681]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop59_cast_reg_12504_reg' and it is trimmed from '14' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5475]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop55_cast_reg_12306_reg' and it is trimmed from '15' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5450]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop52_cast_reg_12103_reg' and it is trimmed from '15' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5425]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop2_cast_reg_9295_reg' and it is trimmed from '13' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5397]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop47_cast_reg_11910_reg' and it is trimmed from '13' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5407]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop43_cast_reg_11708_reg' and it is trimmed from '15' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5372]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop40_cast_reg_11505_reg' and it is trimmed from '15' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5347]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop35_cast_reg_11315_reg' and it is trimmed from '16' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5323]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop31_cast_reg_11113_reg' and it is trimmed from '15' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5305]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop28_cast_reg_10913_reg' and it is trimmed from '16' to '5' bits. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/new_setupLDPC.v:5274]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_4365_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_fu_4380_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_5_fu_4386_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_32_fu_4887_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_72_fu_5619_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_112_fu_6347_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_4365_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_fu_4380_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_5_fu_4386_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_32_fu_4887_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_72_fu_5619_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_112_fu_6347_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:52 ; elapsed = 00:07:15 . Memory (MB): peak = 964.418 ; gain = 754.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |design_2_clk_wiz_0_0_clk_wiz__GC0 |           1|         9|
|2     |new_setupLDPC__GB0                |           1|     29895|
|3     |new_setupLDPC__GB1                |           1|      6848|
|4     |new_setupLDPC__GB2                |           1|      9803|
|5     |new_setupLDPC__GB3                |           1|     18263|
|6     |new_setupLDPC__GB4                |           1|     13362|
|7     |setupLDPC__GC0                    |           1|       217|
|8     |design_2__GC0                     |           1|     23758|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/0f41/hdl/verilog/setupLDPC.v:484]
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2608]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/731e/hdl/verilog/HLSLdpcLogDecScaledMin.v:2610]
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_20_reg_9171_reg[16]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_20_cast_reg_9176_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_60_reg_9773_reg[16]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_63_cast_reg_9778_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_100_reg_10380_reg[16]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_106_cast_reg_10385_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_140_reg_10984_reg[16]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_149_cast_reg_10989_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_reg_11915_reg[0]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_cast_reg_11920_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_reg_11915_reg[1]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_cast_reg_11920_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_reg_11915_reg[2]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_cast_reg_11920_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_reg_11915_reg[3]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_cast_reg_11920_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_reg_11915_reg[4]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_cast_reg_11920_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_reg_11915_reg[5]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_cast_reg_11920_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_reg_11915_reg[6]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_cast_reg_11920_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_reg_11915_reg[7]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_cast_reg_11920_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_reg_11915_reg[8]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_cast_reg_11920_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_reg_11915_reg[9]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_cast_reg_11920_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_reg_11915_reg[10]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_cast_reg_11920_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_reg_11915_reg[11]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_cast_reg_11920_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_reg_11915_reg[12]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_cast_reg_11920_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_reg_11915_reg[13]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_cast_reg_11920_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_reg_11915_reg[14]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_cast_reg_11920_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_reg_11915_reg[15]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_60_cast_reg_11920_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_reg_12509_reg[0]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_cast_reg_12514_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_reg_12509_reg[1]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_cast_reg_12514_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_reg_12509_reg[2]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_cast_reg_12514_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_reg_12509_reg[3]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_cast_reg_12514_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_reg_12509_reg[4]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_cast_reg_12514_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_reg_12509_reg[5]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_cast_reg_12514_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_reg_12509_reg[6]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_cast_reg_12514_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_reg_12509_reg[7]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_cast_reg_12514_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_reg_12509_reg[8]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_cast_reg_12514_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_reg_12509_reg[9]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_cast_reg_12514_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_reg_12509_reg[10]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_cast_reg_12514_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_reg_12509_reg[11]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_cast_reg_12514_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_reg_12509_reg[12]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_cast_reg_12514_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_reg_12509_reg[13]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_cast_reg_12514_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_reg_12509_reg[14]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_cast_reg_12514_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_reg_12509_reg[15]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_73_cast_reg_12514_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_63_reg_12014_reg[0]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_63_cast_reg_12019_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_63_reg_12014_reg[1]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_63_cast_reg_12019_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_63_reg_12014_reg[2]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_63_cast_reg_12019_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_75_reg_12608_reg[0]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_75_cast_reg_12613_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_75_reg_12608_reg[1]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_75_cast_reg_12613_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_75_reg_12608_reg[2]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_75_cast_reg_12613_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_243_reg_11850_reg[0]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_57_cast_reg_11856_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_243_reg_11850_reg[1]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_57_cast_reg_11856_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_243_reg_11850_reg[2]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_57_cast_reg_11856_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_243_reg_11850_reg[3]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_57_cast_reg_11856_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_243_reg_11850_reg[4]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_57_cast_reg_11856_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_243_reg_11850_reg[5]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_57_cast_reg_11856_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_243_reg_11850_reg[6]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_57_cast_reg_11856_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_243_reg_11850_reg[7]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_57_cast_reg_11856_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_243_reg_11850_reg[8]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_57_cast_reg_11856_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_243_reg_11850_reg[9]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_57_cast_reg_11856_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_243_reg_11850_reg[10]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_57_cast_reg_11856_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_243_reg_11850_reg[11]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_57_cast_reg_11856_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_243_reg_11850_reg[12]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_57_cast_reg_11856_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_243_reg_11850_reg[13]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_57_cast_reg_11856_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_243_reg_11850_reg[14]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_57_cast_reg_11856_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_243_reg_11850_reg[15]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_57_cast_reg_11856_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_247_reg_12448_reg[0]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_70_cast_reg_12454_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_247_reg_12448_reg[1]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_70_cast_reg_12454_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_247_reg_12448_reg[2]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_70_cast_reg_12454_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_247_reg_12448_reg[3]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_70_cast_reg_12454_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_247_reg_12448_reg[4]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_70_cast_reg_12454_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_247_reg_12448_reg[5]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_70_cast_reg_12454_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_247_reg_12448_reg[6]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_70_cast_reg_12454_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_247_reg_12448_reg[7]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_70_cast_reg_12454_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_247_reg_12448_reg[8]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_70_cast_reg_12454_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_247_reg_12448_reg[9]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_70_cast_reg_12454_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_247_reg_12448_reg[10]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_70_cast_reg_12454_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_247_reg_12448_reg[11]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_70_cast_reg_12454_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_247_reg_12448_reg[12]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_70_cast_reg_12454_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_247_reg_12448_reg[13]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_70_cast_reg_12454_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_247_reg_12448_reg[14]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_70_cast_reg_12454_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_247_reg_12448_reg[15]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_70_cast_reg_12454_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_reg_11118_reg[0]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_cast_reg_11123_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_235_reg_11052_reg[0]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_40_cast_reg_11058_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_reg_11118_reg[1]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_cast_reg_11123_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_235_reg_11052_reg[1]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_40_cast_reg_11058_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_reg_11118_reg[2]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_cast_reg_11123_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_235_reg_11052_reg[2]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_40_cast_reg_11058_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_reg_11118_reg[3]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_cast_reg_11123_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_235_reg_11052_reg[3]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_40_cast_reg_11058_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_reg_11118_reg[4]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_cast_reg_11123_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_235_reg_11052_reg[4]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_40_cast_reg_11058_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_reg_11118_reg[5]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_cast_reg_11123_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_235_reg_11052_reg[5]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_40_cast_reg_11058_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_reg_11118_reg[6]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_cast_reg_11123_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_235_reg_11052_reg[6]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_40_cast_reg_11058_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_reg_11118_reg[7]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_cast_reg_11123_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_235_reg_11052_reg[7]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_40_cast_reg_11058_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_reg_11118_reg[8]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_cast_reg_11123_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_235_reg_11052_reg[8]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_40_cast_reg_11058_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_reg_11118_reg[9]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_cast_reg_11123_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_235_reg_11052_reg[9]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_40_cast_reg_11058_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_reg_11118_reg[10]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_cast_reg_11123_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_235_reg_11052_reg[10]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_40_cast_reg_11058_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_reg_11118_reg[11]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_cast_reg_11123_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_235_reg_11052_reg[11]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_40_cast_reg_11058_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_reg_11118_reg[12]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_43_cast_reg_11123_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/tmp_235_reg_11052_reg[12]' (FDE) to 'design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/chk_pos_40_cast_reg_11058_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_199_cast_reg_11888_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_199_cast_reg_11888_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_199_cast_reg_11888_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_199_cast_reg_11888_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_199_cast_reg_11888_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_199_cast_reg_11888_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_199_cast_reg_11888_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_199_cast_reg_11888_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_199_cast_reg_11888_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_199_cast_reg_11888_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_241_cast_reg_12482_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_241_cast_reg_12482_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_241_cast_reg_12482_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_241_cast_reg_12482_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_241_cast_reg_12482_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_241_cast_reg_12482_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_241_cast_reg_12482_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_241_cast_reg_12482_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_241_cast_reg_12482_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_241_cast_reg_12482_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\tmp_241_cast_reg_12482_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\chk_pos_s_reg_2278_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\chk_pos_22_reg_2668_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\chk_pos_s_reg_2278_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\chk_pos_22_reg_2668_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\chk_pos_s_reg_2278_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\chk_pos_22_reg_2668_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\chk_pos_s_reg_2278_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\chk_pos_22_reg_2668_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\chk_pos_s_reg_2278_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\chk_pos_22_reg_2668_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\chk_pos_s_reg_2278_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\chk_pos_22_reg_2668_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\chk_pos_s_reg_2278_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\chk_pos_22_reg_2668_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\chk_pos_s_reg_2278_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\chk_pos_22_reg_2668_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\chk_pos_s_reg_2278_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\chk_pos_s_reg_2278_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\chk_pos_100_cast_reg_11581_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_0/\chk_pos_100_cast_reg_11581_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_2_cast_reg_9078_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_2_cast_reg_9078_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_2_cast_reg_9078_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_2_cast_reg_9078_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_2_cast_reg_9078_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_2_cast_reg_9078_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_2_cast_reg_9078_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_2_cast_reg_9078_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_2_cast_reg_9078_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_2_cast_reg_9078_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_2_cast_reg_9078_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_2_cast_reg_9078_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_2_cast_reg_9078_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_2_cast_reg_9078_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_2_cast_reg_9078_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_143_cast_reg_11091_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_143_cast_reg_11091_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_143_cast_reg_11091_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_143_cast_reg_11091_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_143_cast_reg_11091_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_143_cast_reg_11091_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_143_cast_reg_11091_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_143_cast_reg_11091_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_143_cast_reg_11091_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_143_cast_reg_11091_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_143_cast_reg_11091_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_143_cast_reg_11091_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_1/\tmp_143_cast_reg_11091_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_15_cast_reg_9273_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_15_cast_reg_9273_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_15_cast_reg_9273_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_15_cast_reg_9273_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_15_cast_reg_9273_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_15_cast_reg_9273_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_15_cast_reg_9273_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_15_cast_reg_9273_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_15_cast_reg_9273_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\new_etaIndexN_1024_4_4_reg_9258_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\new_etaIndexN_1024_4_4_reg_9258_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\new_etaIndexN_1024_4_4_reg_9258_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_4_cast_reg_9083_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_4_cast_reg_9083_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_4_cast_reg_9083_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_4_cast_reg_9083_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_4_cast_reg_9083_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_4_cast_reg_9083_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_4_cast_reg_9083_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_4_cast_reg_9083_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_4_cast_reg_9083_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_4_cast_reg_9083_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_4_cast_reg_9083_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_4_cast_reg_9083_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_4_cast_reg_9083_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_4_cast_reg_9083_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_33_cast_reg_9361_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_33_cast_reg_9361_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_33_cast_reg_9361_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_33_cast_reg_9361_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/setupLDPC_0/grp_new_setupLDPC_fu_221i_4_2/\tmp_33_cast_reg_9361_reg[17] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized1.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[63]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[62]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[61]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[60]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[59]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[58]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[57]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[56]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[55]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[54]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[53]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[52]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[51]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[50]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[49]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[48]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[47]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[46]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[45]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[44]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[43]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[42]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[41]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[40]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[39]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[38]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[37]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[36]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[35]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[34]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[33]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[32]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[31]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[30]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[29]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[28]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[27]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[26]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[25]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[24]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[23]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[22]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[21]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[20]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[19]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[18]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[17]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[16]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[15]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[14]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[13]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[12]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[11]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[10]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[9]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[8]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[7]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[6]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[5]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[4]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[3]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[2]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[1]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (HLSLdpcLogDecScalfYi_U0/din1_buf1_reg[0]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nIterationCounter_reg_577_reg[0]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck_1_reg_1008_reg[1]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck_1_reg_1008_reg[2]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck_1_reg_1008_reg[3]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck_1_reg_1008_reg[4]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck_1_reg_1008_reg[5]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck_1_reg_1008_reg[6]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck_1_reg_1008_reg[7]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck_1_reg_1008_reg[8]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck_1_reg_1008_reg[9]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck_1_reg_1008_reg[10]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck_1_reg_1008_reg[11]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck_1_reg_1008_reg[12]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck_1_reg_1008_reg[13]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck_1_reg_1008_reg[14]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck_1_reg_1008_reg[15]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck1_reg_799_reg[1]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck1_reg_799_reg[2]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck1_reg_799_reg[3]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck1_reg_799_reg[4]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck1_reg_799_reg[5]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck1_reg_799_reg[6]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck1_reg_799_reg[7]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck1_reg_799_reg[8]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck1_reg_799_reg[9]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck1_reg_799_reg[10]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck1_reg_799_reg[11]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
WARNING: [Synth 8-3332] Sequential element (nThisCheck1_reg_799_reg[12]) is unused and will be removed from module HLSLdpcLogDecScaledMin.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:26 ; elapsed = 00:08:51 . Memory (MB): peak = 964.418 ; gain = 754.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |design_2_clk_wiz_0_0_clk_wiz__GC0 |           1|         9|
|2     |new_setupLDPC__GB0                |           1|     20513|
|3     |new_setupLDPC__GB1                |           1|      5118|
|4     |new_setupLDPC__GB2                |           1|      6775|
|5     |new_setupLDPC__GB3                |           1|     11088|
|6     |new_setupLDPC__GB4                |           1|      7831|
|7     |setupLDPC__GC0                    |           1|       125|
|8     |design_2__GC0                     |           1|     13364|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:42 ; elapsed = 00:09:08 . Memory (MB): peak = 1078.066 ; gain = 867.723
---------------------------------------------------------------------------------
Found timing loop:
     0: design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/i_4_28/O (BUF)
     1: design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/i_4_28/I (BUF)
     2: design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/i_4_27/O (GATE_2_8_AND)
     3: design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/i_4_27/I1 (GATE_2_8_AND)
     4: design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/\inst/tmp_3_pn_fu_702_p2_carry__0 /CO[1] (CARRY4)
     5: design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/\inst/tmp_3_pn_fu_702_p2_carry__0 /S[0] (CARRY4)
     6: design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/i_4_198/O (GATE_2_2)
     7: design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/i_4_198/I0 (GATE_2_2)
     8: design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/i_4_179/O (GATE_2_2)
     9: design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/i_4_179/I0 (GATE_2_2)
    10: design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/i_4_173/O (GATE_2_6_XOR)
    11: design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/i_4_173/I1 (GATE_2_6_XOR)
    12: design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/i_4_172/O (GATE_2_11)
    13: design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/i_4_172/I0 (GATE_2_11)
    14: design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/i_4_7/O (GATE_2_11)
    15: design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/i_4_7/I0 (GATE_2_11)
      : design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/mux[0]
      : design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/mux[0]
      : design_2_i/i_4_0/LDPC_CTRL_0/buff_mux[0]
      : design_2_i/i_4_0/LDPC_CTRL_0/insti_4_4/buff_mux[0]
    16: design_2_i/i_4_0/LDPC_CTRL_0/insti_4_4/\inst/mem_mux_ap_vld2 /O (GATE_2_14_OR)
    17: design_2_i/i_4_0/LDPC_CTRL_0/insti_4_4/\inst/mem_mux_ap_vld2 /I0 (GATE_2_14_OR)
    18: design_2_i/i_4_0/LDPC_CTRL_0/insti_4_4/\inst/state115_out__0 /O (GATE_2_8_AND)
    19: design_2_i/i_4_0/LDPC_CTRL_0/insti_4_4/\inst/state115_out__0 /I1 (GATE_2_8_AND)
    20: design_2_i/i_4_0/LDPC_CTRL_0/insti_4_4/\inst/state115_out /O (GATE_2_8_AND)
    21: design_2_i/i_4_0/LDPC_CTRL_0/insti_4_4/\inst/state115_out /I0 (GATE_2_8_AND)
      : design_2_i/i_4_0/LDPC_CTRL_0/insti_4_4/full[0]
      : design_2_i/i_4_0/LDPC_CTRL_0/full[0]
      : design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/full[0]
      : design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/full[0]
    22: design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/i_4_28/O (BUF)
CRITICAL WARNING: [Synth 8-295] found timing loop. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/ea5d/hdl/verilog/LDPC_buff.v:231]
Inferred a: "set_disable_timing -from I -to O design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/i_4_28"
Found timing loop:
     0: design_2_i/i_4_0/LDPC_CTRL_0/insti_4_4/\inst/state118_out__0 /O (GATE_2_8_AND)
     1: design_2_i/i_4_0/LDPC_CTRL_0/insti_4_4/\inst/state118_out__0 /I1 (GATE_2_8_AND)
     2: design_2_i/i_4_0/LDPC_CTRL_0/insti_4_4/\inst/state118_out /O (GATE_2_8_AND)
     3: design_2_i/i_4_0/LDPC_CTRL_0/insti_4_4/\inst/state118_out /I0 (GATE_2_8_AND)
      : design_2_i/i_4_0/LDPC_CTRL_0/insti_4_4/full[0]
      : design_2_i/i_4_0/LDPC_CTRL_0/full[0]
      : design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/full[0]
      : design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/full[0]
     4: design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/i_4_28/O (BUF)
     5: design_2_i/i_4_0/LDPC_buff_0_upgraded_ipi/insti_4_0/i_4_28/O (BUF)
CRITICAL WARNING: [Synth 8-295] found timing loop. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/ipshared/45a3/hdl/verilog/LDPC_CTRL.v:166]
Inferred a: "set_disable_timing -from I1 -to O design_2_i/i_4_0/LDPC_CTRL_0/insti_4_4/\inst/state118_out__0 "
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:49 ; elapsed = 00:09:15 . Memory (MB): peak = 1119.043 ; gain = 908.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |design_2_clk_wiz_0_0_clk_wiz__GC0 |           1|         9|
|2     |new_setupLDPC__GB0                |           1|     20513|
|3     |new_setupLDPC__GB1                |           1|      5118|
|4     |new_setupLDPC__GB2                |           1|      6775|
|5     |new_setupLDPC__GB3                |           1|     11088|
|6     |new_setupLDPC__GB4                |           1|      7831|
|7     |setupLDPC__GC0                    |           1|       125|
|8     |design_2__GC0                     |           1|     13364|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing design_2_i/i_4_0/LDPC_CTRL_0/\inst/state115_out  -from I0 -to O'
Found timing loop:
     0: design_2_i/LDPC_CTRL_0/i_4_47/O (LUT2)
     1: design_2_i/LDPC_CTRL_0/i_4_47/I1 (LUT2)
     2: design_2_i/LDPC_CTRL_0/i_4_41/O (LUT5)
     3: design_2_i/LDPC_CTRL_0/i_4_41/I0 (LUT5)
      : design_2_i/LDPC_CTRL_0/full[0]
      : design_2_i/LDPC_buff_0_upgraded_ipi/full[0]
     4: design_2_i/LDPC_buff_0_upgraded_ipi/i_4_161/O (LUT2)
     5: design_2_i/LDPC_buff_0_upgraded_ipi/i_4_161/I1 (LUT2)
     6: design_2_i/LDPC_buff_0_upgraded_ipi/\inst/tmp_3_pn_fu_702_p2_carry__0 /CO[1] (CARRY4)
     7: design_2_i/LDPC_buff_0_upgraded_ipi/\inst/tmp_3_pn_fu_702_p2_carry__0 /S[0] (CARRY4)
     8: design_2_i/LDPC_buff_0_upgraded_ipi/i_4_81/O (LUT5)
     9: design_2_i/LDPC_buff_0_upgraded_ipi/i_4_81/I3 (LUT5)
      : design_2_i/LDPC_buff_0_upgraded_ipi/mux[0]
      : design_2_i/LDPC_CTRL_0/buff_mux[0]
    10: design_2_i/LDPC_CTRL_0/i_4_39/O (LUT3)
    11: design_2_i/LDPC_CTRL_0/i_4_39/I2 (LUT3)
    12: design_2_i/LDPC_CTRL_0/i_4_47/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_LDPC_CTRL_0_0/synth/design_2_LDPC_CTRL_0_0.v:57]
Inferred a: "set_disable_timing -from I1 -to O design_2_i/LDPC_CTRL_0/i_4_47"
Found timing loop:
     0: design_2_i/LDPC_buff_0_upgraded_ipi/i_4_161/O (LUT2)
     1: design_2_i/LDPC_buff_0_upgraded_ipi/i_4_161/I1 (LUT2)
     2: design_2_i/LDPC_buff_0_upgraded_ipi/\inst/tmp_3_pn_fu_702_p2_carry__0 /CO[1] (CARRY4)
     3: design_2_i/LDPC_buff_0_upgraded_ipi/\inst/tmp_3_pn_fu_702_p2_carry__0 /S[0] (CARRY4)
     4: design_2_i/LDPC_buff_0_upgraded_ipi/i_4_81/O (LUT5)
     5: design_2_i/LDPC_buff_0_upgraded_ipi/i_4_81/I3 (LUT5)
      : design_2_i/LDPC_buff_0_upgraded_ipi/mux[0]
      : design_2_i/LDPC_CTRL_0/buff_mux[0]
     6: design_2_i/LDPC_CTRL_0/i_4_39/O (LUT3)
     7: design_2_i/LDPC_CTRL_0/i_4_39/I2 (LUT3)
     8: design_2_i/LDPC_CTRL_0/i_4_47/O (LUT2)
     9: design_2_i/LDPC_CTRL_0/i_4_47/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [c:/ldpctest/ldpc test/ldpc test.srcs/sources_1/bd/design_2/ip/design_2_LDPC_CTRL_0_0/synth/design_2_LDPC_CTRL_0_0.v:57]
Inferred a: "set_disable_timing -from I1 -to O design_2_i/LDPC_buff_0_upgraded_ipi/i_4_161"
INFO: [Synth 8-4480] The timing for the instance design_2_i/setupLDPC_0/inst/grp_new_setupLDPC_fu_221/new_etaIndexM_1024_4_1_U/new_setupLDPC_newbkb_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/setupLDPC_0/inst/grp_new_setupLDPC_fu_221/new_etaIndexM_1024_4_1_U/new_setupLDPC_newbkb_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/setupLDPC_0/inst/grp_new_setupLDPC_fu_221/new_lambdaIndexM_409_5_U/new_setupLDPC_newmb6_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/setupLDPC_0/inst/grp_new_setupLDPC_fu_221/new_lambdaIndexM_409_5_U/new_setupLDPC_newmb6_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/setupLDPC_0/inst/grp_new_setupLDPC_fu_221/new_etaIndexM_4096_4_U/new_setupLDPC_newkbM_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/setupLDPC_0/inst/grp_new_setupLDPC_fu_221/new_etaIndexM_4096_4_U/new_setupLDPC_newkbM_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/setupLDPC_0/inst/grp_new_setupLDPC_fu_221/new_etaIndexM_1024_2_1_U/new_setupLDPC_neweOg_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/setupLDPC_0/inst/grp_new_setupLDPC_fu_221/new_lambdaIndexM_102_5_U/new_setupLDPC_newdEe_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/setupLDPC_0/inst/grp_new_setupLDPC_fu_221/new_lambdaIndexM_102_5_U/new_setupLDPC_newdEe_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/setupLDPC_0/inst/grp_new_setupLDPC_fu_221/new_lambdaIndexM_409_4_U/new_setupLDPC_newpcA_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/setupLDPC_0/inst/grp_new_setupLDPC_fu_221/new_etaIndexM_4096_2_1_U/new_setupLDPC_newncg_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/setupLDPC_0/inst/grp_new_setupLDPC_fu_221/new_lambdaIndexM_102_4_U/new_setupLDPC_newg8j_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEta_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEta_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEta_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEta_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEta_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEta_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEta_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEta_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEta_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEta_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEta_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEta_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEta_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEta_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEta_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEta_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEtaPrev_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEtaPrev_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEtaPrev_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEtaPrev_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEtaPrev_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEtaPrev_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEtaPrev_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEtaPrev_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEtaPrev_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEtaPrev_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEtaPrev_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEtaPrev_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEtaPrev_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEtaPrev_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEtaPrev_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pEtaPrev_U/HLSLdpcLogDecScalbkb_ram_U/ram_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pLambda_U/HLSLdpcLogDecScaldEe_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pLambda_U/HLSLdpcLogDecScaldEe_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pLambda_U/HLSLdpcLogDecScaldEe_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pLambda_U/HLSLdpcLogDecScaldEe_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pLambda_U/HLSLdpcLogDecScaldEe_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pLambda_U/HLSLdpcLogDecScaldEe_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pLambda_U/HLSLdpcLogDecScaldEe_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance design_2_i/HLSLdpcLogDecScaledMin_0/inst/pLambda_U/HLSLdpcLogDecScaldEe_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:07 ; elapsed = 00:09:34 . Memory (MB): peak = 1227.563 ; gain = 1017.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:10 ; elapsed = 00:09:37 . Memory (MB): peak = 1227.563 ; gain = 1017.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:11 ; elapsed = 00:09:37 . Memory (MB): peak = 1227.563 ; gain = 1017.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:16 ; elapsed = 00:09:43 . Memory (MB): peak = 1227.563 ; gain = 1017.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:16 ; elapsed = 00:09:43 . Memory (MB): peak = 1227.563 ; gain = 1017.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:17 ; elapsed = 00:09:44 . Memory (MB): peak = 1227.563 ; gain = 1017.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:17 ; elapsed = 00:09:44 . Memory (MB): peak = 1227.563 ; gain = 1017.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     8|
|2     |CARRY4      |  2498|
|3     |DSP48E1     |     8|
|4     |DSP48E1_1   |    18|
|5     |DSP48E1_10  |     2|
|6     |DSP48E1_11  |     2|
|7     |DSP48E1_12  |     2|
|8     |DSP48E1_13  |     2|
|9     |DSP48E1_14  |     2|
|10    |DSP48E1_2   |    10|
|11    |DSP48E1_3   |     4|
|12    |DSP48E1_4   |     2|
|13    |DSP48E1_5   |     2|
|14    |DSP48E1_6   |     2|
|15    |DSP48E1_7   |     2|
|16    |DSP48E1_8   |     2|
|17    |DSP48E1_9   |     2|
|18    |LUT1        |  5578|
|19    |LUT2        |  4006|
|20    |LUT3        |  2308|
|21    |LUT4        |  1640|
|22    |LUT5        |   954|
|23    |LUT6        |  3902|
|24    |MMCME2_ADV  |     1|
|25    |MUXCY       |   351|
|26    |MUXF7       |   225|
|27    |MUXF8       |    16|
|28    |RAM16X1S    |    96|
|29    |RAMB18E1    |     1|
|30    |RAMB18E1_1  |     2|
|31    |RAMB18E1_2  |     2|
|32    |RAMB18E1_3  |     1|
|33    |RAMB18E1_4  |     2|
|34    |RAMB18E1_5  |     1|
|35    |RAMB18E1_6  |     1|
|36    |RAMB18E1_7  |     1|
|37    |RAMB36E1    |     1|
|38    |RAMB36E1_1  |     1|
|39    |RAMB36E1_10 |     1|
|40    |RAMB36E1_11 |    32|
|41    |RAMB36E1_12 |     8|
|42    |RAMB36E1_13 |    14|
|43    |RAMB36E1_14 |    19|
|44    |RAMB36E1_15 |    21|
|45    |RAMB36E1_16 |     7|
|46    |RAMB36E1_17 |     1|
|47    |RAMB36E1_18 |     2|
|48    |RAMB36E1_2  |     1|
|49    |RAMB36E1_3  |     1|
|50    |RAMB36E1_4  |     1|
|51    |RAMB36E1_5  |     1|
|52    |RAMB36E1_6  |     1|
|53    |RAMB36E1_7  |     1|
|54    |RAMB36E1_8  |     1|
|55    |RAMB36E1_9  |     1|
|56    |XORCY       |   296|
|57    |FDRE        | 14432|
|58    |FDSE        |    81|
|59    |IBUF        |    37|
|60    |OBUF        |    54|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:17 ; elapsed = 00:09:44 . Memory (MB): peak = 1227.563 ; gain = 1017.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 447 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:56 ; elapsed = 00:09:17 . Memory (MB): peak = 1227.563 ; gain = 709.938
Synthesis Optimization Complete : Time (s): cpu = 00:09:17 ; elapsed = 00:09:44 . Memory (MB): peak = 1227.563 ; gain = 1017.219
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3467 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 218 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 122 instances
  RAM16X1S => RAM32X1S (RAMS32): 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
849 Infos, 326 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:23 ; elapsed = 00:09:47 . Memory (MB): peak = 1227.563 ; gain = 964.258
INFO: [Common 17-1381] The checkpoint 'C:/ldpctest/ldpc test/ldpc test.runs/synth_1/design_2_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1227.563 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 1227.563 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 04 20:02:01 2018...
