-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_10_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_11_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv26_3FFFFF1 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111111110001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_200 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_const_lv12_200 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sigmoid_table8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_ce0 : STD_LOGIC;
    signal sigmoid_table8_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_ce1 : STD_LOGIC;
    signal sigmoid_table8_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_ce2 : STD_LOGIC;
    signal sigmoid_table8_q2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_ce3 : STD_LOGIC;
    signal sigmoid_table8_q3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_address4 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_ce4 : STD_LOGIC;
    signal sigmoid_table8_q4 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_address5 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_ce5 : STD_LOGIC;
    signal sigmoid_table8_q5 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_address6 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_ce6 : STD_LOGIC;
    signal sigmoid_table8_q6 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_address7 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_ce7 : STD_LOGIC;
    signal sigmoid_table8_q7 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_address8 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_ce8 : STD_LOGIC;
    signal sigmoid_table8_q8 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_address9 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_ce9 : STD_LOGIC;
    signal sigmoid_table8_q9 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_address10 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_ce10 : STD_LOGIC;
    signal sigmoid_table8_q10 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_address11 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table8_ce11 : STD_LOGIC;
    signal sigmoid_table8_q11 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal zext_ln170_fu_431_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln170_1_fu_564_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln170_2_fu_697_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln170_3_fu_830_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln170_4_fu_963_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln170_5_fu_1096_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln170_6_fu_1229_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln170_7_fu_1362_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln170_8_fu_1495_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln170_9_fu_1628_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln170_10_fu_1761_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln170_11_fu_1894_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_311_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln_fu_303_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_fu_331_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_8_fu_335_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_fu_321_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_fu_343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_fu_349_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_fu_325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_fu_355_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_fu_363_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_fu_371_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_fu_375_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_201_fu_387_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_12_fu_381_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_fu_395_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_202_fu_407_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_fu_417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_fu_403_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_fu_423_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_128_fu_444_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_s_fu_436_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_67_fu_464_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_8_1_fu_468_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_67_fu_454_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_1_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_67_fu_482_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_67_fu_458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_1_fu_488_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_67_fu_496_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_1_fu_504_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_1_fu_508_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_203_fu_520_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_13_fu_514_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_1_fu_528_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_204_fu_540_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_1_fu_550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_1_fu_536_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_1_fu_556_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_129_fu_577_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_65_fu_569_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_68_fu_597_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_8_2_fu_601_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_68_fu_587_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_2_fu_609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_68_fu_615_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_68_fu_591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_2_fu_621_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_68_fu_629_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_2_fu_637_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_2_fu_641_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_205_fu_653_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_14_fu_647_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_2_fu_661_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_206_fu_673_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_2_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_2_fu_669_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_2_fu_689_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_130_fu_710_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_66_fu_702_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_69_fu_730_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_8_3_fu_734_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_69_fu_720_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_3_fu_742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_69_fu_748_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_69_fu_724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_3_fu_754_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_69_fu_762_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_3_fu_770_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_3_fu_774_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_207_fu_786_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_15_fu_780_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_3_fu_794_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_208_fu_806_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_3_fu_816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_3_fu_802_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_3_fu_822_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_131_fu_843_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_67_fu_835_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_70_fu_863_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_8_4_fu_867_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_70_fu_853_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_4_fu_875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_70_fu_881_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_70_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_4_fu_887_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_70_fu_895_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_4_fu_903_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_4_fu_907_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_209_fu_919_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_16_fu_913_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_4_fu_927_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_210_fu_939_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_4_fu_949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_4_fu_935_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_4_fu_955_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_132_fu_976_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_68_fu_968_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_71_fu_996_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_8_5_fu_1000_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_71_fu_986_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_5_fu_1008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_71_fu_1014_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_71_fu_990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_5_fu_1020_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_71_fu_1028_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_5_fu_1036_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_5_fu_1040_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_211_fu_1052_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_17_fu_1046_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_5_fu_1060_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_212_fu_1072_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_5_fu_1082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_5_fu_1068_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_5_fu_1088_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_133_fu_1109_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_69_fu_1101_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_72_fu_1129_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_8_6_fu_1133_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_72_fu_1119_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_6_fu_1141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_72_fu_1147_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_72_fu_1123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_6_fu_1153_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_72_fu_1161_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_6_fu_1169_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_6_fu_1173_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_213_fu_1185_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_18_fu_1179_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_6_fu_1193_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_214_fu_1205_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_6_fu_1215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_6_fu_1201_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_6_fu_1221_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_134_fu_1242_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_70_fu_1234_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_73_fu_1262_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_8_7_fu_1266_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_73_fu_1252_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_7_fu_1274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_73_fu_1280_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_73_fu_1256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_7_fu_1286_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_73_fu_1294_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_7_fu_1302_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_7_fu_1306_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_215_fu_1318_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_19_fu_1312_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_7_fu_1326_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_216_fu_1338_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_7_fu_1348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_7_fu_1334_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_7_fu_1354_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_135_fu_1375_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_71_fu_1367_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_74_fu_1395_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_8_8_fu_1399_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_74_fu_1385_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_8_fu_1407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_74_fu_1413_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_74_fu_1389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_8_fu_1419_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_74_fu_1427_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_8_fu_1435_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_8_fu_1439_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_217_fu_1451_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_20_fu_1445_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_8_fu_1459_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_218_fu_1471_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_8_fu_1481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_8_fu_1467_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_8_fu_1487_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_136_fu_1508_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_72_fu_1500_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_75_fu_1528_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_8_9_fu_1532_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_75_fu_1518_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_9_fu_1540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_75_fu_1546_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_75_fu_1522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_9_fu_1552_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_75_fu_1560_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_9_fu_1568_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_9_fu_1572_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_219_fu_1584_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_21_fu_1578_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_9_fu_1592_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_220_fu_1604_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_9_fu_1614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_9_fu_1600_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_9_fu_1620_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_137_fu_1641_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_73_fu_1633_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_76_fu_1661_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_8_s_fu_1665_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_76_fu_1651_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_10_fu_1673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_76_fu_1679_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_76_fu_1655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_10_fu_1685_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_76_fu_1693_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_10_fu_1701_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_10_fu_1705_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_221_fu_1717_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_22_fu_1711_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_10_fu_1725_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_222_fu_1737_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_10_fu_1747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_10_fu_1733_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_10_fu_1753_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_138_fu_1774_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_74_fu_1766_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln851_77_fu_1794_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_8_10_fu_1798_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_77_fu_1784_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln851_11_fu_1806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_77_fu_1812_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln850_77_fu_1788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_11_fu_1818_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln850_77_fu_1826_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln167_11_fu_1834_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln167_11_fu_1838_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_223_fu_1850_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln167_23_fu_1844_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln168_11_fu_1858_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_224_fu_1870_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln169_11_fu_1880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln168_11_fu_1866_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln169_11_fu_1886_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln703_fu_1899_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln703_1_fu_1903_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln703_2_fu_1907_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln703_3_fu_1911_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln703_4_fu_1915_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln703_5_fu_1919_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln703_6_fu_1923_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln703_7_fu_1927_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln703_8_fu_1931_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln703_9_fu_1935_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln703_10_fu_1939_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln703_11_fu_1943_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address3 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address4 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address5 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address6 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address7 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address8 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address9 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address10 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address11 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;



begin
    sigmoid_table8_U : component sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb
    generic map (
        DataWidth => 10,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sigmoid_table8_address0,
        ce0 => sigmoid_table8_ce0,
        q0 => sigmoid_table8_q0,
        address1 => sigmoid_table8_address1,
        ce1 => sigmoid_table8_ce1,
        q1 => sigmoid_table8_q1,
        address2 => sigmoid_table8_address2,
        ce2 => sigmoid_table8_ce2,
        q2 => sigmoid_table8_q2,
        address3 => sigmoid_table8_address3,
        ce3 => sigmoid_table8_ce3,
        q3 => sigmoid_table8_q3,
        address4 => sigmoid_table8_address4,
        ce4 => sigmoid_table8_ce4,
        q4 => sigmoid_table8_q4,
        address5 => sigmoid_table8_address5,
        ce5 => sigmoid_table8_ce5,
        q5 => sigmoid_table8_q5,
        address6 => sigmoid_table8_address6,
        ce6 => sigmoid_table8_ce6,
        q6 => sigmoid_table8_q6,
        address7 => sigmoid_table8_address7,
        ce7 => sigmoid_table8_ce7,
        q7 => sigmoid_table8_q7,
        address8 => sigmoid_table8_address8,
        ce8 => sigmoid_table8_ce8,
        q8 => sigmoid_table8_q8,
        address9 => sigmoid_table8_address9,
        ce9 => sigmoid_table8_ce9,
        q9 => sigmoid_table8_q9,
        address10 => sigmoid_table8_address10,
        ce10 => sigmoid_table8_ce10,
        q10 => sigmoid_table8_q10,
        address11 => sigmoid_table8_address11,
        ce11 => sigmoid_table8_ce11,
        q11 => sigmoid_table8_q11);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln167_10_fu_1705_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_76_fu_1693_p3));
    add_ln167_11_fu_1838_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_77_fu_1826_p3));
    add_ln167_12_fu_381_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_fu_371_p1));
    add_ln167_13_fu_514_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_1_fu_504_p1));
    add_ln167_14_fu_647_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_2_fu_637_p1));
    add_ln167_15_fu_780_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_3_fu_770_p1));
    add_ln167_16_fu_913_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_4_fu_903_p1));
    add_ln167_17_fu_1046_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_5_fu_1036_p1));
    add_ln167_18_fu_1179_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_6_fu_1169_p1));
    add_ln167_19_fu_1312_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_7_fu_1302_p1));
    add_ln167_1_fu_508_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_67_fu_496_p3));
    add_ln167_20_fu_1445_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_8_fu_1435_p1));
    add_ln167_21_fu_1578_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_9_fu_1568_p1));
    add_ln167_22_fu_1711_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_10_fu_1701_p1));
    add_ln167_23_fu_1844_p2 <= std_logic_vector(unsigned(ap_const_lv12_200) + unsigned(trunc_ln167_11_fu_1834_p1));
    add_ln167_2_fu_641_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_68_fu_629_p3));
    add_ln167_3_fu_774_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_69_fu_762_p3));
    add_ln167_4_fu_907_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_70_fu_895_p3));
    add_ln167_5_fu_1040_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_71_fu_1028_p3));
    add_ln167_6_fu_1173_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_72_fu_1161_p3));
    add_ln167_7_fu_1306_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_73_fu_1294_p3));
    add_ln167_8_fu_1439_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_74_fu_1427_p3));
    add_ln167_9_fu_1572_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_75_fu_1560_p3));
    add_ln167_fu_375_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(select_ln850_fu_363_p3));
    add_ln700_67_fu_482_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_67_fu_454_p1));
    add_ln700_68_fu_615_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_68_fu_587_p1));
    add_ln700_69_fu_748_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_69_fu_720_p1));
    add_ln700_70_fu_881_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_70_fu_853_p1));
    add_ln700_71_fu_1014_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_71_fu_986_p1));
    add_ln700_72_fu_1147_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_72_fu_1119_p1));
    add_ln700_73_fu_1280_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_73_fu_1252_p1));
    add_ln700_74_fu_1413_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_74_fu_1385_p1));
    add_ln700_75_fu_1546_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_75_fu_1518_p1));
    add_ln700_76_fu_1679_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_76_fu_1651_p1));
    add_ln700_77_fu_1812_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_77_fu_1784_p1));
    add_ln700_fu_349_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(sext_ln850_fu_321_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= zext_ln703_fu_1899_p1;
    ap_return_1 <= zext_ln703_1_fu_1903_p1;
    ap_return_10 <= zext_ln703_10_fu_1939_p1;
    ap_return_11 <= zext_ln703_11_fu_1943_p1;
    ap_return_2 <= zext_ln703_2_fu_1907_p1;
    ap_return_3 <= zext_ln703_3_fu_1911_p1;
    ap_return_4 <= zext_ln703_4_fu_1915_p1;
    ap_return_5 <= zext_ln703_5_fu_1919_p1;
    ap_return_6 <= zext_ln703_6_fu_1923_p1;
    ap_return_7 <= zext_ln703_7_fu_1927_p1;
    ap_return_8 <= zext_ln703_8_fu_1931_p1;
    ap_return_9 <= zext_ln703_9_fu_1935_p1;
    icmp_ln169_10_fu_1747_p2 <= "0" when (tmp_222_fu_1737_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_11_fu_1880_p2 <= "0" when (tmp_224_fu_1870_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_1_fu_550_p2 <= "0" when (tmp_204_fu_540_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_2_fu_683_p2 <= "0" when (tmp_206_fu_673_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_3_fu_816_p2 <= "0" when (tmp_208_fu_806_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_4_fu_949_p2 <= "0" when (tmp_210_fu_939_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_5_fu_1082_p2 <= "0" when (tmp_212_fu_1072_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_6_fu_1215_p2 <= "0" when (tmp_214_fu_1205_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_7_fu_1348_p2 <= "0" when (tmp_216_fu_1338_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_8_fu_1481_p2 <= "0" when (tmp_218_fu_1471_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_9_fu_1614_p2 <= "0" when (tmp_220_fu_1604_p4 = ap_const_lv2_0) else "1";
    icmp_ln169_fu_417_p2 <= "0" when (tmp_202_fu_407_p4 = ap_const_lv2_0) else "1";
    icmp_ln850_67_fu_458_p2 <= "1" when (signed(shl_ln1118_s_fu_436_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_68_fu_591_p2 <= "1" when (signed(shl_ln1118_65_fu_569_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_69_fu_724_p2 <= "1" when (signed(shl_ln1118_66_fu_702_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_70_fu_857_p2 <= "1" when (signed(shl_ln1118_67_fu_835_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_71_fu_990_p2 <= "1" when (signed(shl_ln1118_68_fu_968_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_72_fu_1123_p2 <= "1" when (signed(shl_ln1118_69_fu_1101_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_73_fu_1256_p2 <= "1" when (signed(shl_ln1118_70_fu_1234_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_74_fu_1389_p2 <= "1" when (signed(shl_ln1118_71_fu_1367_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_75_fu_1522_p2 <= "1" when (signed(shl_ln1118_72_fu_1500_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_76_fu_1655_p2 <= "1" when (signed(shl_ln1118_73_fu_1633_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_77_fu_1788_p2 <= "1" when (signed(shl_ln1118_74_fu_1766_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln850_fu_325_p2 <= "1" when (signed(shl_ln_fu_303_p3) < signed(ap_const_lv26_3FFFFF1)) else "0";
    icmp_ln851_10_fu_1673_p2 <= "1" when (p_Result_8_s_fu_1665_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_11_fu_1806_p2 <= "1" when (p_Result_8_10_fu_1798_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_1_fu_476_p2 <= "1" when (p_Result_8_1_fu_468_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_2_fu_609_p2 <= "1" when (p_Result_8_2_fu_601_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_3_fu_742_p2 <= "1" when (p_Result_8_3_fu_734_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_4_fu_875_p2 <= "1" when (p_Result_8_4_fu_867_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_5_fu_1008_p2 <= "1" when (p_Result_8_5_fu_1000_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_6_fu_1141_p2 <= "1" when (p_Result_8_6_fu_1133_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_7_fu_1274_p2 <= "1" when (p_Result_8_7_fu_1266_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_8_fu_1407_p2 <= "1" when (p_Result_8_8_fu_1399_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_9_fu_1540_p2 <= "1" when (p_Result_8_9_fu_1532_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_fu_343_p2 <= "1" when (p_Result_8_fu_335_p3 = ap_const_lv10_0) else "0";
    p_Result_8_10_fu_1798_p3 <= (trunc_ln851_77_fu_1794_p1 & ap_const_lv6_0);
    p_Result_8_1_fu_468_p3 <= (trunc_ln851_67_fu_464_p1 & ap_const_lv6_0);
    p_Result_8_2_fu_601_p3 <= (trunc_ln851_68_fu_597_p1 & ap_const_lv6_0);
    p_Result_8_3_fu_734_p3 <= (trunc_ln851_69_fu_730_p1 & ap_const_lv6_0);
    p_Result_8_4_fu_867_p3 <= (trunc_ln851_70_fu_863_p1 & ap_const_lv6_0);
    p_Result_8_5_fu_1000_p3 <= (trunc_ln851_71_fu_996_p1 & ap_const_lv6_0);
    p_Result_8_6_fu_1133_p3 <= (trunc_ln851_72_fu_1129_p1 & ap_const_lv6_0);
    p_Result_8_7_fu_1266_p3 <= (trunc_ln851_73_fu_1262_p1 & ap_const_lv6_0);
    p_Result_8_8_fu_1399_p3 <= (trunc_ln851_74_fu_1395_p1 & ap_const_lv6_0);
    p_Result_8_9_fu_1532_p3 <= (trunc_ln851_75_fu_1528_p1 & ap_const_lv6_0);
    p_Result_8_fu_335_p3 <= (trunc_ln851_fu_331_p1 & ap_const_lv6_0);
    p_Result_8_s_fu_1665_p3 <= (trunc_ln851_76_fu_1661_p1 & ap_const_lv6_0);
    select_ln168_10_fu_1725_p3 <= 
        ap_const_lv12_0 when (tmp_221_fu_1717_p3(0) = '1') else 
        add_ln167_22_fu_1711_p2;
    select_ln168_11_fu_1858_p3 <= 
        ap_const_lv12_0 when (tmp_223_fu_1850_p3(0) = '1') else 
        add_ln167_23_fu_1844_p2;
    select_ln168_1_fu_528_p3 <= 
        ap_const_lv12_0 when (tmp_203_fu_520_p3(0) = '1') else 
        add_ln167_13_fu_514_p2;
    select_ln168_2_fu_661_p3 <= 
        ap_const_lv12_0 when (tmp_205_fu_653_p3(0) = '1') else 
        add_ln167_14_fu_647_p2;
    select_ln168_3_fu_794_p3 <= 
        ap_const_lv12_0 when (tmp_207_fu_786_p3(0) = '1') else 
        add_ln167_15_fu_780_p2;
    select_ln168_4_fu_927_p3 <= 
        ap_const_lv12_0 when (tmp_209_fu_919_p3(0) = '1') else 
        add_ln167_16_fu_913_p2;
    select_ln168_5_fu_1060_p3 <= 
        ap_const_lv12_0 when (tmp_211_fu_1052_p3(0) = '1') else 
        add_ln167_17_fu_1046_p2;
    select_ln168_6_fu_1193_p3 <= 
        ap_const_lv12_0 when (tmp_213_fu_1185_p3(0) = '1') else 
        add_ln167_18_fu_1179_p2;
    select_ln168_7_fu_1326_p3 <= 
        ap_const_lv12_0 when (tmp_215_fu_1318_p3(0) = '1') else 
        add_ln167_19_fu_1312_p2;
    select_ln168_8_fu_1459_p3 <= 
        ap_const_lv12_0 when (tmp_217_fu_1451_p3(0) = '1') else 
        add_ln167_20_fu_1445_p2;
    select_ln168_9_fu_1592_p3 <= 
        ap_const_lv12_0 when (tmp_219_fu_1584_p3(0) = '1') else 
        add_ln167_21_fu_1578_p2;
    select_ln168_fu_395_p3 <= 
        ap_const_lv12_0 when (tmp_201_fu_387_p3(0) = '1') else 
        add_ln167_12_fu_381_p2;
    select_ln169_10_fu_1753_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_10_fu_1747_p2(0) = '1') else 
        trunc_ln168_10_fu_1733_p1;
    select_ln169_11_fu_1886_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_11_fu_1880_p2(0) = '1') else 
        trunc_ln168_11_fu_1866_p1;
    select_ln169_1_fu_556_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_1_fu_550_p2(0) = '1') else 
        trunc_ln168_1_fu_536_p1;
    select_ln169_2_fu_689_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_2_fu_683_p2(0) = '1') else 
        trunc_ln168_2_fu_669_p1;
    select_ln169_3_fu_822_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_3_fu_816_p2(0) = '1') else 
        trunc_ln168_3_fu_802_p1;
    select_ln169_4_fu_955_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_4_fu_949_p2(0) = '1') else 
        trunc_ln168_4_fu_935_p1;
    select_ln169_5_fu_1088_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_5_fu_1082_p2(0) = '1') else 
        trunc_ln168_5_fu_1068_p1;
    select_ln169_6_fu_1221_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_6_fu_1215_p2(0) = '1') else 
        trunc_ln168_6_fu_1201_p1;
    select_ln169_7_fu_1354_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_7_fu_1348_p2(0) = '1') else 
        trunc_ln168_7_fu_1334_p1;
    select_ln169_8_fu_1487_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_8_fu_1481_p2(0) = '1') else 
        trunc_ln168_8_fu_1467_p1;
    select_ln169_9_fu_1620_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_9_fu_1614_p2(0) = '1') else 
        trunc_ln168_9_fu_1600_p1;
    select_ln169_fu_423_p3 <= 
        ap_const_lv10_3FF when (icmp_ln169_fu_417_p2(0) = '1') else 
        trunc_ln168_fu_403_p1;
    select_ln850_67_fu_496_p3 <= 
        select_ln851_1_fu_488_p3 when (icmp_ln850_67_fu_458_p2(0) = '1') else 
        sext_ln850_67_fu_454_p1;
    select_ln850_68_fu_629_p3 <= 
        select_ln851_2_fu_621_p3 when (icmp_ln850_68_fu_591_p2(0) = '1') else 
        sext_ln850_68_fu_587_p1;
    select_ln850_69_fu_762_p3 <= 
        select_ln851_3_fu_754_p3 when (icmp_ln850_69_fu_724_p2(0) = '1') else 
        sext_ln850_69_fu_720_p1;
    select_ln850_70_fu_895_p3 <= 
        select_ln851_4_fu_887_p3 when (icmp_ln850_70_fu_857_p2(0) = '1') else 
        sext_ln850_70_fu_853_p1;
    select_ln850_71_fu_1028_p3 <= 
        select_ln851_5_fu_1020_p3 when (icmp_ln850_71_fu_990_p2(0) = '1') else 
        sext_ln850_71_fu_986_p1;
    select_ln850_72_fu_1161_p3 <= 
        select_ln851_6_fu_1153_p3 when (icmp_ln850_72_fu_1123_p2(0) = '1') else 
        sext_ln850_72_fu_1119_p1;
    select_ln850_73_fu_1294_p3 <= 
        select_ln851_7_fu_1286_p3 when (icmp_ln850_73_fu_1256_p2(0) = '1') else 
        sext_ln850_73_fu_1252_p1;
    select_ln850_74_fu_1427_p3 <= 
        select_ln851_8_fu_1419_p3 when (icmp_ln850_74_fu_1389_p2(0) = '1') else 
        sext_ln850_74_fu_1385_p1;
    select_ln850_75_fu_1560_p3 <= 
        select_ln851_9_fu_1552_p3 when (icmp_ln850_75_fu_1522_p2(0) = '1') else 
        sext_ln850_75_fu_1518_p1;
    select_ln850_76_fu_1693_p3 <= 
        select_ln851_10_fu_1685_p3 when (icmp_ln850_76_fu_1655_p2(0) = '1') else 
        sext_ln850_76_fu_1651_p1;
    select_ln850_77_fu_1826_p3 <= 
        select_ln851_11_fu_1818_p3 when (icmp_ln850_77_fu_1788_p2(0) = '1') else 
        sext_ln850_77_fu_1784_p1;
    select_ln850_fu_363_p3 <= 
        select_ln851_fu_355_p3 when (icmp_ln850_fu_325_p2(0) = '1') else 
        sext_ln850_fu_321_p1;
    select_ln851_10_fu_1685_p3 <= 
        sext_ln850_76_fu_1651_p1 when (icmp_ln851_10_fu_1673_p2(0) = '1') else 
        add_ln700_76_fu_1679_p2;
    select_ln851_11_fu_1818_p3 <= 
        sext_ln850_77_fu_1784_p1 when (icmp_ln851_11_fu_1806_p2(0) = '1') else 
        add_ln700_77_fu_1812_p2;
    select_ln851_1_fu_488_p3 <= 
        sext_ln850_67_fu_454_p1 when (icmp_ln851_1_fu_476_p2(0) = '1') else 
        add_ln700_67_fu_482_p2;
    select_ln851_2_fu_621_p3 <= 
        sext_ln850_68_fu_587_p1 when (icmp_ln851_2_fu_609_p2(0) = '1') else 
        add_ln700_68_fu_615_p2;
    select_ln851_3_fu_754_p3 <= 
        sext_ln850_69_fu_720_p1 when (icmp_ln851_3_fu_742_p2(0) = '1') else 
        add_ln700_69_fu_748_p2;
    select_ln851_4_fu_887_p3 <= 
        sext_ln850_70_fu_853_p1 when (icmp_ln851_4_fu_875_p2(0) = '1') else 
        add_ln700_70_fu_881_p2;
    select_ln851_5_fu_1020_p3 <= 
        sext_ln850_71_fu_986_p1 when (icmp_ln851_5_fu_1008_p2(0) = '1') else 
        add_ln700_71_fu_1014_p2;
    select_ln851_6_fu_1153_p3 <= 
        sext_ln850_72_fu_1119_p1 when (icmp_ln851_6_fu_1141_p2(0) = '1') else 
        add_ln700_72_fu_1147_p2;
    select_ln851_7_fu_1286_p3 <= 
        sext_ln850_73_fu_1252_p1 when (icmp_ln851_7_fu_1274_p2(0) = '1') else 
        add_ln700_73_fu_1280_p2;
    select_ln851_8_fu_1419_p3 <= 
        sext_ln850_74_fu_1385_p1 when (icmp_ln851_8_fu_1407_p2(0) = '1') else 
        add_ln700_74_fu_1413_p2;
    select_ln851_9_fu_1552_p3 <= 
        sext_ln850_75_fu_1518_p1 when (icmp_ln851_9_fu_1540_p2(0) = '1') else 
        add_ln700_75_fu_1546_p2;
    select_ln851_fu_355_p3 <= 
        sext_ln850_fu_321_p1 when (icmp_ln851_fu_343_p2(0) = '1') else 
        add_ln700_fu_349_p2;
        sext_ln850_67_fu_454_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_128_fu_444_p4),13));

        sext_ln850_68_fu_587_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_129_fu_577_p4),13));

        sext_ln850_69_fu_720_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_130_fu_710_p4),13));

        sext_ln850_70_fu_853_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_131_fu_843_p4),13));

        sext_ln850_71_fu_986_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_132_fu_976_p4),13));

        sext_ln850_72_fu_1119_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_133_fu_1109_p4),13));

        sext_ln850_73_fu_1252_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_134_fu_1242_p4),13));

        sext_ln850_74_fu_1385_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_135_fu_1375_p4),13));

        sext_ln850_75_fu_1518_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_136_fu_1508_p4),13));

        sext_ln850_76_fu_1651_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_137_fu_1641_p4),13));

        sext_ln850_77_fu_1784_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_138_fu_1774_p4),13));

        sext_ln850_fu_321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_311_p4),13));

    shl_ln1118_65_fu_569_p3 <= (data_2_V_read & ap_const_lv10_0);
    shl_ln1118_66_fu_702_p3 <= (data_3_V_read & ap_const_lv10_0);
    shl_ln1118_67_fu_835_p3 <= (data_4_V_read & ap_const_lv10_0);
    shl_ln1118_68_fu_968_p3 <= (data_5_V_read & ap_const_lv10_0);
    shl_ln1118_69_fu_1101_p3 <= (data_6_V_read & ap_const_lv10_0);
    shl_ln1118_70_fu_1234_p3 <= (data_7_V_read & ap_const_lv10_0);
    shl_ln1118_71_fu_1367_p3 <= (data_8_V_read & ap_const_lv10_0);
    shl_ln1118_72_fu_1500_p3 <= (data_9_V_read & ap_const_lv10_0);
    shl_ln1118_73_fu_1633_p3 <= (data_10_V_read & ap_const_lv10_0);
    shl_ln1118_74_fu_1766_p3 <= (data_11_V_read & ap_const_lv10_0);
    shl_ln1118_s_fu_436_p3 <= (data_1_V_read & ap_const_lv10_0);
    shl_ln_fu_303_p3 <= (data_0_V_read & ap_const_lv10_0);
    sigmoid_table8_address0 <= zext_ln170_fu_431_p1(10 - 1 downto 0);
    sigmoid_table8_address1 <= zext_ln170_1_fu_564_p1(10 - 1 downto 0);
    sigmoid_table8_address10 <= zext_ln170_10_fu_1761_p1(10 - 1 downto 0);
    sigmoid_table8_address11 <= zext_ln170_11_fu_1894_p1(10 - 1 downto 0);
    sigmoid_table8_address2 <= zext_ln170_2_fu_697_p1(10 - 1 downto 0);
    sigmoid_table8_address3 <= zext_ln170_3_fu_830_p1(10 - 1 downto 0);
    sigmoid_table8_address4 <= zext_ln170_4_fu_963_p1(10 - 1 downto 0);
    sigmoid_table8_address5 <= zext_ln170_5_fu_1096_p1(10 - 1 downto 0);
    sigmoid_table8_address6 <= zext_ln170_6_fu_1229_p1(10 - 1 downto 0);
    sigmoid_table8_address7 <= zext_ln170_7_fu_1362_p1(10 - 1 downto 0);
    sigmoid_table8_address8 <= zext_ln170_8_fu_1495_p1(10 - 1 downto 0);
    sigmoid_table8_address9 <= zext_ln170_9_fu_1628_p1(10 - 1 downto 0);

    sigmoid_table8_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table8_ce0 <= ap_const_logic_1;
        else 
            sigmoid_table8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table8_ce1_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table8_ce1 <= ap_const_logic_1;
        else 
            sigmoid_table8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table8_ce10_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table8_ce10 <= ap_const_logic_1;
        else 
            sigmoid_table8_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table8_ce11_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table8_ce11 <= ap_const_logic_1;
        else 
            sigmoid_table8_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table8_ce2_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table8_ce2 <= ap_const_logic_1;
        else 
            sigmoid_table8_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table8_ce3_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table8_ce3 <= ap_const_logic_1;
        else 
            sigmoid_table8_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table8_ce4_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table8_ce4 <= ap_const_logic_1;
        else 
            sigmoid_table8_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table8_ce5_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table8_ce5 <= ap_const_logic_1;
        else 
            sigmoid_table8_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table8_ce6_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table8_ce6 <= ap_const_logic_1;
        else 
            sigmoid_table8_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table8_ce7_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table8_ce7 <= ap_const_logic_1;
        else 
            sigmoid_table8_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table8_ce8_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table8_ce8 <= ap_const_logic_1;
        else 
            sigmoid_table8_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table8_ce9_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table8_ce9 <= ap_const_logic_1;
        else 
            sigmoid_table8_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_128_fu_444_p4 <= data_1_V_read(15 downto 4);
    tmp_129_fu_577_p4 <= data_2_V_read(15 downto 4);
    tmp_130_fu_710_p4 <= data_3_V_read(15 downto 4);
    tmp_131_fu_843_p4 <= data_4_V_read(15 downto 4);
    tmp_132_fu_976_p4 <= data_5_V_read(15 downto 4);
    tmp_133_fu_1109_p4 <= data_6_V_read(15 downto 4);
    tmp_134_fu_1242_p4 <= data_7_V_read(15 downto 4);
    tmp_135_fu_1375_p4 <= data_8_V_read(15 downto 4);
    tmp_136_fu_1508_p4 <= data_9_V_read(15 downto 4);
    tmp_137_fu_1641_p4 <= data_10_V_read(15 downto 4);
    tmp_138_fu_1774_p4 <= data_11_V_read(15 downto 4);
    tmp_201_fu_387_p3 <= add_ln167_fu_375_p2(12 downto 12);
    tmp_202_fu_407_p4 <= select_ln168_fu_395_p3(11 downto 10);
    tmp_203_fu_520_p3 <= add_ln167_1_fu_508_p2(12 downto 12);
    tmp_204_fu_540_p4 <= select_ln168_1_fu_528_p3(11 downto 10);
    tmp_205_fu_653_p3 <= add_ln167_2_fu_641_p2(12 downto 12);
    tmp_206_fu_673_p4 <= select_ln168_2_fu_661_p3(11 downto 10);
    tmp_207_fu_786_p3 <= add_ln167_3_fu_774_p2(12 downto 12);
    tmp_208_fu_806_p4 <= select_ln168_3_fu_794_p3(11 downto 10);
    tmp_209_fu_919_p3 <= add_ln167_4_fu_907_p2(12 downto 12);
    tmp_210_fu_939_p4 <= select_ln168_4_fu_927_p3(11 downto 10);
    tmp_211_fu_1052_p3 <= add_ln167_5_fu_1040_p2(12 downto 12);
    tmp_212_fu_1072_p4 <= select_ln168_5_fu_1060_p3(11 downto 10);
    tmp_213_fu_1185_p3 <= add_ln167_6_fu_1173_p2(12 downto 12);
    tmp_214_fu_1205_p4 <= select_ln168_6_fu_1193_p3(11 downto 10);
    tmp_215_fu_1318_p3 <= add_ln167_7_fu_1306_p2(12 downto 12);
    tmp_216_fu_1338_p4 <= select_ln168_7_fu_1326_p3(11 downto 10);
    tmp_217_fu_1451_p3 <= add_ln167_8_fu_1439_p2(12 downto 12);
    tmp_218_fu_1471_p4 <= select_ln168_8_fu_1459_p3(11 downto 10);
    tmp_219_fu_1584_p3 <= add_ln167_9_fu_1572_p2(12 downto 12);
    tmp_220_fu_1604_p4 <= select_ln168_9_fu_1592_p3(11 downto 10);
    tmp_221_fu_1717_p3 <= add_ln167_10_fu_1705_p2(12 downto 12);
    tmp_222_fu_1737_p4 <= select_ln168_10_fu_1725_p3(11 downto 10);
    tmp_223_fu_1850_p3 <= add_ln167_11_fu_1838_p2(12 downto 12);
    tmp_224_fu_1870_p4 <= select_ln168_11_fu_1858_p3(11 downto 10);
    tmp_s_fu_311_p4 <= data_0_V_read(15 downto 4);
    trunc_ln167_10_fu_1701_p1 <= select_ln850_76_fu_1693_p3(12 - 1 downto 0);
    trunc_ln167_11_fu_1834_p1 <= select_ln850_77_fu_1826_p3(12 - 1 downto 0);
    trunc_ln167_1_fu_504_p1 <= select_ln850_67_fu_496_p3(12 - 1 downto 0);
    trunc_ln167_2_fu_637_p1 <= select_ln850_68_fu_629_p3(12 - 1 downto 0);
    trunc_ln167_3_fu_770_p1 <= select_ln850_69_fu_762_p3(12 - 1 downto 0);
    trunc_ln167_4_fu_903_p1 <= select_ln850_70_fu_895_p3(12 - 1 downto 0);
    trunc_ln167_5_fu_1036_p1 <= select_ln850_71_fu_1028_p3(12 - 1 downto 0);
    trunc_ln167_6_fu_1169_p1 <= select_ln850_72_fu_1161_p3(12 - 1 downto 0);
    trunc_ln167_7_fu_1302_p1 <= select_ln850_73_fu_1294_p3(12 - 1 downto 0);
    trunc_ln167_8_fu_1435_p1 <= select_ln850_74_fu_1427_p3(12 - 1 downto 0);
    trunc_ln167_9_fu_1568_p1 <= select_ln850_75_fu_1560_p3(12 - 1 downto 0);
    trunc_ln167_fu_371_p1 <= select_ln850_fu_363_p3(12 - 1 downto 0);
    trunc_ln168_10_fu_1733_p1 <= select_ln168_10_fu_1725_p3(10 - 1 downto 0);
    trunc_ln168_11_fu_1866_p1 <= select_ln168_11_fu_1858_p3(10 - 1 downto 0);
    trunc_ln168_1_fu_536_p1 <= select_ln168_1_fu_528_p3(10 - 1 downto 0);
    trunc_ln168_2_fu_669_p1 <= select_ln168_2_fu_661_p3(10 - 1 downto 0);
    trunc_ln168_3_fu_802_p1 <= select_ln168_3_fu_794_p3(10 - 1 downto 0);
    trunc_ln168_4_fu_935_p1 <= select_ln168_4_fu_927_p3(10 - 1 downto 0);
    trunc_ln168_5_fu_1068_p1 <= select_ln168_5_fu_1060_p3(10 - 1 downto 0);
    trunc_ln168_6_fu_1201_p1 <= select_ln168_6_fu_1193_p3(10 - 1 downto 0);
    trunc_ln168_7_fu_1334_p1 <= select_ln168_7_fu_1326_p3(10 - 1 downto 0);
    trunc_ln168_8_fu_1467_p1 <= select_ln168_8_fu_1459_p3(10 - 1 downto 0);
    trunc_ln168_9_fu_1600_p1 <= select_ln168_9_fu_1592_p3(10 - 1 downto 0);
    trunc_ln168_fu_403_p1 <= select_ln168_fu_395_p3(10 - 1 downto 0);
    trunc_ln851_67_fu_464_p1 <= data_1_V_read(4 - 1 downto 0);
    trunc_ln851_68_fu_597_p1 <= data_2_V_read(4 - 1 downto 0);
    trunc_ln851_69_fu_730_p1 <= data_3_V_read(4 - 1 downto 0);
    trunc_ln851_70_fu_863_p1 <= data_4_V_read(4 - 1 downto 0);
    trunc_ln851_71_fu_996_p1 <= data_5_V_read(4 - 1 downto 0);
    trunc_ln851_72_fu_1129_p1 <= data_6_V_read(4 - 1 downto 0);
    trunc_ln851_73_fu_1262_p1 <= data_7_V_read(4 - 1 downto 0);
    trunc_ln851_74_fu_1395_p1 <= data_8_V_read(4 - 1 downto 0);
    trunc_ln851_75_fu_1528_p1 <= data_9_V_read(4 - 1 downto 0);
    trunc_ln851_76_fu_1661_p1 <= data_10_V_read(4 - 1 downto 0);
    trunc_ln851_77_fu_1794_p1 <= data_11_V_read(4 - 1 downto 0);
    trunc_ln851_fu_331_p1 <= data_0_V_read(4 - 1 downto 0);
    zext_ln170_10_fu_1761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_10_fu_1753_p3),64));
    zext_ln170_11_fu_1894_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_11_fu_1886_p3),64));
    zext_ln170_1_fu_564_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_1_fu_556_p3),64));
    zext_ln170_2_fu_697_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_2_fu_689_p3),64));
    zext_ln170_3_fu_830_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_3_fu_822_p3),64));
    zext_ln170_4_fu_963_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_4_fu_955_p3),64));
    zext_ln170_5_fu_1096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_5_fu_1088_p3),64));
    zext_ln170_6_fu_1229_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_6_fu_1221_p3),64));
    zext_ln170_7_fu_1362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_7_fu_1354_p3),64));
    zext_ln170_8_fu_1495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_8_fu_1487_p3),64));
    zext_ln170_9_fu_1628_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_9_fu_1620_p3),64));
    zext_ln170_fu_431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln169_fu_423_p3),64));
    zext_ln703_10_fu_1939_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table8_q10),16));
    zext_ln703_11_fu_1943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table8_q11),16));
    zext_ln703_1_fu_1903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table8_q1),16));
    zext_ln703_2_fu_1907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table8_q2),16));
    zext_ln703_3_fu_1911_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table8_q3),16));
    zext_ln703_4_fu_1915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table8_q4),16));
    zext_ln703_5_fu_1919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table8_q5),16));
    zext_ln703_6_fu_1923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table8_q6),16));
    zext_ln703_7_fu_1927_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table8_q7),16));
    zext_ln703_8_fu_1931_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table8_q8),16));
    zext_ln703_9_fu_1935_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table8_q9),16));
    zext_ln703_fu_1899_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table8_q0),16));
end behav;
