\doxysection{Mem\+Sys\+Ctl\+\_\+\+Type Struct Reference}
\hypertarget{struct_mem_sys_ctl___type}{}\label{struct_mem_sys_ctl___type}\index{MemSysCtl\_Type@{MemSysCtl\_Type}}


Structure type to access the Memory System Control Registers (MEMSYSCTL).  




{\ttfamily \#include $<$core\+\_\+cm55.\+h$>$}



Collaboration diagram for Mem\+Sys\+Ctl\+\_\+\+Type\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=166pt]{struct_mem_sys_ctl___type__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf7ab00e25170faced6023d7f387319c5}{MSCR}}
\item 
\mbox{\hyperlink{_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga173e03baeebcf7476f3f11b19fc6744a}{PFCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaeab57fe9b109127c3a1e1ecc508247c7}{RESERVED1}} \mbox{[}2U\mbox{]}
\item 
\mbox{\hyperlink{_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga18d1734811b40e7edf6e5213bf336ca8}{ITCMCR}}
\item 
\mbox{\hyperlink{_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad5a9c8098433fa3ac108487e0ccd9cfc}{DTCMCR}}
\item 
\mbox{\hyperlink{_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4f28bbd8ac5d7711b7eefcd16458eb5a}{PAHBCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab77679a6c2745379a57f9c7155bfd606}{RESERVED2}} \mbox{[}313U\mbox{]}
\item 
\mbox{\hyperlink{_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab66c0a54637c8b7d0d4b1cb792744092}{ITGU\+\_\+\+CTRL}}
\item 
\mbox{\hyperlink{_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga72ea3a63a719b8a7b8f3fe9c2e684124}{ITGU\+\_\+\+CFG}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7362542c431beabf242dcab33471da81}{RESERVED3}} \mbox{[}2U\mbox{]}
\item 
\mbox{\hyperlink{_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3919fe0388446bfe403cb0ad41bb400e}{ITGU\+\_\+\+LUT}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga69f82df3423581cb720a7615cfcd28ca}{RESERVED4}} \mbox{[}44U\mbox{]}
\item 
\mbox{\hyperlink{_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga52ece715123311355eb86c601aebf357}{DTGU\+\_\+\+CTRL}}
\item 
\mbox{\hyperlink{_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga731fe42d219dff4a0e742a50c5503403}{DTGU\+\_\+\+CFG}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga95ce4179fa1b1d27fe791e61011f1ee7}{RESERVED5}} \mbox{[}2U\mbox{]}
\item 
\mbox{\hyperlink{_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2ca1f43e85a564e594f65850dd0b2ac0}{DTGU\+\_\+\+LUT}} \mbox{[}16U\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Memory System Control Registers (MEMSYSCTL). 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source_l01410}{1410}} of file \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_core_2_include_2core__cm55_8h}{core\+\_\+cm55.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_core_2_include_2core__cm85_8h}{core\+\_\+cm85.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{_include_2core__cm55_8h}{core\+\_\+cm55.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{_include_2core__cm85_8h}{core\+\_\+cm85.\+h}}\end{DoxyCompactItemize}
