Release 8.2i - xst I.31
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.16 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.17 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: SAD_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SAD_Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SAD_Top"
Output Format                      : NGC
Target Device                      : xc2v8000-5-ff1152

---- Source Options
Top Module Name                    : SAD_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : SAD_Top.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../src/sad_beh.v" in library work
Compiling verilog file "dp_sram_coregen.v" in library work
Module <SAD> compiled
Compiling verilog file "../src/sad_top.v" in library work
Module <dp_sram_coregen> compiled
Module <SAD_Top> compiled
No errors in compilation
Analysis of file <"SAD_Top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <SAD_Top> in library <work>.

Analyzing hierarchy for module <SAD> in library <work> with parameters.
	S0 = "000"
	S1 = "001"
	S2 = "010"
	S3 = "100"
	S3a = "011"
	S4 = "101"

Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <SAD_Top>.
WARNING:Xst:2211 - "dp_sram_coregen.v" line 43: Instantiating black box module <dp_sram_coregen>.
WARNING:Xst:2211 - "dp_sram_coregen.v" line 59: Instantiating black box module <dp_sram_coregen>.
Module <SAD_Top> is correct for synthesis.
 
Analyzing module <SAD> in library <work>.
	S0 = 3'b000
	S1 = 3'b001
	S2 = 3'b010
	S3a = 3'b011
	S3 = 3'b100
	S4 = 3'b101
	Calling function <ABSDiff>.
Module <SAD> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:1304 - Contents of register <RW> in unit <SAD> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <SAD>.
    Related source file is "../src/sad_beh.v".
    Register <B_Addr> equivalent to <A_Addr> has been removed
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <En>.
    Found 8-bit register for signal <A_Addr>.
    Found 32-bit register for signal <SAD_Out>.
    Found 1-bit register for signal <Done>.
    Found 32-bit adder for signal <$addsub0000> created at line 86.
    Found 32-bit adder for signal <$addsub0001> created at line 88.
    Found 33-bit comparator greatequal for signal <$cmp_ge0000> created at line 72.
    Found 8-bit comparator greater for signal <$cmp_gt0000> created at line 34.
    Found 33-bit comparator less for signal <$cmp_lt0000> created at line 72.
    Found 8-bit subtractor for signal <ABSDiff/1/ABSDiff>.
    Found 32-bit register for signal <I>.
    Found 32-bit register for signal <Sum>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 106 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <SAD> synthesized.


Synthesizing Unit <SAD_Top>.
    Related source file is "../src/sad_top.v".
Unit <SAD_Top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 8-bit subtractor                                      : 1
# Registers                                            : 6
 1-bit register                                        : 2
 32-bit register                                       : 3
 8-bit register                                        : 1
# Comparators                                          : 3
 33-bit comparator greatequal                          : 1
 33-bit comparator less                                : 1
 8-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <SAD_Core/State> on signal <State[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 111
 101   | 110
-------------------
Loading device for application Rf_Device from file '2v8000.nph' in environment C:\Xilinx.
Executing edif2ngd -noa "dp_sram_coregen.edn" "dp_sram_coregen.ngo"
Release 8.2i - edif2ngd I.31
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 8.2i edif2ngd I.31
INFO:NgdBuild - Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
Writing module to "dp_sram_coregen.ngo"...
Loading core <dp_sram_coregen> for timing and area information for instance <SADMemA>.
Loading core <dp_sram_coregen> for timing and area information for instance <SADMemB>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 8-bit subtractor                                      : 1
# Registers                                            : 109
 Flip-Flops                                            : 109
# Comparators                                          : 3
 33-bit comparator greatequal                          : 1
 33-bit comparator less                                : 1
 8-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1988 - Unit <SAD>: instances <Mcompar__cmp_lt0000>, <Mcompar__cmp_ge0000> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_3> are dual, second instance is removed

Optimizing unit <SAD_Top> ...

Optimizing unit <SAD> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SAD_Top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 109
 Flip-Flops                                            : 109

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SAD_Top.ngr
Top Level Output File Name         : SAD_Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 197

Cell Usage :
# BELS                             : 325
#      GND                         : 3
#      INV                         : 2
#      LUT1                        : 56
#      LUT2                        : 24
#      LUT3                        : 9
#      LUT4                        : 74
#      MUXCY                       : 85
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 70
# FlipFlops/Latches                : 109
#      FDR                         : 108
#      FDRSE                       : 1
# RAMS                             : 2
#      RAMB16_S9_S36               : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 196
#      IBUF                        : 99
#      OBUF                        : 97
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v8000ff1152-5 

 Number of Slices:                     109  out of  46592     0%  
 Number of Slice Flip Flops:           109  out of  93184     0%  
 Number of 4 input LUTs:               165  out of  93184     0%  
 Number of IOs:                        197
 Number of bonded IOBs:                197  out of    824    23%  
 Number of BRAMs:                        2  out of    168     1%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 111   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.189ns (Maximum Frequency: 75.821MHz)
   Minimum input arrival time before clock: 3.750ns
   Maximum output required time after clock: 6.648ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 13.189ns (frequency: 75.821MHz)
  Total number of paths / destination ports: 35116 / 162
-------------------------------------------------------------------------
Delay:               13.189ns (Levels of Logic = 47)
  Source:            SADMemB/B6 (RAM)
  Destination:       SAD_Core/Sum_31 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: SADMemB/B6 to SAD_Core/Sum_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9_S36:CLKA->DOA0    3   2.302   0.878  B6 (douta<0>)
     end scope: 'SADMemB'
     LUT2:I0->O            1   0.382   0.000  SAD_Core/Mcompar__cmp_gt0000_lut<0> (SAD_Core/N22)
     MUXCY:S->O            1   0.259   0.000  SAD_Core/Mcompar__cmp_gt0000_cy<0> (SAD_Core/Mcompar__cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Mcompar__cmp_gt0000_cy<1> (SAD_Core/Mcompar__cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Mcompar__cmp_gt0000_cy<2> (SAD_Core/Mcompar__cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Mcompar__cmp_gt0000_cy<3> (SAD_Core/Mcompar__cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Mcompar__cmp_gt0000_cy<4> (SAD_Core/Mcompar__cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Mcompar__cmp_gt0000_cy<5> (SAD_Core/Mcompar__cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Mcompar__cmp_gt0000_cy<6> (SAD_Core/Mcompar__cmp_gt0000_cy<6>)
     MUXCY:CI->O           8   0.820   0.760  SAD_Core/Mcompar__cmp_gt0000_cy<7> (SAD_Core/Mcompar__cmp_gt0000_cy<7>)
     LUT3:I2->O            1   0.382   0.480  SAD_Core/_mux0002<0>1 (SAD_Core/_mux0002<0>)
     LUT4:I2->O            1   0.382   0.000  SAD_Core/Msub_ABSDiff_1_ABSDiff_lut<0> (SAD_Core/N6)
     MUXCY:S->O            1   0.259   0.000  SAD_Core/Msub_ABSDiff_1_ABSDiff_cy<0> (SAD_Core/Msub_ABSDiff_1_ABSDiff_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Msub_ABSDiff_1_ABSDiff_cy<1> (SAD_Core/Msub_ABSDiff_1_ABSDiff_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Msub_ABSDiff_1_ABSDiff_cy<2> (SAD_Core/Msub_ABSDiff_1_ABSDiff_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Msub_ABSDiff_1_ABSDiff_cy<3> (SAD_Core/Msub_ABSDiff_1_ABSDiff_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Msub_ABSDiff_1_ABSDiff_cy<4> (SAD_Core/Msub_ABSDiff_1_ABSDiff_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Msub_ABSDiff_1_ABSDiff_cy<5> (SAD_Core/Msub_ABSDiff_1_ABSDiff_cy<5>)
     MUXCY:CI->O           0   0.046   0.000  SAD_Core/Msub_ABSDiff_1_ABSDiff_cy<6> (SAD_Core/Msub_ABSDiff_1_ABSDiff_cy<6>)
     XORCY:CI->O           1   1.107   0.631  SAD_Core/Msub_ABSDiff_1_ABSDiff_xor<7> (SAD_Core/ABSDiff_1_ABSDiff<7>)
     LUT2:I1->O            1   0.382   0.000  SAD_Core/Madd__addsub0000_lut<7> (SAD_Core/N38)
     MUXCY:S->O            1   0.259   0.000  SAD_Core/Madd__addsub0000_cy<7> (SAD_Core/Madd__addsub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<8> (SAD_Core/Madd__addsub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<9> (SAD_Core/Madd__addsub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<10> (SAD_Core/Madd__addsub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<11> (SAD_Core/Madd__addsub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<12> (SAD_Core/Madd__addsub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<13> (SAD_Core/Madd__addsub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<14> (SAD_Core/Madd__addsub0000_cy<14>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<15> (SAD_Core/Madd__addsub0000_cy<15>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<16> (SAD_Core/Madd__addsub0000_cy<16>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<17> (SAD_Core/Madd__addsub0000_cy<17>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<18> (SAD_Core/Madd__addsub0000_cy<18>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<19> (SAD_Core/Madd__addsub0000_cy<19>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<20> (SAD_Core/Madd__addsub0000_cy<20>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<21> (SAD_Core/Madd__addsub0000_cy<21>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<22> (SAD_Core/Madd__addsub0000_cy<22>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<23> (SAD_Core/Madd__addsub0000_cy<23>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<24> (SAD_Core/Madd__addsub0000_cy<24>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<25> (SAD_Core/Madd__addsub0000_cy<25>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<26> (SAD_Core/Madd__addsub0000_cy<26>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<27> (SAD_Core/Madd__addsub0000_cy<27>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<28> (SAD_Core/Madd__addsub0000_cy<28>)
     MUXCY:CI->O           1   0.046   0.000  SAD_Core/Madd__addsub0000_cy<29> (SAD_Core/Madd__addsub0000_cy<29>)
     MUXCY:CI->O           0   0.046   0.000  SAD_Core/Madd__addsub0000_cy<30> (SAD_Core/Madd__addsub0000_cy<30>)
     XORCY:CI->O           1   1.107   0.485  SAD_Core/Madd__addsub0000_xor<31> (SAD_Core/_addsub0000<31>)
     LUT4:I3->O            1   0.382   0.000  SAD_Core/_mux0000<0>1 (SAD_Core/_mux0000<0>)
     FDR:D                     0.322          SAD_Core/Sum_31
    ----------------------------------------
    Total                     13.189ns (9.955ns logic, 3.234ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 200 / 200
-------------------------------------------------------------------------
Offset:              3.750ns (Levels of Logic = 3)
  Source:            Rst_Core (PAD)
  Destination:       SAD_Core/En (FF)
  Destination Clock: Clk rising

  Data Path: Rst_Core to SAD_Core/En
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   0.718   1.277  Rst_Core_IBUF (Rst_Core_IBUF)
     LUT4:I0->O            1   0.382   0.000  SAD_Core/_or00001 (N93)
     MUXF5:I1->O           9   0.379   0.750  SAD_Core/_or0000_f5 (SAD_Core/_or0000)
     FDR:R                     0.244          SAD_Core/En
    ----------------------------------------
    Total                      3.750ns (1.723ns logic, 2.027ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 97 / 97
-------------------------------------------------------------------------
Offset:              6.648ns (Levels of Logic = 2)
  Source:            SADMemA/B6 (RAM)
  Destination:       MA_do31<31> (PAD)
  Source Clock:      Clk rising

  Data Path: SADMemA/B6 to MA_do31<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9_S36:CLKB->DOB31    1   2.302   0.450  B6 (doutb<31>)
     end scope: 'SADMemA'
     OBUF:I->O                 3.896          MA_do31_31_OBUF (MA_do31<31>)
    ----------------------------------------
    Total                      6.648ns (6.198ns logic, 0.450ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================
CPU : 28.11 / 28.30 s | Elapsed : 28.00 / 28.00 s
 
--> 

Total memory usage is 282720 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

