<html><head><title>Icestorm: CASPL (32-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>CASPL (32-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  caspl w0, w1, w2, w3, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 70 nops): 6.002</p><p>Issues: 3.003</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 3.003</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>76011</td><td>36483</td><td>3031</td><td>1</td><td>3030</td><td>1</td><td>3003</td><td>0</td><td>11250</td><td>0</td><td>3003</td><td>2002</td><td>4004</td><td>0</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76006</td><td>34964</td><td>3004</td><td>1</td><td>3003</td><td>0</td><td>10229</td><td>155653</td><td>76985</td><td>532</td><td>21480</td><td>17396</td><td>12662</td><td>36</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76007</td><td>34748</td><td>3007</td><td>1</td><td>3006</td><td>0</td><td>3006</td><td>0</td><td>11027</td><td>0</td><td>3006</td><td>2004</td><td>4008</td><td>0</td><td>2002</td><td>7007</td><td>1</td><td>3000</td><td>3002</td></tr><tr><td>76006</td><td>35118</td><td>3004</td><td>1</td><td>3003</td><td>0</td><td>3003</td><td>0</td><td>11011</td><td>0</td><td>3003</td><td>2002</td><td>4004</td><td>0</td><td>2002</td><td>7007</td><td>1</td><td>3000</td><td>3002</td></tr><tr><td>76006</td><td>35316</td><td>3004</td><td>1</td><td>3003</td><td>0</td><td>3003</td><td>0</td><td>11011</td><td>0</td><td>3003</td><td>2002</td><td>4004</td><td>0</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76006</td><td>34910</td><td>3004</td><td>1</td><td>3003</td><td>0</td><td>3003</td><td>0</td><td>11011</td><td>0</td><td>3003</td><td>2002</td><td>4004</td><td>0</td><td>2002</td><td>7007</td><td>1</td><td>3000</td><td>3002</td></tr><tr><td>76004</td><td>34653</td><td>3001</td><td>1</td><td>3000</td><td>0</td><td>3003</td><td>0</td><td>11011</td><td>0</td><td>3003</td><td>2002</td><td>4004</td><td>0</td><td>2002</td><td>7007</td><td>1</td><td>3000</td><td>3002</td></tr><tr><td>76006</td><td>35102</td><td>3004</td><td>1</td><td>3003</td><td>0</td><td>3003</td><td>0</td><td>11011</td><td>0</td><td>3003</td><td>2002</td><td>4004</td><td>0</td><td>2002</td><td>7007</td><td>1</td><td>3000</td><td>3002</td></tr><tr><td>76006</td><td>34418</td><td>3004</td><td>1</td><td>3003</td><td>0</td><td>3003</td><td>0</td><td>11011</td><td>0</td><td>3003</td><td>2002</td><td>4004</td><td>0</td><td>2002</td><td>7007</td><td>1</td><td>3000</td><td>3002</td></tr><tr><td>76006</td><td>34884</td><td>3004</td><td>1</td><td>3003</td><td>0</td><td>3003</td><td>0</td><td>11011</td><td>0</td><td>3003</td><td>2002</td><td>4004</td><td>0</td><td>2002</td><td>7007</td><td>1</td><td>3000</td><td>3002</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  caspl w0, w1, w2, w3, [x6]
  add x6, x6, 8</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 19.0052</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>70204</td><td>190052</td><td>55060</td><td>25060</td><td>30000</td><td>25054</td><td>30002</td><td>75532</td><td>2245234</td><td>0</td><td>55056</td><td>30202</td><td>40003</td><td>0</td><td>30202</td><td>70004</td><td>24960</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>190052</td><td>55060</td><td>25060</td><td>30000</td><td>25054</td><td>30038</td><td>75663</td><td>2244614</td><td>0</td><td>55096</td><td>30238</td><td>40051</td><td>0</td><td>30202</td><td>70004</td><td>24960</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>190052</td><td>55060</td><td>25060</td><td>30000</td><td>25054</td><td>30002</td><td>75532</td><td>2245262</td><td>0</td><td>55056</td><td>30202</td><td>40003</td><td>0</td><td>30240</td><td>70082</td><td>24955</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>190053</td><td>55060</td><td>25060</td><td>30000</td><td>25054</td><td>30038</td><td>72115</td><td>2244686</td><td>0</td><td>53922</td><td>30238</td><td>40051</td><td>0</td><td>30202</td><td>70004</td><td>24960</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>190052</td><td>55060</td><td>25060</td><td>30000</td><td>25054</td><td>30002</td><td>75532</td><td>2245262</td><td>0</td><td>55056</td><td>30202</td><td>40003</td><td>0</td><td>30238</td><td>70088</td><td>24202</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>190057</td><td>55060</td><td>25060</td><td>30000</td><td>25054</td><td>30002</td><td>75532</td><td>2245262</td><td>0</td><td>55056</td><td>30202</td><td>40003</td><td>0</td><td>30202</td><td>70004</td><td>24960</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>190052</td><td>55060</td><td>25060</td><td>30000</td><td>25054</td><td>30002</td><td>75532</td><td>2245262</td><td>0</td><td>55056</td><td>30202</td><td>40003</td><td>0</td><td>30202</td><td>70004</td><td>24960</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>190052</td><td>55060</td><td>25060</td><td>30000</td><td>25054</td><td>30002</td><td>75532</td><td>2245262</td><td>0</td><td>55056</td><td>30202</td><td>40003</td><td>0</td><td>30238</td><td>70088</td><td>24897</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>190052</td><td>55060</td><td>25060</td><td>30000</td><td>25054</td><td>30002</td><td>75532</td><td>2245262</td><td>0</td><td>55056</td><td>30202</td><td>40003</td><td>0</td><td>30202</td><td>70004</td><td>24960</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>190052</td><td>55060</td><td>25060</td><td>30000</td><td>25054</td><td>30002</td><td>75532</td><td>2245262</td><td>0</td><td>55056</td><td>30202</td><td>40003</td><td>0</td><td>30202</td><td>70004</td><td>24960</td><td>30000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 19.0052</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>70040</td><td>190588</td><td>53983</td><td>23892</td><td>30091</td><td>23818</td><td>30002</td><td>75450</td><td>2249099</td><td>0</td><td>55006</td><td>30022</td><td>40003</td><td>0</td><td>30020</td><td>70000</td><td>24999</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>190050</td><td>55009</td><td>25009</td><td>30000</td><td>25002</td><td>30000</td><td>75366</td><td>2248978</td><td>0</td><td>55002</td><td>30020</td><td>40000</td><td>0</td><td>30058</td><td>70088</td><td>24692</td><td>30000</td><td>40010</td></tr><tr><td>76540</td><td>222302</td><td>59340</td><td>27440</td><td>31900</td><td>27159</td><td>30000</td><td>75444</td><td>2249110</td><td>0</td><td>55002</td><td>30020</td><td>40000</td><td>0</td><td>30020</td><td>70000</td><td>24999</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>190050</td><td>55009</td><td>25009</td><td>30000</td><td>25002</td><td>30000</td><td>75366</td><td>2248975</td><td>0</td><td>55002</td><td>30020</td><td>40000</td><td>0</td><td>30020</td><td>70000</td><td>24999</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>190050</td><td>55009</td><td>25009</td><td>30000</td><td>25002</td><td>30000</td><td>75366</td><td>2248975</td><td>0</td><td>55002</td><td>30020</td><td>40000</td><td>0</td><td>30020</td><td>70000</td><td>24999</td><td>30000</td><td>40010</td></tr><tr><td>70025</td><td>190095</td><td>54712</td><td>24682</td><td>30030</td><td>24676</td><td>30000</td><td>75444</td><td>2249094</td><td>0</td><td>55002</td><td>30020</td><td>40000</td><td>0</td><td>30020</td><td>70000</td><td>24999</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>190053</td><td>55009</td><td>25009</td><td>30000</td><td>25002</td><td>30000</td><td>75380</td><td>2249087</td><td>0</td><td>55002</td><td>30020</td><td>40000</td><td>0</td><td>30020</td><td>70000</td><td>24999</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>190053</td><td>55009</td><td>25009</td><td>30000</td><td>25002</td><td>30000</td><td>75366</td><td>2249089</td><td>0</td><td>55002</td><td>30020</td><td>40000</td><td>0</td><td>30058</td><td>70088</td><td>24552</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>190050</td><td>55009</td><td>25009</td><td>30000</td><td>25002</td><td>30038</td><td>72407</td><td>2248359</td><td>0</td><td>54012</td><td>30058</td><td>40051</td><td>0</td><td>30020</td><td>70000</td><td>25001</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>190053</td><td>55009</td><td>25009</td><td>30000</td><td>25002</td><td>30000</td><td>75366</td><td>2248975</td><td>0</td><td>55002</td><td>30020</td><td>40000</td><td>0</td><td>30020</td><td>70000</td><td>24999</td><td>30000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  caspl w0, w1, w2, w3, [x6]</pre><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, 8</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 19.0094</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>70199</td><td>190266</td><td>112500</td><td>57731</td><td>54769</td><td>57924</td><td>104682</td><td>338924</td><td>1320350</td><td>165570</td><td>70392</td><td>139578</td><td>70402</td><td>244295</td><td>60397</td><td>30000</td><td>40092</td></tr><tr><td>70196</td><td>190101</td><td>115486</td><td>60745</td><td>54741</td><td>60960</td><td>104968</td><td>337955</td><td>1317309</td><td>166242</td><td>70582</td><td>139960</td><td>70582</td><td>244925</td><td>60774</td><td>30000</td><td>40090</td></tr><tr><td>70194</td><td>190094</td><td>115881</td><td>61074</td><td>54807</td><td>61274</td><td>104671</td><td>342905</td><td>1325031</td><td>165747</td><td>70384</td><td>139564</td><td>70384</td><td>244232</td><td>60378</td><td>30000</td><td>40090</td></tr><tr><td>70194</td><td>190095</td><td>115586</td><td>60876</td><td>54710</td><td>61076</td><td>104758</td><td>333987</td><td>1321316</td><td>164592</td><td>70444</td><td>139680</td><td>70388</td><td>244252</td><td>60565</td><td>30000</td><td>40092</td></tr><tr><td>70194</td><td>190095</td><td>115300</td><td>60682</td><td>54618</td><td>61080</td><td>104976</td><td>340424</td><td>1319631</td><td>166056</td><td>70592</td><td>139972</td><td>70592</td><td>244936</td><td>60382</td><td>30000</td><td>40090</td></tr><tr><td>70187</td><td>190158</td><td>114589</td><td>59936</td><td>54653</td><td>60340</td><td>104976</td><td>340440</td><td>1319652</td><td>166056</td><td>70592</td><td>139972</td><td>70384</td><td>244232</td><td>60576</td><td>30000</td><td>40090</td></tr><tr><td>70194</td><td>190094</td><td>116277</td><td>61272</td><td>55005</td><td>61274</td><td>105018</td><td>334448</td><td>1313128</td><td>166298</td><td>70618</td><td>140028</td><td>70386</td><td>244245</td><td>60561</td><td>30000</td><td>40092</td></tr><tr><td>70194</td><td>190094</td><td>114884</td><td>60476</td><td>54408</td><td>60876</td><td>104668</td><td>339391</td><td>1321250</td><td>165742</td><td>70382</td><td>139560</td><td>70582</td><td>244925</td><td>60972</td><td>30000</td><td>40090</td></tr><tr><td>70194</td><td>190094</td><td>115584</td><td>60876</td><td>54708</td><td>61076</td><td>104671</td><td>339375</td><td>1320632</td><td>165747</td><td>70384</td><td>139564</td><td>70572</td><td>244896</td><td>60949</td><td>30000</td><td>40090</td></tr><tr><td>70194</td><td>190092</td><td>116088</td><td>61084</td><td>55004</td><td>61092</td><td>104968</td><td>334384</td><td>1312811</td><td>166242</td><td>70582</td><td>139960</td><td>70384</td><td>244232</td><td>60572</td><td>30000</td><td>40090</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 19.0101</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70017</td><td>190228</td><td>114948</td><td>59905</td><td>55043</td><td>59912</td><td>104951</td><td>336348</td><td>1314573</td><td>0</td><td>166839</td><td>70030</td><td>139936</td><td>0</td><td>70032</td><td>244896</td><td>61851</td><td>30000</td><td>0</td><td>40002</td></tr><tr><td>70016</td><td>190101</td><td>116894</td><td>61881</td><td>55013</td><td>61892</td><td>104973</td><td>336026</td><td>1313996</td><td>0</td><td>166877</td><td>70044</td><td>139966</td><td>0</td><td>70030</td><td>244889</td><td>61849</td><td>30000</td><td>0</td><td>40002</td></tr><tr><td>70016</td><td>190098</td><td>116889</td><td>61879</td><td>55010</td><td>61890</td><td>104953</td><td>335952</td><td>1313900</td><td>0</td><td>166843</td><td>70030</td><td>139938</td><td>0</td><td>70030</td><td>244889</td><td>61849</td><td>30000</td><td>0</td><td>40002</td></tr><tr><td>70016</td><td>190098</td><td>116889</td><td>61879</td><td>55010</td><td>61890</td><td>104953</td><td>335952</td><td>1313900</td><td>0</td><td>166843</td><td>70030</td><td>139938</td><td>0</td><td>70080</td><td>245058</td><td>61813</td><td>30000</td><td>0</td><td>39992</td></tr><tr><td>70016</td><td>190117</td><td>116889</td><td>61879</td><td>55010</td><td>61890</td><td>104953</td><td>335952</td><td>1313900</td><td>0</td><td>166843</td><td>70030</td><td>139938</td><td>0</td><td>70030</td><td>244889</td><td>61849</td><td>30000</td><td>0</td><td>40002</td></tr><tr><td>70016</td><td>190098</td><td>116889</td><td>61879</td><td>55010</td><td>61890</td><td>104953</td><td>335952</td><td>1313900</td><td>0</td><td>166843</td><td>70030</td><td>139938</td><td>0</td><td>70030</td><td>244889</td><td>61849</td><td>30000</td><td>0</td><td>40002</td></tr><tr><td>70016</td><td>190098</td><td>116889</td><td>61879</td><td>55010</td><td>61890</td><td>104953</td><td>335952</td><td>1313900</td><td>0</td><td>166843</td><td>70030</td><td>139938</td><td>0</td><td>70030</td><td>244889</td><td>61849</td><td>30000</td><td>0</td><td>40002</td></tr><tr><td>70009</td><td>190140</td><td>115950</td><td>60899</td><td>55051</td><td>60918</td><td>104953</td><td>335952</td><td>1313900</td><td>0</td><td>166843</td><td>70030</td><td>139938</td><td>0</td><td>70030</td><td>244889</td><td>61849</td><td>30000</td><td>0</td><td>40002</td></tr><tr><td>70016</td><td>190098</td><td>116889</td><td>61879</td><td>55010</td><td>61890</td><td>104953</td><td>335952</td><td>1313900</td><td>0</td><td>166843</td><td>70030</td><td>139938</td><td>0</td><td>70030</td><td>244889</td><td>61849</td><td>30000</td><td>0</td><td>40002</td></tr><tr><td>70016</td><td>190098</td><td>116889</td><td>61879</td><td>55010</td><td>61890</td><td>105025</td><td>334796</td><td>1314282</td><td>0</td><td>166507</td><td>70080</td><td>140036</td><td>0</td><td>70826</td><td>245639</td><td>60203</td><td>30285</td><td>1</td><td>40394</td></tr></table></div></div></div></div></body></html>