read_verilog ../../common/mul.v
proc
write_ilang result.out
design -reset
read_ilang result.out
