// Seed: 2631699993
module module_0 ();
  logic [7:0] id_1;
  tri id_2;
  assign id_1 = id_1[1'h0];
  logic [7:0] id_3;
  parameter id_4 = id_3[1];
  assign id_2 = -1;
  wire id_5;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_7 = id_1[1] / id_2;
  always if (-1) id_5 = 1'b0;
  wand id_8;
  wire id_9;
  wire id_10, id_11;
  parameter id_12 = 1;
  assign id_8 = 1;
  module_0 modCall_1 ();
  always $display;
  wire id_13, id_14;
  assign id_13 = id_3;
endmodule
