/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [6:0] _03_;
  wire [4:0] _04_;
  wire [12:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [23:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [21:0] celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [14:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [20:0] celloutsig_0_43z;
  wire [18:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_94z;
  wire [6:0] celloutsig_0_95z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_13z[2] ? _00_ : celloutsig_0_6z[0];
  assign celloutsig_1_7z = in_data[184] ? in_data[161] : celloutsig_1_2z[1];
  assign celloutsig_0_24z = in_data[13] ? celloutsig_0_18z : celloutsig_0_17z;
  assign celloutsig_0_3z = ~(celloutsig_0_0z & celloutsig_0_2z);
  assign celloutsig_0_30z = ~(celloutsig_0_27z & celloutsig_0_10z);
  assign celloutsig_0_42z = ~(celloutsig_0_8z | celloutsig_0_40z);
  assign celloutsig_0_10z = ~(celloutsig_0_7z[3] | celloutsig_0_5z);
  assign celloutsig_0_28z = ~(celloutsig_0_15z | celloutsig_0_9z[1]);
  assign celloutsig_0_0z = ~in_data[13];
  assign celloutsig_0_35z = celloutsig_0_31z | celloutsig_0_1z[2];
  assign celloutsig_1_12z = celloutsig_1_2z[2] | celloutsig_1_2z[0];
  assign celloutsig_0_75z = celloutsig_0_29z[7] ^ celloutsig_0_11z[14];
  assign celloutsig_1_10z = celloutsig_1_2z[1] ^ _02_;
  assign celloutsig_1_18z = in_data[113] ^ celloutsig_1_17z;
  assign celloutsig_0_23z = celloutsig_0_13z[1] ^ celloutsig_0_20z[19];
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 7'h00;
    else _03_ <= { in_data[48:43], celloutsig_0_51z };
  reg [5:0] _22_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _22_ <= 6'h00;
    else _22_ <= { _03_[4:2], celloutsig_0_31z, celloutsig_0_75z, celloutsig_0_94z };
  assign out_data[5:0] = _22_;
  reg [4:0] _23_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _23_ <= 5'h00;
    else _23_ <= { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z };
  assign { _02_, _04_[3:0] } = _23_;
  reg [12:0] _24_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _24_ <= 13'h0000;
    else _24_ <= in_data[78:66];
  assign { _05_[12:10], _01_, _05_[8:3], _00_, _05_[1:0] } = _24_;
  assign celloutsig_0_94z = _03_[5:1] >= { celloutsig_0_43z[13:10], celloutsig_0_17z };
  assign celloutsig_0_12z = { celloutsig_0_4z[9:6], celloutsig_0_0z, celloutsig_0_3z } >= { celloutsig_0_11z[7:3], celloutsig_0_2z };
  assign celloutsig_0_14z = celloutsig_0_13z[3:0] >= { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[156:152] > in_data[104:100];
  assign celloutsig_0_18z = { celloutsig_0_1z[3], celloutsig_0_13z, celloutsig_0_17z } > celloutsig_0_16z[15:4];
  assign celloutsig_0_26z = celloutsig_0_16z[20:14] > celloutsig_0_6z;
  assign celloutsig_0_27z = { celloutsig_0_6z[3:1], celloutsig_0_1z[3:2], celloutsig_0_1z[2], celloutsig_0_1z[2] } <= celloutsig_0_4z[14:8];
  assign celloutsig_0_15z = { celloutsig_0_1z[3:2], celloutsig_0_1z[2], celloutsig_0_1z[2] } || { celloutsig_0_9z[2:1], celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_32z = celloutsig_0_31z & ~(celloutsig_0_24z);
  assign celloutsig_0_6z = celloutsig_0_4z[7:1] % { 1'h1, celloutsig_0_4z[4:0], celloutsig_0_2z };
  assign celloutsig_0_7z = { in_data[22:19], celloutsig_0_1z[3:2], celloutsig_0_1z[2], celloutsig_0_1z[2], celloutsig_0_1z[3:2], celloutsig_0_1z[2], celloutsig_0_1z[2], celloutsig_0_5z } % { 1'h1, in_data[74:63] };
  assign celloutsig_0_21z = { celloutsig_0_4z[11], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_14z } % { 1'h1, in_data[52:45], celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_4z = { in_data[33:16], celloutsig_0_2z } * { in_data[62:53], celloutsig_0_1z[3:2], celloutsig_0_1z[2], celloutsig_0_1z[2], celloutsig_0_2z, celloutsig_0_1z[3:2], celloutsig_0_1z[2], celloutsig_0_1z[2] };
  assign celloutsig_0_95z = { _05_[12:10], _01_, _05_[8:6] } * { celloutsig_0_20z[7:2], celloutsig_0_20z[2] };
  assign celloutsig_1_2z = { in_data[155:154], celloutsig_1_1z } * { in_data[167:166], celloutsig_1_1z };
  assign celloutsig_0_43z = celloutsig_0_29z[11] ? { celloutsig_0_4z[13:3], celloutsig_0_6z, celloutsig_0_26z, celloutsig_0_30z, celloutsig_0_34z } : { _05_[4:3], _00_, _05_[1], celloutsig_0_35z, celloutsig_0_21z, celloutsig_0_33z, celloutsig_0_42z, celloutsig_0_33z };
  assign celloutsig_0_11z = celloutsig_0_3z ? { celloutsig_0_7z[11:4], celloutsig_0_6z } : celloutsig_0_4z[16:2];
  assign celloutsig_1_11z = celloutsig_1_4z ? { in_data[118:110], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_6z } : { celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_3z[3:1], celloutsig_1_3z[1], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_9z, 1'h0, celloutsig_1_7z };
  assign celloutsig_0_51z = { celloutsig_0_6z[5:0], celloutsig_0_23z } != { celloutsig_0_16z[15:10], celloutsig_0_8z };
  assign celloutsig_1_17z = { celloutsig_1_11z[7], celloutsig_1_0z, celloutsig_1_10z } != celloutsig_1_2z;
  assign celloutsig_0_16z = - { celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_2z };
  assign celloutsig_1_6z = { celloutsig_1_3z[2:1], celloutsig_1_3z[1], celloutsig_1_4z, celloutsig_1_0z } !== { celloutsig_1_3z[3], celloutsig_1_3z[3:1], celloutsig_1_3z[1] };
  assign celloutsig_1_8z = { _04_[3], celloutsig_1_1z, _02_, _04_[2:0] } !== { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_29z = { celloutsig_0_20z[21:8], celloutsig_0_19z } | { celloutsig_0_4z[12:2], celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_28z, celloutsig_0_10z };
  assign celloutsig_0_19z = & celloutsig_0_11z[11:4];
  assign celloutsig_1_9z = | { in_data[156], celloutsig_1_8z, _02_, _04_[3:0], celloutsig_1_6z };
  assign celloutsig_0_5z = celloutsig_0_0z & celloutsig_0_2z;
  assign celloutsig_0_17z = celloutsig_0_12z & celloutsig_0_3z;
  assign celloutsig_0_2z = in_data[69] & celloutsig_0_0z;
  assign celloutsig_0_25z = celloutsig_0_4z[10] & celloutsig_0_20z[3];
  assign celloutsig_0_40z = | { celloutsig_0_20z[16:12], celloutsig_0_15z };
  assign celloutsig_0_8z = | { celloutsig_0_5z, celloutsig_0_4z[2:1], celloutsig_0_3z };
  assign celloutsig_1_0z = | in_data[173:170];
  assign celloutsig_1_4z = | { celloutsig_1_3z[3:1], celloutsig_1_1z, in_data[185:174] };
  assign celloutsig_0_31z = | { celloutsig_0_13z[8:1], celloutsig_0_10z };
  assign celloutsig_0_9z = { celloutsig_0_7z[10:6], celloutsig_0_0z } - celloutsig_0_6z[5:0];
  assign celloutsig_0_13z = { in_data[41:33], celloutsig_0_3z } - { in_data[79:71], celloutsig_0_10z };
  assign celloutsig_1_19z = { celloutsig_1_11z[10:9], celloutsig_1_2z, celloutsig_1_18z, _02_, _04_[3:0], celloutsig_1_4z } ~^ { _02_, _04_[3:2], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_33z = ~((celloutsig_0_29z[1] & celloutsig_0_32z) | celloutsig_0_5z);
  assign celloutsig_0_1z[3:2] = ~ { in_data[45], celloutsig_0_0z };
  assign { celloutsig_0_20z[0], celloutsig_0_20z[2], celloutsig_0_20z[21:3] } = ~ { celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_4z };
  assign { celloutsig_1_3z[1], celloutsig_1_3z[3:2] } = ~ { celloutsig_1_1z, in_data[182:181] };
  assign _04_[4] = _02_;
  assign { _05_[9], _05_[2] } = { _01_, _00_ };
  assign celloutsig_0_1z[1:0] = { celloutsig_0_1z[2], celloutsig_0_1z[2] };
  assign celloutsig_0_20z[1] = celloutsig_0_20z[2];
  assign celloutsig_1_3z[0] = celloutsig_1_3z[1];
  assign { out_data[128], out_data[107:96], out_data[38:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z };
endmodule
