### This is the parameterised verilog code for hardware implementation of Quick Sort.
- multiplier.v is the main module and there is one sub-module by the name of FA.v which is just a full adder

