*Info*    Exporting services from client ... 

*Info*    Client has finished starting ... 



*Info*    Configuring the session ...

	Library      = Stimulator_TestBench
	Cell         = TB_4CH_ST_V2
	View         = config
	Simulator    = ams
	State Path   = $AXL_SETUPDB_DIR/test_states
	State Name   = Stimulator_TestBench:TB_4CH_ST_V2:1_none_Interactive.0
	Results DB   = /home/ykhuang/research/Stimulator_TestBench/TB_4CH_ST_V2/adexl/results/data/Interactive.0.rdb
	Results Dir  = /home/ykhuang/research/Sim/Stimulator_TestBench/TB_4CH_ST_V2/adexl/results/data/Interactive.0/1/Stimulator_TestBench:TB_4CH_ST_V2:1
	Results Loc  = /home/ykhuang/research/Sim/Stimulator_TestBench/TB_4CH_ST_V2/adexl/results/data
	Project Dir  = /home/ykhuang/research/Sim
	Setup DB loc = /home/ykhuang/research/Stimulator_TestBench/TB_4CH_ST_V2/adexl
	File Encoding = 0



*Info*    The auto suspension is disabled.

Loading monte.cxt 





*Info*    Run start for Point ID (0 1) on testbench [
          Stimulator_TestBench:TB_4CH_ST_V2:1 ].

Resetting statistical vars

*Info*    Setting parameter values ...

Setting temp(T) = 27

*Info*    Netlist Directory =
          /home/ykhuang/research/Sim/Stimulator_TestBench/TB_4CH_ST_V2/adexl/results/data/Interactive.0/1/Stimulator_TestBench:TB_4CH_ST_V2:1/netlist


*Info*    Data Directory    =
          /home/ykhuang/research/Sim/Stimulator_TestBench/TB_4CH_ST_V2/adexl/results/data/Interactive.0/1/Stimulator_TestBench:TB_4CH_ST_V2:1


*Info*    Creating Netlist for Point ID (0 1)

generate netlist...
INFO (AMS-2142): The AMS Unified Netlisting (AMS UNL) flow has been enabled.
Loading seCore.cxt 
INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
 field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
 analog primitives using the Spectre CDF simulation information.
function ansCdlCompPrim redefined
Loading verilogI.cxt 
Initializing the control file using cp:
    cp /pkg/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.ver /home/ykhuang/research/Sim/Stimulator_TestBench/TB_4CH_ST_V2/adexl/results/data/Interactive.0/1/Stimulator_TestBench:TB_4CH_ST_V2:1/netlist/digital/control
Begin Netlisting Feb 23 10:25:59 2021
INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
"/home/ykhuang/research/Sim/Stimulator_TestBench/TB_4CH_ST_V2/adexl/results/data/Interactive.0/1/Stimulator_TestBench:TB_4CH_ST_V2:1/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set 
simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
before invoking Verilog netlister.
 
INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
the .simrc file.
 
INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
If you want to print only those cellviews that need to be re-netlisted in the 
list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
.simrc file.
 
INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
either in CIW or the .simrc file.
 
INFO (AMS-2150): Generating the 'changedVarsSummary' file in the 'netlist' directory. This file prints the values of the netlister control variables, which are different from their default values. To disable the file creation, type 'envSetVal("ams.netlisterOpts" "print_control_vars" 'boolean nil )' in the '.cdsinit' file.
INFO (VLOGNET-117): Re-netlisting the entire design.

INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
non-stopping cells.
 
Loading digitalSim.cxt 
WARNING (VLOGNET-110): The cell 'Stimulator_TestBench/TB_4CH_ST_V2/schematic' has no ports. Make sure that this was the intended 
design.
 
INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------



CELL NAME                   VIEW NAME            NOTE             
---------                   ---------            ----             

H_Bridge                    verilogams           *Stopping View*  
Current_Mirror              verilogams           *Stopping View*  
Digital_Stimulus_ST_V2      functional           *Stopping View*  
Current_Source              verilogams           *Stopping View*  
idc                         spectre              *Stopping View*  
CH_SEL_MUX_V2               verilogams           *Stopping View*  
vdc                         spectre              *Stopping View*  
vpwl                        spectre              *Stopping View*  
res                         spectre              *Stopping View*  
TB_4CH_ST_V2                schematic                             

---------- End of netlist configuration information   ----------
function ansCdlCompPrim redefined
function ansCdlCompPrim redefined
function ansCdlCompPrim redefined
Initializing the control file using cp:
    cp /pkg/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.spectre /home/ykhuang/research/Sim/Stimulator_TestBench/TB_4CH_ST_V2/adexl/results/data/Interactive.0/1/Stimulator_TestBench:TB_4CH_ST_V2:1/netlist/analog/control
Copying Spectre source file 'spectre.inp'
Copying Spectre command file 'spectre.sim'
Running netlist assembly..
........
End netlisting Feb 23 10:26:08 2021
INFO (AMS-1241): AMS UNL netlisting has completed successfully.
To view the modules, right-click the test name on the Tests and Analyses 
assistant pane and choose Netlist->Display menu option.
      ...successful.
create cds_globals...
      ...successful.
compose simulator input file...
      ...successful.

*Info*    Running simulation on testbench [
          Stimulator_TestBench:TB_4CH_ST_V2:1 ] for Point ID (0 1).

Delete simulation data in /home/ykhuang/research/Sim/Stimulator_TestBench/TB_4CH_ST_V2/adexl/results/data/Interactive.0/1/Stimulator_TestBench:TB_4CH_ST_V2:1/psf.
create cds_globals...
      ...successful.
compose simulator input file...
      ...successful.
validating simulator hierarchy...
      ...successful.
running...
To check for output from compilation, elaboration and simulation run, 
right-click on the test name, result name, or any value in the "Results" 
tab of the Outputs section and choose "Output Log" menu option.
Loading paraplot.cxt 
INFO (ADE-3071): Simulation completed successfully.
reading simulation data...
      ...successful.
*Info*    Client has finished evaluating ... 


*Info*    Run complete for Point ID (0 1) on testbench [
          Stimulator_TestBench:TB_4CH_ST_V2:1 ].





