\hypertarget{union_a_d_c___i_n_t_e_n_c_l_r___type}{}\doxysection{ADC\+\_\+\+INTENCLR\+\_\+\+Type Union Reference}
\label{union_a_d_c___i_n_t_e_n_c_l_r___type}\index{ADC\_INTENCLR\_Type@{ADC\_INTENCLR\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint8\_t \mbox{\hyperlink{union_a_d_c___i_n_t_e_n_c_l_r___type_a9abf805c13a8225909b554221ec72820}{RESRDY}}:1\\
\>uint8\_t \mbox{\hyperlink{union_a_d_c___i_n_t_e_n_c_l_r___type_ab24494dd0de90967355e1fc26119cb8a}{OVERRUN}}:1\\
\>uint8\_t \mbox{\hyperlink{union_a_d_c___i_n_t_e_n_c_l_r___type_a102bd20f5d0db4994d14ee58de5dce77}{WINMON}}:1\\
\>uint8\_t \mbox{\hyperlink{union_a_d_c___i_n_t_e_n_c_l_r___type_abea77fb875e056da91a1da385ea21849}{SYNCRDY}}:1\\
\>uint8\_t \mbox{\hyperlink{union_a_d_c___i_n_t_e_n_c_l_r___type_a19570b48161f52dc940b7ad753779b63}{\_\_pad0\_\_}}:4\\
\} \mbox{\hyperlink{union_a_d_c___i_n_t_e_n_c_l_r___type_a49c3241fbe4fbe9606eb24332e21db96}{bit}}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{union_a_d_c___i_n_t_e_n_c_l_r___type_a4d0bec6adb0cbd25103eabcd91a97c3d}{reg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{union_a_d_c___i_n_t_e_n_c_l_r___type_a19570b48161f52dc940b7ad753779b63}\label{union_a_d_c___i_n_t_e_n_c_l_r___type_a19570b48161f52dc940b7ad753779b63}} 
\index{ADC\_INTENCLR\_Type@{ADC\_INTENCLR\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!ADC\_INTENCLR\_Type@{ADC\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint8\+\_\+t ADC\+\_\+\+INTENCLR\+\_\+\+Type\+::\+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 4.. 7 Reserved ~\newline
 \mbox{\Hypertarget{union_a_d_c___i_n_t_e_n_c_l_r___type_a49c3241fbe4fbe9606eb24332e21db96}\label{union_a_d_c___i_n_t_e_n_c_l_r___type_a49c3241fbe4fbe9606eb24332e21db96}} 
\index{ADC\_INTENCLR\_Type@{ADC\_INTENCLR\_Type}!bit@{bit}}
\index{bit@{bit}!ADC\_INTENCLR\_Type@{ADC\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  ADC\+\_\+\+INTENCLR\+\_\+\+Type\+::bit}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{union_a_d_c___i_n_t_e_n_c_l_r___type_ab24494dd0de90967355e1fc26119cb8a}\label{union_a_d_c___i_n_t_e_n_c_l_r___type_ab24494dd0de90967355e1fc26119cb8a}} 
\index{ADC\_INTENCLR\_Type@{ADC\_INTENCLR\_Type}!OVERRUN@{OVERRUN}}
\index{OVERRUN@{OVERRUN}!ADC\_INTENCLR\_Type@{ADC\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{OVERRUN}{OVERRUN}}
{\footnotesize\ttfamily uint8\+\_\+t ADC\+\_\+\+INTENCLR\+\_\+\+Type\+::\+OVERRUN}

bit\+: 1 Overrun Interrupt Enable ~\newline
 \mbox{\Hypertarget{union_a_d_c___i_n_t_e_n_c_l_r___type_a4d0bec6adb0cbd25103eabcd91a97c3d}\label{union_a_d_c___i_n_t_e_n_c_l_r___type_a4d0bec6adb0cbd25103eabcd91a97c3d}} 
\index{ADC\_INTENCLR\_Type@{ADC\_INTENCLR\_Type}!reg@{reg}}
\index{reg@{reg}!ADC\_INTENCLR\_Type@{ADC\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint8\+\_\+t ADC\+\_\+\+INTENCLR\+\_\+\+Type\+::reg}

Type used for register access ~\newline
 \mbox{\Hypertarget{union_a_d_c___i_n_t_e_n_c_l_r___type_a9abf805c13a8225909b554221ec72820}\label{union_a_d_c___i_n_t_e_n_c_l_r___type_a9abf805c13a8225909b554221ec72820}} 
\index{ADC\_INTENCLR\_Type@{ADC\_INTENCLR\_Type}!RESRDY@{RESRDY}}
\index{RESRDY@{RESRDY}!ADC\_INTENCLR\_Type@{ADC\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{RESRDY}{RESRDY}}
{\footnotesize\ttfamily uint8\+\_\+t ADC\+\_\+\+INTENCLR\+\_\+\+Type\+::\+RESRDY}

bit\+: 0 Result Ready Interrupt Enable ~\newline
 \mbox{\Hypertarget{union_a_d_c___i_n_t_e_n_c_l_r___type_abea77fb875e056da91a1da385ea21849}\label{union_a_d_c___i_n_t_e_n_c_l_r___type_abea77fb875e056da91a1da385ea21849}} 
\index{ADC\_INTENCLR\_Type@{ADC\_INTENCLR\_Type}!SYNCRDY@{SYNCRDY}}
\index{SYNCRDY@{SYNCRDY}!ADC\_INTENCLR\_Type@{ADC\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{SYNCRDY}{SYNCRDY}}
{\footnotesize\ttfamily uint8\+\_\+t ADC\+\_\+\+INTENCLR\+\_\+\+Type\+::\+SYNCRDY}

bit\+: 3 Synchronization Ready Interrupt Enable \mbox{\Hypertarget{union_a_d_c___i_n_t_e_n_c_l_r___type_a102bd20f5d0db4994d14ee58de5dce77}\label{union_a_d_c___i_n_t_e_n_c_l_r___type_a102bd20f5d0db4994d14ee58de5dce77}} 
\index{ADC\_INTENCLR\_Type@{ADC\_INTENCLR\_Type}!WINMON@{WINMON}}
\index{WINMON@{WINMON}!ADC\_INTENCLR\_Type@{ADC\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{WINMON}{WINMON}}
{\footnotesize\ttfamily uint8\+\_\+t ADC\+\_\+\+INTENCLR\+\_\+\+Type\+::\+WINMON}

bit\+: 2 Window Monitor Interrupt Enable ~\newline
 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2adc_8h}{adc.\+h}}\end{DoxyCompactItemize}
