

================================================================
== Vitis HLS Report for 'aes_encrypt_Pipeline_VITIS_LOOP_41_1'
================================================================
* Date:           Thu Nov  6 13:35:36 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        tmp_hls_smoke_debug
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.293 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1  |        8|        8|         3|          2|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %key, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [/home/CryptoHLS/test/aes_raw.cpp:42]   --->   Operation 10 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.49ns)   --->   "%icmp_ln41 = icmp_eq  i3 %i_3, i3 4" [/home/CryptoHLS/test/aes_raw.cpp:41]   --->   Operation 12 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.57ns)   --->   "%add_ln41 = add i3 %i_3, i3 1" [/home/CryptoHLS/test/aes_raw.cpp:41]   --->   Operation 14 'add' 'add_ln41' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %.split10, void %.preheader.preheader.exitStub" [/home/CryptoHLS/test/aes_raw.cpp:41]   --->   Operation 15 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i3 %i_3" [/home/CryptoHLS/test/aes_raw.cpp:42]   --->   Operation 16 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln42, i2 0" [/home/CryptoHLS/test/aes_raw.cpp:42]   --->   Operation 17 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i4 %shl_ln" [/home/CryptoHLS/test/aes_raw.cpp:42]   --->   Operation 18 'zext' 'zext_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%key_addr = getelementptr i8 %key, i64 0, i64 %zext_ln42" [/home/CryptoHLS/test/aes_raw.cpp:42]   --->   Operation 19 'getelementptr' 'key_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.66ns)   --->   "%key_load = load i4 %key_addr" [/home/CryptoHLS/test/aes_raw.cpp:42]   --->   Operation 20 'load' 'key_load' <Predicate = (!icmp_ln41)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln43 = or i4 %shl_ln, i4 1" [/home/CryptoHLS/test/aes_raw.cpp:43]   --->   Operation 21 'or' 'or_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i4 %or_ln43" [/home/CryptoHLS/test/aes_raw.cpp:43]   --->   Operation 22 'zext' 'zext_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%key_addr_1 = getelementptr i8 %key, i64 0, i64 %zext_ln43" [/home/CryptoHLS/test/aes_raw.cpp:43]   --->   Operation 23 'getelementptr' 'key_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.66ns)   --->   "%key_load_1 = load i4 %key_addr_1" [/home/CryptoHLS/test/aes_raw.cpp:43]   --->   Operation 24 'load' 'key_load_1' <Predicate = (!icmp_ln41)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln41 = store i3 %add_ln41, i3 %i" [/home/CryptoHLS/test/aes_raw.cpp:41]   --->   Operation 25 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 26 [1/2] (0.66ns)   --->   "%key_load = load i4 %key_addr" [/home/CryptoHLS/test/aes_raw.cpp:42]   --->   Operation 26 'load' 'key_load' <Predicate = (!icmp_ln41)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%RoundKey_addr = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln42" [/home/CryptoHLS/test/aes_raw.cpp:42]   --->   Operation 27 'getelementptr' 'RoundKey_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.62ns)   --->   "%store_ln42 = store i8 %key_load, i8 %RoundKey_addr" [/home/CryptoHLS/test/aes_raw.cpp:42]   --->   Operation 28 'store' 'store_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 29 [1/2] (0.66ns)   --->   "%key_load_1 = load i4 %key_addr_1" [/home/CryptoHLS/test/aes_raw.cpp:43]   --->   Operation 29 'load' 'key_load_1' <Predicate = (!icmp_ln41)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%RoundKey_addr_3 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln43" [/home/CryptoHLS/test/aes_raw.cpp:43]   --->   Operation 30 'getelementptr' 'RoundKey_addr_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.62ns)   --->   "%store_ln43 = store i8 %key_load_1, i8 %RoundKey_addr_3" [/home/CryptoHLS/test/aes_raw.cpp:43]   --->   Operation 31 'store' 'store_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln44 = or i4 %shl_ln, i4 2" [/home/CryptoHLS/test/aes_raw.cpp:44]   --->   Operation 32 'or' 'or_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i4 %or_ln44" [/home/CryptoHLS/test/aes_raw.cpp:44]   --->   Operation 33 'zext' 'zext_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%key_addr_2 = getelementptr i8 %key, i64 0, i64 %zext_ln44" [/home/CryptoHLS/test/aes_raw.cpp:44]   --->   Operation 34 'getelementptr' 'key_addr_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (0.66ns)   --->   "%key_load_2 = load i4 %key_addr_2" [/home/CryptoHLS/test/aes_raw.cpp:44]   --->   Operation 35 'load' 'key_load_2' <Predicate = (!icmp_ln41)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln45 = or i4 %shl_ln, i4 3" [/home/CryptoHLS/test/aes_raw.cpp:45]   --->   Operation 36 'or' 'or_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i4 %or_ln45" [/home/CryptoHLS/test/aes_raw.cpp:45]   --->   Operation 37 'zext' 'zext_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%key_addr_3 = getelementptr i8 %key, i64 0, i64 %zext_ln45" [/home/CryptoHLS/test/aes_raw.cpp:45]   --->   Operation 38 'getelementptr' 'key_addr_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.66ns)   --->   "%key_load_3 = load i4 %key_addr_3" [/home/CryptoHLS/test/aes_raw.cpp:45]   --->   Operation 39 'load' 'key_load_3' <Predicate = (!icmp_ln41)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/CryptoHLS/test/aes_raw.cpp:41]   --->   Operation 40 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (0.66ns)   --->   "%key_load_2 = load i4 %key_addr_2" [/home/CryptoHLS/test/aes_raw.cpp:44]   --->   Operation 41 'load' 'key_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%RoundKey_addr_4 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln44" [/home/CryptoHLS/test/aes_raw.cpp:44]   --->   Operation 42 'getelementptr' 'RoundKey_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.62ns)   --->   "%store_ln44 = store i8 %key_load_2, i8 %RoundKey_addr_4" [/home/CryptoHLS/test/aes_raw.cpp:44]   --->   Operation 43 'store' 'store_ln44' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 44 [1/2] (0.66ns)   --->   "%key_load_3 = load i4 %key_addr_3" [/home/CryptoHLS/test/aes_raw.cpp:45]   --->   Operation 44 'load' 'key_load_3' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%RoundKey_addr_5 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln45" [/home/CryptoHLS/test/aes_raw.cpp:45]   --->   Operation 45 'getelementptr' 'RoundKey_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.62ns)   --->   "%store_ln45 = store i8 %key_load_3, i8 %RoundKey_addr_5" [/home/CryptoHLS/test/aes_raw.cpp:45]   --->   Operation 46 'store' 'store_ln45' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ RoundKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0100]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
i_3               (load             ) [ 0000]
specpipeline_ln0  (specpipeline     ) [ 0000]
icmp_ln41         (icmp             ) [ 0110]
empty             (speclooptripcount) [ 0000]
add_ln41          (add              ) [ 0000]
br_ln41           (br               ) [ 0000]
trunc_ln42        (trunc            ) [ 0000]
shl_ln            (bitconcatenate   ) [ 0010]
zext_ln42         (zext             ) [ 0010]
key_addr          (getelementptr    ) [ 0010]
or_ln43           (or               ) [ 0000]
zext_ln43         (zext             ) [ 0010]
key_addr_1        (getelementptr    ) [ 0010]
store_ln41        (store            ) [ 0000]
key_load          (load             ) [ 0000]
RoundKey_addr     (getelementptr    ) [ 0000]
store_ln42        (store            ) [ 0000]
key_load_1        (load             ) [ 0000]
RoundKey_addr_3   (getelementptr    ) [ 0000]
store_ln43        (store            ) [ 0000]
or_ln44           (or               ) [ 0000]
zext_ln44         (zext             ) [ 0101]
key_addr_2        (getelementptr    ) [ 0101]
or_ln45           (or               ) [ 0000]
zext_ln45         (zext             ) [ 0101]
key_addr_3        (getelementptr    ) [ 0101]
specloopname_ln41 (specloopname     ) [ 0000]
key_load_2        (load             ) [ 0000]
RoundKey_addr_4   (getelementptr    ) [ 0000]
store_ln44        (store            ) [ 0000]
key_load_3        (load             ) [ 0000]
RoundKey_addr_5   (getelementptr    ) [ 0000]
store_ln45        (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="key">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="RoundKey">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="key_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="4" slack="0"/>
<pin id="54" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="4" slack="0"/>
<pin id="59" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="0"/>
<pin id="62" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="63" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="64" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="8" slack="0"/>
<pin id="65" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="key_load/1 key_load_1/1 key_load_2/2 key_load_3/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="key_addr_1_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="4" slack="0"/>
<pin id="71" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_addr_1/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="RoundKey_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="4" slack="1"/>
<pin id="79" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="0"/>
<pin id="87" dir="0" index="4" bw="8" slack="0"/>
<pin id="88" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="89" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="90" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 store_ln43/2 store_ln44/3 store_ln45/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="RoundKey_addr_3_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="4" slack="1"/>
<pin id="97" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr_3/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="key_addr_2_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_addr_2/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="key_addr_3_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_addr_3/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="RoundKey_addr_4_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="1"/>
<pin id="122" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr_4/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="RoundKey_addr_5_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="1"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr_5/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="3" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_3_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="0"/>
<pin id="141" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln41_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="3" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln41_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln42_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="shl_ln_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="2" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln42_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="or_ln43_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln43_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln41_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="3" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="or_ln44_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="1"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln44_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="or_ln45_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="1"/>
<pin id="199" dir="0" index="1" bw="3" slack="0"/>
<pin id="200" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln45_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="214" class="1005" name="icmp_ln41_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="218" class="1005" name="shl_ln_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="1"/>
<pin id="220" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="224" class="1005" name="zext_ln42_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42 "/>
</bind>
</comp>

<comp id="229" class="1005" name="key_addr_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="1"/>
<pin id="231" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="key_addr "/>
</bind>
</comp>

<comp id="234" class="1005" name="zext_ln43_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="1"/>
<pin id="236" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43 "/>
</bind>
</comp>

<comp id="239" class="1005" name="key_addr_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="1"/>
<pin id="241" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="key_addr_1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="zext_ln44_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="1"/>
<pin id="246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44 "/>
</bind>
</comp>

<comp id="249" class="1005" name="key_addr_2_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="1"/>
<pin id="251" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="key_addr_2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="zext_ln45_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="1"/>
<pin id="256" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln45 "/>
</bind>
</comp>

<comp id="259" class="1005" name="key_addr_3_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="1"/>
<pin id="261" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="key_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="34" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="66"><net_src comp="50" pin="3"/><net_sink comp="57" pin=2"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="34" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="74"><net_src comp="67" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="91"><net_src comp="57" pin="7"/><net_sink comp="82" pin=4"/></net>

<net id="92"><net_src comp="75" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="57" pin="3"/><net_sink comp="82" pin=1"/></net>

<net id="101"><net_src comp="93" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="102" pin="3"/><net_sink comp="57" pin=2"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="110" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="118" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="139" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="139" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="158" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="175"><net_src comp="158" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="186"><net_src comp="148" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="187" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="197" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="210"><net_src comp="46" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="217"><net_src comp="142" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="158" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="227"><net_src comp="166" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="232"><net_src comp="50" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="237"><net_src comp="177" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="242"><net_src comp="67" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="247"><net_src comp="192" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="252"><net_src comp="102" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="257"><net_src comp="202" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="262"><net_src comp="110" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="57" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: RoundKey | {2 3 }
 - Input state : 
	Port: aes_encrypt_Pipeline_VITIS_LOOP_41_1 : key | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln41 : 2
		add_ln41 : 2
		br_ln41 : 3
		trunc_ln42 : 2
		shl_ln : 3
		zext_ln42 : 4
		key_addr : 5
		key_load : 6
		or_ln43 : 4
		zext_ln43 : 4
		key_addr_1 : 5
		key_load_1 : 6
		store_ln41 : 3
	State 2
		store_ln42 : 1
		store_ln43 : 1
		key_addr_2 : 1
		key_load_2 : 2
		key_addr_3 : 1
		key_load_3 : 2
	State 3
		store_ln44 : 1
		store_ln45 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |  add_ln41_fu_148  |    0    |    10   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln41_fu_142 |    0    |    8    |
|----------|-------------------|---------|---------|
|   trunc  | trunc_ln42_fu_154 |    0    |    0    |
|----------|-------------------|---------|---------|
|bitconcatenate|   shl_ln_fu_158   |    0    |    0    |
|----------|-------------------|---------|---------|
|          |  zext_ln42_fu_166 |    0    |    0    |
|   zext   |  zext_ln43_fu_177 |    0    |    0    |
|          |  zext_ln44_fu_192 |    0    |    0    |
|          |  zext_ln45_fu_202 |    0    |    0    |
|----------|-------------------|---------|---------|
|          |   or_ln43_fu_171  |    0    |    0    |
|    or    |   or_ln44_fu_187  |    0    |    0    |
|          |   or_ln45_fu_197  |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    18   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_207    |    3   |
| icmp_ln41_reg_214|    1   |
|key_addr_1_reg_239|    4   |
|key_addr_2_reg_249|    4   |
|key_addr_3_reg_259|    4   |
| key_addr_reg_229 |    4   |
|  shl_ln_reg_218  |    4   |
| zext_ln42_reg_224|   64   |
| zext_ln43_reg_234|   64   |
| zext_ln44_reg_244|   64   |
| zext_ln45_reg_254|   64   |
+------------------+--------+
|       Total      |   280  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_57 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_82 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_82 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   || 1.67943 ||    58   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   18   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   58   |
|  Register |    -   |   280  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   280  |   76   |
+-----------+--------+--------+--------+
