
*** Running vivado
    with args -log TopWrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopWrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopWrapper.tcl -notrace
Command: synth_design -top TopWrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 332 
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/ALU.v:64]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/ALU.v:66]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 352.723 ; gain = 107.129
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopWrapper' [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/TopWrapper.v:27]
INFO: [Synth 8-638] synthesizing module 'Processor' [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/Processor.v:26]
	Parameter IDLE bound to: 8'b11110000 
	Parameter GET_THREAD_START_ADDR_0 bound to: 8'b11110001 
	Parameter GET_THREAD_START_ADDR_1 bound to: 8'b11110010 
	Parameter GET_THREAD_START_ADDR_2 bound to: 8'b11110011 
	Parameter CHOOSE_OPP bound to: 8'b00000000 
	Parameter READ_FROM_MEM_TO_A bound to: 8'b00010000 
	Parameter READ_FROM_MEM_TO_B bound to: 8'b00010001 
	Parameter READ_FROM_MEM_0 bound to: 8'b00010010 
	Parameter READ_FROM_MEM_1 bound to: 8'b00010011 
	Parameter READ_FROM_MEM_2 bound to: 8'b00010100 
	Parameter WRITE_TO_MEM_FROM_A bound to: 8'b00100000 
	Parameter WRITE_TO_MEM_FROM_B bound to: 8'b00100001 
	Parameter WRITE_TO_MEM_0 bound to: 8'b00100010 
	Parameter DO_MATHS_OPP_SAVE_IN_A bound to: 8'b00110000 
	Parameter DO_MATHS_OPP_SAVE_IN_B bound to: 8'b00110001 
	Parameter DO_MATHS_OPP_0 bound to: 8'b00110010 
	Parameter IF_A_EQUALITY_B_GOTO_0 bound to: 8'b01000000 
	Parameter IF_A_EQUALITY_B_GOTO_1 bound to: 8'b01000001 
	Parameter GOTO_0 bound to: 8'b01010000 
	Parameter GOTO_1 bound to: 8'b01010001 
	Parameter GOTO_2 bound to: 8'b01010010 
	Parameter GOTO_IDLE bound to: 8'b01100000 
	Parameter FUNCTION_START bound to: 8'b01110000 
	Parameter RETURN bound to: 8'b01110001 
	Parameter DE_REFERENCE_A bound to: 8'b10000000 
	Parameter DE_REFERENCE_B bound to: 8'b10000001 
	Parameter DE_REFERENCE_0 bound to: 8'b10000010 
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 4'b0000 is unreachable [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/ALU.v:40]
WARNING: [Synth 8-151] case item 4'b0001 is unreachable [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-256] done synthesizing module 'Processor' (2#1) [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/Processor.v:26]
INFO: [Synth 8-638] synthesizing module 'MouseDriver' [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/MouseDriver.v:29]
	Parameter MouseBaseAddr bound to: 8'b10100000 
INFO: [Synth 8-638] synthesizing module 'MouseTransceiver' [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/MouseTransceiver.v:26]
	Parameter MouseLimitX bound to: 8'b10100000 
	Parameter MouseLimitY bound to: 8'b01111000 
INFO: [Synth 8-638] synthesizing module 'MouseTransmitter' [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/MouseTransmitter.v:23]
INFO: [Synth 8-256] done synthesizing module 'MouseTransmitter' (3#1) [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/MouseTransmitter.v:23]
INFO: [Synth 8-638] synthesizing module 'MouseReceiver' [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/MouseReceiver.v:24]
WARNING: [Synth 8-6014] Unused sequential element Curr_TimeoutCounter_reg was removed.  [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/MouseReceiver.v:62]
INFO: [Synth 8-256] done synthesizing module 'MouseReceiver' (4#1) [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/MouseReceiver.v:24]
INFO: [Synth 8-638] synthesizing module 'MouseMasterSM' [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/MouseMasterSM.v:24]
INFO: [Synth 8-256] done synthesizing module 'MouseMasterSM' (5#1) [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/MouseMasterSM.v:24]
INFO: [Synth 8-256] done synthesizing module 'MouseTransceiver' (6#1) [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/MouseTransceiver.v:26]
INFO: [Synth 8-256] done synthesizing module 'MouseDriver' (7#1) [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/MouseDriver.v:29]
INFO: [Synth 8-638] synthesizing module 'SevenSeg' [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/SevenSeg.v:27]
	Parameter SevenSegBaseAddr bound to: 8'b11010000 
INFO: [Synth 8-638] synthesizing module 'GenericCounter' [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/GenericCounter.v:22]
	Parameter COUNTER_WIDTH bound to: 17 - type: integer 
	Parameter COUNTER_MAX bound to: 99999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GenericCounter' (8#1) [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/GenericCounter.v:22]
WARNING: [Synth 8-350] instance 'Bit17Counter' of module 'GenericCounter' requires 5 connections, but only 4 given [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/SevenSeg.v:48]
INFO: [Synth 8-638] synthesizing module 'GenericCounter__parameterized0' [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/GenericCounter.v:22]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter COUNTER_MAX bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GenericCounter__parameterized0' (8#1) [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/GenericCounter.v:22]
WARNING: [Synth 8-350] instance 'Strobe' of module 'GenericCounter' requires 5 connections, but only 3 given [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/SevenSeg.v:59]
INFO: [Synth 8-638] synthesizing module 'Seg7Display' [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/Seg7Display.v:23]
INFO: [Synth 8-256] done synthesizing module 'Seg7Display' (9#1) [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/Seg7Display.v:23]
INFO: [Synth 8-638] synthesizing module 'Muliplexer_4way' [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/Muliplexer_4way.v:22]
INFO: [Synth 8-226] default block is never used [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/Muliplexer_4way.v:38]
INFO: [Synth 8-256] done synthesizing module 'Muliplexer_4way' (10#1) [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/Muliplexer_4way.v:22]
INFO: [Synth 8-256] done synthesizing module 'SevenSeg' (11#1) [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/SevenSeg.v:27]
INFO: [Synth 8-638] synthesizing module 'Timer' [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/Timer.v:23]
	Parameter TimerBaseAddr bound to: 8'b11110000 
	Parameter InitialIterruptRate bound to: 100 - type: integer 
	Parameter InitialIterruptEnable bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'Timer' (12#1) [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/RAM.v:23]
	Parameter RAMBaseAddr bound to: 0 - type: integer 
	Parameter RAMAddrWidth bound to: 7 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/RAM.txt' is read successfully [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/RAM.v:48]
INFO: [Synth 8-256] done synthesizing module 'RAM' (13#1) [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-638] synthesizing module 'ROM' [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/ROM.v:23]
	Parameter ROMAddrWidth bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/ROM.txt' is read successfully [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/ROM.v:38]
INFO: [Synth 8-256] done synthesizing module 'ROM' (14#1) [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/ROM.v:23]
INFO: [Synth 8-638] synthesizing module 'LED' [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/LED.v:24]
	Parameter LEDBaseAddr bound to: 8'b11000000 
INFO: [Synth 8-256] done synthesizing module 'LED' (15#1) [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/LED.v:24]
INFO: [Synth 8-256] done synthesizing module 'TopWrapper' (16#1) [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/TopWrapper.v:27]
WARNING: [Synth 8-3331] design LED has unconnected port BUS_DATA[7]
WARNING: [Synth 8-3331] design LED has unconnected port BUS_DATA[6]
WARNING: [Synth 8-3331] design LED has unconnected port BUS_DATA[5]
WARNING: [Synth 8-3331] design LED has unconnected port BUS_DATA[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 388.594 ; gain = 143.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Strobe:RESET to constant 0 [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/SevenSeg.v:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 388.594 ; gain = 143.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/constrs_1/new/MouseConstraint.xdc]
Finished Parsing XDC File [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/constrs_1/new/MouseConstraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/constrs_1/new/MouseConstraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopWrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopWrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 721.230 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 721.230 ; gain = 475.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 721.230 ; gain = 475.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 721.230 ; gain = 475.637
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_reg' in module 'Processor'
INFO: [Synth 8-5546] ROM "NextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "NextProgCounter" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "NextProgCounterOffset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextBusDataOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextRegSelect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextProgContext" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'Curr_State_reg' in module 'MouseTransmitter'
INFO: [Synth 8-5546] ROM "Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Next_MouseDataOutWE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_MouseClkOutWE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'Curr_State_reg' in module 'MouseReceiver'
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_ByteReceived" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'Curr_State_reg' in module 'MouseMasterSM'
INFO: [Synth 8-5546] ROM "Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Next_SendInterrupt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_ReadEnable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_ByteToSend" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_SendByte" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_Counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MouseOut1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "DownCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Timer" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "TransmitTimerValue" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Timer_reg was removed.  [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/Timer.v:87]
INFO: [Synth 8-5544] ROM "ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              CHOOSE_OPP |                            00000 |                         00000000
      READ_FROM_MEM_TO_A |                            00001 |                         00010000
      READ_FROM_MEM_TO_B |                            00010 |                         00010001
         READ_FROM_MEM_0 |                            00011 |                         00010010
         READ_FROM_MEM_1 |                            00100 |                         00010011
     WRITE_TO_MEM_FROM_A |                            00101 |                         00100000
     WRITE_TO_MEM_FROM_B |                            00110 |                         00100001
          WRITE_TO_MEM_0 |                            00111 |                         00100010
  DO_MATHS_OPP_SAVE_IN_A |                            01000 |                         00110000
  DO_MATHS_OPP_SAVE_IN_B |                            01001 |                         00110001
          DO_MATHS_OPP_0 |                            01010 |                         00110010
  IF_A_EQUALITY_B_GOTO_0 |                            01011 |                         01000000
  IF_A_EQUALITY_B_GOTO_1 |                            01100 |                         01000001
                    IDLE |                            01101 |                         11110000
 GET_THREAD_START_ADDR_0 |                            01110 |                         11110001
 GET_THREAD_START_ADDR_1 |                            01111 |                         11110010
 GET_THREAD_START_ADDR_2 |                            10000 |                         11110011
          FUNCTION_START |                            10001 |                         01110000
                  GOTO_0 |                            10010 |                         01010000
                  GOTO_1 |                            10011 |                         01010001
                  GOTO_2 |                            10100 |                         01010010
                  RETURN |                            10101 |                         01110001
          DE_REFERENCE_A |                            10110 |                         10000000
          DE_REFERENCE_B |                            10111 |                         10000001
          DE_REFERENCE_0 |                            11000 |                         10000010
         READ_FROM_MEM_2 |                            11001 |                         00010100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_reg' using encoding 'sequential' in module 'Processor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Curr_State_reg' using encoding 'sequential' in module 'MouseTransmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Curr_State_reg' using encoding 'sequential' in module 'MouseReceiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
                 iSTATE9 |                             1010 |                             1010
                iSTATE10 |                             1011 |                             1011
                iSTATE11 |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Curr_State_reg' using encoding 'sequential' in module 'MouseMasterSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 721.230 ; gain = 475.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 8     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 19    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 22    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	  13 Input     24 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	  26 Input      8 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	  43 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 14    
	  10 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module Processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  26 Input      8 Bit        Muxes := 4     
	  43 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 9     
Module MouseTransmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 8     
Module MouseReceiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
Module MouseMasterSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	  13 Input     24 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 4     
	  13 Input      4 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 9     
Module MouseTransceiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module MouseDriver 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module GenericCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module GenericCounter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Muliplexer_4way 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module SevenSeg 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
Module Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module RAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module ROM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  13 Input      8 Bit        Muxes := 1     
Module LED 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'MD/TR/R/ClkMouseInDly_reg' into 'MD/TR/T/ClkMouseInDly_reg' [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/MouseReceiver.v:43]
WARNING: [Synth 8-6014] Unused sequential element MD/TR/R/ClkMouseInDly_reg was removed.  [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/MouseReceiver.v:43]
WARNING: [Synth 8-6014] Unused sequential element SS/Strobe/Trigger_out_reg was removed.  [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/GenericCounter.v:57]
INFO: [Synth 8-5546] ROM "MD/TR/T/Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MD/TR/T/Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MD/TR/MSM/Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "TIME/DownCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TIME/Timer" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "TIME/TransmitTimerValue" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element TIME/Timer_reg was removed.  [E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.srcs/sources_1/new/Timer.v:87]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MicroProcessor/CurrProgCounterOffset_reg[1] )
INFO: [Synth 8-3886] merging instance 'MD/TR/MSM/Curr_ByteToSend_reg[7]' (FDRE) to 'MD/TR/MSM/Curr_ByteToSend_reg[2]'
INFO: [Synth 8-3886] merging instance 'MD/TR/MSM/Curr_ByteToSend_reg[6]' (FDRE) to 'MD/TR/MSM/Curr_ByteToSend_reg[2]'
INFO: [Synth 8-3886] merging instance 'MD/TR/MSM/Curr_ByteToSend_reg[5]' (FDRE) to 'MD/TR/MSM/Curr_ByteToSend_reg[2]'
INFO: [Synth 8-3886] merging instance 'MD/TR/MSM/Curr_ByteToSend_reg[4]' (FDRE) to 'MD/TR/MSM/Curr_ByteToSend_reg[2]'
INFO: [Synth 8-3886] merging instance 'MD/TR/MSM/Curr_ByteToSend_reg[3]' (FDRE) to 'MD/TR/MSM/Curr_ByteToSend_reg[0]'
INFO: [Synth 8-3886] merging instance 'MD/TR/MSM/Curr_ByteToSend_reg[1]' (FDRE) to 'MD/TR/MSM/Curr_ByteToSend_reg[0]'
INFO: [Synth 8-3886] merging instance 'ROM/DATA_reg[2]' (FD) to 'ROM/DATA_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ROM/DATA_reg[3] )
INFO: [Synth 8-3886] merging instance 'MD/TR/T/Curr_ByteToSend_reg[7]' (FDRE) to 'MD/TR/T/Curr_ByteToSend_reg[6]'
INFO: [Synth 8-3886] merging instance 'MD/TR/T/Curr_ByteToSend_reg[6]' (FDRE) to 'MD/TR/T/Curr_ByteToSend_reg[5]'
INFO: [Synth 8-3886] merging instance 'MD/TR/T/Curr_ByteToSend_reg[5]' (FDRE) to 'MD/TR/T/Curr_ByteToSend_reg[4]'
INFO: [Synth 8-3886] merging instance 'MD/TR/T/Curr_ByteToSend_reg[4]' (FDRE) to 'MD/TR/T/Curr_ByteToSend_reg[2]'
INFO: [Synth 8-3886] merging instance 'MD/TR/T/Curr_ByteToSend_reg[3]' (FDRE) to 'MD/TR/T/Curr_ByteToSend_reg[1]'
INFO: [Synth 8-3886] merging instance 'MD/TR/T/Curr_ByteToSend_reg[1]' (FDRE) to 'MD/TR/T/Curr_ByteToSend_reg[0]'
INFO: [Synth 8-3886] merging instance 'MouseOut_reg__0i_30' (FDS) to 'MouseOut_reg__0i_37'
INFO: [Synth 8-3886] merging instance 'MouseOut_reg__0i_31' (FDS) to 'MouseOut_reg__0i_37'
INFO: [Synth 8-3886] merging instance 'MouseOut_reg__0i_33' (FDS) to 'MouseOut_reg__0i_37'
INFO: [Synth 8-3886] merging instance 'MouseOut_reg__0i_32' (FDS) to 'MouseOut_reg__0i_37'
INFO: [Synth 8-3886] merging instance 'MouseOut_reg__0i_37' (FDS) to 'MouseOut_reg__0i_36'
INFO: [Synth 8-3886] merging instance 'MouseOut_reg__0i_36' (FDS) to 'MouseOut_reg__0i_35'
INFO: [Synth 8-3886] merging instance 'MouseOut_reg__0i_35' (FDS) to 'MouseOut_reg__0i_34'
INFO: [Synth 8-3886] merging instance 'SS/DecCountAndDOT0_reg[4]' (FDRE) to 'SS/DecCountAndDOT1_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SS/DecCountAndDOT1_reg[4] )
INFO: [Synth 8-3886] merging instance 'SS/DecCountAndDOT2_reg[4]' (FDRE) to 'SS/DecCountAndDOT3_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SS/DecCountAndDOT3_reg[4] )
WARNING: [Synth 8-3332] Sequential element (MicroProcessor/CurrProgCounter_reg[7]) is unused and will be removed from module TopWrapper.
WARNING: [Synth 8-3332] Sequential element (MicroProcessor/CurrProgCounter_reg[6]) is unused and will be removed from module TopWrapper.
WARNING: [Synth 8-3332] Sequential element (MicroProcessor/CurrProgCounter_reg[5]) is unused and will be removed from module TopWrapper.
WARNING: [Synth 8-3332] Sequential element (MicroProcessor/CurrProgCounter_reg[4]) is unused and will be removed from module TopWrapper.
WARNING: [Synth 8-3332] Sequential element (ROM/DATA_reg[3]) is unused and will be removed from module TopWrapper.
WARNING: [Synth 8-3332] Sequential element (MicroProcessor/CurrProgContext_reg[7]) is unused and will be removed from module TopWrapper.
WARNING: [Synth 8-3332] Sequential element (MicroProcessor/CurrProgContext_reg[6]) is unused and will be removed from module TopWrapper.
WARNING: [Synth 8-3332] Sequential element (MicroProcessor/CurrProgContext_reg[5]) is unused and will be removed from module TopWrapper.
WARNING: [Synth 8-3332] Sequential element (MicroProcessor/CurrProgContext_reg[4]) is unused and will be removed from module TopWrapper.
WARNING: [Synth 8-3332] Sequential element (MicroProcessor/CurrProgCounterOffset_reg[1]) is unused and will be removed from module TopWrapper.
WARNING: [Synth 8-3332] Sequential element (SS/DecCountAndDOT1_reg[4]) is unused and will be removed from module TopWrapper.
WARNING: [Synth 8-3332] Sequential element (SS/DecCountAndDOT3_reg[4]) is unused and will be removed from module TopWrapper.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MD/TR/MouseY_reg[7] )
WARNING: [Synth 8-3332] Sequential element (MD/TR/MouseY_reg[7]) is unused and will be removed from module TopWrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 721.230 ; gain = 475.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RAM:        | Mem_reg    | 128 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 736.180 ; gain = 490.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 736.992 ; gain = 491.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RAM:        | Mem_reg    | 128 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance RAM/Mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 766.598 ; gain = 521.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 766.598 ; gain = 521.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 766.598 ; gain = 521.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 766.598 ; gain = 521.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 766.598 ; gain = 521.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 766.598 ; gain = 521.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 766.598 ; gain = 521.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    57|
|3     |LUT1     |     9|
|4     |LUT2     |   101|
|5     |LUT3     |    80|
|6     |LUT4     |   105|
|7     |LUT5     |    71|
|8     |LUT6     |   152|
|9     |MUXF7    |     8|
|10    |RAMB18E1 |     1|
|11    |FDRE     |   335|
|12    |FDSE     |    19|
|13    |IBUF     |     2|
|14    |IOBUF    |     2|
|15    |OBUF     |    16|
+------+---------+------+

Report Instance Areas: 
+------+-----------------+-------------------------------+------+
|      |Instance         |Module                         |Cells |
+------+-----------------+-------------------------------+------+
|1     |top              |                               |   959|
|2     |  LED            |LED                            |     4|
|3     |  MD             |MouseDriver                    |   335|
|4     |    TR           |MouseTransceiver               |   316|
|5     |      MSM        |MouseMasterSM                  |   122|
|6     |      R          |MouseReceiver                  |    48|
|7     |      T          |MouseTransmitter               |    75|
|8     |  MicroProcessor |Processor                      |   292|
|9     |    ALU0         |ALU                            |   159|
|10    |  RAM            |RAM                            |    34|
|11    |  ROM            |ROM                            |    10|
|12    |  SS             |SevenSeg                       |    62|
|13    |    Bit17Counter |GenericCounter                 |    27|
|14    |    Strobe       |GenericCounter__parameterized0 |    19|
|15    |  TIME           |Timer                          |   200|
+------+-----------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 766.598 ; gain = 521.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 766.598 ; gain = 188.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 766.598 ; gain = 521.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 766.598 ; gain = 533.219
INFO: [Common 17-1381] The checkpoint 'E:/edinburgh/DigitalSystemDesign/MicroprocessorMouse/Mouse.runs/synth_1/TopWrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopWrapper_utilization_synth.rpt -pb TopWrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 766.598 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 13 09:24:51 2020...
