EESchema Schematic File Version 4
LIBS:quokka-cache
EELAYER 26 0
EELAYER END
$Descr USLetter 11000 8500
encoding utf-8
Sheet 1 14
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 "Quokka 6502 Microprocessor Trainer"
$EndDescr
$Sheet
S 6900 1450 1600 850 
U 5A9C14CE
F0 "Power" 50
F1 "sub_power.sch" 50
$EndSheet
$Sheet
S 8350 3250 650  1150
U 5A9C14E5
F0 "Microcontroller" 50
F1 "sub_micro.sch" 50
F2 "uC_SCLK" O L 8350 3350 50 
F3 "uC_MOSI" O L 8350 3450 50 
F4 "uC_MISO" I L 8350 3550 50 
F5 "uC_~CS" O L 8350 3650 50 
F6 "FPGA_~INT" I L 8350 3750 50 
F7 "FPGA_CCLK" O L 8350 3900 50 
F8 "FPGA_CDIN" O L 8350 4000 50 
F9 "FPGA_DONE" I L 8350 4100 50 
F10 "FPGA_PROG_B" O L 8350 4200 50 
F11 "FPGA_INIT_B" I L 8350 4300 50 
$EndSheet
$Sheet
S 4750 2400 750  550 
U 5A9C14FD
F0 "GPIO" 50
F1 "sub_gpio.sch" 50
F2 "6502_DATA[7..0]" T L 4750 2450 50 
F3 "6502_R~W" B L 4750 2650 50 
F4 "6502_ADDR[0]" B L 4750 2550 50 
F5 "GPIO_~cs" I L 4750 2850 50 
F6 "6502_~RES" B L 4750 2750 50 
$EndSheet
$Sheet
S 8350 5150 550  500 
U 5A9C150A
F0 "Display" 50
F1 "sub_display.sch" 50
F2 "CLK" I L 8350 5250 50 
F3 "~RST" I L 8350 5550 50 
F4 "Load" I L 8350 5450 50 
F5 "Din" I L 8350 5350 50 
$EndSheet
$Sheet
S 8350 4650 600  300 
U 5A9C1519
F0 "Keyboard" 50
F1 "sub_keyboard.sch" 50
F2 "column[5..0]" I L 8350 4750 50 
F3 "row[4..0]" O L 8350 4850 50 
$EndSheet
$Sheet
S 2100 1800 950  1650
U 5AA38978
F0 "Bus Expansion" 50
F1 "sub_expansion.sch" 50
F2 "6502_DATA[7..0]" U R 3050 1850 50 
F3 "6502_ADDR[19..0]" U R 3050 1950 50 
F4 "6502_R~W" U R 3050 2050 50 
F5 "6502_RDY" U R 3050 2150 50 
F6 "6502_PHI1" U R 3050 2250 50 
F7 "6502_PHI0" U R 3050 2350 50 
F8 "6502_PHI2" U R 3050 2450 50 
F9 "6502_~IRQ" U R 3050 2550 50 
F10 "6502_~NMI" U R 3050 2650 50 
F11 "6502_~RES" U R 3050 2750 50 
F12 "6502_SO" U R 3050 2850 50 
F13 "OPT1_~cs" U R 3050 3100 50 
F14 "OPT2_~cs" U R 3050 3200 50 
F15 "6502_SYNC" U R 3050 2950 50 
F16 "FPGA_Expansion[7:0]" B R 3050 3350 50 
$EndSheet
$Sheet
S 4750 1800 800  450 
U 5AA3897D
F0 "RAM" 50
F1 "sub_ram.sch" 50
F2 "6502_DATA[7..0]" T L 4750 1850 50 
F3 "6502_ADDR[19..0]" I L 4750 1950 50 
F4 "6502_R~W" I L 4750 2050 50 
F5 "RAM_~cs" I L 4750 2150 50 
$EndSheet
$Sheet
S 2250 3900 800  1500
U 5A9C14D9
F0 "6502" 50
F1 "sub_6502.sch" 50
F2 "6502_DATA[7..0]" T R 3050 3950 50 
F3 "6502_ADDR[15..0]" T R 3050 4050 50 
F4 "6502_R~W" T R 3050 4150 50 
F5 "6502_RDY" I R 3050 4250 50 
F6 "6502_PHI1" T R 3050 4350 50 
F7 "6502_PHI0" I R 3050 4450 50 
F8 "6502_PHI2" T R 3050 4550 50 
F9 "6502_~IRQ" I R 3050 4650 50 
F10 "6502_~NMI" I R 3050 4750 50 
F11 "6502_~RES" I R 3050 5200 50 
F12 "6502_SO" I R 3050 4950 50 
F13 "~BusEnable" I R 3050 5300 50 
F14 "6502_SYNC" T R 3050 5050 50 
$EndSheet
Wire Bus Line
	4750 3950 4300 3950
Wire Bus Line
	3050 4050 4200 4050
Wire Wire Line
	4750 4150 4100 4150
Wire Wire Line
	3050 4250 4000 4250
Wire Wire Line
	4750 4350 3900 4350
Wire Wire Line
	3050 4450 3800 4450
Wire Wire Line
	4750 4550 3700 4550
Wire Wire Line
	3050 4650 3600 4650
Wire Wire Line
	4750 4750 3500 4750
Wire Wire Line
	4750 4950 3300 4950
Wire Wire Line
	3050 5050 3200 5050
Wire Wire Line
	3050 2950 3200 2950
Wire Wire Line
	3200 2950 3200 5050
Connection ~ 3200 5050
Wire Wire Line
	3200 5050 4750 5050
Connection ~ 3300 4950
Wire Wire Line
	3300 4950 3050 4950
Wire Wire Line
	3300 2850 3050 2850
Wire Wire Line
	3300 2850 3300 4950
Wire Wire Line
	3050 2750 3400 2750
Wire Wire Line
	3400 2750 3400 4850
Wire Wire Line
	3400 4850 4750 4850
Wire Wire Line
	3050 2650 3500 2650
Wire Wire Line
	3500 2650 3500 4750
Connection ~ 3500 4750
Wire Wire Line
	3500 4750 3050 4750
Wire Wire Line
	3050 2550 3600 2550
Wire Wire Line
	3600 2550 3600 4650
Connection ~ 3600 4650
Wire Wire Line
	3600 4650 4750 4650
Wire Wire Line
	3700 4550 3700 2450
Wire Wire Line
	3700 2450 3050 2450
Connection ~ 3700 4550
Wire Wire Line
	3700 4550 3050 4550
Wire Wire Line
	3050 2350 3800 2350
Wire Wire Line
	3800 2350 3800 4450
Connection ~ 3800 4450
Wire Wire Line
	3800 4450 4750 4450
Wire Wire Line
	3900 4350 3900 2250
Wire Wire Line
	3900 2250 3050 2250
Connection ~ 3900 4350
Wire Wire Line
	3900 4350 3050 4350
Wire Wire Line
	3050 2150 4000 2150
Wire Wire Line
	4000 2150 4000 4250
Connection ~ 4000 4250
Wire Wire Line
	4000 4250 4750 4250
Wire Wire Line
	4100 2050 3050 2050
Connection ~ 4100 4150
Wire Wire Line
	4100 4150 3050 4150
Wire Bus Line
	4200 1950 3050 1950
Connection ~ 4200 4050
Wire Bus Line
	4200 4050 4750 4050
Wire Bus Line
	3050 1850 4300 1850
Connection ~ 4300 3950
Wire Bus Line
	4300 3950 3050 3950
Wire Bus Line
	4750 1850 4300 1850
Wire Bus Line
	4750 2450 4300 2450
Wire Bus Line
	4750 2550 4200 2550
Wire Bus Line
	4750 1950 4200 1950
Wire Wire Line
	4750 2050 4100 2050
Wire Wire Line
	4750 2650 4100 2650
Connection ~ 4100 2050
Connection ~ 4100 2650
Connection ~ 4200 1950
Connection ~ 4200 2550
Connection ~ 4300 1850
Connection ~ 4300 2450
Wire Wire Line
	4100 2650 4100 4150
Wire Bus Line
	4200 2550 4200 4050
Wire Bus Line
	4300 1850 4300 2450
Wire Bus Line
	4300 2450 4300 3950
Wire Bus Line
	4200 1950 4200 2550
Wire Wire Line
	4100 2050 4100 2650
Wire Wire Line
	3050 5200 4750 5200
Wire Wire Line
	3050 5300 4750 5300
Wire Wire Line
	4750 2750 3400 2750
Connection ~ 3400 2750
Wire Wire Line
	4750 3350 4700 3350
Wire Wire Line
	4700 3350 4700 2850
Wire Wire Line
	4700 2850 4750 2850
Wire Wire Line
	4750 3450 4650 3450
Wire Wire Line
	4650 3450 4650 2150
Wire Wire Line
	4650 2150 4750 2150
Wire Wire Line
	4750 3550 4550 3550
Wire Wire Line
	4550 3550 4550 3100
Wire Wire Line
	4550 3100 3050 3100
Wire Wire Line
	3050 3200 4500 3200
Wire Wire Line
	4500 3200 4500 3650
Wire Wire Line
	4500 3650 4750 3650
Wire Bus Line
	4750 3800 4450 3800
Wire Bus Line
	4450 3800 4450 3350
Wire Bus Line
	3050 3350 4450 3350
$Sheet
S 4750 3250 2650 2150
U 5A9C14F1
F0 "FPGA" 50
F1 "sub_fpga.sch" 50
F2 "KBD_col[5..0]" O R 7400 4750 50 
F3 "KBD_row[4..0]" I R 7400 4850 50 
F4 "6502_DATA[7..0]" T L 4750 3950 50 
F5 "6502_ADDR[19..0]" B L 4750 4050 50 
F6 "RAM_~cs" O L 4750 3450 50 
F7 "GPIO_~cs" O L 4750 3350 50 
F8 "OPT1_~cs" O L 4750 3550 50 
F9 "OPT2_~cs" O L 4750 3650 50 
F10 "FPGA_Expansion[7..0]" B L 4750 3800 50 
F11 "LED_CLK" O R 7400 5000 50 
F12 "LED_DATA" O R 7400 5100 50 
F13 "LED_Load" O R 7400 5200 50 
F14 "6502_R~W" B L 4750 4150 50 
F15 "6502_RDY" O L 4750 4250 50 
F16 "6502_PHI1" B L 4750 4350 50 
F17 "6502_PHI0" O L 4750 4450 50 
F18 "6502_PHI2" B L 4750 4550 50 
F19 "6502_~IRQ" B L 4750 4650 50 
F20 "6502_~NMI" O L 4750 4750 50 
F21 "Physical6502_~RES" O L 4750 5200 50 
F22 "6502_SO" O L 4750 4950 50 
F23 "6502_SYNC" B L 4750 5050 50 
F24 "6502_~RES" O L 4750 4850 50 
F25 "Physical6502_~BusEnable" O L 4750 5300 50 
F26 "uC_SCLK" I R 7400 3350 50 
F27 "uC_MOSI" I R 7400 3450 50 
F28 "uC_MISO" O R 7400 3550 50 
F29 "uC_~CS" I R 7400 3650 50 
F30 "FPGA_~INT" O R 7400 3750 50 
F31 "FPGA_CCLK" I R 7400 3900 50 
F32 "FPGA_CDIN" I R 7400 4000 50 
F33 "LED_~CLR" O R 7400 5300 50 
F34 "FPGA_INIT_B" O R 7400 4100 50 
F35 "FPGA_DONE" O R 7400 4300 50 
F36 "FPGA_PROG_B" I R 7400 4200 50 
$EndSheet
Wire Wire Line
	8350 3350 7400 3350
Wire Wire Line
	7400 3450 8350 3450
Wire Wire Line
	8350 3550 7400 3550
Wire Wire Line
	7400 3650 8350 3650
Wire Wire Line
	8350 3750 7400 3750
Wire Wire Line
	7400 3900 8350 3900
Wire Wire Line
	8350 4000 7400 4000
Wire Bus Line
	7400 4750 8350 4750
Wire Bus Line
	7400 4850 8350 4850
Wire Wire Line
	8350 5250 8050 5250
Wire Wire Line
	8050 5250 8050 5000
Wire Wire Line
	8050 5000 7400 5000
Wire Wire Line
	7400 5100 7950 5100
Wire Wire Line
	7950 5100 7950 5350
Wire Wire Line
	7950 5350 8350 5350
Wire Wire Line
	8350 5450 7850 5450
Wire Wire Line
	7850 5450 7850 5200
Wire Wire Line
	7850 5200 7400 5200
Wire Wire Line
	7400 5300 7750 5300
Wire Wire Line
	7750 5300 7750 5550
Wire Wire Line
	7750 5550 8350 5550
Wire Wire Line
	8350 4100 7400 4100
Wire Wire Line
	7400 4200 8350 4200
Wire Wire Line
	8350 4300 7400 4300
$EndSCHEMATC
