INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_polar_to_cartesian_c_0_0/sim/zf_equalizer_polar_to_cartesian_c_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_polar_to_cartesian_c_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
