$date
	Sun Feb  8 20:09:27 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_shiftreg $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var reg 1 ! out $end
$var reg 4 % shift [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
1$
1#
0"
x!
$end
#5
1"
#10
0"
0#
#15
1"
#20
0"
1#
#25
1"
#30
0"
#35
1"
#40
0"
0$
#45
0!
b1000 %
1"
#50
0"
#55
1!
1"
#60
0"
0#
#65
b0 %
1"
#70
0"
1#
#75
0!
b1000 %
1"
#80
0"
#85
1!
1"
#90
0"
