
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036031                       # Number of seconds simulated
sim_ticks                                 36030598104                       # Number of ticks simulated
final_tick                               562996961289                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 319964                       # Simulator instruction rate (inst/s)
host_op_rate                                   403598                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2617866                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915672                       # Number of bytes of host memory used
host_seconds                                 13763.35                       # Real time elapsed on the host
sim_insts                                  4403782433                       # Number of instructions simulated
sim_ops                                    5554857513                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2782080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1216768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       968064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1652352                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6626688                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2737024                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2737024                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        21735                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9506                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7563                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12909                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 51771                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21383                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21383                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49736                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     77214372                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33770408                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        56841                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     26867830                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46183                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     45859688                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               183918346                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49736                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53288                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        56841                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46183                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             206047                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          75963879                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               75963879                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          75963879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49736                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     77214372                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33770408                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        56841                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     26867830                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46183                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     45859688                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              259882225                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86404313                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31097064                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25277102                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2122149                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13080472                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12132861                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3280192                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89915                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31208595                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172482413                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31097064                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15413053                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37930423                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11394586                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6377998                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15283272                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910721                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84742421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.514308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.305846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46811998     55.24%     55.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3336520      3.94%     59.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2683156      3.17%     62.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6553750      7.73%     70.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1767440      2.09%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2281548      2.69%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1655378      1.95%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          926328      1.09%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18726303     22.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84742421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359902                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.996225                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32647850                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6186366                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36477643                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246374                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9184186                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309757                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41525                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206209070                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77562                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9184186                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35035820                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1405808                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1254256                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34278193                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3584156                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198941681                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        34498                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1482461                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1114289                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2650                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278572689                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928736852                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928736852                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107877140                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40357                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22508                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9820337                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18534123                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9443667                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147063                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3071982                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188104184                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38791                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149440563                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       288905                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64996484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198400594                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5723                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84742421                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.763468                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887062                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29366553     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18263991     21.55%     56.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11959699     14.11%     70.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8850721     10.44%     80.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7617571      8.99%     89.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3945053      4.66%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3383758      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633686      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       721389      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84742421                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         875121     71.10%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             8      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178334     14.49%     85.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177405     14.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124521065     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127106      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14833183      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7942675      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149440563                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.729550                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1230868                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008237                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385143318                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253140088                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145629580                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150671431                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560720                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7300155                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         3024                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          629                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2417891                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9184186                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         559801                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81711                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188142975                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       412767                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18534123                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9443667                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22257                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73296                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          629                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1270508                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1192850                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2463358                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147060067                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13917788                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2380494                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21651986                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20745478                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7734198                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.701999                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145726023                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145629580                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94892478                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267916267                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.685443                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354187                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65334389                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2127555                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75558235                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625361                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.140147                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29335016     38.82%     38.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20953274     27.73%     66.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8526037     11.28%     77.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4793759      6.34%     84.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3918417      5.19%     89.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1590669      2.11%     91.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1891894      2.50%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948919      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3600250      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75558235                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3600250                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260101809                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385477826                       # The number of ROB writes
system.switch_cpus0.timesIdled                  46334                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1661892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.864043                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.864043                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.157350                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.157350                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661579624                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201295322                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190275405                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86404313                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31802743                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25942597                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2121440                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13417398                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12433133                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3425706                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94238                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31800593                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174729068                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31802743                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15858839                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38805211                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11280718                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5507995                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15681701                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1008587                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85246898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.539325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.293216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46441687     54.48%     54.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2568379      3.01%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4798018      5.63%     63.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4785737      5.61%     68.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2970936      3.49%     72.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2354934      2.76%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1476153      1.73%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1375774      1.61%     78.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18475280     21.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85246898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368069                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.022226                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33153348                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5448888                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37284235                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       227567                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9132856                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5367833                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     209600566                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1416                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9132856                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35550802                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1015928                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1141250                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35068267                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3337791                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     202149191                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1385174                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1023532                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283842448                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    943116249                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    943116249                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175529435                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108312986                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35992                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17284                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9294708                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18696682                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9552827                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119543                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3431632                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190538818                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34568                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151760332                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       298639                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64426799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    197147879                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85246898                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.780245                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896284                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29207211     34.26%     34.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18490983     21.69%     55.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12320942     14.45%     70.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8005539      9.39%     79.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8435843      9.90%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4082381      4.79%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3220974      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       734473      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       748552      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85246898                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         945354     72.57%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        179336     13.77%     86.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177925     13.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126942224     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2039058      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17284      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14689668      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8072098      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151760332                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.756398                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1302615                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008583                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    390368813                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    255000530                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148290858                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153062947                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       474322                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7253801                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2085                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          345                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2303745                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9132856                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         529207                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        91123                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190573386                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       447019                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18696682                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9552827                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17284                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71524                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          345                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1326271                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1179014                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2505285                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149760335                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14018592                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1999994                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21906969                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21235100                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7888377                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.733251                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148337175                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148290858                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94522786                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        271246159                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.716244                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348476                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102227665                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125872587                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64701254                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34568                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2147123                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76114042                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.653737                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148609                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28876107     37.94%     37.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21319562     28.01%     65.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8854492     11.63%     77.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4424701      5.81%     83.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4410436      5.79%     89.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1785964      2.35%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1793192      2.36%     93.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       957482      1.26%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3692106      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76114042                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102227665                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125872587                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18691963                       # Number of memory references committed
system.switch_cpus1.commit.loads             11442881                       # Number of loads committed
system.switch_cpus1.commit.membars              17284                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18168301                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113401713                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2596207                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3692106                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262995777                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          390286485                       # The number of ROB writes
system.switch_cpus1.timesIdled                  34214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1157415                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102227665                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125872587                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102227665                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845215                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845215                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.183132                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.183132                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       672756993                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205995819                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192573131                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34568                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86404313                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32469657                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26510762                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2165879                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13794570                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12801740                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3363628                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95571                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33617848                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             176393263                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32469657                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16165368                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38254389                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11297735                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5090786                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16375757                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       849704                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86077009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.533498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.337111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47822620     55.56%     55.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3149601      3.66%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4713769      5.48%     64.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3253993      3.78%     68.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2279283      2.65%     71.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2225662      2.59%     73.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1350068      1.57%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2865121      3.33%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18416892     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86077009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375787                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.041487                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34561987                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5327170                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36540700                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       533411                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9113740                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5454664                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     211300367                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1237                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9113740                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36511326                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         520507                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2011008                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35085050                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2835374                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     205002003                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1183462                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       965714                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    287577839                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    954281228                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    954281228                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177089141                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       110488660                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37012                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17653                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8418660                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18798756                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9616134                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       114198                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3098779                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         191038860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35247                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152618605                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       302237                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63637664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194810638                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     86077009                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.773047                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915684                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30800941     35.78%     35.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17140295     19.91%     55.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12568274     14.60%     70.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8267746      9.61%     79.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8272206      9.61%     89.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4001447      4.65%     94.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3549689      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       666957      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       809454      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86077009                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         831538     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        164964     14.12%     85.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       171482     14.68%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127667127     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1927381      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17594      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15004149      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8002354      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152618605                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.766331                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1167984                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007653                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    392784439                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    254712160                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148414881                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153786589                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       481058                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7291466                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6327                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          389                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2298307                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9113740                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         275273                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50633                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    191074111                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       728096                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18798756                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9616134                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17653                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42633                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          389                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1319699                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1179008                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2498707                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149836476                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14025344                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2782128                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21841721                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21296884                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7816377                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.734132                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148478725                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148414881                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         96179656                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        273251651                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717679                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351982                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102964966                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126919270                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64155049                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35188                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2183316                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76963269                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.649089                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174523                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29464798     38.28%     38.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22025725     28.62%     66.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8319682     10.81%     77.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4661614      6.06%     83.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3954117      5.14%     88.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1768594      2.30%     91.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1693512      2.20%     93.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1152987      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3922240      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76963269                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102964966                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126919270                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18825117                       # Number of memory references committed
system.switch_cpus2.commit.loads             11507290                       # Number of loads committed
system.switch_cpus2.commit.membars              17594                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18414563                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114260211                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2625137                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3922240                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           264115348                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          391268186                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18597                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 327304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102964966                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126919270                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102964966                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.839162                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.839162                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.191665                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.191665                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       672958595                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      206468439                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      194181568                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35188                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                86404313                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31448535                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25595986                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2101185                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13386677                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12395859                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3239880                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92804                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34769204                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             171761862                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31448535                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15635739                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36096355                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10780305                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5494947                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16996356                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       844506                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     85003855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.488757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.298590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48907500     57.54%     57.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1951470      2.30%     59.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2537871      2.99%     62.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3825554      4.50%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3715701      4.37%     71.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2823216      3.32%     75.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1678595      1.97%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2511936      2.96%     79.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17052012     20.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     85003855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.363970                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.987885                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35917003                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5375972                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34795830                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       271979                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8643069                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5323315                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     205497502                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1337                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8643069                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37821142                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1063061                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1541123                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33119478                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2815975                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     199513820                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1041                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1220767                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       881810                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          165                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    278013711                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    929186450                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    929186450                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    172903731                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       105109942                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42351                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        24001                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7948329                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18493356                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9802863                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       189084                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3118716                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         185441665                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40294                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        149405261                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       279476                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60270391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    183243299                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6534                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     85003855                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.757629                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897877                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29532603     34.74%     34.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18689085     21.99%     56.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12039320     14.16%     70.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8240360      9.69%     80.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7705165      9.06%     89.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4107781      4.83%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3025887      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       907663      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       755991      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85003855                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         734954     69.12%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        151386     14.24%     83.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       176978     16.64%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    124315010     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2110800      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16879      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14750406      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8212166      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     149405261                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.729141                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1063323                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007117                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    385157172                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    245753189                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    145212847                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     150468584                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       506665                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7083188                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2198                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          879                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2489266                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          116                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8643069                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         627232                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       100443                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    185481963                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1270335                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18493356                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9802863                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23414                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75973                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          879                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1287005                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1183332                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2470337                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    146547010                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13887080                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2858247                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21915866                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20526135                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8028786                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.696061                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             145251640                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            145212847                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         93305214                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        261996179                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.680620                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356132                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101261844                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    124455389                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61026860                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33760                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2136013                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     76360786                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.629834                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.153447                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29425735     38.54%     38.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21945765     28.74%     67.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8089880     10.59%     77.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4629961      6.06%     83.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3861602      5.06%     88.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1889198      2.47%     91.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1895915      2.48%     93.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       809747      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3812983      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     76360786                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101261844                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     124455389                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18723763                       # Number of memory references committed
system.switch_cpus3.commit.loads             11410166                       # Number of loads committed
system.switch_cpus3.commit.membars              16880                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17849758                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112179776                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2539451                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3812983                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           258030052                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          379612076                       # The number of ROB writes
system.switch_cpus3.timesIdled                  35311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1400458                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101261844                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            124455389                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101261844                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.853276                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.853276                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.171954                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.171954                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       659487204                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      200561822                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      189804215                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33760                       # number of misc regfile writes
system.l2.replacements                          51777                       # number of replacements
system.l2.tagsinuse                      16383.975680                       # Cycle average of tags in use
system.l2.total_refs                          1221431                       # Total number of references to valid blocks.
system.l2.sampled_refs                          68161                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.919793                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            96.447799                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      3.459180                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3750.124345                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.948035                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2242.007859                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      4.995203                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1753.023600                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      4.564785                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3043.056938                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1735.969070                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1262.633906                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            904.646460                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1579.098500                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005887                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000211                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.228889                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000241                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.136841                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000305                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.106996                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000279                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.185733                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.105955                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.077065                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.055215                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.096381                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        50985                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        30091                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        26480                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        40032                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  147588                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            53782                       # number of Writeback hits
system.l2.Writeback_hits::total                 53782                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        50985                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        30091                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        26480                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        40032                       # number of demand (read+write) hits
system.l2.demand_hits::total                   147588                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        50985                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        30091                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        26480                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        40032                       # number of overall hits
system.l2.overall_hits::total                  147588                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        21735                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9506                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7563                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        12904                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 51766                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        21735                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9506                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7563                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        12909                       # number of demand (read+write) misses
system.l2.demand_misses::total                  51771                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        21735                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9506                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7563                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        12909                       # number of overall misses
system.l2.overall_misses::total                 51771                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       607745                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1130552146                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       644669                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    533000417                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       712397                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    411268436                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       574701                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    677519511                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2754880022                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       231100                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        231100                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       607745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1130552146                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       644669                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    533000417                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       712397                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    411268436                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       574701                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    677750611                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2755111122                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       607745                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1130552146                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       644669                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    533000417                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       712397                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    411268436                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       574701                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    677750611                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2755111122                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72720                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39597                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        34043                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52936                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              199354                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        53782                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             53782                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72720                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39597                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        34043                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52941                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               199359                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72720                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39597                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        34043                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52941                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              199359                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.298886                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.240069                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.222160                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.243766                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.259669                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.298886                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.240069                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.222160                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.243837                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.259687                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.298886                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.240069                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.222160                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.243837                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.259687                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43410.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 52015.281620                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42977.933333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 56069.894488                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44524.812500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 54379.007801                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 44207.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 52504.611826                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53217.942704                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        46220                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        46220                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43410.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 52015.281620                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42977.933333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 56069.894488                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44524.812500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 54379.007801                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 44207.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 52502.177628                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53217.266848                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43410.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 52015.281620                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42977.933333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 56069.894488                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44524.812500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 54379.007801                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 44207.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 52502.177628                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53217.266848                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                21383                       # number of writebacks
system.l2.writebacks::total                     21383                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21735                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9506                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7563                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        12904                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            51766                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        21735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        12909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             51771                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        21735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        12909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            51771                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       526910                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1005005538                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       555977                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    478045500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       620509                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    367552254                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       500151                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    602508615                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2455315454                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       201755                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       201755                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       526910                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1005005538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       555977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    478045500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       620509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    367552254                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       500151                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    602710370                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2455517209                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       526910                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1005005538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       555977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    478045500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       620509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    367552254                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       500151                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    602710370                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2455517209                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.298886                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.240069                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.222160                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.243766                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.259669                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.298886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.240069                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.222160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.243837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.259687                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.298886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.240069                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.222160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.243837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.259687                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37636.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46239.040166                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37065.133333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 50288.817589                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38781.812500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48598.737802                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 38473.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 46691.616166                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47431.044585                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        40351                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        40351                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37636.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 46239.040166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37065.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 50288.817589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38781.812500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 48598.737802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 38473.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 46689.160276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47430.360800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37636.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 46239.040166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37065.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 50288.817589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38781.812500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 48598.737802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 38473.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 46689.160276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47430.360800                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995281                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015290872                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042838.776660                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995281                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022428                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15283255                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15283255                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15283255                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15283255                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15283255                       # number of overall hits
system.cpu0.icache.overall_hits::total       15283255                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       796354                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       796354                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       796354                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       796354                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       796354                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       796354                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15283272                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15283272                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15283272                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15283272                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15283272                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15283272                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46844.352941                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46844.352941                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46844.352941                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46844.352941                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46844.352941                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46844.352941                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       653907                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       653907                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       653907                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       653907                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       653907                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       653907                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46707.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46707.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46707.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46707.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46707.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46707.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72720                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180565484                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72976                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2474.313254                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.509905                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.490095                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900429                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099571                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10573877                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10573877                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21884                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21884                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17566582                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17566582                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17566582                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17566582                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154198                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154198                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154198                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154198                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154198                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154198                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5258051954                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5258051954                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5258051954                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5258051954                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5258051954                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5258051954                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10728075                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10728075                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17720780                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17720780                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17720780                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17720780                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014373                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014373                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008702                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008702                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008702                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008702                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34099.352482                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34099.352482                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34099.352482                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34099.352482                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34099.352482                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34099.352482                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14158                       # number of writebacks
system.cpu0.dcache.writebacks::total            14158                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81478                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81478                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        81478                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        81478                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        81478                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        81478                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72720                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72720                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72720                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72720                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72720                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72720                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1598313068                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1598313068                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1598313068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1598313068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1598313068                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1598313068                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004104                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004104                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21979.002585                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21979.002585                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21979.002585                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21979.002585                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21979.002585                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21979.002585                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997019                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013581992                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2184443.948276                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997019                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15681683                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15681683                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15681683                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15681683                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15681683                       # number of overall hits
system.cpu1.icache.overall_hits::total       15681683                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       856970                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       856970                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       856970                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       856970                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       856970                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       856970                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15681701                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15681701                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15681701                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15681701                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15681701                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15681701                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47609.444444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47609.444444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47609.444444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47609.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47609.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47609.444444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       660339                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       660339                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       660339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       660339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       660339                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       660339                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44022.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44022.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 44022.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44022.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 44022.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44022.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39597                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169274951                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39853                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4247.483276                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.761720                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.238280                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905319                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094681                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10697613                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10697613                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7215072                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7215072                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17284                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17284                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17284                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17284                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17912685                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17912685                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17912685                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17912685                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103753                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103753                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103753                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103753                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103753                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103753                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3739697668                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3739697668                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3739697668                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3739697668                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3739697668                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3739697668                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10801366                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10801366                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7215072                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7215072                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17284                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17284                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18016438                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18016438                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18016438                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18016438                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009606                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009606                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005759                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005759                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005759                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005759                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36044.236485                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36044.236485                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36044.236485                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36044.236485                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36044.236485                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36044.236485                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8829                       # number of writebacks
system.cpu1.dcache.writebacks::total             8829                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        64156                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        64156                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        64156                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        64156                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        64156                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        64156                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39597                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39597                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39597                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39597                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39597                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39597                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    768718830                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    768718830                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    768718830                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    768718830                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    768718830                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    768718830                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002198                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002198                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002198                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002198                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19413.562391                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19413.562391                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19413.562391                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19413.562391                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19413.562391                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19413.562391                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.996672                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017672024                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2202753.298701                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.996672                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025636                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16375738                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16375738                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16375738                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16375738                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16375738                       # number of overall hits
system.cpu2.icache.overall_hits::total       16375738                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       871272                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       871272                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       871272                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       871272                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       871272                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       871272                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16375757                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16375757                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16375757                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16375757                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16375757                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16375757                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 45856.421053                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 45856.421053                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 45856.421053                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 45856.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 45856.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 45856.421053                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       753661                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       753661                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       753661                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       753661                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       753661                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       753661                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47103.812500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47103.812500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 47103.812500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47103.812500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 47103.812500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47103.812500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34043                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164360568                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34299                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4791.993003                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.086174                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.913826                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902680                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097320                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10673186                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10673186                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7282640                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7282640                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17625                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17625                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17594                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17594                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17955826                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17955826                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17955826                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17955826                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        69828                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        69828                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        69828                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         69828                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        69828                       # number of overall misses
system.cpu2.dcache.overall_misses::total        69828                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2082649433                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2082649433                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2082649433                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2082649433                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2082649433                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2082649433                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10743014                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10743014                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7282640                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7282640                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17594                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17594                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18025654                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18025654                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18025654                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18025654                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006500                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006500                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003874                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003874                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003874                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003874                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 29825.420075                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29825.420075                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 29825.420075                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29825.420075                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 29825.420075                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29825.420075                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8504                       # number of writebacks
system.cpu2.dcache.writebacks::total             8504                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35785                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35785                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35785                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35785                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35785                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35785                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34043                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34043                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34043                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34043                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34043                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34043                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    652087452                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    652087452                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    652087452                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    652087452                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    652087452                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    652087452                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001889                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001889                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19154.817496                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19154.817496                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19154.817496                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19154.817496                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19154.817496                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19154.817496                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996601                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015150617                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2046674.631048                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996601                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16996341                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16996341                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16996341                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16996341                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16996341                       # number of overall hits
system.cpu3.icache.overall_hits::total       16996341                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       712896                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       712896                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       712896                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       712896                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       712896                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       712896                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16996356                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16996356                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16996356                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16996356                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16996356                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16996356                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 47526.400000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47526.400000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 47526.400000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47526.400000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 47526.400000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47526.400000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       589048                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       589048                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       589048                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       589048                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       589048                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       589048                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 45311.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 45311.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 45311.384615                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 45311.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 45311.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 45311.384615                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52941                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               173562515                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53197                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3262.637273                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.198871                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.801129                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910933                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089067                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10565281                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10565281                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7275917                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7275917                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17835                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17835                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16880                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16880                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17841198                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17841198                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17841198                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17841198                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       135190                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       135190                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2897                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2897                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       138087                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        138087                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       138087                       # number of overall misses
system.cpu3.dcache.overall_misses::total       138087                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5029884824                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5029884824                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    166315672                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    166315672                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5196200496                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5196200496                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5196200496                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5196200496                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10700471                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10700471                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7278814                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7278814                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16880                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16880                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17979285                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17979285                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17979285                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17979285                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012634                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012634                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000398                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000398                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007680                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007680                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007680                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007680                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 37206.042045                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 37206.042045                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 57409.620987                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 57409.620987                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 37629.903583                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 37629.903583                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 37629.903583                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 37629.903583                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       446377                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 37198.083333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22291                       # number of writebacks
system.cpu3.dcache.writebacks::total            22291                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        82254                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        82254                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2892                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2892                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85146                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85146                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85146                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85146                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52936                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52936                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52941                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52941                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52941                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52941                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1059995386                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1059995386                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       236100                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       236100                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1060231486                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1060231486                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1060231486                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1060231486                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002945                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002945                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 20024.092980                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20024.092980                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        47220                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        47220                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 20026.661491                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 20026.661491                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 20026.661491                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 20026.661491                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
