<!DOCTYPE html>
<html>
<head>
<meta http-equiv="X-UA-Compatible" content="IE=8" /> 
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<title>Model Advisor Report for 'simulink_implementation/HDL_DUT'</title>  
<style type="text/css">
<!--
@media screen {    
    /* Table Formatting */
    .AdvTable th { 
        background:#80a0c1 url(data:image/gif;base64,R0lGODlhAQAaAKIAAHSRr3mXtn+fv2V/mX2cvG2JpVxzi4CgwSH5BAAAAAAALAAAAAABABoAAAMJeLrcLCSAMkwCADs=) repeat-x bottom left; 
    }
}

@media all {
    *{ font-family: sans-serif; }

	H3 {
		font-size: 14pt;
		font-weight: 200;
	}
	H4 {
		font-size: 9pt;
		font-weight: normal;
	}
	H5 {
		font-size: 12pt;
		font-style: italic;
		font-weight: bold;
		color: #333333;
		margin-bottom: 2px;
	}
	a[href] {
		color: #005FCE;
	}
	.subsection {
		padding-left: 30px;
	}
    
    .CheckHeading {
		font-size:1.05em;
		font-weight:bold;
	}

    /* Table Formatting */
    table.AdvTable { 
        border-collapse:collapse; border:1px solid #ececec; border-right:none; border-bottom:none; 
    }

    .AdvTable th { 
        padding-left:5px; 
        padding-right:5px; 
        color:#fff; 
        line-height:120%; 
        background:#80a0c1 url(data:image/gif;base64,R0lGODlhAQAaAKIAAHSRr3mXtn+fv2V/mX2cvG2JpVxzi4CgwSH5BAAAAAAALAAAAAABABoAAAMJeLrcLCSAMkwCADs=) repeat-x bottom left; 
        border-right: 1px solid #ececec; 
        border-bottom: 1px solid #ececec; 
    }

    .AdvTable td { 
        padding-left:5px; 
        padding-right:5px; 
        border-right:1px solid #ececec; 
        border-bottom: 1px solid #ececec; 
    }
    
    .AdvTable th p { 
        margin-bottom:0px; 
    }

    .AdvTable p { 
        margin-bottom:10px; 
    }
    
    .AdvTableNoBorder p { 
        margin-bottom:10px; 
    }

    table+span.SDCollapseControl { 
        font-size:0.8em; 
        font-weight:bold; 
    }

    ul+span.SDCollapseControl { 
        margin-left:25px; 
        font-size:0.8em;
        font-weight:bold; 
    }

    ol+span.SDCollapseControl { 
        margin-left:25px; 
        font-size:0.8em; 
        font-weight:bold; 
    }

    .SystemdefinedCollapse { 
        margin-top:0px;
        margin-bottom:5px; 
    }

    div.AllCollapse p, div.AllCollapse table, div.AllCollapse ol, div.AllCollapse ul { 
        margin-top:0pt;
        margin-bottom:0pt; 
        margin-left:18px;
    }

    div.AllCollapse + div { 
        margin-top:0pt;
        margin-bottom:0pt; 
        margin-left:18px; 
    }

    img.CollapseAllControlImage { 
        float:left; 
    }

    .SubResultsSummary {
        padding-left:30px;
    }

    .EmptyFolderMessage {
        color:gray;
        margin:10px 0 0 30px;
        font-size:0.8em;
    }
	
    .CsEml-Symbol-Status-Pass
    { 
        color: green;
        font-family: monospace;
    }

    .CsEml-Symbol-Status-Warn
        { 
        color: orange;
        font-family: monospace;
    }

    .CsEml-Symbol-Status-Fail
    { 
        color: red;
        font-family: monospace;
    }
    
    .CsEml-Line-Number
    {
        color: #A0A0A0;
        font-style: italic;
        font-family: monospace;
    }

    .CsEml-Code
    {
        color: blue;
        font-family: monospace;
    }

    .CsEml-Code-Fragment
    {
        color: blue;
        font-weight: bold;
        font-family: monospace;
        margin-right: 0;
        padding-right: 0;
        margin-left: 0;
        padding-left: 0;
    }

    .CsEml-Function-Type
    {
        color:       #A0A0A0;
        font-style:  italic;
        font-family: monospace;
    }

}
-->
</style>

<script type="text/javascript"> <!-- /* Copyright 2013-2017 The MathWorks, Inc */
/* define String.trim() method if not defined (used by filterByText() function) */
if(!String.prototype.trim) {
  String.prototype.trim = function () {
    return this.replace(/^\s+|\s+$/g,'');
  };
}

// rtwreport needs it 
function init() {
    var showFailed = document.getElementById("Failed Checkbox");
    var showPassed = document.getElementById("Passed Checkbox");
    var showWarning = document.getElementById("Warning Checkbox");
    var showNotRun = document.getElementById("Not Run Checkbox");       
    
    urlQueryStringRegexp = RegExp('\\?(.*)').exec(window.location.search);

    if (urlQueryStringRegexp == null) {
        /* refresh check boxes and search input */
        showFailed.checked = true;
        showPassed.checked = true;
        showWarning.checked = true;
        showNotRun.checked = true;
    }
    else 
    {
        showFailed.checked = false;
        showPassed.checked = false;
        showWarning.checked = false;
        showNotRun.checked = false;
        
        urlQueryString = urlQueryStringRegexp[1];
        
        var queryArgs = [];
        
        if (urlQueryString.indexOf("&") == -1)
        {
            // Only 1 argument
            queryArgs[0] = urlQueryString;
        }
        else
        {
            queryArgs = urlQueryString.split("&");
        }
        
        for (var idx = 0; idx < queryArgs.length; ++idx)
        {
            // get in
            if (queryArgs[idx].localeCompare("showPassedChecks") == 0) 
            {
                showPassed.checked = true;
            }
            else if (queryArgs[idx].localeCompare("showWarningChecks") == 0) 
            {
                showWarning.checked = true;
            }
            else if (queryArgs[idx].localeCompare("showFailedChecks") == 0)
            {
                showFailed.checked = true;
            }
            else if (queryArgs[idx].localeCompare("showNotRunChecks") == 0)
            {
                showNotRun.checked = true;
            }
        }
            
        // if nothing is selected, select everything
        if (!showFailed.checked && !showPassed.checked && 
            !showWarning.checked && !showNotRun.checked) 
        {
            showFailed.checked = true;
            showPassed.checked = true;
            showWarning.checked = true;
            showNotRun.checked = true;
        }
    }
    
    updateVisibleChecks();
}

function markEmptyFolders(){
	var nodeTypes = ["FailedCheck","PassedCheck",  "WarningCheck", "NotRunCheck"];
	var folderArray = document.querySelectorAll("div.FolderContent");
	
	for (var n=0;n<folderArray.length;n++){
		/* get direct check result children and check visibility */
		var childNodes = folderArray[n].childNodes;
		var noneVisible = true;
		var noChecksInFolder = true;
		
		for (var ni=0;ni<childNodes.length;ni++){
			if (childNodes[ni].nodeType == 1 && childNodes[ni].tagName.toLowerCase() == "div"){
				if (childNodes[ni].className == nodeTypes[0] || childNodes[ni].className == nodeTypes[1] || childNodes[ni].className == nodeTypes[2] || childNodes[ni].className == nodeTypes[3]){
					noChecksInFolder = false;
					if (childNodes[ni].style.display != "none"){
						noneVisible = false;
                        break;
					}
				}
			}
		}
		
		/* Only display hidden message if any checks inside the folders and not just other folders */
		if (!noChecksInFolder){
			var hiddenMessage = folderArray[n].querySelector("div.EmptyFolderMessage");
			
			if (hiddenMessage && noneVisible == true){
				hiddenMessage.style.display = "";
			}else if (hiddenMessage && noneVisible == false){
				hiddenMessage.style.display = "none";
			}else{
				/* hidden message not found */
			}
		}
	}

    return;
}

function updateVisibleChecks( /* show all flags */ checkbox ){
	
	var checkboxes = ["Failed Checkbox", "Passed Checkbox", "Warning Checkbox", "Not Run Checkbox"];
	var nodeTypes = ["Failed Check","Passed Check",  "Warning Check", "Not Run Check"];
	var textInput = document.getElementById("TxtFilterInput");
	
	
	if (checkbox && textInput && textInput.color=="gray"){
		var checkType = checkbox.id;
		var ind = checkboxes.indexOf(checkType);
		var nodes = document.getElementsByName(nodeTypes[ind]);
		for (i = 0; i < nodes.length;i++){
		    nodes[i].style.display = checkbox.checked ? "" : "none";
		}
	}
	else{ /* Update all checks if called from init or if a previous text filter was applied */
		for (i = 0; i < checkboxes.length; i++){
			
			  var show = document.getElementById(checkboxes[i]).checked ? "" : "none";
			  var nodes = document.getElementsByName(nodeTypes[i]);
			  for(j = 0; j < nodes.length; j++){
				  nodes[j].style.display = show;
			  }
		   
		}
	}

    /* clear text search */
	if (textInput && checkbox){
		textInput.value = "Keywords";
        textInput.style.color = "gray";
        textInput.blur;
	}

    markEmptyFolders();

    return; 
}

function filterByText(ev){
	// get all the nodes
	var allNodeTypes = ["Failed Check","Passed Check",  "Warning Check", "Not Run Check"];
	var checkboxes = ["Failed Checkbox", "Passed Checkbox", "Warning Checkbox", "Not Run Checkbox"];
	var nodeTypes = [];
	
	// get nodes depending on filter selections
	for (var n=0; n<checkboxes.length; n++){
		var checkbox = document.getElementById(checkboxes[n]);
		if (checkbox && checkbox.checked){
			nodeTypes.push(allNodeTypes[n]);
		}
	}
	
    var searchNodes = [".CheckHeading"];
    var allnodes = [];
	var alltext = [];
	if (!ev) return;
	var target = ev.target ? ev.target : window.event.srcElement;
	var searchString = target.value;
	
	if (!searchString){
        updateVisibleChecks();  // clear all and display by other filters
	}else{
		for (i = 0; i < nodeTypes.length; i++){
			var nodes = document.getElementsByName(nodeTypes[i]);
			for (j = 0; j < nodes.length; j++){
				// get text from check heading
				var checkContent = nodes[j].querySelector(searchNodes).innerHTML;
				// creaet a regular expression to ignore case
				var ss = new RegExp(searchString.trim(), "i");
				if (ss.exec(checkContent)){
				   nodes[j].style.display = "";
				}else{
				   nodes[j].style.display = "none";
				}
			}
		}
        markEmptyFolders();
	}	
}


function MATableShrink(o,tagNameStr){
    var temp = document.getElementsByName(tagNameStr);
    var classUsed = document.getElementsByName('EmbedImages'); 
    var embeddedMode = !(classUsed.length == 0);
    var img = o.querySelector("img");

    if (temp[0].style.display == "") 
    {
        temp[0].style.display = "none";
        if (embeddedMode)
        {
            img.src = "data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAABGdBTUEAALGOfPtRkwAAACBjSFJNAAB6JQAAgIMAAPn/AACA6QAAdTAAAOpgAAA6mAAAF2+SX8VGAAAAkUlEQVR42mL8//8/AyUAIICYGCgEAAFEsQEAAUSxAQABxIIu0NTURDBQ6urqGGFsgABiwaagpqYOp+aWliYUPkAAEfQCCwt+JQABRHEYAAQQCzE2w9h//vzDUAcQQDgNgCkGacamEQYAAohiLwAEEEED8NkOAgABxEJMVOEDAAHESGlmAgggisMAIIAoNgAgwAC+/BqtC+40NQAAAABJRU5ErkJggg==";
        }
        else
        {
            img.src = "plus.png";
        }
    } 
    else 
    {
        temp[0].style.display = "";
        if (embeddedMode)
        {
            img.src = "data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAABGdBTUEAALGOfPtRkwAAACBjSFJNAAB6JQAAgIMAAPn/AACA6QAAdTAAAOpgAAA6mAAAF2+SX8VGAAAAhklEQVR42mL8//8/AyUAIICYGCgEAAFEsQEAAUSxAQABxIIu0NTURDBQ6urqGGFsgABiwaagpqYOp+aWliYUPkAAUewFgACi2ACAAGLBKcGCafafP/8wxAACCKcB2BRjAwABRLEXAAKIYgMAAoiFmKjCBwACiJHSzAQQQBR7ASCAKDYAIMAAUtQUow+YsTsAAAAASUVORK5CYII=";
        }
        else
        {
            img.src = "minus.png";
        }
    }
}

// rtwreport needs it 
function updateHyperlink() {
    docObj = window.document;
    loc = document.location;
    var aHash = "";
    var externalweb = "false";
    if (loc.search || loc.hash) {
        if (loc.search)
            aHash = loc.search.substring(1);
        else
            aHash = loc.hash.substring(1);
    }    
    var args = new Array();
    args = aHash.split('&');
    for (var i = 0; i < args.length; ++i) {
        var arg = args[i];
          sep = arg.indexOf('=');
        if (sep != -1) {
            var cmd = arg.substring(0,sep);
            var opt = arg.substring(sep+1);
            switch (cmd.toLowerCase()) {
            case "externalweb":
                externalweb = opt;
                break;
            }
        }
    }        
    if (externalweb === "true") {        
        var objs = docObj.getElementsByTagName("a");
        if (objs.length > 0 && objs[0].removeAttribute) {
            for (var i = 0; i < objs.length; ++i) {           
                if (objs[i].href.indexOf('matlab') > -1)           
                    objs[i].removeAttribute("href");                
            }
        }
    }
    init();
}
    
function findParentNode(e) {
   var parent = e.parentElement;
   if (!!parent) {
    if (parent.id == "") {   
       return findParentNode(parent);
    } else {
       return parent;
    }
   } else {
    return null;
   }
}

function expandParentNode(e) {
   var parent = findParentNode(e);
   while (!!parent) { 
    var prefix = "FolderControl_";
    var folderControl = document.getElementById(prefix.concat(parent.id));
    if (parent.style.display == "none") {       
       MATableShrink(folderControl,parent.id);
    }
    parent = findParentNode(parent);
   }
}

function isHidden(e) {
    return (e.offsetParent === null)
}

function navigateToElement(eleID) {
   var e = document.getElementById(eleID);
   if (isHidden(e)) {
       expandParentNode(e);
   }       
   if (!!e && e.scrollIntoView) {
       e.scrollIntoView();
   }
}

function setTextContent(element, value) {
    var content = element.textContent;
    if (value === undefined) return;
    
    if (content !== undefined) element.textContent = value;
    else element.innerText = value;
}

function hideControlPanel(control){
	var panelComponents = ["ControlsCheckFiltering", "ControlsView", "ControlsTOC"];
	var reportContent = document.querySelector(".ReportContent");
	var controlPanel = document.getElementById("ControlPanel");
	var isHidden = false;
	
    if (reportContent && control && controlPanel) {
    	for (var n=0; n<panelComponents.length; n++){
			var component = document.getElementById(panelComponents[n]);
			
			if (component && component.style.display == ""){
				component.style.display = "none";
            } else if (component && component.style.display == "none"){
				component.style.display = "";
			}
		}
		
		if (controlPanel.style.width != "6px"){
			reportContent.style.marginLeft = "25px";
	    	controlPanel.style.width = "6px";
	    	control.style.left = "0px";
	       	var innerDiv = control.querySelector("#HidePanelControlInner");
	       	setTextContent(innerDiv, "\u25BA");
	    } else {
	    	reportContent.style.marginLeft = "225px";
        	controlPanel.style.width = "210px";
        	control.style.left = "204px";
        	var innerDiv = control.querySelector("#HidePanelControlInner");
        	setTextContent(innerDiv, "\u25C0");
        }
    }
}
/* Copyright 2013 The MathWorks, Inc. */
//COLLAPSIBLE FEATURE

// global variables
var GlobalCollapseState = "off";

function collapseSDHelper(o, CollElementParent, disp, mode){
    var CollElement = CollElementParent; /* ul/ol with lists, tbody with table */

    if (CollElement.nodeName == "UL" || CollElement.nodeName == "OL"){
        var CollName = "LI";
    }else if (CollElement.nodeName == "TABLE"){
        if (CollElement.querySelector('tbody')) {
            /* tr modes are child nodes of tbody node */
            CollElement = CollElement.querySelector('tbody');
        }
        var CollName = "TR";
    }
    
    // get children (li for list and tr for table)
    var children = CollElement.childNodes;

    var nElements = 0;
    for (var i=0;i<children.length;i++){
        if (children[i].nodeName == CollName){
            nElements = nElements + 1;
            if (nElements > 5){
                children[i].style.display = disp;
            }
        }
    }
    if (disp == "none"){
        if (CollName == "LI"){
            var text = " items)";
        }else{
            var text = " rows)";
        }
        
        var textNode = document.createTextNode(("\u2228 More (" + (nElements-5) + text));
        o.replaceChild(textNode,o.firstChild);

        CollElementParent.setAttribute("dataCollapse", "on");

        /* scroll to element if it is not visible */
        if (mode == "single" && CollElement.offsetTop < document.documentElement.scrollTop){
			CollElement.scrollIntoView();
		}
    }else{
        var textNode = document.createTextNode(("\u2227 " + "Less"));
        o.replaceChild(textNode,o.firstChild);

        CollElementParent.setAttribute("dataCollapse", "off");
    }
}

function collapseSD(o, ID){
    var CollElement = document.getElementById(ID);
    if (CollElement != null){
        if (CollElement.getAttribute("dataCollapse") == "off"){
            var disp="none";
        }else{
            var disp="";
        }
        collapseSDHelper(o, CollElement, disp, "single");
    }
}

function collapseAllHelper(o, CollElement, CollInfo, disp){

    if (CollElement != null){
        var img = o.querySelector("img");
        if (disp == "none"){
            CollElement.style.display = disp;
			img.src = "data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAABGdBTUEAALGOfPtRkwAAACBjSFJNAAB6JQAAgIMAAPn/AACA6QAAdTAAAOpgAAA6mAAAF2+SX8VGAAAAkUlEQVR42mL8//8/AyUAIICYGCgEAAFEsQEAAUSxAQABxIIu0NTURDBQ6urqGGFsgABiwaagpqYOp+aWliYUPkAAEfQCCwt+JQABRHEYAAQQCzE2w9h//vzDUAcQQDgNgCkGacamEQYAAohiLwAEEEED8NkOAgABxEJMVOEDAAHESGlmAgggisMAIIAoNgAgwAC+/BqtC+40NQAAAABJRU5ErkJggg==";
        }else{
            CollElement.style.display = disp;
			img.src = "data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAABGdBTUEAALGOfPtRkwAAACBjSFJNAAB6JQAAgIMAAPn/AACA6QAAdTAAAOpgAAA6mAAAF2+SX8VGAAAAhklEQVR42mL8//8/AyUAIICYGCgEAAFEsQEAAUSxAQABxIIu0NTURDBQ6urqGGFsgABiwaagpqYOp+aWliYUPkAAUewFgACi2ACAAGLBKcGCafafP/8wxAACCKcB2BRjAwABRLEXAAKIYgMAAoiFmKjCBwACiJHSzAQQQBR7ASCAKDYAIMAAUtQUow+YsTsAAAAASUVORK5CYII=";
        }

        if (CollInfo != null){
            if (disp == "none"){
                CollInfo.style.display = "";
            }else{
                CollInfo.style.display = "none";
            }
        }
    }
}

function collapseAll(o, ID, ID2){
    var CollElement = document.getElementById(ID);
    var CollInfo = document.getElementById(ID2);

    if (CollElement.style.display == ""){
        var disp = "none";
    }else{
        var disp = "";
    }

    collapseAllHelper(o, CollElement, CollInfo, disp);
}

function expandCollapseAll(o){
	/* IE has no method for getting elements by class name. Use querySelectorAll instead 
       Note: requires IE not to be in IE7 compatability mode */
    var SDCollapse = document.querySelectorAll(".SystemdefinedCollapse");
    var Button = null;

    if (GlobalCollapseState == "off"){
        var disp = "none";
        GlobalCollapseState = "on";

        if (o && o.firstChild.nodeType == 3) {
            var textNode = o.firstChild;
        	textNode.nodeValue = " Show check details";
		}
    }else{
        var disp = "";
        GlobalCollapseState = "off";

        if (o && o.firstChild.nodeType == 3) {
            var textNode = o.firstChild;
        	textNode.nodeValue = " Hide check details";
		}
    }

    for (var i=0;i<SDCollapse.length;i++){
        Button = SDCollapse[i].nextSibling;
        while(Button.nodeType !== 1){
            Button = Button.nextSibling;
        }
        //Button = SDCollapse[i].parentNode.querySelector("span.SDCollapseControl");
        collapseSDHelper(Button, SDCollapse[i], disp, "all");
    }
		
    var AllCollapse = document.querySelectorAll(".AllCollapse");

    for (i=0;i<AllCollapse.length;i++){
        // get children of top level collapsible div
        var children = AllCollapse[i].parentNode.children;
        
        // collapsible button is first child
		Button = children[0];
        
        // get content to display in collapsed state
        // this is optional and last child of collapsible div 
        if (Button)
        {
            if (children.length>2)
            {
                collapseAllHelper(Button, AllCollapse[i], children[2], disp);
            }
            else
            {
                collapseAllHelper(Button, AllCollapse[i], null, disp);
            }
        }
    }
}


function expandCollapseAllOnLoad(){
    GlobalCollapseState = "on";
    var Switch = document.getElementById("ExpandCollapseAll");
    expandCollapseAll(Switch);
}
//END COLLAPSIBLE

 --></script></head>  
<body onload="updateHyperlink(); expandCollapseAllOnLoad();">  
<span id="top">

</span>
<!-- mdladv_ignore_start --><div id="Container"><!-- mdladv_ignore_finish -->
<!-- mdladv_ignore_start --><div class="ReportContent" id="simulink_implementation/HDL_DUT"><!-- mdladv_ignore_finish --><table class="AdvTableNoBorder" width="100%" border="0">
<tr>
<td colspan="2" align="center">
<b>
Model Advisor Report - <font color="#800000">simulink_implementation.slx</font>
</b>

</td>

</tr>
<tr>
<td align="left" valign="top">
<b>
Simulink version: <font color="#800000">10.0</font>
</b>

</td>
<td align="right" valign="top">
<b>
Model version: <font color="#800000">1.30</font>
</b>

</td>

</tr>
<tr>
<td align="left" valign="top">
<b>
System: <font color="#800000">simulink_implementation/HDL_DUT</font>
</b>

</td>
<td align="right" valign="top">
<b>
Current run: <font color="#800000">07-Jan-2020 12:43:24</font>
</b>

</td>

</tr>
<tr>
<td align="left" valign="top">
<b>
Treat as Referenced Model: <font color="#800000">off</font>
</b>

</td>
<td align="right" valign="top">
&#160;
</td>

</tr>

</table>
<br /><font color="#800000"><b>Run Summary</b></font><br /><table class="AdvTableNoBorder" width="60%" border="0">
<tr>
<th align="left" valign="top">
<b>
Pass
</b>

</th>
<th align="left" valign="top">
<b>
Fail
</b>

</th>
<th align="left" valign="top">
<b>
Warning
</b>

</th>
<th align="left" valign="top">
<b>
Not Run
</b>

</th>
<th align="left" valign="top">
<b>
Total
</b>

</th>

</tr>
<tr>
<td align="left" valign="top">
&#160;&#160;<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAKT2lDQ1BQaG90b3Nob3AgSUNDIHByb2ZpbGUAAHjanVNnVFPpFj333vRCS4iAlEtvUhUIIFJCi4AUkSYqIQkQSoghodkVUcERRUUEG8igiAOOjoCMFVEsDIoK2AfkIaKOg6OIisr74Xuja9a89+bN/rXXPues852zzwfACAyWSDNRNYAMqUIeEeCDx8TG4eQuQIEKJHAAEAizZCFz/SMBAPh+PDwrIsAHvgABeNMLCADATZvAMByH/w/qQplcAYCEAcB0kThLCIAUAEB6jkKmAEBGAYCdmCZTAKAEAGDLY2LjAFAtAGAnf+bTAICd+Jl7AQBblCEVAaCRACATZYhEAGg7AKzPVopFAFgwABRmS8Q5ANgtADBJV2ZIALC3AMDOEAuyAAgMADBRiIUpAAR7AGDIIyN4AISZABRG8lc88SuuEOcqAAB4mbI8uSQ5RYFbCC1xB1dXLh4ozkkXKxQ2YQJhmkAuwnmZGTKBNA/g88wAAKCRFRHgg/P9eM4Ors7ONo62Dl8t6r8G/yJiYuP+5c+rcEAAAOF0ftH+LC+zGoA7BoBt/qIl7gRoXgugdfeLZrIPQLUAoOnaV/Nw+H48PEWhkLnZ2eXk5NhKxEJbYcpXff5nwl/AV/1s+X48/Pf14L7iJIEyXYFHBPjgwsz0TKUcz5IJhGLc5o9H/LcL//wd0yLESWK5WCoU41EScY5EmozzMqUiiUKSKcUl0v9k4t8s+wM+3zUAsGo+AXuRLahdYwP2SycQWHTA4vcAAPK7b8HUKAgDgGiD4c93/+8//UegJQCAZkmScQAAXkQkLlTKsz/HCAAARKCBKrBBG/TBGCzABhzBBdzBC/xgNoRCJMTCQhBCCmSAHHJgKayCQiiGzbAdKmAv1EAdNMBRaIaTcA4uwlW4Dj1wD/phCJ7BKLyBCQRByAgTYSHaiAFiilgjjggXmYX4IcFIBBKLJCDJiBRRIkuRNUgxUopUIFVIHfI9cgI5h1xGupE7yAAygvyGvEcxlIGyUT3UDLVDuag3GoRGogvQZHQxmo8WoJvQcrQaPYw2oefQq2gP2o8+Q8cwwOgYBzPEbDAuxsNCsTgsCZNjy7EirAyrxhqwVqwDu4n1Y8+xdwQSgUXACTYEd0IgYR5BSFhMWE7YSKggHCQ0EdoJNwkDhFHCJyKTqEu0JroR+cQYYjIxh1hILCPWEo8TLxB7iEPENyQSiUMyJ7mQAkmxpFTSEtJG0m5SI+ksqZs0SBojk8naZGuyBzmULCAryIXkneTD5DPkG+Qh8lsKnWJAcaT4U+IoUspqShnlEOU05QZlmDJBVaOaUt2ooVQRNY9aQq2htlKvUYeoEzR1mjnNgxZJS6WtopXTGmgXaPdpr+h0uhHdlR5Ol9BX0svpR+iX6AP0dwwNhhWDx4hnKBmbGAcYZxl3GK+YTKYZ04sZx1QwNzHrmOeZD5lvVVgqtip8FZHKCpVKlSaVGyovVKmqpqreqgtV81XLVI+pXlN9rkZVM1PjqQnUlqtVqp1Q61MbU2epO6iHqmeob1Q/pH5Z/YkGWcNMw09DpFGgsV/jvMYgC2MZs3gsIWsNq4Z1gTXEJrHN2Xx2KruY/R27iz2qqaE5QzNKM1ezUvOUZj8H45hx+Jx0TgnnKKeX836K3hTvKeIpG6Y0TLkxZVxrqpaXllirSKtRq0frvTau7aedpr1Fu1n7gQ5Bx0onXCdHZ4/OBZ3nU9lT3acKpxZNPTr1ri6qa6UbobtEd79up+6Ynr5egJ5Mb6feeb3n+hx9L/1U/W36p/VHDFgGswwkBtsMzhg8xTVxbzwdL8fb8VFDXcNAQ6VhlWGX4YSRudE8o9VGjUYPjGnGXOMk423GbcajJgYmISZLTepN7ppSTbmmKaY7TDtMx83MzaLN1pk1mz0x1zLnm+eb15vft2BaeFostqi2uGVJsuRaplnutrxuhVo5WaVYVVpds0atna0l1rutu6cRp7lOk06rntZnw7Dxtsm2qbcZsOXYBtuutm22fWFnYhdnt8Wuw+6TvZN9un2N/T0HDYfZDqsdWh1+c7RyFDpWOt6azpzuP33F9JbpL2dYzxDP2DPjthPLKcRpnVOb00dnF2e5c4PziIuJS4LLLpc+Lpsbxt3IveRKdPVxXeF60vWdm7Obwu2o26/uNu5p7ofcn8w0nymeWTNz0MPIQ+BR5dE/C5+VMGvfrH5PQ0+BZ7XnIy9jL5FXrdewt6V3qvdh7xc+9j5yn+M+4zw33jLeWV/MN8C3yLfLT8Nvnl+F30N/I/9k/3r/0QCngCUBZwOJgUGBWwL7+Hp8Ib+OPzrbZfay2e1BjKC5QRVBj4KtguXBrSFoyOyQrSH355jOkc5pDoVQfujW0Adh5mGLw34MJ4WHhVeGP45wiFga0TGXNXfR3ENz30T6RJZE3ptnMU85ry1KNSo+qi5qPNo3ujS6P8YuZlnM1VidWElsSxw5LiquNm5svt/87fOH4p3iC+N7F5gvyF1weaHOwvSFpxapLhIsOpZATIhOOJTwQRAqqBaMJfITdyWOCnnCHcJnIi/RNtGI2ENcKh5O8kgqTXqS7JG8NXkkxTOlLOW5hCepkLxMDUzdmzqeFpp2IG0yPTq9MYOSkZBxQqohTZO2Z+pn5mZ2y6xlhbL+xW6Lty8elQfJa7OQrAVZLQq2QqboVFoo1yoHsmdlV2a/zYnKOZarnivN7cyzytuQN5zvn//tEsIS4ZK2pYZLVy0dWOa9rGo5sjxxedsK4xUFK4ZWBqw8uIq2Km3VT6vtV5eufr0mek1rgV7ByoLBtQFr6wtVCuWFfevc1+1dT1gvWd+1YfqGnRs+FYmKrhTbF5cVf9go3HjlG4dvyr+Z3JS0qavEuWTPZtJm6ebeLZ5bDpaql+aXDm4N2dq0Dd9WtO319kXbL5fNKNu7g7ZDuaO/PLi8ZafJzs07P1SkVPRU+lQ27tLdtWHX+G7R7ht7vPY07NXbW7z3/T7JvttVAVVN1WbVZftJ+7P3P66Jqun4lvttXa1ObXHtxwPSA/0HIw6217nU1R3SPVRSj9Yr60cOxx++/p3vdy0NNg1VjZzG4iNwRHnk6fcJ3/ceDTradox7rOEH0x92HWcdL2pCmvKaRptTmvtbYlu6T8w+0dbq3nr8R9sfD5w0PFl5SvNUyWna6YLTk2fyz4ydlZ19fi753GDborZ752PO32oPb++6EHTh0kX/i+c7vDvOXPK4dPKy2+UTV7hXmq86X23qdOo8/pPTT8e7nLuarrlca7nuer21e2b36RueN87d9L158Rb/1tWeOT3dvfN6b/fF9/XfFt1+cif9zsu72Xcn7q28T7xf9EDtQdlD3YfVP1v+3Njv3H9qwHeg89HcR/cGhYPP/pH1jw9DBY+Zj8uGDYbrnjg+OTniP3L96fynQ89kzyaeF/6i/suuFxYvfvjV69fO0ZjRoZfyl5O/bXyl/erA6xmv28bCxh6+yXgzMV70VvvtwXfcdx3vo98PT+R8IH8o/2j5sfVT0Kf7kxmTk/8EA5jz/GMzLdsAAAAEZ0FNQQAAsY58+1GTAAAAIGNIUk0AAHolAACAgwAA+f8AAIDpAAB1MAAA6mAAADqYAAAXb5JfxUYAAAK2SURBVHjaVJNPaFRXFMZ/b96MmUZGURMyHaoTa0QrRReD4KIlwriRRhPpoi1ddeNG4krFRbAbceOf0qJuSoWWWlooIiKlCSkp1ARksEmpi8GSQjKJUSYk/p1J5r17vi7ee609cFf3+33n3HvO8SgdJYn+oZFODw4DBxB7hYoSMzJVZBo12a2fzr9X55XwEoOBoZGyYNCDfgEyIQkMzIRkBKupYXN89svVg8OJgU+hxMDQSBk45+GVJSJQQk5IYGbIhIfrcSF78ttrC3P336wC+ANXlzqBs0A5EgtkSMJMMRxXFN11mSm/pr05sTSXX0qBDkvqj0Qx6MBC/QuVt77Pp/uvkV9bxJzhZ5r7cx2LHwGZtMQBGUhRmSaB/Zd9rb+OD98+zub1Paxbs5FjNw9GJm2NXuDLtMz2RuUC8VsVG2T9di4fGqaQ6+ZubZTvJ69goWEy/PTKTmBDykxFc0LOOLHvMu+8cQjnjDRtXDsyTiHXTaU2xpmfP6EyO4Y5Q6EgFXQBubRMM+a0zcx4t9hHb3c/j5/Ncbr3Cpva80w9HOfU7Q8IwhbmonaagQv8x0A25ZxVzAxz4tupS0jG5323eT1XZHL+DoM3+mgFLZwzEp2c0WpmqsBKypxGLb785vcLfH3vAgCT878xeKMvAp1FM5Ecg5Wn6+8Bz1Pm3K1W0xu2UFhofDf5BX8t/snFsZPxDMSZzaLOSKw2suOPHuyaAJb9v+c+bmze/aBuTnuE6wrCgJt/fMVyox6NcNwRCTARtjLV5fkt1+vTb1WAmk+hxOzUjumOrTMLkuVTXtCdgMmHJTux2nxt/Ml88Xptat+vwCzw0qdQAmCh2lPNZBsTJluU8ySsDazdhf6j1sts5cVS548P75d+qE/vrMTw8v+28ZXIAB3ABiAHZIEV4HkMLQJBIv5nAPq180UQOlmCAAAAAElFTkSuQmCC"  /> 1
</td>
<td align="left" valign="top">
&#160;&#160;<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAKT2lDQ1BQaG90b3Nob3AgSUNDIHByb2ZpbGUAAHjanVNnVFPpFj333vRCS4iAlEtvUhUIIFJCi4AUkSYqIQkQSoghodkVUcERRUUEG8igiAOOjoCMFVEsDIoK2AfkIaKOg6OIisr74Xuja9a89+bN/rXXPues852zzwfACAyWSDNRNYAMqUIeEeCDx8TG4eQuQIEKJHAAEAizZCFz/SMBAPh+PDwrIsAHvgABeNMLCADATZvAMByH/w/qQplcAYCEAcB0kThLCIAUAEB6jkKmAEBGAYCdmCZTAKAEAGDLY2LjAFAtAGAnf+bTAICd+Jl7AQBblCEVAaCRACATZYhEAGg7AKzPVopFAFgwABRmS8Q5ANgtADBJV2ZIALC3AMDOEAuyAAgMADBRiIUpAAR7AGDIIyN4AISZABRG8lc88SuuEOcqAAB4mbI8uSQ5RYFbCC1xB1dXLh4ozkkXKxQ2YQJhmkAuwnmZGTKBNA/g88wAAKCRFRHgg/P9eM4Ors7ONo62Dl8t6r8G/yJiYuP+5c+rcEAAAOF0ftH+LC+zGoA7BoBt/qIl7gRoXgugdfeLZrIPQLUAoOnaV/Nw+H48PEWhkLnZ2eXk5NhKxEJbYcpXff5nwl/AV/1s+X48/Pf14L7iJIEyXYFHBPjgwsz0TKUcz5IJhGLc5o9H/LcL//wd0yLESWK5WCoU41EScY5EmozzMqUiiUKSKcUl0v9k4t8s+wM+3zUAsGo+AXuRLahdYwP2SycQWHTA4vcAAPK7b8HUKAgDgGiD4c93/+8//UegJQCAZkmScQAAXkQkLlTKsz/HCAAARKCBKrBBG/TBGCzABhzBBdzBC/xgNoRCJMTCQhBCCmSAHHJgKayCQiiGzbAdKmAv1EAdNMBRaIaTcA4uwlW4Dj1wD/phCJ7BKLyBCQRByAgTYSHaiAFiilgjjggXmYX4IcFIBBKLJCDJiBRRIkuRNUgxUopUIFVIHfI9cgI5h1xGupE7yAAygvyGvEcxlIGyUT3UDLVDuag3GoRGogvQZHQxmo8WoJvQcrQaPYw2oefQq2gP2o8+Q8cwwOgYBzPEbDAuxsNCsTgsCZNjy7EirAyrxhqwVqwDu4n1Y8+xdwQSgUXACTYEd0IgYR5BSFhMWE7YSKggHCQ0EdoJNwkDhFHCJyKTqEu0JroR+cQYYjIxh1hILCPWEo8TLxB7iEPENyQSiUMyJ7mQAkmxpFTSEtJG0m5SI+ksqZs0SBojk8naZGuyBzmULCAryIXkneTD5DPkG+Qh8lsKnWJAcaT4U+IoUspqShnlEOU05QZlmDJBVaOaUt2ooVQRNY9aQq2htlKvUYeoEzR1mjnNgxZJS6WtopXTGmgXaPdpr+h0uhHdlR5Ol9BX0svpR+iX6AP0dwwNhhWDx4hnKBmbGAcYZxl3GK+YTKYZ04sZx1QwNzHrmOeZD5lvVVgqtip8FZHKCpVKlSaVGyovVKmqpqreqgtV81XLVI+pXlN9rkZVM1PjqQnUlqtVqp1Q61MbU2epO6iHqmeob1Q/pH5Z/YkGWcNMw09DpFGgsV/jvMYgC2MZs3gsIWsNq4Z1gTXEJrHN2Xx2KruY/R27iz2qqaE5QzNKM1ezUvOUZj8H45hx+Jx0TgnnKKeX836K3hTvKeIpG6Y0TLkxZVxrqpaXllirSKtRq0frvTau7aedpr1Fu1n7gQ5Bx0onXCdHZ4/OBZ3nU9lT3acKpxZNPTr1ri6qa6UbobtEd79up+6Ynr5egJ5Mb6feeb3n+hx9L/1U/W36p/VHDFgGswwkBtsMzhg8xTVxbzwdL8fb8VFDXcNAQ6VhlWGX4YSRudE8o9VGjUYPjGnGXOMk423GbcajJgYmISZLTepN7ppSTbmmKaY7TDtMx83MzaLN1pk1mz0x1zLnm+eb15vft2BaeFostqi2uGVJsuRaplnutrxuhVo5WaVYVVpds0atna0l1rutu6cRp7lOk06rntZnw7Dxtsm2qbcZsOXYBtuutm22fWFnYhdnt8Wuw+6TvZN9un2N/T0HDYfZDqsdWh1+c7RyFDpWOt6azpzuP33F9JbpL2dYzxDP2DPjthPLKcRpnVOb00dnF2e5c4PziIuJS4LLLpc+Lpsbxt3IveRKdPVxXeF60vWdm7Obwu2o26/uNu5p7ofcn8w0nymeWTNz0MPIQ+BR5dE/C5+VMGvfrH5PQ0+BZ7XnIy9jL5FXrdewt6V3qvdh7xc+9j5yn+M+4zw33jLeWV/MN8C3yLfLT8Nvnl+F30N/I/9k/3r/0QCngCUBZwOJgUGBWwL7+Hp8Ib+OPzrbZfay2e1BjKC5QRVBj4KtguXBrSFoyOyQrSH355jOkc5pDoVQfujW0Adh5mGLw34MJ4WHhVeGP45wiFga0TGXNXfR3ENz30T6RJZE3ptnMU85ry1KNSo+qi5qPNo3ujS6P8YuZlnM1VidWElsSxw5LiquNm5svt/87fOH4p3iC+N7F5gvyF1weaHOwvSFpxapLhIsOpZATIhOOJTwQRAqqBaMJfITdyWOCnnCHcJnIi/RNtGI2ENcKh5O8kgqTXqS7JG8NXkkxTOlLOW5hCepkLxMDUzdmzqeFpp2IG0yPTq9MYOSkZBxQqohTZO2Z+pn5mZ2y6xlhbL+xW6Lty8elQfJa7OQrAVZLQq2QqboVFoo1yoHsmdlV2a/zYnKOZarnivN7cyzytuQN5zvn//tEsIS4ZK2pYZLVy0dWOa9rGo5sjxxedsK4xUFK4ZWBqw8uIq2Km3VT6vtV5eufr0mek1rgV7ByoLBtQFr6wtVCuWFfevc1+1dT1gvWd+1YfqGnRs+FYmKrhTbF5cVf9go3HjlG4dvyr+Z3JS0qavEuWTPZtJm6ebeLZ5bDpaql+aXDm4N2dq0Dd9WtO319kXbL5fNKNu7g7ZDuaO/PLi8ZafJzs07P1SkVPRU+lQ27tLdtWHX+G7R7ht7vPY07NXbW7z3/T7JvttVAVVN1WbVZftJ+7P3P66Jqun4lvttXa1ObXHtxwPSA/0HIw6217nU1R3SPVRSj9Yr60cOxx++/p3vdy0NNg1VjZzG4iNwRHnk6fcJ3/ceDTradox7rOEH0x92HWcdL2pCmvKaRptTmvtbYlu6T8w+0dbq3nr8R9sfD5w0PFl5SvNUyWna6YLTk2fyz4ydlZ19fi753GDborZ752PO32oPb++6EHTh0kX/i+c7vDvOXPK4dPKy2+UTV7hXmq86X23qdOo8/pPTT8e7nLuarrlca7nuer21e2b36RueN87d9L158Rb/1tWeOT3dvfN6b/fF9/XfFt1+cif9zsu72Xcn7q28T7xf9EDtQdlD3YfVP1v+3Njv3H9qwHeg89HcR/cGhYPP/pH1jw9DBY+Zj8uGDYbrnjg+OTniP3L96fynQ89kzyaeF/6i/suuFxYvfvjV69fO0ZjRoZfyl5O/bXyl/erA6xmv28bCxh6+yXgzMV70VvvtwXfcdx3vo98PT+R8IH8o/2j5sfVT0Kf7kxmTk/8EA5jz/GMzLdsAAAAEZ0FNQQAAsY58+1GTAAAAIGNIUk0AAHolAACAgwAA+f8AAIDpAAB1MAAA6mAAADqYAAAXb5JfxUYAAAGkSURBVHjalJO9bhNREIW/ubaRIiRIihAjnoHKUgpoEpBShBTwBOnWyqvwAsju0vAE4A4ptLRQ8AIYAgUCCWXn/g3Fdda7i1Mw0tXeXe139pyZvcKkol0z5sYNNaWS/rNhH37++BGkhPmAqYJ6TGuoFX7MrS/i2vCLJ4fI6BYMBshq4Ry4cj3Z3v7HoWvDDIeYkwKJrBdGoYRnW7c7IjKbUGyPRuAG3Hv5DoDLs/0SoVbGrz8DsHy6U6J5zyIFplRSIsQEMSIhNNb2Xn2AlAps5YNmgGWExsCBA7DgQT1Zle9n+43I+PzTyqewPNpFcoJskPtN1ED2CqpkVS5PH3ZG9fV4XCaTc1mWugLXWa0u49o7/9gRuL/4hsUIKUHOTaSOgF0p1moYwPJ43OwfvP+NxQQ5gfUiWF2D1qC6ho92QT1fDu6s30659KBVwqRixtxO7u6AFHdiBjljK8uWYoFTyb5wMKU6bBxMqeTNr5+YevAeU495j4UAIZQxb4CBC9c+KG+v/oD3EAMWAhJjaV7OG+Emwn+cxg68UeD6D+Pmumjf/B0Al7T7cpo6HXoAAAAASUVORK5CYII="  /> 0
</td>
<td align="left" valign="top">
&#160;&#160;<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAKT2lDQ1BQaG90b3Nob3AgSUNDIHByb2ZpbGUAAHjanVNnVFPpFj333vRCS4iAlEtvUhUIIFJCi4AUkSYqIQkQSoghodkVUcERRUUEG8igiAOOjoCMFVEsDIoK2AfkIaKOg6OIisr74Xuja9a89+bN/rXXPues852zzwfACAyWSDNRNYAMqUIeEeCDx8TG4eQuQIEKJHAAEAizZCFz/SMBAPh+PDwrIsAHvgABeNMLCADATZvAMByH/w/qQplcAYCEAcB0kThLCIAUAEB6jkKmAEBGAYCdmCZTAKAEAGDLY2LjAFAtAGAnf+bTAICd+Jl7AQBblCEVAaCRACATZYhEAGg7AKzPVopFAFgwABRmS8Q5ANgtADBJV2ZIALC3AMDOEAuyAAgMADBRiIUpAAR7AGDIIyN4AISZABRG8lc88SuuEOcqAAB4mbI8uSQ5RYFbCC1xB1dXLh4ozkkXKxQ2YQJhmkAuwnmZGTKBNA/g88wAAKCRFRHgg/P9eM4Ors7ONo62Dl8t6r8G/yJiYuP+5c+rcEAAAOF0ftH+LC+zGoA7BoBt/qIl7gRoXgugdfeLZrIPQLUAoOnaV/Nw+H48PEWhkLnZ2eXk5NhKxEJbYcpXff5nwl/AV/1s+X48/Pf14L7iJIEyXYFHBPjgwsz0TKUcz5IJhGLc5o9H/LcL//wd0yLESWK5WCoU41EScY5EmozzMqUiiUKSKcUl0v9k4t8s+wM+3zUAsGo+AXuRLahdYwP2SycQWHTA4vcAAPK7b8HUKAgDgGiD4c93/+8//UegJQCAZkmScQAAXkQkLlTKsz/HCAAARKCBKrBBG/TBGCzABhzBBdzBC/xgNoRCJMTCQhBCCmSAHHJgKayCQiiGzbAdKmAv1EAdNMBRaIaTcA4uwlW4Dj1wD/phCJ7BKLyBCQRByAgTYSHaiAFiilgjjggXmYX4IcFIBBKLJCDJiBRRIkuRNUgxUopUIFVIHfI9cgI5h1xGupE7yAAygvyGvEcxlIGyUT3UDLVDuag3GoRGogvQZHQxmo8WoJvQcrQaPYw2oefQq2gP2o8+Q8cwwOgYBzPEbDAuxsNCsTgsCZNjy7EirAyrxhqwVqwDu4n1Y8+xdwQSgUXACTYEd0IgYR5BSFhMWE7YSKggHCQ0EdoJNwkDhFHCJyKTqEu0JroR+cQYYjIxh1hILCPWEo8TLxB7iEPENyQSiUMyJ7mQAkmxpFTSEtJG0m5SI+ksqZs0SBojk8naZGuyBzmULCAryIXkneTD5DPkG+Qh8lsKnWJAcaT4U+IoUspqShnlEOU05QZlmDJBVaOaUt2ooVQRNY9aQq2htlKvUYeoEzR1mjnNgxZJS6WtopXTGmgXaPdpr+h0uhHdlR5Ol9BX0svpR+iX6AP0dwwNhhWDx4hnKBmbGAcYZxl3GK+YTKYZ04sZx1QwNzHrmOeZD5lvVVgqtip8FZHKCpVKlSaVGyovVKmqpqreqgtV81XLVI+pXlN9rkZVM1PjqQnUlqtVqp1Q61MbU2epO6iHqmeob1Q/pH5Z/YkGWcNMw09DpFGgsV/jvMYgC2MZs3gsIWsNq4Z1gTXEJrHN2Xx2KruY/R27iz2qqaE5QzNKM1ezUvOUZj8H45hx+Jx0TgnnKKeX836K3hTvKeIpG6Y0TLkxZVxrqpaXllirSKtRq0frvTau7aedpr1Fu1n7gQ5Bx0onXCdHZ4/OBZ3nU9lT3acKpxZNPTr1ri6qa6UbobtEd79up+6Ynr5egJ5Mb6feeb3n+hx9L/1U/W36p/VHDFgGswwkBtsMzhg8xTVxbzwdL8fb8VFDXcNAQ6VhlWGX4YSRudE8o9VGjUYPjGnGXOMk423GbcajJgYmISZLTepN7ppSTbmmKaY7TDtMx83MzaLN1pk1mz0x1zLnm+eb15vft2BaeFostqi2uGVJsuRaplnutrxuhVo5WaVYVVpds0atna0l1rutu6cRp7lOk06rntZnw7Dxtsm2qbcZsOXYBtuutm22fWFnYhdnt8Wuw+6TvZN9un2N/T0HDYfZDqsdWh1+c7RyFDpWOt6azpzuP33F9JbpL2dYzxDP2DPjthPLKcRpnVOb00dnF2e5c4PziIuJS4LLLpc+Lpsbxt3IveRKdPVxXeF60vWdm7Obwu2o26/uNu5p7ofcn8w0nymeWTNz0MPIQ+BR5dE/C5+VMGvfrH5PQ0+BZ7XnIy9jL5FXrdewt6V3qvdh7xc+9j5yn+M+4zw33jLeWV/MN8C3yLfLT8Nvnl+F30N/I/9k/3r/0QCngCUBZwOJgUGBWwL7+Hp8Ib+OPzrbZfay2e1BjKC5QRVBj4KtguXBrSFoyOyQrSH355jOkc5pDoVQfujW0Adh5mGLw34MJ4WHhVeGP45wiFga0TGXNXfR3ENz30T6RJZE3ptnMU85ry1KNSo+qi5qPNo3ujS6P8YuZlnM1VidWElsSxw5LiquNm5svt/87fOH4p3iC+N7F5gvyF1weaHOwvSFpxapLhIsOpZATIhOOJTwQRAqqBaMJfITdyWOCnnCHcJnIi/RNtGI2ENcKh5O8kgqTXqS7JG8NXkkxTOlLOW5hCepkLxMDUzdmzqeFpp2IG0yPTq9MYOSkZBxQqohTZO2Z+pn5mZ2y6xlhbL+xW6Lty8elQfJa7OQrAVZLQq2QqboVFoo1yoHsmdlV2a/zYnKOZarnivN7cyzytuQN5zvn//tEsIS4ZK2pYZLVy0dWOa9rGo5sjxxedsK4xUFK4ZWBqw8uIq2Km3VT6vtV5eufr0mek1rgV7ByoLBtQFr6wtVCuWFfevc1+1dT1gvWd+1YfqGnRs+FYmKrhTbF5cVf9go3HjlG4dvyr+Z3JS0qavEuWTPZtJm6ebeLZ5bDpaql+aXDm4N2dq0Dd9WtO319kXbL5fNKNu7g7ZDuaO/PLi8ZafJzs07P1SkVPRU+lQ27tLdtWHX+G7R7ht7vPY07NXbW7z3/T7JvttVAVVN1WbVZftJ+7P3P66Jqun4lvttXa1ObXHtxwPSA/0HIw6217nU1R3SPVRSj9Yr60cOxx++/p3vdy0NNg1VjZzG4iNwRHnk6fcJ3/ceDTradox7rOEH0x92HWcdL2pCmvKaRptTmvtbYlu6T8w+0dbq3nr8R9sfD5w0PFl5SvNUyWna6YLTk2fyz4ydlZ19fi753GDborZ752PO32oPb++6EHTh0kX/i+c7vDvOXPK4dPKy2+UTV7hXmq86X23qdOo8/pPTT8e7nLuarrlca7nuer21e2b36RueN87d9L158Rb/1tWeOT3dvfN6b/fF9/XfFt1+cif9zsu72Xcn7q28T7xf9EDtQdlD3YfVP1v+3Njv3H9qwHeg89HcR/cGhYPP/pH1jw9DBY+Zj8uGDYbrnjg+OTniP3L96fynQ89kzyaeF/6i/suuFxYvfvjV69fO0ZjRoZfyl5O/bXyl/erA6xmv28bCxh6+yXgzMV70VvvtwXfcdx3vo98PT+R8IH8o/2j5sfVT0Kf7kxmTk/8EA5jz/GMzLdsAAAAEZ0FNQQAAsY58+1GTAAAAIGNIUk0AAHolAACAgwAA+f8AAIDpAAB1MAAA6mAAADqYAAAXb5JfxUYAAAFWSURBVHjapFM9SwNBFJy3qE0QYp0mpEwVwc7Gwj+Qxkosz0IFPxorA4IWisFGLAWJWCgGCztbSWkQIYWCadKbvTsxYHYsLre5JBdMcJvdfW/3zcybXSGJ/4wJAJC51dhkPlUnAJQbaRlWQA1L5FN13t0fonQ6bwuNVcCOztXHk5XnuLSQHJAQon99PNjY8uYTyo30LIDqyAwSmQISmQKErZDFxZ8SQvTv91KEpo+rYhZnxf0cgNxoDOj1rIVuLAsVh956O4JQdw/RhdDF9XFygEUsA9XWUNRwHCeQ0NYQo23RKAvrQoj+U9sIUyAI6ToJ6WyWdqetI2rQ1wANbGIqW8FktgIVxkwzmCMsVFS7ec1DjAuBhjIRCdRBjC5AjduDmu2F6u+80IMYD6CP8/UbmJcZiPGhjAcYH4o+pOtQsqcH4/zCte296uLO5Vb/U14Y8zd//g4AqUe2q5Jz0KIAAAAASUVORK5CYII="  /> 0
</td>
<td align="left" valign="top">
&#160;&#160;<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAKT2lDQ1BQaG90b3Nob3AgSUNDIHByb2ZpbGUAAHjanVNnVFPpFj333vRCS4iAlEtvUhUIIFJCi4AUkSYqIQkQSoghodkVUcERRUUEG8igiAOOjoCMFVEsDIoK2AfkIaKOg6OIisr74Xuja9a89+bN/rXXPues852zzwfACAyWSDNRNYAMqUIeEeCDx8TG4eQuQIEKJHAAEAizZCFz/SMBAPh+PDwrIsAHvgABeNMLCADATZvAMByH/w/qQplcAYCEAcB0kThLCIAUAEB6jkKmAEBGAYCdmCZTAKAEAGDLY2LjAFAtAGAnf+bTAICd+Jl7AQBblCEVAaCRACATZYhEAGg7AKzPVopFAFgwABRmS8Q5ANgtADBJV2ZIALC3AMDOEAuyAAgMADBRiIUpAAR7AGDIIyN4AISZABRG8lc88SuuEOcqAAB4mbI8uSQ5RYFbCC1xB1dXLh4ozkkXKxQ2YQJhmkAuwnmZGTKBNA/g88wAAKCRFRHgg/P9eM4Ors7ONo62Dl8t6r8G/yJiYuP+5c+rcEAAAOF0ftH+LC+zGoA7BoBt/qIl7gRoXgugdfeLZrIPQLUAoOnaV/Nw+H48PEWhkLnZ2eXk5NhKxEJbYcpXff5nwl/AV/1s+X48/Pf14L7iJIEyXYFHBPjgwsz0TKUcz5IJhGLc5o9H/LcL//wd0yLESWK5WCoU41EScY5EmozzMqUiiUKSKcUl0v9k4t8s+wM+3zUAsGo+AXuRLahdYwP2SycQWHTA4vcAAPK7b8HUKAgDgGiD4c93/+8//UegJQCAZkmScQAAXkQkLlTKsz/HCAAARKCBKrBBG/TBGCzABhzBBdzBC/xgNoRCJMTCQhBCCmSAHHJgKayCQiiGzbAdKmAv1EAdNMBRaIaTcA4uwlW4Dj1wD/phCJ7BKLyBCQRByAgTYSHaiAFiilgjjggXmYX4IcFIBBKLJCDJiBRRIkuRNUgxUopUIFVIHfI9cgI5h1xGupE7yAAygvyGvEcxlIGyUT3UDLVDuag3GoRGogvQZHQxmo8WoJvQcrQaPYw2oefQq2gP2o8+Q8cwwOgYBzPEbDAuxsNCsTgsCZNjy7EirAyrxhqwVqwDu4n1Y8+xdwQSgUXACTYEd0IgYR5BSFhMWE7YSKggHCQ0EdoJNwkDhFHCJyKTqEu0JroR+cQYYjIxh1hILCPWEo8TLxB7iEPENyQSiUMyJ7mQAkmxpFTSEtJG0m5SI+ksqZs0SBojk8naZGuyBzmULCAryIXkneTD5DPkG+Qh8lsKnWJAcaT4U+IoUspqShnlEOU05QZlmDJBVaOaUt2ooVQRNY9aQq2htlKvUYeoEzR1mjnNgxZJS6WtopXTGmgXaPdpr+h0uhHdlR5Ol9BX0svpR+iX6AP0dwwNhhWDx4hnKBmbGAcYZxl3GK+YTKYZ04sZx1QwNzHrmOeZD5lvVVgqtip8FZHKCpVKlSaVGyovVKmqpqreqgtV81XLVI+pXlN9rkZVM1PjqQnUlqtVqp1Q61MbU2epO6iHqmeob1Q/pH5Z/YkGWcNMw09DpFGgsV/jvMYgC2MZs3gsIWsNq4Z1gTXEJrHN2Xx2KruY/R27iz2qqaE5QzNKM1ezUvOUZj8H45hx+Jx0TgnnKKeX836K3hTvKeIpG6Y0TLkxZVxrqpaXllirSKtRq0frvTau7aedpr1Fu1n7gQ5Bx0onXCdHZ4/OBZ3nU9lT3acKpxZNPTr1ri6qa6UbobtEd79up+6Ynr5egJ5Mb6feeb3n+hx9L/1U/W36p/VHDFgGswwkBtsMzhg8xTVxbzwdL8fb8VFDXcNAQ6VhlWGX4YSRudE8o9VGjUYPjGnGXOMk423GbcajJgYmISZLTepN7ppSTbmmKaY7TDtMx83MzaLN1pk1mz0x1zLnm+eb15vft2BaeFostqi2uGVJsuRaplnutrxuhVo5WaVYVVpds0atna0l1rutu6cRp7lOk06rntZnw7Dxtsm2qbcZsOXYBtuutm22fWFnYhdnt8Wuw+6TvZN9un2N/T0HDYfZDqsdWh1+c7RyFDpWOt6azpzuP33F9JbpL2dYzxDP2DPjthPLKcRpnVOb00dnF2e5c4PziIuJS4LLLpc+Lpsbxt3IveRKdPVxXeF60vWdm7Obwu2o26/uNu5p7ofcn8w0nymeWTNz0MPIQ+BR5dE/C5+VMGvfrH5PQ0+BZ7XnIy9jL5FXrdewt6V3qvdh7xc+9j5yn+M+4zw33jLeWV/MN8C3yLfLT8Nvnl+F30N/I/9k/3r/0QCngCUBZwOJgUGBWwL7+Hp8Ib+OPzrbZfay2e1BjKC5QRVBj4KtguXBrSFoyOyQrSH355jOkc5pDoVQfujW0Adh5mGLw34MJ4WHhVeGP45wiFga0TGXNXfR3ENz30T6RJZE3ptnMU85ry1KNSo+qi5qPNo3ujS6P8YuZlnM1VidWElsSxw5LiquNm5svt/87fOH4p3iC+N7F5gvyF1weaHOwvSFpxapLhIsOpZATIhOOJTwQRAqqBaMJfITdyWOCnnCHcJnIi/RNtGI2ENcKh5O8kgqTXqS7JG8NXkkxTOlLOW5hCepkLxMDUzdmzqeFpp2IG0yPTq9MYOSkZBxQqohTZO2Z+pn5mZ2y6xlhbL+xW6Lty8elQfJa7OQrAVZLQq2QqboVFoo1yoHsmdlV2a/zYnKOZarnivN7cyzytuQN5zvn//tEsIS4ZK2pYZLVy0dWOa9rGo5sjxxedsK4xUFK4ZWBqw8uIq2Km3VT6vtV5eufr0mek1rgV7ByoLBtQFr6wtVCuWFfevc1+1dT1gvWd+1YfqGnRs+FYmKrhTbF5cVf9go3HjlG4dvyr+Z3JS0qavEuWTPZtJm6ebeLZ5bDpaql+aXDm4N2dq0Dd9WtO319kXbL5fNKNu7g7ZDuaO/PLi8ZafJzs07P1SkVPRU+lQ27tLdtWHX+G7R7ht7vPY07NXbW7z3/T7JvttVAVVN1WbVZftJ+7P3P66Jqun4lvttXa1ObXHtxwPSA/0HIw6217nU1R3SPVRSj9Yr60cOxx++/p3vdy0NNg1VjZzG4iNwRHnk6fcJ3/ceDTradox7rOEH0x92HWcdL2pCmvKaRptTmvtbYlu6T8w+0dbq3nr8R9sfD5w0PFl5SvNUyWna6YLTk2fyz4ydlZ19fi753GDborZ752PO32oPb++6EHTh0kX/i+c7vDvOXPK4dPKy2+UTV7hXmq86X23qdOo8/pPTT8e7nLuarrlca7nuer21e2b36RueN87d9L158Rb/1tWeOT3dvfN6b/fF9/XfFt1+cif9zsu72Xcn7q28T7xf9EDtQdlD3YfVP1v+3Njv3H9qwHeg89HcR/cGhYPP/pH1jw9DBY+Zj8uGDYbrnjg+OTniP3L96fynQ89kzyaeF/6i/suuFxYvfvjV69fO0ZjRoZfyl5O/bXyl/erA6xmv28bCxh6+yXgzMV70VvvtwXfcdx3vo98PT+R8IH8o/2j5sfVT0Kf7kxmTk/8EA5jz/GMzLdsAAAAEZ0FNQQAAsY58+1GTAAAAIGNIUk0AAHolAACAgwAA+f8AAIDpAAB1MAAA6mAAADqYAAAXb5JfxUYAAAD7SURBVHjapJPBTcNAEEXfIheCAClSEhkn20C6oIPUAB0g6IAOOEAlOAkC5caBAz3kQOZzGG9syHKxR1p5Zz368zR/N0hiSJwwMIrbx4/eCDf3d6EAuL46PxwKkPxr8v1300JN/va14/nhCWBRdBXVKUp76/7/kwMcBOq6BqCaRxTgdVVnsS+mMS8wm8df+NPKczPYNzUmX0cCJlg3HctZRIL3TZ7gbJIjCI5ugMwpxpfROwL7NETz2iMBGWzW3nFS+Qy2/xCc5ggUoKwiFlqCUdnOwDouKOdCsseSfXguubistZmcwMvnrv9VBtKt6hWBuARY9BYY+px/BgAhvH/MCG7fHQAAAABJRU5ErkJggg=="  /> 0
</td>
<td align="left" valign="top">
 1
</td>

</tr>

</table>
<!-- Compile Status Flag --><!-- Service Status Flag -->
<!-- mdladv_ignore_start --><div name = "Passed Check"  id = "Passed Check" class="PassedCheck" style="margin-left: 0pt;"><!-- mdladv_ignore_finish -->
<p><hr /></p>  <a name="CheckRecord_404"></a><div class="CheckHeader" id="Header_com.mathworks.HDL.RunImplementation">
<!-- mdladv_ignore_start --><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAACXBIWXMAAAsTAAALEwEAmpwYAAAKT2lDQ1BQaG90b3Nob3AgSUNDIHByb2ZpbGUAAHjanVNnVFPpFj333vRCS4iAlEtvUhUIIFJCi4AUkSYqIQkQSoghodkVUcERRUUEG8igiAOOjoCMFVEsDIoK2AfkIaKOg6OIisr74Xuja9a89+bN/rXXPues852zzwfACAyWSDNRNYAMqUIeEeCDx8TG4eQuQIEKJHAAEAizZCFz/SMBAPh+PDwrIsAHvgABeNMLCADATZvAMByH/w/qQplcAYCEAcB0kThLCIAUAEB6jkKmAEBGAYCdmCZTAKAEAGDLY2LjAFAtAGAnf+bTAICd+Jl7AQBblCEVAaCRACATZYhEAGg7AKzPVopFAFgwABRmS8Q5ANgtADBJV2ZIALC3AMDOEAuyAAgMADBRiIUpAAR7AGDIIyN4AISZABRG8lc88SuuEOcqAAB4mbI8uSQ5RYFbCC1xB1dXLh4ozkkXKxQ2YQJhmkAuwnmZGTKBNA/g88wAAKCRFRHgg/P9eM4Ors7ONo62Dl8t6r8G/yJiYuP+5c+rcEAAAOF0ftH+LC+zGoA7BoBt/qIl7gRoXgugdfeLZrIPQLUAoOnaV/Nw+H48PEWhkLnZ2eXk5NhKxEJbYcpXff5nwl/AV/1s+X48/Pf14L7iJIEyXYFHBPjgwsz0TKUcz5IJhGLc5o9H/LcL//wd0yLESWK5WCoU41EScY5EmozzMqUiiUKSKcUl0v9k4t8s+wM+3zUAsGo+AXuRLahdYwP2SycQWHTA4vcAAPK7b8HUKAgDgGiD4c93/+8//UegJQCAZkmScQAAXkQkLlTKsz/HCAAARKCBKrBBG/TBGCzABhzBBdzBC/xgNoRCJMTCQhBCCmSAHHJgKayCQiiGzbAdKmAv1EAdNMBRaIaTcA4uwlW4Dj1wD/phCJ7BKLyBCQRByAgTYSHaiAFiilgjjggXmYX4IcFIBBKLJCDJiBRRIkuRNUgxUopUIFVIHfI9cgI5h1xGupE7yAAygvyGvEcxlIGyUT3UDLVDuag3GoRGogvQZHQxmo8WoJvQcrQaPYw2oefQq2gP2o8+Q8cwwOgYBzPEbDAuxsNCsTgsCZNjy7EirAyrxhqwVqwDu4n1Y8+xdwQSgUXACTYEd0IgYR5BSFhMWE7YSKggHCQ0EdoJNwkDhFHCJyKTqEu0JroR+cQYYjIxh1hILCPWEo8TLxB7iEPENyQSiUMyJ7mQAkmxpFTSEtJG0m5SI+ksqZs0SBojk8naZGuyBzmULCAryIXkneTD5DPkG+Qh8lsKnWJAcaT4U+IoUspqShnlEOU05QZlmDJBVaOaUt2ooVQRNY9aQq2htlKvUYeoEzR1mjnNgxZJS6WtopXTGmgXaPdpr+h0uhHdlR5Ol9BX0svpR+iX6AP0dwwNhhWDx4hnKBmbGAcYZxl3GK+YTKYZ04sZx1QwNzHrmOeZD5lvVVgqtip8FZHKCpVKlSaVGyovVKmqpqreqgtV81XLVI+pXlN9rkZVM1PjqQnUlqtVqp1Q61MbU2epO6iHqmeob1Q/pH5Z/YkGWcNMw09DpFGgsV/jvMYgC2MZs3gsIWsNq4Z1gTXEJrHN2Xx2KruY/R27iz2qqaE5QzNKM1ezUvOUZj8H45hx+Jx0TgnnKKeX836K3hTvKeIpG6Y0TLkxZVxrqpaXllirSKtRq0frvTau7aedpr1Fu1n7gQ5Bx0onXCdHZ4/OBZ3nU9lT3acKpxZNPTr1ri6qa6UbobtEd79up+6Ynr5egJ5Mb6feeb3n+hx9L/1U/W36p/VHDFgGswwkBtsMzhg8xTVxbzwdL8fb8VFDXcNAQ6VhlWGX4YSRudE8o9VGjUYPjGnGXOMk423GbcajJgYmISZLTepN7ppSTbmmKaY7TDtMx83MzaLN1pk1mz0x1zLnm+eb15vft2BaeFostqi2uGVJsuRaplnutrxuhVo5WaVYVVpds0atna0l1rutu6cRp7lOk06rntZnw7Dxtsm2qbcZsOXYBtuutm22fWFnYhdnt8Wuw+6TvZN9un2N/T0HDYfZDqsdWh1+c7RyFDpWOt6azpzuP33F9JbpL2dYzxDP2DPjthPLKcRpnVOb00dnF2e5c4PziIuJS4LLLpc+Lpsbxt3IveRKdPVxXeF60vWdm7Obwu2o26/uNu5p7ofcn8w0nymeWTNz0MPIQ+BR5dE/C5+VMGvfrH5PQ0+BZ7XnIy9jL5FXrdewt6V3qvdh7xc+9j5yn+M+4zw33jLeWV/MN8C3yLfLT8Nvnl+F30N/I/9k/3r/0QCngCUBZwOJgUGBWwL7+Hp8Ib+OPzrbZfay2e1BjKC5QRVBj4KtguXBrSFoyOyQrSH355jOkc5pDoVQfujW0Adh5mGLw34MJ4WHhVeGP45wiFga0TGXNXfR3ENz30T6RJZE3ptnMU85ry1KNSo+qi5qPNo3ujS6P8YuZlnM1VidWElsSxw5LiquNm5svt/87fOH4p3iC+N7F5gvyF1weaHOwvSFpxapLhIsOpZATIhOOJTwQRAqqBaMJfITdyWOCnnCHcJnIi/RNtGI2ENcKh5O8kgqTXqS7JG8NXkkxTOlLOW5hCepkLxMDUzdmzqeFpp2IG0yPTq9MYOSkZBxQqohTZO2Z+pn5mZ2y6xlhbL+xW6Lty8elQfJa7OQrAVZLQq2QqboVFoo1yoHsmdlV2a/zYnKOZarnivN7cyzytuQN5zvn//tEsIS4ZK2pYZLVy0dWOa9rGo5sjxxedsK4xUFK4ZWBqw8uIq2Km3VT6vtV5eufr0mek1rgV7ByoLBtQFr6wtVCuWFfevc1+1dT1gvWd+1YfqGnRs+FYmKrhTbF5cVf9go3HjlG4dvyr+Z3JS0qavEuWTPZtJm6ebeLZ5bDpaql+aXDm4N2dq0Dd9WtO319kXbL5fNKNu7g7ZDuaO/PLi8ZafJzs07P1SkVPRU+lQ27tLdtWHX+G7R7ht7vPY07NXbW7z3/T7JvttVAVVN1WbVZftJ+7P3P66Jqun4lvttXa1ObXHtxwPSA/0HIw6217nU1R3SPVRSj9Yr60cOxx++/p3vdy0NNg1VjZzG4iNwRHnk6fcJ3/ceDTradox7rOEH0x92HWcdL2pCmvKaRptTmvtbYlu6T8w+0dbq3nr8R9sfD5w0PFl5SvNUyWna6YLTk2fyz4ydlZ19fi753GDborZ752PO32oPb++6EHTh0kX/i+c7vDvOXPK4dPKy2+UTV7hXmq86X23qdOo8/pPTT8e7nLuarrlca7nuer21e2b36RueN87d9L158Rb/1tWeOT3dvfN6b/fF9/XfFt1+cif9zsu72Xcn7q28T7xf9EDtQdlD3YfVP1v+3Njv3H9qwHeg89HcR/cGhYPP/pH1jw9DBY+Zj8uGDYbrnjg+OTniP3L96fynQ89kzyaeF/6i/suuFxYvfvjV69fO0ZjRoZfyl5O/bXyl/erA6xmv28bCxh6+yXgzMV70VvvtwXfcdx3vo98PT+R8IH8o/2j5sfVT0Kf7kxmTk/8EA5jz/GMzLdsAAAAEZ0FNQQAAsY58+1GTAAAAIGNIUk0AAHolAACAgwAA+f8AAIDpAAB1MAAA6mAAADqYAAAXb5JfxUYAAAK2SURBVHjaVJNPaFRXFMZ/b96MmUZGURMyHaoTa0QrRReD4KIlwriRRhPpoi1ddeNG4krFRbAbceOf0qJuSoWWWlooIiKlCSkp1ARksEmpi8GSQjKJUSYk/p1J5r17vi7ee609cFf3+33n3HvO8SgdJYn+oZFODw4DBxB7hYoSMzJVZBo12a2fzr9X55XwEoOBoZGyYNCDfgEyIQkMzIRkBKupYXN89svVg8OJgU+hxMDQSBk45+GVJSJQQk5IYGbIhIfrcSF78ttrC3P336wC+ANXlzqBs0A5EgtkSMJMMRxXFN11mSm/pr05sTSXX0qBDkvqj0Qx6MBC/QuVt77Pp/uvkV9bxJzhZ5r7cx2LHwGZtMQBGUhRmSaB/Zd9rb+OD98+zub1Paxbs5FjNw9GJm2NXuDLtMz2RuUC8VsVG2T9di4fGqaQ6+ZubZTvJ69goWEy/PTKTmBDykxFc0LOOLHvMu+8cQjnjDRtXDsyTiHXTaU2xpmfP6EyO4Y5Q6EgFXQBubRMM+a0zcx4t9hHb3c/j5/Ncbr3Cpva80w9HOfU7Q8IwhbmonaagQv8x0A25ZxVzAxz4tupS0jG5323eT1XZHL+DoM3+mgFLZwzEp2c0WpmqsBKypxGLb785vcLfH3vAgCT878xeKMvAp1FM5Ecg5Wn6+8Bz1Pm3K1W0xu2UFhofDf5BX8t/snFsZPxDMSZzaLOSKw2suOPHuyaAJb9v+c+bmze/aBuTnuE6wrCgJt/fMVyox6NcNwRCTARtjLV5fkt1+vTb1WAmk+hxOzUjumOrTMLkuVTXtCdgMmHJTux2nxt/Ml88Xptat+vwCzw0qdQAmCh2lPNZBsTJluU8ySsDazdhf6j1sts5cVS548P75d+qE/vrMTw8v+28ZXIAB3ABiAHZIEV4HkMLQJBIv5nAPq180UQOlmCAAAAAElFTkSuQmCC"  />&#160;<!-- mdladv_ignore_finish --><span class="CheckHeading" id="Heading_com.mathworks.HDL.RunImplementation">
4.2.2. Run Implementation</span>
<!-- mdladv_ignore_start --><!-- mdladv_ignore_finish --><!-- mdladv_ignore_start --><!-- mdladv_ignore_finish --></div>
<!-- mdladv_ignore_start --><div class="subsection"><!-- mdladv_ignore_finish --><p /><font color="Green">
Passed
</font>
Implementation.<p />Parsed resource report file: <a href="matlab:edit('E:\MATLAB\Clean_HDL\ac701_prj\vivado_prj\HDL_DUT_vivado.runs\impl_1\HDL_DUT_utilization_placed.rpt')">HDL_DUT_utilization_placed.rpt</a>.<p /><table class="AdvTable" border="1">
<tr>
<td colspan="2" align="left">
<b>
Resource summary
</b>

</td>

</tr>
<tr>
<th align="left" valign="top">
<b>
Resource
</b>

</th>
<th align="left" valign="top">
<b>
Usage
</b>

</th>

</tr>
<tr>
<td align="left" valign="top">
Slice LUTs
</td>
<td align="left" valign="top">
2615
</td>

</tr>
<tr>
<td align="left" valign="top">
Slice Registers
</td>
<td align="left" valign="top">
333
</td>

</tr>
<tr>
<td align="left" valign="top">
DSPs
</td>
<td align="left" valign="top">
34
</td>

</tr>
<tr>
<td align="left" valign="top">
Block RAM Tile
</td>
<td align="left" valign="top">
0
</td>

</tr>
<tr>
<td align="left" valign="top">
URAM
</td>
<td align="left" valign="top">
0
</td>

</tr>

</table>
<p />Parsed timing report file: <a href="matlab:edit('E:\MATLAB\Clean_HDL\ac701_prj\vivado_prj\timing_post_route.rpt')">timing_post_route.rpt</a>.<p /><table class="AdvTable" border="1">
<tr>
<td colspan="2" align="left">
<b>
Timing summary
</b>

</td>

</tr>
<tr>
<th align="left" valign="top">
&#160;
</th>
<th align="left" valign="top">
<b>
Value (ns)
</b>

</th>

</tr>
<tr>
<td align="left" valign="top">
Requirement
</td>
<td align="left" valign="top">
20
</td>

</tr>
<tr>
<td align="left" valign="top">
Data Path Delay
</td>
<td align="left" valign="top">
64.641
</td>

</tr>
<tr>
<td align="left" valign="top">
Slack
</td>
<td align="left" valign="top">
-44.683
</td>

</tr>

</table>
<p /><pre>Generated Post Route Timing Report <a href="matlab:edit('ac701_prj\vivado_prj\timing_post_route.rpt')">ac701_prj\vivado_prj\timing_post_route.rpt</a>.
Task "Run Implementation" successful.
Generated logfile: <a href="matlab:edit('ac701_prj\hdlsrc\simulink_implementation\workflow_task_RunImplementation.log')">ac701_prj\hdlsrc\simulink_implementation\workflow_task_RunImplementation.log</a>
****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
source HDL_DUT_Xilinx_Vivado_run.tcl -notrace
### Open existing Xilinx Vivado 2019.2 project ac701_prj\vivado_prj\HDL_DUT_vivado.xpr
Scanning sources...
Finished scanning sources
### Running Implementation in Xilinx Vivado 2019.2 ...
[Tue Jan  7 12:47:16 2020] Launched impl_1...
Run output will be captured here: E:/MATLAB/Clean_HDL/ac701_prj/vivado_prj/HDL_DUT_vivado.runs/impl_1/runme.log
[Tue Jan  7 12:47:16 2020] Waiting for impl_1 to finish...
*** Running vivado
    with args -log HDL_DUT.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source HDL_DUT.tcl -notrace
****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
source HDL_DUT.tcl -notrace
Command: link_design -top HDL_DUT -part xc7a200tfbg676-2 -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 770.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 494 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'HDL_DUT' is not ideal for floorplanning, since the cellview 'HDL_DUT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/MATLAB/Clean_HDL/ac701_prj/hdlsrc/simulink_implementation/clock_constraint.xdc]
Finished Parsing XDC File [E:/MATLAB/Clean_HDL/ac701_prj/hdlsrc/simulink_implementation/clock_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 904.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 904.934 ; gain = 475.668
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design
Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 923.898 ; gain = 18.965
Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: bf789e96
Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1494.723 ; gain = 570.824
Starting Logic Optimization Task
Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: eb74eb2b
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1689.699 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: cf6e6069
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1689.699 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
Phase 3 Sweep
Phase 3 Sweep | Checksum: a795cdc8
Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1689.699 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: a795cdc8
Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1689.699 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a795cdc8
Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1689.699 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a795cdc8
Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1689.699 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================
-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------
Starting Connectivity Check Task
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1689.699 ; gain = 0.000
Ending Logic Optimization Task | Checksum: cb95f80c
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1689.699 ; gain = 0.000
Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period &lt; 2.00 ns.
Ending Power Optimization Task | Checksum: cb95f80c
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1689.699 ; gain = 0.000
Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cb95f80c
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1689.699 ; gain = 0.000
Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1689.699 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: cb95f80c
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1689.699 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1689.699 ; gain = 784.766
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1689.699 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'E:/MATLAB/Clean_HDL/ac701_prj/vivado_prj/HDL_DUT_vivado.runs/impl_1/HDL_DUT_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file HDL_DUT_drc_opted.rpt -pb HDL_DUT_drc_opted.pb -rpx HDL_DUT_drc_opted.rpx
Command: report_drc -file HDL_DUT_drc_opted.rpt -pb HDL_DUT_drc_opted.pb -rpx HDL_DUT_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/MATLAB/Clean_HDL/ac701_prj/vivado_prj/HDL_DUT_vivado.runs/impl_1/HDL_DUT_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1689.699 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs
Phase 1 Placer Initialization
Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1690.297 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a3999b7b
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1690.297 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1690.297 ; gain = 0.000
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b2b97a58
Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1690.297 ; gain = 0.000
Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18f791a63
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1690.297 ; gain = 0.000
Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18f791a63
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1690.297 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18f791a63
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1690.297 ; gain = 0.000
Phase 2 Global Placement
Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15c14153a
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1690.297 ; gain = 0.000
Phase 2.2 Global Placement Core
Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 1 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 24 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1690.297 ; gain = 0.000
Summary of Physical Synthesis Optimizations
============================================
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           24  |              0  |                    24  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           24  |              0  |                    24  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a451c835
Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1690.297 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1a0a074ef
Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1690.297 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a0a074ef
Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1690.297 ; gain = 0.000
Phase 3 Detail Placement
Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19e52d3af
Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1690.297 ; gain = 0.000
Phase 3.2 Commit Most Macros &amp; LUTRAMs
Phase 3.2 Commit Most Macros &amp; LUTRAMs | Checksum: 7231b4d7
Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1690.297 ; gain = 0.000
Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 7304c357
Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1690.297 ; gain = 0.000
Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 505a440f
Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1690.297 ; gain = 0.000
Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: f9452d99
Time (s): cpu = 00:01:20 ; elapsed = 00:01:15 . Memory (MB): peak = 1690.297 ; gain = 0.000
Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1672f8fac
Time (s): cpu = 00:01:22 ; elapsed = 00:01:17 . Memory (MB): peak = 1690.297 ; gain = 0.000
Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19165ec07
Time (s): cpu = 00:01:22 ; elapsed = 00:01:17 . Memory (MB): peak = 1690.297 ; gain = 0.000
Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17bcb6b3f
Time (s): cpu = 00:01:22 ; elapsed = 00:01:17 . Memory (MB): peak = 1690.297 ; gain = 0.000
Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 14fdfedbe
Time (s): cpu = 00:01:38 ; elapsed = 00:01:33 . Memory (MB): peak = 1690.297 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 14fdfedbe
Time (s): cpu = 00:01:38 ; elapsed = 00:01:33 . Memory (MB): peak = 1690.297 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up
Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1af3d7ac7
Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1af3d7ac7
Time (s): cpu = 00:01:41 ; elapsed = 00:01:35 . Memory (MB): peak = 1730.156 ; gain = 39.859
INFO: [Place 30-746] Post Placement Timing Summary WNS=-43.567. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 131199c16
Time (s): cpu = 00:02:03 ; elapsed = 00:01:56 . Memory (MB): peak = 1730.156 ; gain = 39.859
Phase 4.1 Post Commit Optimization | Checksum: 131199c16
Time (s): cpu = 00:02:03 ; elapsed = 00:01:56 . Memory (MB): peak = 1730.156 ; gain = 39.859
Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 131199c16
Time (s): cpu = 00:02:03 ; elapsed = 00:01:56 . Memory (MB): peak = 1730.156 ; gain = 39.859
Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 131199c16
Time (s): cpu = 00:02:03 ; elapsed = 00:01:56 . Memory (MB): peak = 1730.156 ; gain = 39.859
Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1730.156 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 153d24743
Time (s): cpu = 00:02:03 ; elapsed = 00:01:56 . Memory (MB): peak = 1730.156 ; gain = 39.859
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 153d24743
Time (s): cpu = 00:02:03 ; elapsed = 00:01:56 . Memory (MB): peak = 1730.156 ; gain = 39.859
Ending Placer Task | Checksum: f9bd4301
Time (s): cpu = 00:02:03 ; elapsed = 00:01:56 . Memory (MB): peak = 1730.156 ; gain = 39.859
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:07 ; elapsed = 00:01:58 . Memory (MB): peak = 1730.156 ; gain = 40.457
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1730.156 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.603 . Memory (MB): peak = 1730.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/MATLAB/Clean_HDL/ac701_prj/vivado_prj/HDL_DUT_vivado.runs/impl_1/HDL_DUT_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file HDL_DUT_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1730.156 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file HDL_DUT_utilization_placed.rpt -pb HDL_DUT_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file HDL_DUT_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1730.156 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1732.184 ; gain = 0.000
Starting Physical Synthesis Task
Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.567 | TNS=-1821.522 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d4851050
Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1735.500 ; gain = 3.316
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.567 | TNS=-1821.522 |
Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1d4851050
Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1735.504 ; gain = 3.320
Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.567 | TNS=-1821.522 |
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Sum_of_Elements_out1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Divide_out14[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[32]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[28]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[24]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[4]_i_7_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[4]_i_7
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_75_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[0]_i_75
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_63_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[19]_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[15]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.551 | TNS=-1820.898 |
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_103_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[0]_i_103
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_95_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[11]_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_5_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[7]_i_5
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_16_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[7]_i_16
INFO: [Physopt 32-710] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_5_n_0. Critical path length was reduced through logic transformation on cell Data_Type_Conversion1_out1_dlyBalance[7]_i_5_comp.
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.545 | TNS=-1820.664 |
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_89_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[0]_i_89
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_81_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[15]_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[11]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.545 | TNS=-1820.664 |
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_17_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[7]_i_17
INFO: [Physopt 32-572] Net Data_Type_Conversion1_out1_dlyBalance[7]_i_17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[7]_i_12_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[3]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_56_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[3]_i_56
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[7]_i_58_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[3]_i_140_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_213_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.542 | TNS=-1820.547 |
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_118_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[0]_i_118
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_118_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_109_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[3]_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_39_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[3]_i_39
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_103_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[3]_i_103
INFO: [Physopt 32-710] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_39_n_0. Critical path length was reduced through logic transformation on cell Data_Type_Conversion1_out1_dlyBalance[3]_i_39_comp.
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_103_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.541 | TNS=-1820.508 |
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_57_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[0]_i_57
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_44_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[23]_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[19]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[19]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.539 | TNS=-1820.430 |
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[3]_i_194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[3]_i_280_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_353_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.534 | TNS=-1820.235 |
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[19]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.529 | TNS=-1820.040 |
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[15]_i_7_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[15]_i_7
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[15]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[15]_i_19_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[15]_i_19
INFO: [Physopt 32-134] Processed net Data_Type_Conversion1_out1_dlyBalance[15]_i_19_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net Data_Type_Conversion1_out1_dlyBalance[15]_i_19_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[15]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[15]_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[11]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[7]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_24_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[7]_i_24
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[11]_i_58_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[7]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_81_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.529 | TNS=-1820.040 |
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[3]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_91_n_0.  Re-placed instance Data_Type_Conversion1_out1_dlyBalance[3]_i_91
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_91_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.526 | TNS=-1819.923 |
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[27]_i_50_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[27]_i_50
INFO: [Physopt 32-572] Net Data_Type_Conversion1_out1_dlyBalance[27]_i_50_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[27]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net Data_Type_Conversion1_out1_dlyBalance[27]_i_57_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[27]_i_57_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[27]_i_57
INFO: [Physopt 32-710] Processed net Data_Type_Conversion1_out1_dlyBalance[27]_i_50_n_0. Critical path length was reduced through logic transformation on cell Data_Type_Conversion1_out1_dlyBalance[27]_i_50_comp.
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[27]_i_57_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.525 | TNS=-1819.884 |
INFO: [Physopt 32-663] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_90_n_0.  Re-placed instance Data_Type_Conversion1_out1_dlyBalance[3]_i_90
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_90_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.521 | TNS=-1819.728 |
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[11]_i_24_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[11]_i_24
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[11]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[11]_i_56_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[7]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_71_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.521 | TNS=-1819.728 |
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[3]_i_138_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[3]_i_192_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_287_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.520 | TNS=-1819.688 |
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_202_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.519 | TNS=-1819.649 |
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_69_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.519 | TNS=-1819.649 |
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.517 | TNS=-1819.571 |
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Divide_out14[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[4]_i_7_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[4]_i_7
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_57_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[0]_i_57
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_44_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[23]_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Data_Type_Conversion1_out1_dlyBalance[19]_i_7_n_0.  Re-placed instance Data_Type_Conversion1_out1_dlyBalance[19]_i_7
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[19]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.516 | TNS=-1819.533 |
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[27]_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Data_Type_Conversion1_out1_dlyBalance[23]_i_7_n_0.  Re-placed instance Data_Type_Conversion1_out1_dlyBalance[23]_i_7
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[23]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.515 | TNS=-1819.494 |
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_103_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[0]_i_103
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_95_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[11]_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_17_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[7]_i_17
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[7]_i_12_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_56_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[3]_i_56
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[7]_i_58_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_300_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.514 | TNS=-1819.454 |
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_75_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[0]_i_75
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_63_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[19]_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[15]_i_7_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[15]_i_7
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[15]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[15]_i_19_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[15]_i_19
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[15]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[15]_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_24_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[7]_i_24
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[11]_i_58_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[31]_i_39_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[31]_i_39
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[31]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_41_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[0]_i_41
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Divide_out16[39]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_215_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[3]_i_215
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[34]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Sum_of_Elements_out1__31_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.514 | TNS=-1819.454 |
Phase 3 Critical Path Optimization | Checksum: 1d4851050
Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1744.582 ; gain = 12.398
Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.514 | TNS=-1819.454 |
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Sum_of_Elements_out1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Divide_out14[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[32]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[28]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[24]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[4]_i_7_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[4]_i_7
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_75_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[0]_i_75
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_63_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[19]_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[15]_i_7_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[15]_i_7
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[15]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[15]_i_19_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[15]_i_19
INFO: [Physopt 32-134] Processed net Data_Type_Conversion1_out1_dlyBalance[15]_i_19_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net Data_Type_Conversion1_out1_dlyBalance[15]_i_19_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[15]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[15]_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[11]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[7]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_24_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[7]_i_24
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[11]_i_58_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[7]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[31]_i_39_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[31]_i_39
INFO: [Physopt 32-572] Net Data_Type_Conversion1_out1_dlyBalance[31]_i_39_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[31]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net Data_Type_Conversion1_out1_dlyBalance[0]_i_41_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_41_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[0]_i_41
INFO: [Physopt 32-710] Processed net Data_Type_Conversion1_out1_dlyBalance[31]_i_39_n_0. Critical path length was reduced through logic transformation on cell Data_Type_Conversion1_out1_dlyBalance[31]_i_39_comp.
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_41_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.512 | TNS=-1819.377 |
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_57_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[0]_i_57
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_44_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[27]_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[23]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[23]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.510 | TNS=-1819.299 |
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_84_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.508 | TNS=-1819.221 |
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[11]_i_24_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[11]_i_24
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[11]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[11]_i_56_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[11]_i_71_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.508 | TNS=-1819.221 |
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_118_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[0]_i_118
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_118_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_109_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[3]_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_106_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[3]_i_106
INFO: [Physopt 32-601] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_106_n_0. Net driver Data_Type_Conversion1_out1_dlyBalance[3]_i_106 was replaced.
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_106_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.507 | TNS=-1819.181 |
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[23]_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[19]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[19]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Data_Type_Conversion1_out1_dlyBalance[19]_i_21_n_0.  Re-placed instance Data_Type_Conversion1_out1_dlyBalance[19]_i_21
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[19]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.506 | TNS=-1819.143 |
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_103_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[0]_i_103
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_95_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[11]_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_4_n_0.  Re-placed instance Data_Type_Conversion1_out1_dlyBalance[7]_i_4
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.505 | TNS=-1819.104 |
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_17_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[7]_i_17
INFO: [Physopt 32-572] Net Data_Type_Conversion1_out1_dlyBalance[7]_i_17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[7]_i_12_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[3]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_56_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[3]_i_56
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[7]_i_58_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[3]_i_140_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[3]_i_194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[3]_i_280_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[3]_i_334_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_401_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.504 | TNS=-1819.065 |
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.503 | TNS=-1819.025 |
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[7]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_67_n_0.  Re-placed instance Data_Type_Conversion1_out1_dlyBalance[7]_i_67
INFO: [Physopt 32-735] Processed net Data_Type_Conversion1_out1_dlyBalance[7]_i_67_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.499 | TNS=-1818.870 |
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Divide_out14[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[4]_i_7_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[4]_i_7
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_75_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[0]_i_75
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[0]_i_63_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[0]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[19]_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[15]_i_7_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[15]_i_7
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[15]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[15]_i_19_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[15]_i_19
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[15]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[15]_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[11]_i_24_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[11]_i_24
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[11]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance_reg[11]_i_56_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_282_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[3]_i_282
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_282_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[27]_i_60_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[27]_i_60
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[27]_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Divide_out16[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_215_n_0.  Did not re-place instance Data_Type_Conversion1_out1_dlyBalance[3]_i_215
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[3]_i_215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_Type_Conversion1_out1_dlyBalance[34]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Sum_of_Elements_out1__31_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.499 | TNS=-1818.870 |
Phase 4 Critical Path Optimization | Checksum: 1d4851050
Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1744.582 ; gain = 12.398
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1744.582 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-43.499 | TNS=-1818.870 |
Summary of Physical Synthesis Optimizations
============================================
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.068  |          2.652  |            0  |              0  |                    30  |           0  |           2  |  00:00:10  |
|  Total          |          0.068  |          2.652  |            0  |              0  |                    30  |           0  |           3  |  00:00:10  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1744.582 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1d4851050
Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1744.582 ; gain = 12.398
INFO: [Common 17-83] Releasing license: Implementation
417 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1744.582 ; gain = 14.426
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1744.582 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.593 . Memory (MB): peak = 1750.070 ; gain = 5.488
INFO: [Common 17-1381] The checkpoint 'E:/MATLAB/Clean_HDL/ac701_prj/vivado_prj/HDL_DUT_vivado.runs/impl_1/HDL_DUT_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ffc72f1a ConstDB: 0 ShapeSum: bd5cb81b RouteDB: 0
Phase 1 Build RT Design
WARNING: [Route 35-198] Port "data_in_31[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_31[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_31[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_31[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_31[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_31[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_31[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_31[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_31[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_31[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_31[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_31[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_31[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_31[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_31[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_31[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_31[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_31[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_31[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_31[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_31[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_31[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_31[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_31[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "clk_enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "clk_enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_30[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_30[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_30[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_30[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_30[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_30[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_30[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_30[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_30[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_30[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_30[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_30[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_30[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_30[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_30[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_30[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_30[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_30[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_30[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_30[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_30[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_30[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_30[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_30[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_29[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_29[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_29[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_29[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_29[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_29[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_29[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_29[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_29[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_29[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_29[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_29[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_29[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_29[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_29[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_29[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_29[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_29[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_29[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_29[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_29[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_29[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_29[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_29[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_28[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_28[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_28[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_28[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_28[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_28[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_28[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_28[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_28[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_28[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_28[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_28[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_28[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_28[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_28[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_28[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_28[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_28[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_28[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_28[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_28[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_28[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_28[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_28[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_27[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_27[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_27[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_27[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_27[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_27[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_27[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_27[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_27[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_27[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_27[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_27[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_27[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_27[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_27[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_27[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_27[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_27[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_27[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_27[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_27[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_27[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_27[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_27[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_26[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_26[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_26[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_26[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_26[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_26[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_26[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_26[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_26[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_26[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_26[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_26[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_26[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_26[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_26[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_26[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_26[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_26[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_26[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_26[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_26[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_26[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_26[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_26[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_25[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_25[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_25[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_25[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_25[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_25[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_25[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_25[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_25[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_25[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_25[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_25[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_25[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_25[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_25[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_25[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_25[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_25[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_25[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_25[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_25[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_25[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_25[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_25[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_24[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_24[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_24[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_24[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_24[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_24[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_24[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_24[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_24[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_24[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_24[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_24[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_24[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_24[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_24[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_24[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_24[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_24[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_24[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_24[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_24[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_24[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_24[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_24[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_23[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_23[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_23[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_23[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 10d1c60b5
Time (s): cpu = 00:03:26 ; elapsed = 00:03:16 . Memory (MB): peak = 1951.484 ; gain = 192.359
Post Restoration Checksum: NetGraph: f712be44 NumContArr: 1609a271 Constraints: 0 Timing: 0
Phase 2 Router Initialization
Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10d1c60b5
Time (s): cpu = 00:03:26 ; elapsed = 00:03:16 . Memory (MB): peak = 1971.922 ; gain = 212.797
Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10d1c60b5
Time (s): cpu = 00:03:26 ; elapsed = 00:03:17 . Memory (MB): peak = 1971.922 ; gain = 212.797
Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10d1c60b5
Time (s): cpu = 00:03:26 ; elapsed = 00:03:17 . Memory (MB): peak = 1971.922 ; gain = 212.797
 Number of Nodes with overlaps = 0
Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1410e67d2
Time (s): cpu = 00:03:29 ; elapsed = 00:03:19 . Memory (MB): peak = 1971.922 ; gain = 212.797
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-43.148| TNS=-1793.097| WHS=0.103  | THS=0.000  |
Phase 2 Router Initialization | Checksum: 1f50cb201
Time (s): cpu = 00:03:31 ; elapsed = 00:03:20 . Memory (MB): peak = 2003.262 ; gain = 244.137
Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4896
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4896
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0
Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16631e259
Time (s): cpu = 00:03:33 ; elapsed = 00:03:21 . Memory (MB): peak = 2003.262 ; gain = 244.137
Phase 4 Rip-up And Reroute
Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1757
 Number of Nodes with overlaps = 760
 Number of Nodes with overlaps = 388
 Number of Nodes with overlaps = 203
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-44.667| TNS=-2160.967| WHS=N/A    | THS=N/A    |
Phase 4.1 Global Iteration 0 | Checksum: 14a8e14aa
Time (s): cpu = 00:04:08 ; elapsed = 00:03:44 . Memory (MB): peak = 2003.262 ; gain = 244.137
Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 279
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-45.514| TNS=-2194.000| WHS=N/A    | THS=N/A    |
Phase 4.2 Global Iteration 1 | Checksum: 218d94459
Time (s): cpu = 00:04:33 ; elapsed = 00:04:02 . Memory (MB): peak = 2003.262 ; gain = 244.137
Phase 4 Rip-up And Reroute | Checksum: 218d94459
Time (s): cpu = 00:04:33 ; elapsed = 00:04:02 . Memory (MB): peak = 2003.262 ; gain = 244.137
Phase 5 Delay and Skew Optimization
Phase 5.1 Delay CleanUp
Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 218d94459
Time (s): cpu = 00:04:34 ; elapsed = 00:04:02 . Memory (MB): peak = 2003.262 ; gain = 244.137
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-44.667| TNS=-2160.967| WHS=N/A    | THS=N/A    |
 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: d1caa50b
Time (s): cpu = 00:04:35 ; elapsed = 00:04:03 . Memory (MB): peak = 2004.398 ; gain = 245.273
Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d1caa50b
Time (s): cpu = 00:04:35 ; elapsed = 00:04:03 . Memory (MB): peak = 2004.398 ; gain = 245.273
Phase 5 Delay and Skew Optimization | Checksum: d1caa50b
Time (s): cpu = 00:04:35 ; elapsed = 00:04:03 . Memory (MB): peak = 2004.398 ; gain = 245.273
Phase 6 Post Hold Fix
Phase 6.1 Hold Fix Iter
Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17d45dcb2
Time (s): cpu = 00:04:35 ; elapsed = 00:04:03 . Memory (MB): peak = 2004.398 ; gain = 245.273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-44.667| TNS=-2119.758| WHS=0.116  | THS=0.000  |
Phase 6.1 Hold Fix Iter | Checksum: 17d45dcb2
Time (s): cpu = 00:04:35 ; elapsed = 00:04:03 . Memory (MB): peak = 2004.398 ; gain = 245.273
Phase 6 Post Hold Fix | Checksum: 17d45dcb2
Time (s): cpu = 00:04:35 ; elapsed = 00:04:03 . Memory (MB): peak = 2004.398 ; gain = 245.273
Phase 7 Route finalize
Router Utilization Summary
  Global Vertical Routing Utilization    = 0.38844 %
  Global Horizontal Routing Utilization  = 0.530073 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0
Congestion Report
North Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Phase 7 Route finalize | Checksum: dbdfd64c
Time (s): cpu = 00:04:35 ; elapsed = 00:04:03 . Memory (MB): peak = 2004.398 ; gain = 245.273
Phase 8 Verifying routed nets
 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: dbdfd64c
Time (s): cpu = 00:04:35 ; elapsed = 00:04:03 . Memory (MB): peak = 2004.398 ; gain = 245.273
Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1317b997e
Time (s): cpu = 00:04:36 ; elapsed = 00:04:04 . Memory (MB): peak = 2004.398 ; gain = 245.273
Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-44.667| TNS=-2119.758| WHS=0.116  | THS=0.000  |
WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1317b997e
Time (s): cpu = 00:04:36 ; elapsed = 00:04:04 . Memory (MB): peak = 2004.398 ; gain = 245.273
INFO: [Route 35-16] Router Completed Successfully
Time (s): cpu = 00:04:36 ; elapsed = 00:04:04 . Memory (MB): peak = 2004.398 ; gain = 245.273
Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
436 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:39 ; elapsed = 00:04:06 . Memory (MB): peak = 2004.398 ; gain = 254.328
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2004.398 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.734 . Memory (MB): peak = 2013.805 ; gain = 9.406
INFO: [Common 17-1381] The checkpoint 'E:/MATLAB/Clean_HDL/ac701_prj/vivado_prj/HDL_DUT_vivado.runs/impl_1/HDL_DUT_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file HDL_DUT_drc_routed.rpt -pb HDL_DUT_drc_routed.pb -rpx HDL_DUT_drc_routed.rpx
Command: report_drc -file HDL_DUT_drc_routed.rpt -pb HDL_DUT_drc_routed.pb -rpx HDL_DUT_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/MATLAB/Clean_HDL/ac701_prj/vivado_prj/HDL_DUT_vivado.runs/impl_1/HDL_DUT_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file HDL_DUT_methodology_drc_routed.rpt -pb HDL_DUT_methodology_drc_routed.pb -rpx HDL_DUT_methodology_drc_routed.rpx
Command: report_methodology -file HDL_DUT_methodology_drc_routed.rpt -pb HDL_DUT_methodology_drc_routed.pb -rpx HDL_DUT_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/MATLAB/Clean_HDL/ac701_prj/vivado_prj/HDL_DUT_vivado.runs/impl_1/HDL_DUT_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file HDL_DUT_power_routed.rpt -pb HDL_DUT_power_summary_routed.pb -rpx HDL_DUT_power_routed.rpx
Command: report_power -file HDL_DUT_power_routed.rpt -pb HDL_DUT_power_summary_routed.pb -rpx HDL_DUT_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
Finished Running Vector-less Activity Propagation
448 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file HDL_DUT_route_status.rpt -pb HDL_DUT_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file HDL_DUT_timing_summary_routed.rpt -pb HDL_DUT_timing_summary_routed.pb -rpx HDL_DUT_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file HDL_DUT_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file HDL_DUT_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file HDL_DUT_bus_skew_routed.rpt -pb HDL_DUT_bus_skew_routed.pb -rpx HDL_DUT_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jan  7 12:54:51 2020...
[Tue Jan  7 12:54:53 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:07:38 . Memory (MB): peak = 450.906 ; gain = 0.000
### Implementation Complete.
### Running PostPARTiming in Xilinx Vivado 2019.2 ...
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 771.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 494 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'HDL_DUT' is not ideal for floorplanning, since the cellview 'HDL_DUT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.816 . Memory (MB): peak = 1497.355 ; gain = 3.973
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.817 . Memory (MB): peak = 1497.355 ; gain = 3.973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1497.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1497.355 ; gain = 1046.449
WARNING: [Common 17-708] report_timing_summary: The '-name' option will be ignored because it is only relevant in GUI mode.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
### PostPARTiming Complete.
### Close Xilinx Vivado 2019.2 project.
INFO: [Common 17-206] Exiting Vivado at Tue Jan  7 12:55:43 2020...
Elapsed time is 518.1091 seconds.
</pre><!-- mdladv_ignore_start --><!-- inputparam_section_start --><H5><b>
Input Parameters Selection
</b>
</H5><table class="AdvTable" border="1">
<tr>
<th align="left" valign="top">
<b>
Name
</b>

</th>
<th align="left" valign="top">
<b>
Value
</b>

</th>

</tr>
<tr>
<td align="left" valign="top">
Skip this task
</td>
<td align="left" valign="top">
false
</td>

</tr>
<tr>
<td align="left" valign="top">
Ignore place and route errors
</td>
<td align="left" valign="top">
false
</td>

</tr>

</table>
<!-- inputparam_section_finish --><!-- mdladv_ignore_finish --><!-- mdladv_ignore_start --></div><!-- mdladv_ignore_finish --><!-- mdladv_ignore_start --></div><!-- mdladv_ignore_finish -->
<span name = "EmbedImages" id="EmbedImages"></span><!-- mdladv_ignore_start -->
</div><!-- mdladv_ignore_finish --><!-- mdladv_ignore_start -->
</div><!-- mdladv_ignore_finish -->
</body>  
</html>  