<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - lab1_imul/IntMulAlt.v</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">lab1_imul</a> - IntMulAlt.v<span style="font-size: 80%;"> (source / <a href="IntMulAlt.v.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">122</td>
            <td class="headerCovTableEntry">126</td>
            <td class="headerCovTableEntryHi">96.8 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2023-09-07 13:14:09</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : //=========================================================================</a>
<a name="2"><span class="lineNum">       2 </span>            : // Integer Multiplier Variable-Latency Implementation</a>
<a name="3"><span class="lineNum">       3 </span>            : //=========================================================================</a>
<a name="4"><span class="lineNum">       4 </span>            : </a>
<a name="5"><span class="lineNum">       5 </span>            : `ifndef LAB1_IMUL_INT_MUL_ALT_V</a>
<a name="6"><span class="lineNum">       6 </span>            : `define LAB1_IMUL_INT_MUL_ALT_V</a>
<a name="7"><span class="lineNum">       7 </span>            : </a>
<a name="8"><span class="lineNum">       8 </span>            : `include &quot;vc/trace.v&quot;</a>
<a name="9"><span class="lineNum">       9 </span>            : `include &quot;vc/counters.v&quot;</a>
<a name="10"><span class="lineNum">      10 </span>            : `include &quot;vc/muxes.v&quot;</a>
<a name="11"><span class="lineNum">      11 </span>            : `include &quot;vc/regs.v&quot;</a>
<a name="12"><span class="lineNum">      12 </span>            : `include &quot;vc/arithmetic.v&quot;</a>
<a name="13"><span class="lineNum">      13 </span>            : </a>
<a name="14"><span class="lineNum">      14 </span>            : // ''' LAB TASK ''''''''''''''''''''''''''''''''''''''''''''''''''''''''''</a>
<a name="15"><span class="lineNum">      15 </span>            : // Define datapath and control unit here.</a>
<a name="16"><span class="lineNum">      16 </span>            : // '''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''</a>
<a name="17"><span class="lineNum">      17 </span>            : </a>
<a name="18"><span class="lineNum">      18 </span>            : //=========================================================================</a>
<a name="19"><span class="lineNum">      19 </span>            : // Integer Multiplier Variable-Latency Implementation</a>
<a name="20"><span class="lineNum">      20 </span>            : //=========================================================================</a>
<a name="21"><span class="lineNum">      21 </span>            : </a>
<a name="22"><span class="lineNum">      22 </span>            : module lab1_imul_IntMulAlt</a>
<a name="23"><span class="lineNum">      23 </span>            : (</a>
<a name="24"><span class="lineNum">      24 </span><span class="lineCov">       4686 :   input  logic        clk,</span></a>
<a name="25"><span class="lineNum">      25 </span><span class="lineCov">          2 :   input  logic        reset,</span></a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span><span class="lineCov">        288 :   input  logic        istream_val,</span></a>
<a name="28"><span class="lineNum">      28 </span><span class="lineCov">        288 :   output logic        istream_rdy,</span></a>
<a name="29"><span class="lineNum">      29 </span><span class="lineCov">         38 :   input  logic [63:0] istream_msg,</span></a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span><span class="lineCov">        288 :   output logic        ostream_val,</span></a>
<a name="32"><span class="lineNum">      32 </span><span class="lineCov">        280 :   input  logic        ostream_rdy,</span></a>
<a name="33"><span class="lineNum">      33 </span><span class="lineCov">         56 :   output logic [31:0] ostream_msg</span></a>
<a name="34"><span class="lineNum">      34 </span>            : );</a>
<a name="35"><span class="lineNum">      35 </span>            : </a>
<a name="36"><span class="lineNum">      36 </span>            :   // ''' LAB TASK ''''''''''''''''''''''''''''''''''''''''''''''''''''''''</a>
<a name="37"><span class="lineNum">      37 </span>            :   // Instantiate datapath and control models here and then connect them</a>
<a name="38"><span class="lineNum">      38 </span>            :   // together.</a>
<a name="39"><span class="lineNum">      39 </span>            :   // '''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''</a>
<a name="40"><span class="lineNum">      40 </span><span class="lineCov">        288 :   logic b_mux_sel;</span></a>
<a name="41"><span class="lineNum">      41 </span><span class="lineCov">        288 :   logic a_mux_sel;</span></a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">        288 :   logic result_mux_sel;</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineCov">        288 :   logic result_en;</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineCov">        286 :   logic add_mux_sel;</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">        147 :   logic [31:0] b_lsb;</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineCov">         32 :   logic [4:0] shamt;</span></a>
<a name="47"><span class="lineNum">      47 </span>            :   mul_base_datapath datapath(.clk(clk), .reset(reset), .req_msg(istream_msg), .resp_msg(ostream_msg), .b_mux_sel(b_mux_sel), .a_mux_sel(a_mux_sel), .result_mux_sel(result_mux_sel),</a>
<a name="48"><span class="lineNum">      48 </span>            :   .result_en(result_en), .add_mux_sel(add_mux_sel), .shamt(shamt), .b_lsb(b_lsb));</a>
<a name="49"><span class="lineNum">      49 </span>            :   mul_base_control control(.clk(clk), .reset(reset), .req_val(istream_val), .req_rdy(istream_rdy), .resp_rdy(ostream_rdy), .resp_val(ostream_val),</a>
<a name="50"><span class="lineNum">      50 </span>            :   .b_mux_sel(b_mux_sel), .a_mux_sel(a_mux_sel), .result_mux_sel(result_mux_sel), .result_en(result_en), .add_mux_sel(add_mux_sel), .shamt(shamt), .b_lsb(b_lsb));</a>
<a name="51"><span class="lineNum">      51 </span>            : </a>
<a name="52"><span class="lineNum">      52 </span>            :   //----------------------------------------------------------------------</a>
<a name="53"><span class="lineNum">      53 </span>            :   // Line Tracing</a>
<a name="54"><span class="lineNum">      54 </span>            :   //----------------------------------------------------------------------</a>
<a name="55"><span class="lineNum">      55 </span>            : </a>
<a name="56"><span class="lineNum">      56 </span>            :   `ifndef SYNTHESIS</a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span>            :   logic [`VC_TRACE_NBITS-1:0] str;</a>
<a name="59"><span class="lineNum">      59 </span>            :   `VC_TRACE_BEGIN</a>
<a name="60"><span class="lineNum">      60 </span>            :   begin</a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span>            :     $sformat( str, &quot;%x&quot;, istream_msg );</a>
<a name="63"><span class="lineNum">      63 </span>            :     vc_trace.append_val_rdy_str( trace_str, istream_val, istream_rdy, str );</a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span>            :     vc_trace.append_str( trace_str, &quot;(&quot; );</a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span>            :     // ''' LAB TASK ''''''''''''''''''''''''''''''''''''''''''''''''''''''</a>
<a name="68"><span class="lineNum">      68 </span>            :     // Add additional line tracing using the helper tasks for</a>
<a name="69"><span class="lineNum">      69 </span>            :     // internal state including the current FSM state.</a>
<a name="70"><span class="lineNum">      70 </span>            :     // '''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''</a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span>            :     vc_trace.append_str( trace_str, &quot;)&quot; );</a>
<a name="73"><span class="lineNum">      73 </span>            : </a>
<a name="74"><span class="lineNum">      74 </span>            :     $sformat( str, &quot;%x&quot;, ostream_msg );</a>
<a name="75"><span class="lineNum">      75 </span>            :     vc_trace.append_val_rdy_str( trace_str, ostream_val, ostream_rdy, str );</a>
<a name="76"><span class="lineNum">      76 </span>            : </a>
<a name="77"><span class="lineNum">      77 </span>            :   end</a>
<a name="78"><span class="lineNum">      78 </span>            :   `VC_TRACE_END</a>
<a name="79"><span class="lineNum">      79 </span>            : </a>
<a name="80"><span class="lineNum">      80 </span>            :   `endif /* SYNTHESIS */</a>
<a name="81"><span class="lineNum">      81 </span>            : </a>
<a name="82"><span class="lineNum">      82 </span>            : endmodule</a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span>            : module mul_base_datapath</a>
<a name="85"><span class="lineNum">      85 </span>            : (</a>
<a name="86"><span class="lineNum">      86 </span><span class="lineCov">       4686 :   input logic clk,</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineCov">          2 :   input logic reset,</span></a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span>            :   // Data</a>
<a name="90"><span class="lineNum">      90 </span><span class="lineCov">         38 :   input logic [63:0] req_msg,</span></a>
<a name="91"><span class="lineNum">      91 </span><span class="lineCov">         56 :   output logic [31:0] resp_msg,</span></a>
<a name="92"><span class="lineNum">      92 </span>            : </a>
<a name="93"><span class="lineNum">      93 </span>            :   // Ctrl signals</a>
<a name="94"><span class="lineNum">      94 </span><span class="lineCov">        288 :   input logic b_mux_sel,</span></a>
<a name="95"><span class="lineNum">      95 </span><span class="lineCov">        288 :   input logic a_mux_sel,</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineCov">        288 :   input logic result_mux_sel,</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineCov">        288 :   input logic result_en,</span></a>
<a name="98"><span class="lineNum">      98 </span><span class="lineCov">        286 :   input logic add_mux_sel,</span></a>
<a name="99"><span class="lineNum">      99 </span><span class="lineCov">         32 :   input logic[4:0] shamt,</span></a>
<a name="100"><span class="lineNum">     100 </span><span class="lineCov">        147 :   output logic [31:0] b_lsb</span></a>
<a name="101"><span class="lineNum">     101 </span>            : );</a>
<a name="102"><span class="lineNum">     102 </span>            : </a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">         38 : logic [31:0] a;</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineCov">         43 : logic [31:0] b;</span></a>
<a name="105"><span class="lineNum">     105 </span>            : </a>
<a name="106"><span class="lineNum">     106 </span>            : assign a = req_msg[63:32];</a>
<a name="107"><span class="lineNum">     107 </span>            : assign b = req_msg[31:0];</a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span>            : // B logic ---------------------------------</a>
<a name="110"><span class="lineNum">     110 </span>            : // B mux</a>
<a name="111"><span class="lineNum">     111 </span><span class="lineCov">        147 : logic [31:0] b_mux_out;</span></a>
<a name="112"><span class="lineNum">     112 </span>            : vc_Mux2 #(.p_nbits(32)) b_mux(.in0(r_shift_out), .in1(b), .sel(b_mux_sel), .out(b_mux_out));</a>
<a name="113"><span class="lineNum">     113 </span>            : </a>
<a name="114"><span class="lineNum">     114 </span>            : // B register</a>
<a name="115"><span class="lineNum">     115 </span><span class="lineCov">        147 : logic [31:0] b_reg_out;</span></a>
<a name="116"><span class="lineNum">     116 </span>            : vc_Reg #(.p_nbits(32)) b_reg(.clk(clk), .q(b_reg_out), .d(b_mux_out));</a>
<a name="117"><span class="lineNum">     117 </span>            : assign b_lsb = b_reg_out;</a>
<a name="118"><span class="lineNum">     118 </span>            : </a>
<a name="119"><span class="lineNum">     119 </span>            : // B right shifter</a>
<a name="120"><span class="lineNum">     120 </span><span class="lineCov">         99 : logic [31:0] r_shift_out;</span></a>
<a name="121"><span class="lineNum">     121 </span>            : vc_RightLogicalShifter #(.p_nbits(32), .p_shamt_nbits(5))  b_r_shifter(.in(b_reg_out), .shamt(shamt), .out(r_shift_out));</a>
<a name="122"><span class="lineNum">     122 </span>            : </a>
<a name="123"><span class="lineNum">     123 </span>            : // A logic ---------------------------------</a>
<a name="124"><span class="lineNum">     124 </span>            : // A mux</a>
<a name="125"><span class="lineNum">     125 </span><span class="lineCov">        202 : logic [31:0] a_mux_out;</span></a>
<a name="126"><span class="lineNum">     126 </span>            : vc_Mux2 #(.p_nbits(32)) a_mux(.in0(l_shift_out), .in1(a), .sel(a_mux_sel), .out(a_mux_out));</a>
<a name="127"><span class="lineNum">     127 </span>            : </a>
<a name="128"><span class="lineNum">     128 </span>            : // A register</a>
<a name="129"><span class="lineNum">     129 </span><span class="lineCov">        202 : logic [31:0] a_reg_out;</span></a>
<a name="130"><span class="lineNum">     130 </span>            : vc_Reg #(.p_nbits(32)) a_reg(.clk(clk), .q(a_reg_out), .d(a_mux_out));</a>
<a name="131"><span class="lineNum">     131 </span>            : </a>
<a name="132"><span class="lineNum">     132 </span>            : // A left shifter</a>
<a name="133"><span class="lineNum">     133 </span><span class="lineCov">        142 : logic [31:0] l_shift_out;</span></a>
<a name="134"><span class="lineNum">     134 </span>            : vc_LeftLogicalShifter #(.p_nbits(32), .p_shamt_nbits(5))  a_l_shifter(.in(a_reg_out), .shamt(shamt), .out(l_shift_out));</a>
<a name="135"><span class="lineNum">     135 </span>            : </a>
<a name="136"><span class="lineNum">     136 </span>            : // Result logic ----------------------------</a>
<a name="137"><span class="lineNum">     137 </span>            : // Result mux</a>
<a name="138"><span class="lineNum">     138 </span><span class="lineCov">         56 : logic [31:0] result_mux_out;</span></a>
<a name="139"><span class="lineNum">     139 </span>            : vc_Mux2 #(.p_nbits(32)) result_mux(.in0(add_mux_out), .in1(0), .sel(result_mux_sel), .out(result_mux_out));</a>
<a name="140"><span class="lineNum">     140 </span>            : </a>
<a name="141"><span class="lineNum">     141 </span>            : // Result register</a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">         56 : logic [31:0] result_reg_out;</span></a>
<a name="143"><span class="lineNum">     143 </span>            : vc_EnReg #(.p_nbits(32)) result_reg(.clk(clk), .reset(reset), .q(result_reg_out), .d(result_mux_out), .en(result_en));</a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span>            : // Adder</a>
<a name="146"><span class="lineNum">     146 </span><span class="lineCov">        160 : logic [31:0] adder_out;</span></a>
<a name="147"><span class="lineNum">     147 </span>            : vc_SimpleAdder #(.p_nbits(32)) result_adder(.in0(a_reg_out), .in1(result_reg_out), .out(adder_out));</a>
<a name="148"><span class="lineNum">     148 </span>            : </a>
<a name="149"><span class="lineNum">     149 </span>            : // Adder mux</a>
<a name="150"><span class="lineNum">     150 </span><span class="lineCov">         44 : logic [31:0] add_mux_out;</span></a>
<a name="151"><span class="lineNum">     151 </span>            : vc_Mux2 #(.p_nbits(32)) adder_mux(.in0(adder_out), .in1(result_reg_out), .sel(add_mux_sel), .out(add_mux_out));</a>
<a name="152"><span class="lineNum">     152 </span>            : </a>
<a name="153"><span class="lineNum">     153 </span>            : assign resp_msg = result_reg_out;</a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span>            : endmodule</a>
<a name="156"><span class="lineNum">     156 </span>            : </a>
<a name="157"><span class="lineNum">     157 </span>            : module mul_base_control (</a>
<a name="158"><span class="lineNum">     158 </span><span class="lineCov">       4686 :   input logic clk,</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineCov">          2 :   input logic reset,</span></a>
<a name="160"><span class="lineNum">     160 </span>            : </a>
<a name="161"><span class="lineNum">     161 </span>            :   // Datapath I/O</a>
<a name="162"><span class="lineNum">     162 </span><span class="lineCov">        147 :   input logic [31:0] b_lsb,</span></a>
<a name="163"><span class="lineNum">     163 </span><span class="lineCov">        288 :   output logic b_mux_sel,</span></a>
<a name="164"><span class="lineNum">     164 </span><span class="lineCov">        288 :   output logic a_mux_sel,</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineCov">        288 :   output logic result_en,</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineCov">        288 :   output logic result_mux_sel,</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineCov">        286 :   output logic add_mux_sel,</span></a>
<a name="168"><span class="lineNum">     168 </span><span class="lineCov">         32 :   output logic [4:0] shamt,</span></a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span>            :   // Parent module I/O</a>
<a name="171"><span class="lineNum">     171 </span><span class="lineCov">        288 :   input logic req_val,</span></a>
<a name="172"><span class="lineNum">     172 </span><span class="lineCov">        288 :   output logic req_rdy,</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineCov">        280 :   input logic resp_rdy,</span></a>
<a name="174"><span class="lineNum">     174 </span><span class="lineCov">        288 :   output logic resp_val</span></a>
<a name="175"><span class="lineNum">     175 </span>            : );</a>
<a name="176"><span class="lineNum">     176 </span>            : </a>
<a name="177"><span class="lineNum">     177 </span>            : localparam[1:0]  IDLE = 2'b00, CALC = 2'b01, DONE = 2'b10;</a>
<a name="178"><span class="lineNum">     178 </span><span class="lineCov">        288 : logic [1:0] state;</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineCov">        288 : logic [1:0] nextState;</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineCov">        288 : logic done;</span></a>
<a name="181"><span class="lineNum">     181 </span>            : </a>
<a name="182"><span class="lineNum">     182 </span><span class="lineCov">       2342 : function void tab</span></a>
<a name="183"><span class="lineNum">     183 </span>            : (</a>
<a name="184"><span class="lineNum">     184 </span>            : input logic t_a_mux_sel,</a>
<a name="185"><span class="lineNum">     185 </span>            : input logic t_b_mux_sel,</a>
<a name="186"><span class="lineNum">     186 </span>            : input logic [4:0] t_shamt,</a>
<a name="187"><span class="lineNum">     187 </span>            : input logic t_result_mux_sel,</a>
<a name="188"><span class="lineNum">     188 </span>            : input logic t_result_en,</a>
<a name="189"><span class="lineNum">     189 </span>            : input logic t_add_mux_sel,</a>
<a name="190"><span class="lineNum">     190 </span>            : input logic t_req_rdy,</a>
<a name="191"><span class="lineNum">     191 </span>            : input logic t_resp_val,</a>
<a name="192"><span class="lineNum">     192 </span>            : input logic t_done</a>
<a name="193"><span class="lineNum">     193 </span>            : );</a>
<a name="194"><span class="lineNum">     194 </span><span class="lineCov">       2342 : begin</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineCov">       2342 :   assign a_mux_sel = t_a_mux_sel;</span></a>
<a name="196"><span class="lineNum">     196 </span><span class="lineCov">       2342 :   assign b_mux_sel = t_b_mux_sel;</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineCov">       2342 :   assign shamt = t_shamt;</span></a>
<a name="198"><span class="lineNum">     198 </span><span class="lineCov">       2342 :   assign result_mux_sel = t_result_mux_sel;</span></a>
<a name="199"><span class="lineNum">     199 </span><span class="lineCov">       2342 :   assign result_en = t_result_en;</span></a>
<a name="200"><span class="lineNum">     200 </span><span class="lineCov">       2342 :   assign add_mux_sel = t_add_mux_sel;</span></a>
<a name="201"><span class="lineNum">     201 </span><span class="lineCov">       2342 :   assign req_rdy = t_req_rdy;</span></a>
<a name="202"><span class="lineNum">     202 </span><span class="lineCov">       2342 :   assign resp_val = t_resp_val;</span></a>
<a name="203"><span class="lineNum">     203 </span><span class="lineCov">       2342 :   assign done = t_done;</span></a>
<a name="204"><span class="lineNum">     204 </span>            : end</a>
<a name="205"><span class="lineNum">     205 </span>            : endfunction</a>
<a name="206"><span class="lineNum">     206 </span>            : </a>
<a name="207"><span class="lineNum">     207 </span>            : // State register</a>
<a name="208"><span class="lineNum">     208 </span><span class="lineCov">       2342 : always_ff @(posedge clk) begin</span></a>
<a name="209"><span class="lineNum">     209 </span>            :   // reset state to idle if reset signal high</a>
<a name="210"><span class="lineNum">     210 </span><span class="lineCov">          6 :   if (reset) state &lt;= IDLE;</span></a>
<a name="211"><span class="lineNum">     211 </span>            : </a>
<a name="212"><span class="lineNum">     212 </span>            :   // clock in nextState to state on posedge clock</a>
<a name="213"><span class="lineNum">     213 </span><span class="lineCov">       2336 :   else state &lt;= nextState;</span></a>
<a name="214"><span class="lineNum">     214 </span>            : end</a>
<a name="215"><span class="lineNum">     215 </span>            : </a>
<a name="216"><span class="lineNum">     216 </span>            : // Next state logic</a>
<a name="217"><span class="lineNum">     217 </span>            : // Note: this always_comb block shows no coverage but each case has been tested</a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 : always_comb begin</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :   case (state)</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineCov">        208 :     IDLE: begin</span></a>
<a name="221"><span class="lineNum">     221 </span>            :       // If input value ready then go to CALC state</a>
<a name="222"><span class="lineNum">     222 </span><span class="lineCov">        288 :       if (req_val) nextState = CALC;</span></a>
<a name="223"><span class="lineNum">     223 </span><span class="lineCov">        631 :       else nextState = IDLE;</span></a>
<a name="224"><span class="lineNum">     224 </span>            :     end</a>
<a name="225"><span class="lineNum">     225 </span><span class="lineCov">       1985 :     CALC: begin</span></a>
<a name="226"><span class="lineNum">     226 </span>            :       // If counter is done then go to DONE state</a>
<a name="227"><span class="lineNum">     227 </span><span class="lineCov">        144 :       if (done) nextState = DONE;</span></a>
<a name="228"><span class="lineNum">     228 </span><span class="lineCov">       1841 :       else nextState = CALC;</span></a>
<a name="229"><span class="lineNum">     229 </span>            :     end</a>
<a name="230"><span class="lineNum">     230 </span><span class="lineCov">        149 :     DONE: begin</span></a>
<a name="231"><span class="lineNum">     231 </span>            :       // If output device ready to receive value then go back to IDLE state</a>
<a name="232"><span class="lineNum">     232 </span><span class="lineCov">         18 :       if (resp_rdy) nextState = IDLE;</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineCov">         18 :       else nextState = DONE;</span></a>
<a name="234"><span class="lineNum">     234 </span>            :     end</a>
<a name="235"><span class="lineNum">     235 </span>            :     default: begin</a>
<a name="236"><span class="lineNum">     236 </span>            :       $stop;</a>
<a name="237"><span class="lineNum">     237 </span>            :       nextState = IDLE;</a>
<a name="238"><span class="lineNum">     238 </span>            :     end</a>
<a name="239"><span class="lineNum">     239 </span>            :   endcase</a>
<a name="240"><span class="lineNum">     240 </span>            : end</a>
<a name="241"><span class="lineNum">     241 </span>            : </a>
<a name="242"><span class="lineNum">     242 </span>            : // Output logic</a>
<a name="243"><span class="lineNum">     243 </span>            : // Note: this always_comb block shows no coverage but each case has been tested</a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 : always_comb begin</span></a>
<a name="245"><span class="lineNum">     245 </span><span class="lineNoCov">          0 :   case(state)</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineCov">        208 :     IDLE: begin</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineCov">        208 :       tab(1, 1, 0, 1, 1, 1, 1, 0, 0);</span></a>
<a name="248"><span class="lineNum">     248 </span>            :       // Do not shift a and b</a>
<a name="249"><span class="lineNum">     249 </span>            :       // Set result to 0 and disable reg</a>
<a name="250"><span class="lineNum">     250 </span>            :       // Do not add result of adder to result</a>
<a name="251"><span class="lineNum">     251 </span>            :       // Ready to receive input and not ready to output value</a>
<a name="252"><span class="lineNum">     252 </span>            :     end</a>
<a name="253"><span class="lineNum">     253 </span><span class="lineCov">       1985 :     CALC: begin</span></a>
<a name="254"><span class="lineNum">     254 </span>            :       logic [4:0] temp_shamt;</a>
<a name="255"><span class="lineNum">     255 </span>            :       logic temp_done;</a>
<a name="256"><span class="lineNum">     256 </span>            :       logic temp_add_mux_sel;</a>
<a name="257"><span class="lineNum">     257 </span><span class="lineCov">        878 :       if (b_lsb[1]) temp_shamt = 1;</span></a>
<a name="258"><span class="lineNum">     258 </span><span class="lineCov">        418 :       else if (b_lsb[2]) temp_shamt = 2;</span></a>
<a name="259"><span class="lineNum">     259 </span><span class="lineCov">        211 :       else if (b_lsb[3]) temp_shamt = 3;</span></a>
<a name="260"><span class="lineNum">     260 </span><span class="lineCov">         80 :       else if (b_lsb[4]) temp_shamt = 4;</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineCov">         41 :       else if (b_lsb[5]) temp_shamt = 5;</span></a>
<a name="262"><span class="lineNum">     262 </span><span class="lineCov">         27 :       else if (b_lsb[6]) temp_shamt = 6;</span></a>
<a name="263"><span class="lineNum">     263 </span><span class="lineCov">         10 :       else if (b_lsb[7]) temp_shamt = 7;</span></a>
<a name="264"><span class="lineNum">     264 </span><span class="lineCov">          6 :       else if (b_lsb[8]) temp_shamt = 8;</span></a>
<a name="265"><span class="lineNum">     265 </span><span class="lineCov">          4 :       else if (b_lsb[9]) temp_shamt = 9;</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineCov">          2 :       else if (b_lsb[10]) temp_shamt = 10;</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineCov">          1 :       else if (b_lsb[11]) temp_shamt = 11;</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineCov">          1 :       else if (b_lsb[12]) temp_shamt = 12;</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineCov">          1 :       else if (b_lsb[13]) temp_shamt = 13;</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineCov">          1 :       else if (b_lsb[14]) temp_shamt = 14;</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineCov">          1 :       else if (b_lsb[15]) temp_shamt = 15;</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineCov">          1 :       else if (b_lsb[16]) temp_shamt = 16;</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineCov">          1 :       else if (b_lsb[17]) temp_shamt = 17;</span></a>
<a name="274"><span class="lineNum">     274 </span><span class="lineCov">          1 :       else if (b_lsb[18]) temp_shamt = 18;</span></a>
<a name="275"><span class="lineNum">     275 </span><span class="lineCov">          1 :       else if (b_lsb[19]) temp_shamt = 19;</span></a>
<a name="276"><span class="lineNum">     276 </span><span class="lineCov">          1 :       else if (b_lsb[20]) temp_shamt = 20;</span></a>
<a name="277"><span class="lineNum">     277 </span><span class="lineCov">          1 :       else if (b_lsb[21]) temp_shamt = 21;</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineCov">          1 :       else if (b_lsb[22]) temp_shamt = 22;</span></a>
<a name="279"><span class="lineNum">     279 </span><span class="lineCov">          1 :       else if (b_lsb[23]) temp_shamt = 23;</span></a>
<a name="280"><span class="lineNum">     280 </span><span class="lineCov">          1 :       else if (b_lsb[24]) temp_shamt = 24;</span></a>
<a name="281"><span class="lineNum">     281 </span><span class="lineCov">          1 :       else if (b_lsb[25]) temp_shamt = 25;</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineCov">          1 :       else if (b_lsb[26]) temp_shamt = 26;</span></a>
<a name="283"><span class="lineNum">     283 </span><span class="lineCov">          1 :       else if (b_lsb[27]) temp_shamt = 27;</span></a>
<a name="284"><span class="lineNum">     284 </span><span class="lineCov">          1 :       else if (b_lsb[28]) temp_shamt = 28;</span></a>
<a name="285"><span class="lineNum">     285 </span><span class="lineCov">          1 :       else if (b_lsb[29]) temp_shamt = 29;</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineCov">          1 :       else if (b_lsb[30]) temp_shamt = 30;</span></a>
<a name="287"><span class="lineNum">     287 </span><span class="lineCov">          1 :       else if (b_lsb[31]) temp_shamt = 31;</span></a>
<a name="288"><span class="lineNum">     288 </span><span class="lineCov">        287 :       else temp_shamt = 1;</span></a>
<a name="289"><span class="lineNum">     289 </span>            : </a>
<a name="290"><span class="lineNum">     290 </span><span class="lineCov">        230 :       if (b_lsb[0] == 0) begin</span></a>
<a name="291"><span class="lineNum">     291 </span><span class="lineCov">        230 :         temp_add_mux_sel = 1;</span></a>
<a name="292"><span class="lineNum">     292 </span><span class="lineCov">         86 :         if (b_lsb == 32'b0) temp_done = 1;</span></a>
<a name="293"><span class="lineNum">     293 </span><span class="lineCov">         86 :         else temp_done = 0;</span></a>
<a name="294"><span class="lineNum">     294 </span>            :       end</a>
<a name="295"><span class="lineNum">     295 </span><span class="lineCov">       1755 :       else begin</span></a>
<a name="296"><span class="lineNum">     296 </span><span class="lineCov">       1755 :         temp_add_mux_sel = 0;</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineCov">       1755 :         temp_done = 0;</span></a>
<a name="298"><span class="lineNum">     298 </span>            :       end</a>
<a name="299"><span class="lineNum">     299 </span><span class="lineCov">       1985 :       tab(0, 0, temp_shamt, 0, 1, temp_add_mux_sel, 0, 0, temp_done);</span></a>
<a name="300"><span class="lineNum">     300 </span>            :       // Shift a and b</a>
<a name="301"><span class="lineNum">     301 </span>            :       // Enable result register on clock and do not pass in 0 from mux</a>
<a name="302"><span class="lineNum">     302 </span>            :       // Not ready to receive new input and output value not ready</a>
<a name="303"><span class="lineNum">     303 </span>            :     end</a>
<a name="304"><span class="lineNum">     304 </span><span class="lineCov">        149 :     DONE: begin</span></a>
<a name="305"><span class="lineNum">     305 </span><span class="lineCov">        149 :       tab(1, 1, 0, 0, 0, 1, 1, 1, 0);</span></a>
<a name="306"><span class="lineNum">     306 </span>            :       // Do not shift a and b</a>
<a name="307"><span class="lineNum">     307 </span>            :       // Keep result register output previous value before calculation done (not 0)</a>
<a name="308"><span class="lineNum">     308 </span>            :       // keep result register updated with current result value</a>
<a name="309"><span class="lineNum">     309 </span>            :       // Ready to receive new input and output value is ready</a>
<a name="310"><span class="lineNum">     310 </span>            :     end</a>
<a name="311"><span class="lineNum">     311 </span>            :     default: begin</a>
<a name="312"><span class="lineNum">     312 </span>            :       $stop;</a>
<a name="313"><span class="lineNum">     313 </span>            :       tab(1, 1, 0, 1, 0, 1, 1, 0, 0);</a>
<a name="314"><span class="lineNum">     314 </span>            :       // Same as IDLE state</a>
<a name="315"><span class="lineNum">     315 </span>            :     end</a>
<a name="316"><span class="lineNum">     316 </span>            :   endcase</a>
<a name="317"><span class="lineNum">     317 </span>            : end</a>
<a name="318"><span class="lineNum">     318 </span>            : </a>
<a name="319"><span class="lineNum">     319 </span>            : endmodule</a>
<a name="320"><span class="lineNum">     320 </span>            : </a>
<a name="321"><span class="lineNum">     321 </span>            : `endif /* LAB1_IMUL_INT_MUL_ALT_V */</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
