0.6
2018.3
Dec  7 2018
00:33:28
D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v,1557505967,verilog,,,,CPU_MEM_tb,,,../../../../cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/Module/CLK.v,1557159498,verilog,,D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/CPU.v,,CLK,,,../../../../cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/Module/SEG.v,1557153506,verilog,,D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/Top.v,,SEG;bcd_to_seg,,,../../../../cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/ALU.v,1557477240,verilog,,D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/ALUControlUnit.v,,ALU,,,../../../../cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v,1557499365,verilog,,D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v,,Reg_File,,,../../../../cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1557319518,verilog,,D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/ALU.v,,dist_mem_gen_0,,,../../../../cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/ALUControlUnit.v,1557581184,verilog,,D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/CPU.v,,ALUControlUnit,,,../../../../cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/CPU.v,1557580178,verilog,,D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/CPU_MEM.v,,CPU,,,../../../../cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/CPU_MEM.v,1557497714,verilog,,D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/ControlUnit.v,,CPU_MEM,,,../../../../cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/ControlUnit.v,1557579926,verilog,,D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/MEM.v,,ControlUnit,,,../../../../cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/DDU.v,1557482896,verilog,,D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/MEM.v,,DDU,,,../../../../cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/MEM.v,1557500158,verilog,,D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v,,MEM,,,../../../../cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/MUL_SIN.v,1557155824,verilog,,D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v,,MUL_SIN,,,../../../../cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/2019Spring/lab/cod/verilog/lab5/cpu/cpu.srcs/sources_1/new/Top.v,1557497538,verilog,,,,Top,,,../../../../cpu.srcs/sources_1/ip/clk_wiz_0,,,,,
