INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Desktop/Progetti_Vivado/FSM/FSM.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EdgeDetector'
