@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/libucode.sv":24:0:24:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/cpu/microcode.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dcacheram.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/icacheram.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../libtech.sv":11:0:11:6|Synthesizing module /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dram_clkgen.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/tech/techmap.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/mem/../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/mem/dramif.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../libtech.sv":11:0:11:6|Synthesizing module /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dramctrl_bee3.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/cpu/xalu.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/cpu/alu.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/cpu/clkrst_gen.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/cpu/decode.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/cpu/dtlb_2way_split.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/cpu/mmuwalk.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/itlbram.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dtlbram.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/cpu/immu.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/cpu/icache.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dmabuf.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/mem/../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/cpu/memory_mmu.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/mem/../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/mem/../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/mem/memif.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/fpu/fpu.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tm/cpu/../../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/tm/cpu/tm_cache.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tm/cpu/../../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/tm/cpu/tm_cpu_dram.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tm/perfctr/../../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/tm/perfctr/perfctr.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tm/cpu/../../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/tm/cpu/tm_cpu_l2.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tm/cpu/../../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/tm/cpu/tm_cpu_l1_ring.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/io/../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/io/timer.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/io/../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/io/irqmp.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tm/cpu/../../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/tm/cpu/tm_cpu_memsystem.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tm/cpu/../../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/tm/cpu/tm_cpu_dram_gsf.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/eth/../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/eth/../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/eth/eth_dma_controller.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/eth/../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/eth/eth_mac_ram.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/eth/../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/eth/eth_rx.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/eth/../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/eth/eth_tm_control.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/eth/libeth.sv":12:0:12:6|Synthesizing module /home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/stdlib/sync_lutram_fifo.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../eth/libeth.sv":12:0:12:6|Synthesizing module /home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/mac_gmii.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/cpu/xalu_fast.sv_unit

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tm/../cpu/../stdlib/libstd.sv":13:1:13:8|Synthesizing module /home/kramer/sparcmt_hysim/lib/tm/speed_tm.sv_unit

@N: CG637 :"/home/kramer/sparcmt_hysim/lib/mem/dramif.sv":23:10:23:33|Synthesizing interface mem_controller_interface

   Generated name = mem_controller_interface_1_layer0

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/techmap.sv":31:7:31:13|Synthesizing module clk_inb

	fpgatech=32'b00000000000000000000000000000001
	differential=32'b00000000000000000000000000000000
   Generated name = clk_inb_1s_0s

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/tech_xilinx.sv":612:7:612:11|Synthesizing module IBUFG

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/techmap.sv":31:7:31:13|Synthesizing module clk_inb

	fpgatech=32'b00000000000000000000000000000001
	differential=32'b00000000000000000000000000000001
   Generated name = clk_inb_1s_1s

@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":7424:7:7424:13|Synthesizing module IBUFGDS

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/techmap.sv":52:7:52:18|Synthesizing module gated_clkbuf

@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":601:7:601:14|Synthesizing module BUFGCE_1

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/techmap.sv":74:7:74:16|Synthesizing module cpu_clkgen

	fpgatech=32'b00000000000000000000000000000001
	CLKMUL=64'b0011100100101110001100000011000000110000001100000011000000110000
	CLKDIV=72'b001100010011000000101110001100000011000000110000001100000011000000110000
	CLKIN_PERIOD=64'b0011100100101110001101010011000000110000001100000011000000110000
   Generated name = cpu_clkgen_1s_9.000000_10.000000_9.500000

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/tech_xilinx.sv":622:7:622:10|Synthesizing module BUFG

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/clkgen.sv":9:7:9:21|Synthesizing module xcv5_cpu_clkgen

	CLKMUL=64'b0011100100101110001100000011000000110000001100000011000000110000
	CLKDIV=72'b001100010011000000101110001100000011000000110000001100000011000000110000
	CLKIN_PERIOD=64'b0011100100101110001101010011000000110000001100000011000000110000
   Generated name = xcv5_cpu_clkgen_9.000000_10.000000_9.500000

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/tech_xilinx.sv":564:7:564:14|Synthesizing module DCM_BASE

@N: CL226 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/clkgen.sv":9:7:9:21|Turning on resource sharing in module xcv5_cpu_clkgen_9.000000_10.000000_9.500000 (attribute syn_sharing has been specified)
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/techmap.sv":95:7:95:17|Synthesizing module dram_clkgen

	fpgatech=32'b00000000000000000000000000000001
	CLKMUL=64'b0011100100101110001100000011000000110000001100000011000000110000
	CLKDIV=64'b0011010000101110001100000011000000110000001100000011000000110000
	CLKIN_PERIOD=72'b001100010011000000101110001100000011000000110000001100000011000000110000
	CLKDIV200=64'b0011001100101110001100000011000000110000001100000011000000110000
	BOARDSEL=32'b00000000000000000000000000000000
   Generated name = dram_clkgen_1s_9.000000_4.000000_10.000000_3.000000_0s_2_layer0

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/tech_xilinx.sv":629:7:629:14|Synthesizing module PLL_BASE

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dram_clkgen.sv":140:7:140:27|Synthesizing module xcv5_dram_clkgen_bee3

	CLKMUL=64'b0011100100101110001100000011000000110000001100000011000000110000
	CLKDIV=64'b0011010000101110001100000011000000110000001100000011000000110000
	PLLDIV=64'b0011000100101110001100000011000000110000001100000011000000110000
	CLKIN_PERIOD=72'b001100010011000000101110001100000011000000110000001100000011000000110000
	BOARDSEL=32'b00000000000000000000000000000000
	RST_SYNC_NUM=32'b00000000000000000000000000011001
   Generated name = xcv5_dram_clkgen_bee3_9.000000_4.000000_1.000000_10.000000_0s_25s_3_layer0

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/tech_xilinx.sv":684:7:684:16|Synthesizing module IDELAYCTRL

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../libtech.sv":48:8:48:11|No assignment to ram_clk.mig.clk0
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../libtech.sv":49:8:49:12|No assignment to ram_clk.mig.clk90
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../libtech.sv":50:8:50:14|No assignment to ram_clk.mig.clkdiv0
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../libtech.sv":51:8:51:13|No assignment to ram_clk.mig.clk200
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../libtech.sv":53:8:53:11|No assignment to ram_clk.mig.rst0
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../libtech.sv":54:8:54:12|No assignment to ram_clk.mig.rst90
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../libtech.sv":55:8:55:14|No assignment to ram_clk.mig.rstdiv0
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../libtech.sv":56:8:56:13|No assignment to ram_clk.mig.rst200
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../libtech.sv":66:14:66:20|No assignment to ram_clk.bee3.padding
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/clkrst_gen.sv":143:7:143:24|Synthesizing module reset_synchronizer

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/techmap.sv":121:7:121:21|Synthesizing module high_fanout_buf

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/clkrst_gen.sv":165:7:165:18|Synthesizing module clkrst_gen_2

	differential=32'b00000000000000000000000000000000
	nocebuf=32'b00000000000000000000000000000001
	fpgatech=32'b00000000000000000000000000000001
	IMPL_IBUFG=32'b00000000000000000000000000000000
	BOARDSEL=32'b00000000000000000000000000000000
   Generated name = clkrst_gen_2_0s_1s_1s_0s_0s

@N: CG179 :"/home/kramer/sparcmt_hysim/lib/cpu/clkrst_gen.sv":250:17:250:23|Removing redundant assignment
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/clkrst_gen.sv":202:60:202:65|No assignment to r_ce_p
@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":7250:7:7250:12|Synthesizing module IBUFDS

@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":7238:7:7238:10|Synthesizing module IBUF

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/tech_xilinx.sv":175:7:175:12|Synthesizing module RAMB36

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/EP_MEM.v":30:7:30:12|Synthesizing module EP_MEM

@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/EP_MEM.v":283:5:283:13|Undriven input CASCADEINLATA on instance ep_io_mem, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/EP_MEM.v":283:5:283:13|Undriven input CASCADEINLATB on instance ep_io_mem, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/EP_MEM.v":283:5:283:13|Undriven input CASCADEINREGA on instance ep_io_mem, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/EP_MEM.v":283:5:283:13|Undriven input CASCADEINREGB on instance ep_io_mem, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/EP_MEM.v":472:5:472:12|Undriven input CASCADEINLATA on instance ep_mem32, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/EP_MEM.v":472:5:472:12|Undriven input CASCADEINLATB on instance ep_mem32, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/EP_MEM.v":472:5:472:12|Undriven input CASCADEINREGA on instance ep_mem32, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/EP_MEM.v":472:5:472:12|Undriven input CASCADEINREGB on instance ep_mem32, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/EP_MEM.v":662:5:662:12|Undriven input CASCADEINLATA on instance ep_mem64, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/EP_MEM.v":662:5:662:12|Undriven input CASCADEINLATB on instance ep_mem64, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/EP_MEM.v":662:5:662:12|Undriven input CASCADEINREGA on instance ep_mem64, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/EP_MEM.v":662:5:662:12|Undriven input CASCADEINREGB on instance ep_mem64, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/EP_MEM.v":852:5:852:15|Undriven input CASCADEINLATA on instance ep_mem_erom, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/EP_MEM.v":852:5:852:15|Undriven input CASCADEINLATB on instance ep_mem_erom, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/EP_MEM.v":852:5:852:15|Undriven input CASCADEINREGA on instance ep_mem_erom, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/EP_MEM.v":852:5:852:15|Undriven input CASCADEINREGB on instance ep_mem_erom, tying to 0
@W: CS149 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/EP_MEM.v":855:12:855:15|Port width mismatch for port DOPA.  Formal has width 4, Actual 1
@W: CS149 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/EP_MEM.v":856:12:856:15|Port width mismatch for port DOPB.  Formal has width 4, Actual 1
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_EP_MEM_ACCESS.v":44:7:44:23|Synthesizing module PIO_EP_MEM_ACCESS

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_EP_MEM_ACCESS.v":107:21:107:23|No assignment to DW0
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_EP_MEM_ACCESS.v":107:26:107:28|No assignment to DW1
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_EP_MEM_ACCESS.v":107:31:107:33|No assignment to DW2
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_EP_MEM_ACCESS.v":136:4:136:9|Pruning Register pre_wr_data0_q[31:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_EP_MEM_ACCESS.v":136:4:136:9|Pruning Register pre_wr_data1_q[31:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_EP_MEM_ACCESS.v":136:4:136:9|Pruning Register pre_wr_data2_q[31:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_EP_MEM_ACCESS.v":136:4:136:9|Pruning Register pre_wr_data3_q[31:0] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_RX_ENGINE.v":48:7:48:22|Synthesizing module PIO_64_RX_ENGINE

@W: CL190 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_RX_ENGINE.v":178:4:178:9|Optimizing register bit req_addr_o[0] to a constant 0
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_RX_ENGINE.v":178:4:178:9|Optimizing register bit req_addr_o[1] to a constant 0
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_RX_ENGINE.v":178:4:178:9|Optimizing register bit tlp_type[0] to a constant 0
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_RX_ENGINE.v":178:4:178:9|Optimizing register bit tlp_type[2] to a constant 0
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_RX_ENGINE.v":178:4:178:9|Optimizing register bit tlp_type[3] to a constant 0
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_RX_ENGINE.v":178:4:178:9|Optimizing register bit tlp_type[4] to a constant 0
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_RX_ENGINE.v":178:4:178:9|Pruning Register bit 4 of tlp_type[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_RX_ENGINE.v":178:4:178:9|Pruning Register bit 3 of tlp_type[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_RX_ENGINE.v":178:4:178:9|Pruning Register bit 2 of tlp_type[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_RX_ENGINE.v":178:4:178:9|Pruning Register bit 0 of tlp_type[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_RX_ENGINE.v":178:4:178:9|Pruning Register bit 1 of req_addr_o[12:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_RX_ENGINE.v":178:4:178:9|Pruning Register bit 0 of req_addr_o[12:0] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_TX_ENGINE.v":35:7:35:22|Synthesizing module PIO_64_TX_ENGINE

@W: CL190 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_TX_ENGINE.v":197:4:197:9|Optimizing register bit trn_trem_n[4] to a constant 0
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_TX_ENGINE.v":197:4:197:9|Optimizing register bit trn_trem_n[5] to a constant 0
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_TX_ENGINE.v":197:4:197:9|Optimizing register bit trn_trem_n[6] to a constant 0
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_TX_ENGINE.v":197:4:197:9|Optimizing register bit trn_trem_n[7] to a constant 0
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_TX_ENGINE.v":197:4:197:9|Pruning Register bit 7 of trn_trem_n[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_TX_ENGINE.v":197:4:197:9|Pruning Register bit 6 of trn_trem_n[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_TX_ENGINE.v":197:4:197:9|Pruning Register bit 5 of trn_trem_n[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_TX_ENGINE.v":197:4:197:9|Pruning Register bit 4 of trn_trem_n[7:0] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_EP.v":28:7:28:12|Synthesizing module PIO_EP

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_TO_CTRL.v":28:7:28:17|Synthesizing module PIO_TO_CTRL

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO.v":57:7:57:9|Synthesizing module PIO

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":47:8:47:22|Synthesizing module pci_exp_64b_app

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_clocking.v":68:7:68:19|Synthesizing module pcie_clocking

	G_DIVIDE_VAL=32'b00000000000000000000000000000100
	REF_CLK_FREQ=32'b00000000000000000000000000000000
	G_DVIDED_VAL_PLL=32'b00000000000000000000000000001000
   Generated name = pcie_clocking_4s_0s_8s

@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":17764:7:17764:13|Synthesizing module PLL_ADV

@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_clocking.v":147:10:147:18|Undriven input CLKIN2 on instance pll_adv_i, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_clocking.v":147:10:147:18|Undriven input DADDR on instance pll_adv_i, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_clocking.v":147:10:147:18|Undriven input DCLK on instance pll_adv_i, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_clocking.v":147:10:147:18|Undriven input DEN on instance pll_adv_i, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_clocking.v":147:10:147:18|Undriven input DI on instance pll_adv_i, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_clocking.v":147:10:147:18|Undriven input DWE on instance pll_adv_i, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_clocking.v":147:10:147:18|Undriven input REL on instance pll_adv_i, tying to 0
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_clocking.v":211:54:211:72|Removing redundant assignment
@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_clocking.v":95:7:95:10|No assignment to wire clk0

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_clocking.v":96:7:96:11|No assignment to wire clkfb

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_clocking.v":97:7:97:11|No assignment to wire clkdv

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_clocking.v":98:14:98:26|No assignment to wire not_connected

@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":16007:7:16007:13|Synthesizing module PCIE_EP

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/prod_fixes.v":72:7:72:16|Synthesizing module prod_fixes

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/prod_fixes.v":103:23:103:33|No assignment to wire masking_ack

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/prod_fixes.v":732:3:732:8|Pruning Register bit 2 of negotiated_link_width_d[3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/prod_fixes.v":732:3:732:8|Pruning Register bit 1 of negotiated_link_width_d[3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/prod_fixes.v":732:3:732:8|Pruning Register bit 0 of negotiated_link_width_d[3:0] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":57:7:57:17|Synthesizing module bram_common

	NUM_BRAMS=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000001100
	READ_LATENCY=3'b011
	WRITE_LATENCY=3'b001
	WRITE_PIPE=32'b00000000000000000000000000000000
	READ_ADDR_PIPE=32'b00000000000000000000000000000000
	READ_DATA_PIPE=32'b00000000000000000000000000000000
	BRAM_OREG=32'b00000000000000000000000000000001
	BRAM_WIDTH=32'b00000000000000000000000001000000
	UNUSED_DATA=32'b11111111111111111111111111100000
	UNUSED_ADDR=32'b00000000000000000000000000000110
	BRAM_WIDTH_PARITY=32'b00000000000000000000000001000000
	USED_ADDR=32'b00000000000000000000000000001001
   Generated name = bram_common_Z4_layer0

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/tech_xilinx.sv":368:7:368:15|Synthesizing module RAMB36SDP

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":74:33:74:37|No assignment to wire douta

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":108:11:108:11|No assignment to i
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":57:7:57:17|Synthesizing module bram_common

	NUM_BRAMS=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000001101
	READ_LATENCY=3'b011
	WRITE_LATENCY=3'b001
	WRITE_PIPE=32'b00000000000000000000000000000000
	READ_ADDR_PIPE=32'b00000000000000000000000000000000
	READ_DATA_PIPE=32'b00000000000000000000000000000000
	BRAM_OREG=32'b00000000000000000000000000000001
	BRAM_WIDTH=32'b00000000000000000000000000100000
	UNUSED_DATA=32'b00000000000000000000000000000000
	UNUSED_ADDR=32'b00000000000000000000000000000101
	BRAM_WIDTH_PARITY=32'b00000000000000000000000000100100
	USED_ADDR=32'b00000000000000000000000000001010
   Generated name = bram_common_Z5_layer0

@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":151:12:151:24|Undriven input CASCADEINLATA on instance ram_tdp2_inst, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":151:12:151:24|Undriven input CASCADEINLATB on instance ram_tdp2_inst, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":151:12:151:24|Undriven input CASCADEINREGA on instance ram_tdp2_inst, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":151:12:151:24|Undriven input CASCADEINREGB on instance ram_tdp2_inst, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":151:12:151:24|Undriven input DIPA on instance ram_tdp2_inst, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":151:12:151:24|Undriven input DIPB on instance ram_tdp2_inst, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":151:12:151:24|Undriven input CASCADEINLATA on instance ram_tdp2_inst, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":151:12:151:24|Undriven input CASCADEINLATB on instance ram_tdp2_inst, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":151:12:151:24|Undriven input CASCADEINREGA on instance ram_tdp2_inst, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":151:12:151:24|Undriven input CASCADEINREGB on instance ram_tdp2_inst, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":151:12:151:24|Undriven input DIPA on instance ram_tdp2_inst, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":151:12:151:24|Undriven input DIPB on instance ram_tdp2_inst, tying to 0
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_mim_wrapper.v":56:7:56:22|Synthesizing module pcie_mim_wrapper

	TL_TX_SIZE=32'b00000000000000000001000011000000
	TXWRITEPIPE=32'b00000000000000000000000000000000
	TXREADADDRPIPE=32'b00000000000000000000000000000000
	TXREADDATAPIPE=32'b00000000000000000000000000000000
	TL_RX_SIZE=32'b00000000000000000010000000000000
	RXWRITEPIPE=32'b00000000000000000000000000000000
	RXREADADDRPIPE=32'b00000000000000000000000000000000
	RXREADDATAPIPE=32'b00000000000000000000000000000000
	TLRAMREADLATENCY=3'b011
	TLRAMWRITELATENCY=3'b001
	RETRYRAMSIZE=12'b000000001001
	RETRYRAMREADLATENCY=3'b011
	RETRYRAMWRITELATENCY=3'b001
	RETRYWRITEPIPE=32'b00000000000000000000000000000000
	RETRYREADADDRPIPE=32'b00000000000000000000000000000000
	RETRYREADDATAPIPE=32'b00000000000000000000000000000000
	NUM_RETRY_BRAMS=32'b00000000000000000000000000000001
	BRAM_SIZE=32'b00000000000000000001000000000000
	NUM_TL_TX_BRAMS=32'b00000000000000000000000000000010
	NUM_TL_RX_BRAMS=32'b00000000000000000000000000000010
   Generated name = pcie_mim_wrapper_Z6_layer0

@W: CG532 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_mim_wrapper.v":145:0:145:6|Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper_top.v":62:7:62:25|Synthesizing module pcie_gt_wrapper_top

	NO_OF_LANES=6'b000001
	SIM=32'b00000000000000000000000000000000
	USE_V5FXT=32'b00000000000000000000000000000000
	REF_CLK_FREQ=32'b00000000000000000000000000000000
	TXDIFFBOOST=32'b01010100010100100101010101000101
	GTDEBUGPORTS=32'b00000000000000000000000000000000
   Generated name = pcie_gt_wrapper_top_1_0s_0s_0s_TRUE_0s

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tx_sync_gtp.v":73:7:73:17|Synthesizing module TX_SYNC_GTP

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tx_sync_gtp.v":150:4:150:9|Pruning bit 14 of sync_counter_r[14:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tx_sync_gtp.v":150:4:150:9|Pruning bit 13 of sync_counter_r[14:0] - not in use ...

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper.v":72:7:72:21|Synthesizing module pcie_gt_wrapper

	NO_OF_LANES=6'b000001
	SIM=32'b00000000000000000000000000000000
	PLL_DIVSEL_FB=32'b00000000000000000000000000000101
	PLL_DIVSEL_REF=32'b00000000000000000000000000000010
	CLK25_DIVIDER=32'b00000000000000000000000000000100
	TXDIFFBOOST=32'b01010100010100100101010101000101
   Generated name = pcie_gt_wrapper_1_0s_5s_2s_4s_TRUE

@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":1942:7:1942:8|Synthesizing module FD

@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":1983:7:1983:10|Synthesizing module FDCP

@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":5520:7:5520:14|Synthesizing module GTP_DUAL

@W: CL118 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper.v":796:35:796:39|Latch generated from always block for signal cdrreset[0], probably caused by a missing assignment in an if or case stmt
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":72:9:72:24|Synthesizing module pcie_top_wrapper

	G_SIM=32'b00000000000000000000000000000000
	G_USER_RESETS=32'b00000000000000000000000000000000
	REF_CLK_FREQ=32'b00000000000000000000000000000000
	COMPONENTTYPE=4'b0000
	NO_OF_LANES=6'b000001
	CLKRATIO=32'b00000000000000000000000000000100
	CLKDIVIDED=40'b0000000001010100010100100101010101000101
	USE_V5FXT=32'b00000000000000000000000000000000
	VENDORID=16'b0001000011101110
	DEVICEID=16'b0000000000000111
	REVISIONID=8'b00000000
	SUBSYSTEMVENDORID=16'b0001000011101110
	SUBSYSTEMID=16'b0000000000000111
	CLASSCODE=24'b000001010000000000000000
	CARDBUSCISPOINTER=32'b00000000000000000000000000000000
	INTERRUPTPIN=8'b00000001
	BAR0EXIST=40'b0000000001010100010100100101010101000101
	BAR0IOMEMN=1'b0
	BAR064=1'b1
	BAR0PREFETCHABLE=40'b0100011001000001010011000101001101000101
	BAR0MASKWIDTH=6'b001100
	BAR1EXIST=40'b0100011001000001010011000101001101000101
	BAR1IOMEMN=1'b1
	BAR1PREFETCHABLE=40'b0000000001010100010100100101010101000101
	BAR1MASKWIDTH=6'b000110
	BAR2EXIST=40'b0100011001000001010011000101001101000101
	BAR2IOMEMN=1'b0
	BAR264=1'b0
	BAR2PREFETCHABLE=40'b0100011001000001010011000101001101000101
	BAR2MASKWIDTH=6'b100000
	BAR3EXIST=40'b0100011001000001010011000101001101000101
	BAR3IOMEMN=1'b0
	BAR3PREFETCHABLE=40'b0100011001000001010011000101001101000101
	BAR3MASKWIDTH=6'b100000
	BAR4EXIST=40'b0100011001000001010011000101001101000101
	BAR4IOMEMN=1'b0
	BAR464=1'b0
	BAR4PREFETCHABLE=40'b0100011001000001010011000101001101000101
	BAR4MASKWIDTH=6'b100000
	BAR5EXIST=40'b0100011001000001010011000101001101000101
	BAR5IOMEMN=1'b0
	BAR5PREFETCHABLE=40'b0100011001000001010011000101001101000101
	BAR5MASKWIDTH=6'b100000
	MAXPAYLOADSIZE=3'b010
	DEVICECAPABILITYENDPOINTL0SLATENCY=3'b111
	DEVICECAPABILITYENDPOINTL1LATENCY=3'b111
	LINKCAPABILITYASPMSUPPORTEN=1'b0
	L0SEXITLATENCY=3'b111
	L0SEXITLATENCYCOMCLK=3'b111
	L1EXITLATENCY=3'b111
	L1EXITLATENCYCOMCLK=3'b111
	MSIENABLE=32'b00000000000000000000000000000001
	DSNENABLE=32'b00000000000000000000000000000001
	VCENABLE=32'b00000000000000000000000000000000
	MSICAPABILITYMULTIMSGCAP=3'b000
	PMCAPABILITYDSI=40'b0100011001000001010011000101001101000101
	PMCAPABILITYPMESUPPORT=5'b00000
	PORTVCCAPABILITYEXTENDEDVCCOUNT=3'b000
	PORTVCCAPABILITYVCARBCAP=8'b00000000
	LOWPRIORITYVCCOUNT=32'b00000000000000000000000000000000
	DEVICESERIALNUMBER=64'b0000000000000000000000000000000000000000000000000000000000000000
	FORCENOSCRAMBLING=32'b00000000000000000000000000000000
	INFINITECOMPLETIONS=32'b01010100010100100101010101000101
	VC0_CREDITS_PH=32'b00000000000000000000000000001000
	VC0_CREDITS_NPH=32'b00000000000000000000000000001000
	LINKSTATUSSLOTCLOCKCONFIG=32'b01010100010100100101010101000101
	TXTSNFTS=32'b00000000000000000000000011111111
	TXTSNFTSCOMCLK=32'b00000000000000000000000011111111
	RESETMODE=32'b01010100010100100101010101000101
	RETRYRAMSIZE=32'b00000000000000000000000000001001
	VC0RXFIFOSIZEP=32'b00000000000000000000100011000000
	VC0RXFIFOSIZENP=32'b00000000000000000000000011000000
	VC0RXFIFOSIZEC=32'b00000000000000000000100111011000
	VC1RXFIFOSIZEP=32'b00000000000000000000000000000000
	VC1RXFIFOSIZENP=32'b00000000000000000000000000000000
	VC1RXFIFOSIZEC=32'b00000000000000000000000000000000
	VC0TXFIFOSIZEP=32'b00000000000000000000100000000000
	VC0TXFIFOSIZENP=32'b00000000000000000000000011000000
	VC0TXFIFOSIZEC=32'b00000000000000000000100000000000
	VC1TXFIFOSIZEP=32'b00000000000000000000000000000000
	VC1TXFIFOSIZENP=32'b00000000000000000000000000000000
	VC1TXFIFOSIZEC=32'b00000000000000000000000000000000
	TXDIFFBOOST=32'b01010100010100100101010101000101
	GTDEBUGPORTS=32'b00000000000000000000000000000000
	DUALROLECFGCNTRLROOTEPN=1'b0
	ISSWITCH=40'b0100011001000001010011000101001101000101
	UPSTREAMFACING=32'b01010100010100100101010101000101
	HEADERTYPE=8'b00000000
	XPDEVICEPORTTYPE=4'b0000
	ACTIVELANESIN=8'b00000001
	BAR0ADDRWIDTH_CALC=1'b1
	BAR1ADDRWIDTH_CALC=1'b0
	BAR2ADDRWIDTH_CALC=1'b0
	BAR3ADDRWIDTH_CALC=1'b0
	BAR4ADDRWIDTH_CALC=1'b0
	XPMAXPAYLOAD=3'b010
	MAXPAYLOADBYTES=32'b00000000000000000000001000000000
	LINKCAPABILITYMAXLINKWIDTH=6'b000001
	LINKCAPABILITYASPMSUPPORT_CALC=2'b01
	PMENABLE=32'b00000000000000000000000000000001
	XPENABLE=32'b00000000000000000000000000000001
	PMBASEPTR=12'b000001000000
	MSIBASEPTR=12'b000001001000
	XPBASEPTR=8'b01100000
	CAPABILITIESPTR_CALC=8'b01000000
	PMCAPABILITYNEXTPTR_CALC=8'b01001000
	MSICAPABILITYNEXTPTR_CALC=8'b01100000
	PCIECAPABILITYNEXTPTR_CALC=8'b00000000
	AERENABLE=32'b00000000000000000000000000000000
	PBENABLE=32'b00000000000000000000000000000000
	FIRSTENABLEDPTR=32'b00000000000000000000000100000000
	AERREGSIZE=32'b00000000000000000000000000111000
	PBREGSIZE=32'b00000000000000000000000000010000
	DSNREGSIZE=32'b00000000000000000000000000001100
	VCREGSIZE=32'b00000000000000000000000000110000
	AERBASEPTR=12'b000100001100
	PBBASEPTR=12'b000101000100
	DSNBASEPTR=12'b000100000000
	VCBASEPTR=12'b000101010100
	AERCAPABILITYNEXTPTR=12'b000101000100
	PBCAPABILITYNEXTPTR=12'b000100000000
	DSNCAPABILITYNEXTPTR=12'b000000000000
	VCCAPABILITYNEXTPTR=12'b000000000000
	PCIECAPABILITYSLOTIMPL=40'b0100011001000001010011000101001101000101
	PCIECAPABILITYINTMSGNUM=5'b00000
	PMCAPABILITYAUXCURRENT=3'b000
	PMCAPABILITYD1SUPPORT=40'b0100011001000001010011000101001101000101
	PMCAPABILITYD2SUPPORT=40'b0100011001000001010011000101001101000101
	PMDATA0=8'b00000000
	PMDATA1=8'b00000000
	PMDATA2=8'b00000000
	PMDATA3=8'b00000000
	PMDATA4=8'b00000000
	PMDATA5=8'b00000000
	PMDATA6=8'b00000000
	PMDATA7=8'b00000000
	PMDATA8=8'b00000000
	PMDATASCALE0=2'b00
	PMDATASCALE1=2'b00
	PMDATASCALE2=2'b00
	PMDATASCALE3=2'b00
	PMDATASCALE4=2'b00
	PMDATASCALE5=2'b00
	PMDATASCALE6=2'b00
	PMDATASCALE7=2'b00
	PMDATASCALE8=2'b00
	AERCAPABILITYECRCGENCAPABLE=40'b0100011001000001010011000101001101000101
	AERCAPABILITYECRCCHECKCAPABLE=40'b0100011001000001010011000101001101000101
	L0VC0PREVIEWEXPAND=1'b0
	PORTVCCAPABILITYVCARBTABLEOFFSET_CALC=8'b00000000
	PBCAPABILITYDW0BASEPOWER=8'b00000000
	PBCAPABILITYDW0DATASCALE=2'b00
	PBCAPABILITYDW0PMSUBSTATE=3'b000
	PBCAPABILITYDW0PMSTATE=2'b00
	PBCAPABILITYDW0TYPE=3'b000
	PBCAPABILITYDW0POWERRAIL=3'b000
	PBCAPABILITYDW1BASEPOWER=8'b00000000
	PBCAPABILITYDW1DATASCALE=2'b00
	PBCAPABILITYDW1PMSUBSTATE=3'b000
	PBCAPABILITYDW1PMSTATE=2'b00
	PBCAPABILITYDW1TYPE=3'b000
	PBCAPABILITYDW1POWERRAIL=3'b000
	PBCAPABILITYDW2BASEPOWER=8'b00000000
	PBCAPABILITYDW2DATASCALE=2'b00
	PBCAPABILITYDW2PMSUBSTATE=3'b000
	PBCAPABILITYDW2PMSTATE=2'b00
	PBCAPABILITYDW2TYPE=3'b000
	PBCAPABILITYDW2POWERRAIL=3'b000
	PBCAPABILITYDW3BASEPOWER=8'b00000000
	PBCAPABILITYDW3DATASCALE=2'b00
	PBCAPABILITYDW3PMSUBSTATE=3'b000
	PBCAPABILITYDW3PMSTATE=2'b00
	PBCAPABILITYDW3TYPE=3'b000
	PBCAPABILITYDW3POWERRAIL=3'b000
	PBCAPABILITYSYSTEMALLOCATED=40'b0100011001000001010011000101001101000101
	AUXPOWER=1'b0
	MAINPOWER=1'b1
	RETRYRAMSIZE_CALC=12'b000000001001
	RETRYRAMWIDTH=1'b0
	RETRYRAMREADLATENCY=3'b011
	RETRYRAMWRITELATENCY=3'b001
	VC0RXFIFOSIZEP_MIN=32'b00000000000000000000001011000000
	VC0RXFIFOSIZEP_MAX=32'b00000000000000000001000011000000
	VC1RXFIFOSIZEP_MIN=32'b00000000000000000000000000000000
	VC1RXFIFOSIZEP_MAX=32'b00000000000000000000000000000000
	VC0RXFIFOSIZENP_CALC=32'b00000000000000000000000011000000
	VC1RXFIFOSIZENP_CALC=32'b00000000000000000000000000000000
	VC0RXFIFOSIZEC_MIN=32'b00000000000000000000001010000000
	VC0RXFIFOSIZEC_MAX=32'b00000000000000000001000010000000
	VC1RXFIFOSIZEC_MIN=32'b00000000000000000000000000000000
	VC1RXFIFOSIZEC_MAX=32'b00000000000000000000000000000000
	VC0TXFIFOSIZEP_MIN=32'b00000000000000000000001011000000
	VC0TXFIFOSIZEP_MAX=32'b00000000000000000001000011000000
	VC1TXFIFOSIZEP_MIN=32'b00000000000000000000000000000000
	VC1TXFIFOSIZEP_MAX=32'b00000000000000000000000000000000
	VC0TXFIFOSIZENP_CALC=32'b00000000000000000000000011000000
	VC1TXFIFOSIZENP_CALC=32'b00000000000000000000000000000000
	VC0TXFIFOSIZEC_MIN=32'b00000000000000000000001010000000
	VC0TXFIFOSIZEC_MAX=32'b00000000000000000001000010000000
	VC1TXFIFOSIZEC_MIN=32'b00000000000000000000000000000000
	VC1TXFIFOSIZEC_MAX=32'b00000000000000000000000000000000
	VC0RXFIFOSIZEP_CALC=32'b00000000000000000000100011000000
	VC0RXFIFOSIZEC_CALC=32'b00000000000000000001011010000000
	VC0TXFIFOSIZEP_CALC=32'b00000000000000000000100000000000
	VC0TXFIFOSIZEC_CALC=32'b00000000000000000000100000000000
	VC1RXFIFOSIZEP_CALC=32'b00000000000000000000000000000000
	VC1RXFIFOSIZEC_CALC=32'b00000000000000000000000000000000
	VC1TXFIFOSIZEP_CALC=32'b00000000000000000000000000000000
	VC1TXFIFOSIZEC_CALC=32'b00000000000000000000000000000000
	VC0RXFIFOBASEP_CALC=13'b0000000000000
	VC0RXFIFOLIMITP_CALC=13'b0000100010111
	VC0RXFIFOBASENP_CALC=13'b0000100011000
	VC0RXFIFOLIMITNP_CALC=13'b0000100101111
	VC0RXFIFOBASEC_CALC=13'b0000100110000
	VC0RXFIFOLIMITC_CALC=13'b0001111111111
	VC1RXFIFOBASEP_CALC=13'b0010000000000
	VC1RXFIFOLIMITP_CALC=13'b0001111111111
	VC1RXFIFOBASENP_CALC=13'b0010000000000
	VC1RXFIFOLIMITNP_CALC=13'b0001111111111
	VC1RXFIFOBASEC_CALC=13'b0010000000000
	VC1RXFIFOLIMITC_CALC=13'b0001111111111
	VC0TXFIFOBASEP_CALC=13'b0000000000000
	VC0TXFIFOLIMITP_CALC=13'b0000011111111
	VC0TXFIFOBASENP_CALC=13'b0000100000000
	VC0TXFIFOLIMITNP_CALC=13'b0000100010111
	VC0TXFIFOBASEC_CALC=13'b0000100011000
	VC0TXFIFOLIMITC_CALC=13'b0001000010111
	VC1TXFIFOBASEP_CALC=13'b0001000011000
	VC1TXFIFOLIMITP_CALC=13'b0001000010111
	VC1TXFIFOBASENP_CALC=13'b0001000011000
	VC1TXFIFOLIMITNP_CALC=13'b0001000010111
	VC1TXFIFOBASEC_CALC=13'b0001000011000
	VC1TXFIFOLIMITC_CALC=13'b0001000010111
	TL_TX_SIZE=32'b00000000000000000001000011000000
	TL_RX_SIZE=32'b00000000000000000010000000000000
	TLRAMREADLATENCY=3'b011
	TLRAMWRITELATENCY=3'b001
	TLRAMWIDTH=1'b0
	RAMSHARETXRX=40'b0100011001000001010011000101001101000101
	VC0TOTALCREDITSPH=7'b0001000
	VC0TOTALCREDITSNPH=7'b0001000
	VC0TOTALCREDITSCH=7'b0000000
	VC0TOTALCREDITSPD=11'b00010000000
	VC0TOTALCREDITSCD=11'b00000000000
	VC1TOTALCREDITSPH=7'b0000000
	VC1TOTALCREDITSNPH=7'b0000000
	VC1TOTALCREDITSCH=7'b0000000
	VC1TOTALCREDITSPD=11'b00000000000
	VC1TOTALCREDITSCD=11'b00000000000
	SELECTDLLIF=40'b0100011001000001010011000101001101000101
	SELECTASMODE=40'b0100011001000001010011000101001101000101
	LLKBYPASS=40'b0100011001000001010011000101001101000101
	XPRCBCONTROL=1'b0
	CONFIGROUTING=3'b001
	EXTCFGCAPPTR=8'b00000000
	EXTCFGXPCAPPTR=12'b000000000000
	XLINKSUPPORTED=40'b0100011001000001010011000101001101000101
	PCIEREVISION=1'b1
	RETRYWRITEPIPE=40'b0100011001000001010011000101001101000101
	RETRYREADADDRPIPE=40'b0100011001000001010011000101001101000101
	RETRYREADDATAPIPE=40'b0100011001000001010011000101001101000101
	DUALCORESLAVE=40'b0100011001000001010011000101001101000101
	DUALCOREENABLE=40'b0100011001000001010011000101001101000101
	RXWRITEPIPE=40'b0100011001000001010011000101001101000101
	RXREADADDRPIPE=40'b0100011001000001010011000101001101000101
	RXREADDATAPIPE=40'b0100011001000001010011000101001101000101
	TXWRITEPIPE=40'b0100011001000001010011000101001101000101
	TXREADADDRPIPE=40'b0100011001000001010011000101001101000101
	TXREADDATAPIPE=40'b0100011001000001010011000101001101000101
	SLOTIMPLEMENTED=40'b0100011001000001010011000101001101000101
	PMSTATUSCONTROLDATASCALE=2'b00
	TIEOFFTOHIGH1=1'b1
	TIEOFFTOLOW1=1'b0
	TIEOFFTOHIGH2=2'b11
	TIEOFFTOLOW2=2'b00
	TIEOFFTOLOW3=3'b000
	L0_TL_LINK_RETRAIN=1'b0
	CFG_NEGOTIATED_LINK_WIDTH=6'b000000
	CROSSLINKSEED=1'b1
	L0_CFG_VC_ID=24'b000000000000000000000000
	L0_REPLAY_TIMER_ADJUSTMENT=12'b000000000000
	L0_ACKNAK_TIMER_ADJUSTMENT=12'b000000000000
	L0_DLL_HOLD_LINK_UP=1'b0
	L0_CFG_AS_STATE_CHANGE_CMD=4'b0000
	L0_CFG_AS_SPAN_TREE_OWNED_STATE=1'b0
	L0_AS_E=1'b0
	L0_AS_TURN_POOL_BITS_CONSUMED=3'b000
	L0_AS_PORT_COUNT=8'b00000000
	L0_CFG_VC_ENABLE=8'b00000000
	L0_CFG_NEGOTIATED_MAXP=3'b000
	L0_CFG_EXTENDED_SYNC=1'b0
	L0_CFG_LINK_DISABLE=1'b0
	L0_ALL_DOWN_PORTS_IN_L1=1'b0
	L0_ATTENTION_BUTTON_PRESSED=1'b0
	L0_TX_BEACON=1'b0
	L0_WAKE_N=1'b1
	L0_ROOT_TURN_OFF_REQ=1'b0
	L0_TX_CFG_PM=1'b0
	L0_TX_CFG_PM_TYPE=3'b000
	L0_PWR_NEW_STATE_REQ=1'b0
	L0_PWR_NEXT_LINK_STATE=2'b00
	L0_CFG_L0S_ENTRY_SUP=1'b0
	L0_CFG_L0S_ENTRY_ENABLE=1'b0
	L0_CFG_L0S_EXIT_LAT=3'b000
	L0_TX_TL_TLP_DATA=64'b0000000000000000000000000000000000000000000000000000000000000000
	L0_TX_TL_TLP_END=2'b00
	L0_TX_TL_TLP_ENABLE=2'b00
	L0_TX_TL_TLP_EDB=1'b0
	L0_TX_TL_TLP_REQ=1'b0
	L0_TX_TL_TLP_REQ_END=1'b0
	L0_TX_TL_TLP_WIDTH=1'b0
	L0_TX_TL_TLP_LATENCY=4'b0000
	L0_TL_AS_FC_CRED_STARVATION=1'b0
	L0_TX_TL_SBFC_DATA=19'b0000000000000000000
	L0_TX_TL_SBFC_UPDATE=1'b0
	L0_TX_TL_FC_NPOST_BYP_CRED=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	L0_TX_TL_FC_NPOST_BYP_UPDATE=16'b0000000000000000
	L0_TX_TL_FC_POST_ORD_CRED=160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	L0_TX_TL_FC_POST_ORD_UPDATE=16'b0000000000000000
	L0_TX_TL_FC_CMPL_MC_CRED=160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	L0_TX_TL_FC_CMPL_MC_UPDATE=16'b0000000000000000
	L0_RX_TL_TLP_NON_INITIALIZED_VC=8'b00000000
	SLOTCAPABILITYATTBUTTONPRESENT=40'b0100011001000001010011000101001101000101
	SLOTCAPABILITYPOWERCONTROLLERPRESENT=40'b0100011001000001010011000101001101000101
	SLOTCAPABILITYMSLSENSORPRESENT=40'b0100011001000001010011000101001101000101
	SLOTCAPABILITYATTINDICATORPRESENT=40'b0100011001000001010011000101001101000101
	SLOTCAPABILITYPOWERINDICATORPRESENT=40'b0100011001000001010011000101001101000101
	SLOTCAPABILITYHOTPLUGSURPRISE=40'b0100011001000001010011000101001101000101
	SLOTCAPABILITYHOTPLUGCAPABLE=40'b0100011001000001010011000101001101000101
	SLOTCAPABILITYSLOTPOWERLIMITVALUE=8'b00000000
	SLOTCAPABILITYSLOTPOWERLIMITSCALE=2'b00
	SLOTCAPABILITYPHYSICALSLOTNUM=13'b0000000000000
   Generated name = pcie_top_wrapper_Z7_layer0

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_reset_logic.v":68:7:68:17|Synthesizing module reset_logic

	G_RESETMODE=32'b01010100010100100101010101000101
	G_RESETSUBMODE=32'b00000000000000000000000000000000
	G_USE_EXTRA_REG=32'b00000000000000000000000000000001
   Generated name = reset_logic_TRUE_0s_1s

@W: CS149 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1796:42:1796:58|Port width mismatch for port L0CFGDISABLESCRAMBLE.  Formal has width 1, Actual 32
@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1003:19:1003:30|No assignment to wire mim_rx_bwclk

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1004:19:1004:30|No assignment to wire mim_rx_brclk

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1005:19:1005:30|No assignment to wire mim_tx_bwclk

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1006:19:1006:30|No assignment to wire mim_tx_brclk

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1007:19:1007:30|No assignment to wire mim_dll_bclk

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1028:19:1028:35|No assignment to wire mim_rx_brdata_out

@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 3 of pipe_rx_status_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 4 of pipe_rx_status_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 5 of pipe_rx_status_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 6 of pipe_rx_status_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 7 of pipe_rx_status_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 8 of pipe_rx_status_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 9 of pipe_rx_status_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 10 of pipe_rx_status_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 11 of pipe_rx_status_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 12 of pipe_rx_status_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 13 of pipe_rx_status_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 14 of pipe_rx_status_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 15 of pipe_rx_status_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 16 of pipe_rx_status_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 17 of pipe_rx_status_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 18 of pipe_rx_status_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 19 of pipe_rx_status_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 20 of pipe_rx_status_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 21 of pipe_rx_status_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 22 of pipe_rx_status_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1180:18:1180:35|No assignment to bit 23 of pipe_rx_status_mod
@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1213:5:1213:13|No assignment to wire core_clkb

@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1264:14:1264:35|No assignment to bit 1 of pipe_rx_data_k_out_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1264:14:1264:35|No assignment to bit 2 of pipe_rx_data_k_out_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1264:14:1264:35|No assignment to bit 3 of pipe_rx_data_k_out_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1264:14:1264:35|No assignment to bit 4 of pipe_rx_data_k_out_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1264:14:1264:35|No assignment to bit 5 of pipe_rx_data_k_out_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1264:14:1264:35|No assignment to bit 6 of pipe_rx_data_k_out_mod
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1264:14:1264:35|No assignment to bit 7 of pipe_rx_data_k_out_mod
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1376:0:1376:5|Pruning Register cmt_rst_cnt[4:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1376:0:1376:5|Pruning Register cmt_rst 

@W: CL167 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Input PIPERXDATAKL1 of instance pcie_ep is floating
@W: CL167 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Input PIPERXDATAKL2 of instance pcie_ep is floating
@W: CL167 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Input PIPERXDATAKL3 of instance pcie_ep is floating
@W: CL167 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Input PIPERXDATAKL4 of instance pcie_ep is floating
@W: CL167 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Input PIPERXDATAKL5 of instance pcie_ep is floating
@W: CL167 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Input PIPERXDATAKL6 of instance pcie_ep is floating
@W: CL167 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Input PIPERXDATAKL7 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 0 of input PIPERXSTATUSL1 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 1 of input PIPERXSTATUSL1 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 2 of input PIPERXSTATUSL1 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 0 of input PIPERXSTATUSL2 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 1 of input PIPERXSTATUSL2 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 2 of input PIPERXSTATUSL2 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 0 of input PIPERXSTATUSL3 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 1 of input PIPERXSTATUSL3 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 2 of input PIPERXSTATUSL3 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 0 of input PIPERXSTATUSL4 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 1 of input PIPERXSTATUSL4 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 2 of input PIPERXSTATUSL4 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 0 of input PIPERXSTATUSL5 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 1 of input PIPERXSTATUSL5 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 2 of input PIPERXSTATUSL5 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 0 of input PIPERXSTATUSL6 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 1 of input PIPERXSTATUSL6 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 2 of input PIPERXSTATUSL6 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 0 of input PIPERXSTATUSL7 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 1 of input PIPERXSTATUSL7 of instance pcie_ep is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":1616:4:1616:10|Bit 2 of input PIPERXSTATUSL7 of instance pcie_ep is floating
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 23 of pipe_rx_status_q[23:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 22 of pipe_rx_status_q[23:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 21 of pipe_rx_status_q[23:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 20 of pipe_rx_status_q[23:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 19 of pipe_rx_status_q[23:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 18 of pipe_rx_status_q[23:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 17 of pipe_rx_status_q[23:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 16 of pipe_rx_status_q[23:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 15 of pipe_rx_status_q[23:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 14 of pipe_rx_status_q[23:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 13 of pipe_rx_status_q[23:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 12 of pipe_rx_status_q[23:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 11 of pipe_rx_status_q[23:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 10 of pipe_rx_status_q[23:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 9 of pipe_rx_status_q[23:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 8 of pipe_rx_status_q[23:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 7 of pipe_rx_status_q[23:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 6 of pipe_rx_status_q[23:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 5 of pipe_rx_status_q[23:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 4 of pipe_rx_status_q[23:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":2272:0:2272:5|Pruning Register bit 3 of pipe_rx_status_q[23:0] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx_arb.v":66:7:66:24|Synthesizing module pcie_blk_ll_tx_arb

@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":10608:7:10608:10|Synthesizing module LUT6

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":68:7:68:20|Synthesizing module pcie_blk_ll_tx

	TX_CPL_STALL_THRESHOLD=32'b00000000000000000000000000000110
	TX_DATACREDIT_FIX_EN=32'b00000000000000000000000000000001
	TX_DATACREDIT_FIX_1DWONLY=32'b00000000000000000000000000000001
	TX_DATACREDIT_FIX_MARGIN=32'b00000000000000000000000000000110
	MPS=3'b010
	LEGACY_EP=1'b0
	POSTED_CAT=2'b00
	NONPOSTED_CAT=2'b01
	COMPLETION_CAT=2'b10
	MRD=7'b0x00000
	MRDLK=7'b0x00001
	MWR=7'b1x00000
	MSG=7'bx110xxx
	IORD=7'b0000010
	IOWR=7'b1000010
	CFGRD=7'b000010x
	CFGWR=7'b100010x
	CPL=7'bx00101x
	CHANSPACE_CPLEMPTY=8'b10000000
   Generated name = pcie_blk_ll_tx_Z8_layer0

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":868:2:868:7|Pruning Register npd_credits_near_gte_far 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":833:2:833:7|Pruning Register td_q2_credits_prev 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":833:2:833:7|Pruning Register llk_cpl_second_cycle 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":833:2:833:7|Pruning Register q2_cpl_second_cycle 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":833:2:833:7|Pruning Register trn_pfc_cplh_cl_upd_d2 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":794:2:794:7|Pruning Register user_npd_data_credits_in[11:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":784:2:784:7|Pruning Register packet_in_progress_reg 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":565:2:565:7|Pruning Register llk_tx_ch_fifo_d 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":400:2:400:7|Pruning Register td_q2_posted 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":400:2:400:7|Pruning Register td_q2_iowr 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":400:2:400:7|Pruning Register td_q2_cpl 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":400:2:400:7|Pruning Register npd_q1_reg 

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":565:2:565:7|Pruning bit 2 of block_cnt[2:0] - not in use ...

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_tx.v":69:7:69:25|Synthesizing module pcie_blk_plus_ll_tx

	TX_CPL_STALL_THRESHOLD=32'b00000000000000000000000000000110
	TX_DATACREDIT_FIX_EN=32'b00000000000000000000000000000001
	TX_DATACREDIT_FIX_1DWONLY=32'b00000000000000000000000000000001
	TX_DATACREDIT_FIX_MARGIN=32'b00000000000000000000000000000110
	MPS=3'b010
	LEGACY_EP=1'b0
   Generated name = pcie_blk_plus_ll_tx_6s_1s_1s_6s_2_0

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_mal.v":75:7:75:25|Synthesizing module tlm_rx_data_snk_mal

	DW=32'b00000000000000000000000001000000
	FCW=32'b00000000000000000000000000000110
	LENW=32'b00000000000000000000000000001010
	DOWNSTREAM_PORT=32'b00000000000000000000000000000000
	MPS=32'b00000000000000000000001000000000
	TYPE1_UR=32'b00000000000000000000000000000001
	MRD32=7'b0000000
	MRD64=7'b0100000
	MRD32LK=7'b0000001
	MRD64LK=7'b0100001
	MWR32=7'b1000000
	MWR64=7'b1100000
	IORD=7'b0000010
	IOWR=7'b1000010
	CFGRD0=7'b0000100
	CFGWR0=7'b1000100
	CFGRD1=7'b0000101
	CFGWR1=7'b1000101
	CFGANY=7'bx00010x
	CFGANY0=7'bx000100
	CFGANY1=7'bx000101
	MSG=7'b0110xxx
	MSGD=7'b1110xxx
	CPL=7'b0001010
	CPLD=7'b1001010
	CPLLK=7'b0001011
	CPLDLK=7'b1001011
	UNLOCK=8'b00000000
	PM_ACTIVE_STATE_NAK=8'b00010100
	PM_PME=8'b00011000
	PME_TURN_OFF=8'b00011001
	PME_TO_ACK=8'b00011011
	ATTENTION_INDICATOR_OFF=8'b01000000
	ATTENTION_INDICATOR_ON=8'b01000001
	ATTENTION_INDICATOR_BLINK=8'b01000011
	POWER_INDICATOR_ON=8'b01000101
	POWER_INDICATOR_BLINK=8'b01000111
	POWER_INDICATOR_OFF=8'b01000100
	ATTENTION_BUTTON_PRESSED=8'b01001000
	SET_SLOT_POWER_LIMIT=8'b01010000
	ASSERT_INTA=8'b00100000
	ASSERT_INTB=8'b00100001
	ASSERT_INTC=8'b00100010
	ASSERT_INTD=8'b00100011
	DEASSERT_INTA=8'b00100100
	DEASSERT_INTB=8'b00100101
	DEASSERT_INTC=8'b00100110
	DEASSERT_INTD=8'b00100111
	ERR_COR=8'b00110000
	ERR_NONFATAL=8'b00110001
	ERR_FATAL=8'b00110011
	VENDOR_DEFINED_TYPE_0=8'b01111110
	VENDOR_DEFINED_TYPE_1=8'b01111111
	ROUTE_TO_RC=3'b000
	ROUTE_BY_AD=3'b001
	ROUTE_BY_ID=3'b010
	ROUTE_BROAD=3'b011
	ROUTE_LOCAL=3'b100
	ROUTE_GATHR=3'b101
	ROUTE_RSRV0=3'b110
	ROUTE_RSRV1=3'b111
	DCW=32'b00000000000000000000000000000111
	PLW=32'b00000000000000000000000000001000
	UPSTREAM_PORT=1'b1
	MAX_128=32'b00000000000000000000000000100000
	MAX_256=32'b00000000000000000000000001000000
	MAX_512=32'b00000000000000000000000010000000
	MAX_1024=32'b00000000000000000000000010000000
	MAX_2048=32'b00000000000000000000000010000000
	MAX_4096=32'b00000000000000000000000010000000
   Generated name = tlm_rx_data_snk_mal_Z9_layer0

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_mal.v":790:10:790:18|No assignment to test_temp
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_mal.v":1132:2:1132:7|Pruning Register ismsg 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_mal.v":1132:2:1132:7|Pruning Register ismsgd 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_mal.v":1122:2:1122:7|Pruning Register msgcode_in[7:0] 

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_mal.v":691:2:691:7|Register bit delay_ct_d is always 0, optimizing ...
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_pwr_mgmt.v":71:7:71:30|Synthesizing module tlm_rx_data_snk_pwr_mgmt

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_bar.v":70:7:70:25|Synthesizing module tlm_rx_data_snk_bar

	DW=32'b00000000000000000000000000100000
	BARW=32'b00000000000000000000000000000111
	CHECK_IO_BAR_HIT_EN=1'b1
	MEM_BIT=32'b00000000000000000000000000001000
	ADR_BIT=32'b00000000000000000000000000000111
	MRD_BIT=32'b00000000000000000000000000000110
	MWR_BIT=32'b00000000000000000000000000000101
	MLK_BIT=32'b00000000000000000000000000000100
	IO_BIT=32'b00000000000000000000000000000011
	CFG_BIT=32'b00000000000000000000000000000010
	MSG_BIT=32'b00000000000000000000000000000001
	CPL_BIT=32'b00000000000000000000000000000000
	ROUTE_BY_ID=3'b010
   Generated name = tlm_rx_data_snk_bar_Z10_layer0

@N: CL177 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_bar.v":202:2:202:7|Sharing sequential element check_rdev_id_o.
@N: CL177 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_bar.v":202:2:202:7|Sharing sequential element check_rfun_id_o.
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk.v":83:7:83:21|Synthesizing module tlm_rx_data_snk

	DW=32'b00000000000000000000000001000000
	FCW=32'b00000000000000000000000000000110
	BARW=32'b00000000000000000000000000000111
	DOWNSTREAM_PORT=32'b00000000000000000000000000000000
	MPS=32'b00000000000000000000001000000000
	TYPE1_UR=32'b00000000000000000000000000000001
	MRD32=7'b0000000
	MRD64=7'b0100000
	MRD32LK=7'b0000001
	MRD64LK=7'b0100001
	MWR32=7'b1000000
	MWR64=7'b1100000
	IORD=7'b0000010
	IOWR=7'b1000010
	CFGRD0=7'b0000100
	CFGWR0=7'b1000100
	CFGRD1=7'b0000101
	CFGWR1=7'b1000101
	MSG=7'b0110xxx
	MSGD=7'b1110xxx
	MSGAS=7'b0111xxx
	MSGASD=7'b1111xxx
	CPL=7'b0001010
	CPLD=7'b1001010
	CPLLK=7'b0001011
	CPLDLK=7'b1001011
	MEM_BIT=32'b00000000000000000000000000001000
	ADR_BIT=32'b00000000000000000000000000000111
	MRD_BIT=32'b00000000000000000000000000000110
	MWR_BIT=32'b00000000000000000000000000000101
	MLK_BIT=32'b00000000000000000000000000000100
	IO_BIT=32'b00000000000000000000000000000011
	CFG_BIT=32'b00000000000000000000000000000010
	MSG_BIT=32'b00000000000000000000000000000001
	CPL_BIT=32'b00000000000000000000000000000000
	OTHERTYPE=9'b000000000
	MEMANY=9'b100000000
	ADRANY=9'b010000000
	MRDANY=9'b111000000
	MWRANY=9'b110100000
	MLKANY=9'b110010000
	IOANY=9'b010001000
	CFGANY=9'b000000100
	MSGANY=9'b000000010
	CPLANY=9'b000000001
	UNLOCK=8'b00000000
	PM_ACTIVE_STATE_NAK=8'b00010100
	PM_PME=8'b00011000
	PME_TURN_OFF=8'b00011001
	PME_TO_ACK=8'b00011011
	ATTENTION_INDICATOR_OFF=8'b01000000
	ATTENTION_INDICATOR_ON=8'b01000001
	ATTENTION_INDICATOR_BLINK=8'b01000011
	POWER_INDICATOR_ON=8'b01000101
	POWER_INDICATOR_BLINK=8'b01000111
	POWER_INDICATOR_OFF=8'b01000100
	ATTENTION_BUTTON_PRESSED=8'b01001000
	SET_SLOT_POWER_LIMIT=8'b01010000
	VENDOR_DEFINED_TYPE_0=8'b01111110
	VENDOR_DEFINED_TYPE_1=8'b01111111
	ROUTE_BY_ID=3'b010
	FMT_3DW_NODATA=2'b00
	FMT_4DW_NODATA=2'b01
	FMT_3DW_WDATA=2'b10
	FMT_4DW_WDATA=2'b11
	CPL_STAT_SC=3'b000
	CPL_STAT_UR=3'b001
	CPL_STAT_CRS=3'b010
	CPL_STAT_CA=3'b100
	FULLTYPE_HI_IND=32'b00000000000000000000000000111110
	FULLTYPE_LO_IND=32'b00000000000000000000000000111000
	TC_HI_IND=32'b00000000000000000000000000110110
	TC_LO_IND=32'b00000000000000000000000000110100
	TD_IND=32'b00000000000000000000000000101111
	EP_IND=32'b00000000000000000000000000101110
	ATTR_HI_IND=32'b00000000000000000000000000101101
	ATTR_LO_IND=32'b00000000000000000000000000101100
	LENGTH_HI_IND=32'b00000000000000000000000000101001
	LENGTH_LO_IND=32'b00000000000000000000000000100000
	REQ_ID_HI_IND=32'b00000000000000000000000000011111
	REQ_ID_LO_IND=32'b00000000000000000000000000010000
	TAG_HI_IND=32'b00000000000000000000000000001111
	TAG_LO_IND=32'b00000000000000000000000000001000
	CPL_STAT_HI_IND=32'b00000000000000000000000000001111
	CPL_STAT_LO_IND=32'b00000000000000000000000000001101
	REQ_ID_CPL_HI_IND=32'b00000000000000000000000000111111
	REQ_ID_CPL_LO_IND=32'b00000000000000000000000000110000
	LOWER_ADDR32_HI_IND=32'b00000000000000000000000000100110
	LOWER_ADDR32_LO_IND=32'b00000000000000000000000000100010
	APERTURE_HI_IND=32'b00000000000000000000000000101011
	APERTURE_LO_IND=32'b00000000000000000000000000101000
	OFFSET_HI_IND=32'b00000000000000000000000000100111
	OFFSET_LO_IND=32'b00000000000000000000000000100010
	LOWER_ADDR64_HI_IND=32'b00000000000000000000000000000110
	LOWER_ADDR64_LO_IND=32'b00000000000000000000000000000010
	SET_SLOT_PWRVAL_HI_IND=32'b00000000000000000000000000111111
	SET_SLOT_PWRVAL_LO_IND=32'b00000000000000000000000000111000
	SET_SLOT_PWRSCL_HI_IND=32'b00000000000000000000000000110001
	SET_SLOT_PWRSCL_LO_IND=32'b00000000000000000000000000110000
	LENW=32'b00000000000000000000000000001010
   Generated name = tlm_rx_data_snk_Z11_layer0

@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk.v":1373:33:1373:42|Removing redundant assignment
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk.v":603:55:603:64|No assignment to vend_msg_d
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk.v":1554:2:1554:7|Pruning Register cur_addr_hi[31:0] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_decoder.v":56:7:56:17|Synthesizing module cmm_decoder

@W: CL207 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_decoder.v":324:0:324:5|All reachable assignments to cmmt_rbar_hit_lat2_n assign 0, register removed by optimization
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":63:7:63:15|Synthesizing module sync_fifo

	WIDTH=32'b00000000000000000000000001001000
	DEPTH=32'b00000000000000000000001000000000
	STYLE=32'b01000010010100100100000101001101
	AFASSERT=32'b00000000000000000000000110110000
	AEASSERT=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000001
	SUP_REWIND=32'b00000000000000000000000000000001
	INIT_OUTREG=32'b00000000000000000000000000000000
	ADDRW=32'b00000000000000000000000000001001
	TCQ=32'b00000000000000000000000000000001
   Generated name = sync_fifo_72s_512s_BRAM_432s_1s_1s_1s_0s_9s_1s

@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":360:38:360:54|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":365:38:365:56|Removing redundant assignment
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":130:22:130:22|No assignment to i
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":130:24:130:25|No assignment to ii
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":240:0:240:5|Pruning Register data_count_m1[9:0] 

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":197:3:197:8|Found RAM regBank, depth=512, width=72
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":63:7:63:15|Synthesizing module sync_fifo

	WIDTH=32'b00000000000000000000000001001000
	DEPTH=32'b00000000000000000000000000010000
	STYLE=24'b010100110101001001001100
	AFASSERT=32'b00000000000000000000000000001111
	AEASSERT=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000001
	SUP_REWIND=32'b00000000000000000000000000000000
	INIT_OUTREG=32'b00000000000000000000000000000000
	ADDRW=32'b00000000000000000000000000000100
	TCQ=32'b00000000000000000000000000000001
   Generated name = sync_fifo_72s_16s_SRL_15s_1s_1s_0s_0s_4s_1s

@W: CG532 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":163:3:163:9|Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored
@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":114:22:114:35|No assignment to wire data_count_pkt

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":115:22:115:38|No assignment to data_count_pkt_up
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":116:22:116:40|No assignment to data_count_pkt_down
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":117:22:117:31|No assignment to bram_waddr
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":118:22:118:31|No assignment to bram_raddr
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":119:22:119:32|No assignment to rewind_addr
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":120:22:120:36|No assignment to packet_size_int
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":121:22:121:33|No assignment to clear_addr_d
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":130:24:130:25|No assignment to ii
@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":240:0:240:5|Pruning bit 4 of data_count_m1[4:0] - not in use ...

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":66:7:66:26|Synthesizing module pcie_blk_ll_oqbqfifo

@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":315:39:315:44|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":316:39:316:46|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":317:39:317:46|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":318:39:318:46|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":320:39:320:50|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":321:39:321:49|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":370:39:370:44|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":487:35:487:42|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":492:35:492:42|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":493:35:493:42|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":495:35:495:42|Removing redundant assignment
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":254:5:254:11|Undriven input mark_addr on instance bq_fifo, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":254:5:254:11|Undriven input clear_addr on instance bq_fifo, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":254:5:254:11|Undriven input rewind on instance bq_fifo, tying to 0
@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":108:20:108:31|No assignment to wire oq_preeofout

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":108:36:108:47|No assignment to wire bq_preeofout

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":144:20:144:20|No assignment to i
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":67:7:67:21|Synthesizing module pcie_blk_ll_arb

	C_STREAMING=32'b00000000000000000000000000000000
	CPL_STREAMING_PRIORITIZE_P_NP=32'b00000000000000000000000000000000
   Generated name = pcie_blk_ll_arb_0s_0s

@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":477:32:477:42|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":479:32:479:49|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":679:38:679:52|Removing redundant assignment
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":571:0:571:5|Pruning Register llk_rx_src_last_req_n_q 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":556:0:556:5|Pruning Register pnp_waiting 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":510:0:510:5|Pruning Register llk_rx_dst_req_n_q1 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":510:0:510:5|Pruning Register llk_rx_dst_req_n_q2 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":510:0:510:5|Pruning Register final_xfer_d 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":314:0:314:5|Pruning Register next_tc_avail_low 

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":613:0:613:5|Pruning bit 7 of cpl_tlp_rcntr[7:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":613:0:613:5|Pruning bit 6 of cpl_tlp_rcntr[7:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":613:0:613:5|Pruning bit 5 of cpl_tlp_rcntr[7:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":613:0:613:5|Pruning bit 4 of cpl_tlp_rcntr[7:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":613:0:613:5|Pruning bit 7 of cpl_tlp_rcntr_p1[7:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":613:0:613:5|Pruning bit 6 of cpl_tlp_rcntr_p1[7:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":613:0:613:5|Pruning bit 5 of cpl_tlp_rcntr_p1[7:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":613:0:613:5|Pruning bit 4 of cpl_tlp_rcntr_p1[7:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":613:0:613:5|Pruning bit 7 of cpl_tlp_rcntr_p2[7:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":613:0:613:5|Pruning bit 6 of cpl_tlp_rcntr_p2[7:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":613:0:613:5|Pruning bit 5 of cpl_tlp_rcntr_p2[7:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":613:0:613:5|Pruning bit 4 of cpl_tlp_rcntr_p2[7:0] - not in use ...

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":556:0:556:5|Register bit force_service_pnp_queues is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":367:0:367:5|Register bit high_mask[0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":754:0:754:5|Register bit preferred_alt[0] is always 0, optimizing ...
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":754:0:754:5|Pruning Register bit 0 of preferred_alt[1:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":367:0:367:5|Pruning Register bit 0 of high_mask[7:0] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":71:7:71:25|Synthesizing module pcie_blk_plus_ll_rx

	BAR0=32'b11111111111111111111000000000100
	BAR1=32'b11111111111111111111111111111111
	BAR2=32'b00000000000000000000000000000000
	BAR3=32'b00000000000000000000000000000000
	BAR4=32'b00000000000000000000000000000000
	BAR5=32'b00000000000000000000000000000000
	XROM_BAR=32'b11111111111100000000000000000001
	MPS=3'b010
	LEGACY_EP=1'b0
	TRIM_ECRC=32'b00000000000000000000000000000000
	CPL_STREAMING_PRIORITIZE_P_NP=32'b00000000000000000000000000000000
	MPS_DECODE=32'b00000000000000000000001000000000
   Generated name = pcie_blk_plus_ll_rx_Z12_layer0

@W: CS149 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":338:25:338:33|Port width mismatch for port td_ecrc_trim_i.  Formal has width 1, Actual 32
@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":428:2:428:7|Pruning bit 1 of llk_rx_valid_n_d[1:0] - not in use ...

@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 2 of input command of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 3 of input command of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 4 of input command of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 5 of input command of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 6 of input command of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 7 of input command of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 8 of input command of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 9 of input command of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 10 of input command of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 11 of input command of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 12 of input command of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 13 of input command of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 14 of input command of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 15 of input command of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 0 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 1 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 2 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 3 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 4 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 5 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 6 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 7 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 8 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 9 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 10 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 11 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 12 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 13 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 14 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 15 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 16 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 17 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 18 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 19 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 20 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 21 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 22 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 23 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 24 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 25 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 26 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 27 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 28 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 29 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 30 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 31 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 32 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 33 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 34 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 35 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 36 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 37 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 38 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 39 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 40 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 41 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 42 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 43 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 44 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 45 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 46 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 47 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 48 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 49 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 50 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 51 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 52 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 53 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 54 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 55 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 56 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 57 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 58 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 59 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 60 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 61 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 62 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 63 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 256 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 257 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 258 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 259 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 260 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 261 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 262 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 263 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 264 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 265 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 266 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 267 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 268 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 269 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 270 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 271 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 272 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 273 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 274 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 275 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 276 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 277 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 278 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 279 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 280 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 281 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 282 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 283 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 284 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 285 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 286 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 287 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 288 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 289 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 290 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 291 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 292 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 293 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 294 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 295 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 296 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 297 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 298 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 299 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 300 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 301 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 302 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 303 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 304 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 305 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 306 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 307 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 308 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 309 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 310 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 311 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 312 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 313 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 314 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 315 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 316 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 317 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 318 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 319 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 352 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 353 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 354 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 355 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 356 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 357 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 358 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 359 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 360 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 361 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 362 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 363 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 364 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 365 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 366 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 367 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 368 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 369 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 370 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 371 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 372 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 373 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 374 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 375 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 376 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 377 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 378 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 379 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 380 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 381 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 382 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 383 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 384 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 385 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 386 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 387 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 388 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 389 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 390 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 391 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 392 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 393 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 394 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 395 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 396 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 397 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 398 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 399 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 400 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 401 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 402 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 403 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 404 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 405 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 406 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 407 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 408 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 409 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 410 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 411 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 412 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 413 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 414 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 415 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 416 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 417 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 418 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 419 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 420 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 421 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 422 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 423 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 424 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 425 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 426 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 427 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 428 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 429 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 430 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 431 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 432 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 433 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 434 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 435 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 436 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 437 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 438 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 439 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 440 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 441 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 442 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 443 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 444 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 445 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 446 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 447 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 448 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 449 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 450 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 451 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 452 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 453 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 454 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 455 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 456 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 457 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 458 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 459 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 460 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 461 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 462 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 463 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 464 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 465 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 466 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 467 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 468 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 469 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 470 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 471 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 472 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 473 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 474 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 475 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 476 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 477 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 478 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 479 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 480 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 481 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 482 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 483 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 484 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 485 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 486 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 487 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 488 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 489 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 490 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 491 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 492 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 493 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 494 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 495 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 496 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 497 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 498 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 499 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 500 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 501 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 502 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 503 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 504 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 505 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 506 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 507 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 508 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 509 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 510 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 511 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 512 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 513 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 514 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 515 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 516 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 517 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 518 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 519 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 520 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 521 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 522 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 523 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 524 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 525 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 526 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 527 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 528 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 529 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 530 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 531 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 532 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 533 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 534 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 535 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 536 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 537 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 538 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 539 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 540 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 541 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 542 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 543 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 544 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 545 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 546 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 547 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 548 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 549 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 550 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 551 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 552 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 553 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 554 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 555 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 556 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 557 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 558 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 559 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 560 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 561 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 562 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 563 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 564 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 565 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 566 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 567 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 568 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 569 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 570 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 571 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 572 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 573 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 574 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 575 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 576 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 577 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 578 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 579 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 580 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 581 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 582 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 583 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 584 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 585 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 586 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 587 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 588 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 589 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 590 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 591 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 592 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 593 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 594 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 595 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 596 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 597 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 598 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 599 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 600 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 601 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 602 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 603 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 604 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 605 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 606 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 607 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 608 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 609 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 610 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 611 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 612 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 613 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 614 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 615 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 616 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 617 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 618 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 619 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 620 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 621 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 622 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 623 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 624 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 625 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 626 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 627 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 628 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 629 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 630 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 631 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 632 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 633 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 634 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 635 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 636 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 637 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 638 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 639 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 640 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 641 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 642 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 643 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 644 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 645 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 646 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 647 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 648 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 649 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 650 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 651 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 652 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 653 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 654 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 655 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 656 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 657 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 658 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 659 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 660 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 661 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 662 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 663 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 664 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 665 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 666 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 667 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 668 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 669 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 670 of input cfg of instance bar_decoder is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":348:14:348:24|Bit 671 of input cfg of instance bar_decoder is floating
@W: CG188 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":287:14:287:18|All paths in the function do not assign a return value
@W: CG188 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":287:14:287:18|All paths in the function do not assign a return value
@W: CG188 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":259:16:259:20|All paths in the function do not assign a return value
@W: CG188 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":259:16:259:20|All paths in the function do not assign a return value
@W: CG188 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":259:16:259:20|All paths in the function do not assign a return value
@W: CG188 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":259:16:259:20|All paths in the function do not assign a return value
@W: CG188 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":259:16:259:20|All paths in the function do not assign a return value
@W: CG188 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":259:16:259:20|All paths in the function do not assign a return value
@W: CG188 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":257:16:257:20|All paths in the function do not assign a return value
@W: CG188 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":257:16:257:20|All paths in the function do not assign a return value
@W: CG188 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":257:16:257:20|All paths in the function do not assign a return value
@W: CG188 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":257:16:257:20|All paths in the function do not assign a return value
@W: CG188 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":257:16:257:20|All paths in the function do not assign a return value
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":842:7:842:15|Synthesizing module my_SRL16E

	INIT=16'b1111110111111011
   Generated name = my_SRL16E_65019

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":842:7:842:15|Synthesizing module my_SRL16E

	INIT=16'b0000111000011100
   Generated name = my_SRL16E_3612

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":842:7:842:15|Synthesizing module my_SRL16E

	INIT=16'b0011000001100000
   Generated name = my_SRL16E_12384

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":842:7:842:15|Synthesizing module my_SRL16E

	INIT=16'b0101011010101101
   Generated name = my_SRL16E_22189

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":67:7:67:24|Synthesizing module pcie_blk_ll_credit

	C_STREAMING=32'b00000000000000000000000000000000
	C_CALENDAR_STREAMING=32'b00000000000000000000000000000100
	C_CALENDAR_LEN=32'b00000000000000000000000000010000
	C_CALENDAR_SUB_LEN=32'b00000000000000000000000000001100
	C_CALENDAR_SEQ=128'b01101000000010000110100000101100011010000000100001101000001101000110100000001100011010000000100001101000000101000110100011111111
	C_CALENDAR_SUB_SEQ=96'b010000000110000001000100011001000100110001101100001000000010010000101000001011000011000000110100
	MPS=3'b010
	LEGACY_EP=1'b0
	BFM_INIT_FC_PH=32'b00000000000000000000000000000000
	BFM_INIT_FC_PD=32'b00000000000000000000000000000000
	BFM_INIT_FC_NPH=32'b00000000000000000000000000000000
	BFM_INIT_FC_NPD=32'b00000000000000000000000000000000
	BFM_INIT_FC_CPLH=32'b00000000000000000000000000000000
	BFM_INIT_FC_CPLD=32'b00000000000000000000000000000000
	VC0=2'b00
	CREDIT_SEL_PH=3'b000
	CREDIT_SEL_NPH=3'b001
	CREDIT_SEL_CH=3'b010
	CREDIT_SEL_PD=3'b011
	CREDIT_SEL_NPD=3'b100
	CREDIT_SEL_CD=3'b101
	CREDIT_TX_CONS=2'b00
	CREDIT_TX_LIM=2'b01
	CREDIT_RX_ALLO=2'b10
	CREDIT_RX_RCVD=2'b11
	number_srls=32'b00000000000000000000000000000001
	number_srls_sub=32'b00000000000000000000000000000001
	CALTAGINIT1=16'b0001000001000000
	CALTAGINIT0=16'b0001000101000100
	CALINIT7=16'b0000000000000001
	CALINIT6=16'b1010101010101011
	CALINIT5=16'b1011101110101011
	CALINIT4=16'b0000000100000101
	CALINIT3=16'b1111111011111011
	CALINIT2=16'b0001000101000101
	CALSUBINIT6=16'b0000111111000000
	CALSUBINIT5=16'b0000010101111111
	CALSUBINIT4=16'b0000000000000011
	CALSUBINIT3=16'b0000000011001100
	CALSUBINIT2=16'b0000001111010101
	CAL_SUB_ADDR=32'b00000000000000000000000000001011
   Generated name = pcie_blk_ll_credit_Z13_layer0

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":842:7:842:15|Synthesizing module my_SRL16E

	INIT=16'b0001000001000000
   Generated name = my_SRL16E_4160

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":842:7:842:15|Synthesizing module my_SRL16E

	INIT=16'b0001000101000100
   Generated name = my_SRL16E_4420

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":842:7:842:15|Synthesizing module my_SRL16E

	INIT=16'b0000000000000001
   Generated name = my_SRL16E_1

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":842:7:842:15|Synthesizing module my_SRL16E

	INIT=16'b1010101010101011
   Generated name = my_SRL16E_43691

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":842:7:842:15|Synthesizing module my_SRL16E

	INIT=16'b1011101110101011
   Generated name = my_SRL16E_48043

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":842:7:842:15|Synthesizing module my_SRL16E

	INIT=16'b0000000100000101
   Generated name = my_SRL16E_261

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":842:7:842:15|Synthesizing module my_SRL16E

	INIT=16'b1111111011111011
   Generated name = my_SRL16E_65275

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":842:7:842:15|Synthesizing module my_SRL16E

	INIT=16'b0001000101000101
   Generated name = my_SRL16E_4421

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":842:7:842:15|Synthesizing module my_SRL16E

	INIT=16'b0000111111000000
   Generated name = my_SRL16E_4032

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":842:7:842:15|Synthesizing module my_SRL16E

	INIT=16'b0000010101111111
   Generated name = my_SRL16E_1407

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":842:7:842:15|Synthesizing module my_SRL16E

	INIT=16'b0000000000000011
   Generated name = my_SRL16E_3

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":842:7:842:15|Synthesizing module my_SRL16E

	INIT=16'b0000000011001100
   Generated name = my_SRL16E_204

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":842:7:842:15|Synthesizing module my_SRL16E

	INIT=16'b0000001111010101
   Generated name = my_SRL16E_981

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":201:12:201:26|No assignment to wire old_cal_tag_out

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":208:12:208:12|No assignment to i
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":208:14:208:14|No assignment to j
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Pruning Register service_txcon_npd_d 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Pruning Register tx_cd_credits_consumed_trn[11:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Pruning Register l0_stats_cfg_transmitted_cnt[11:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":518:0:518:5|Pruning Register service_txcon_npd 

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":518:0:518:5|Pruning bit 1 of mgmt_stats_credit_sel_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":518:0:518:5|Pruning bit 0 of mgmt_stats_credit_sel_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":647:0:647:5|Pruning bit 11 of reg_nph_alloc[11:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":647:0:647:5|Pruning bit 10 of reg_nph_alloc[11:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":647:0:647:5|Pruning bit 9 of reg_nph_alloc[11:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":647:0:647:5|Pruning bit 8 of reg_nph_alloc[11:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":647:0:647:5|Pruning bit 11 of reg_ph_alloc[11:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":647:0:647:5|Pruning bit 10 of reg_ph_alloc[11:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":647:0:647:5|Pruning bit 9 of reg_ph_alloc[11:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":647:0:647:5|Pruning bit 8 of reg_ph_alloc[11:0] - not in use ...

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_available[0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_available[1] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_available[2] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_available[3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_available[4] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_available[5] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_available[6] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_available[7] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_available[8] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_available[9] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_available[10] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_available[11] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_consumed[0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_consumed[1] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_consumed[2] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_consumed[3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_consumed[4] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_consumed[5] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_consumed[6] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_consumed[7] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_consumed[8] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_consumed[9] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_consumed[10] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":593:0:593:5|Register bit tx_npd_credits_consumed[11] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":636:0:636:5|Register bit tx_pd_credits_available[11] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":518:0:518:5|Register bit mgmt_stats_credit_sel[0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":518:0:518:5|Register bit mgmt_stats_credit_sel[1] is always 0, optimizing ...
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":518:0:518:5|Pruning Register bit 1 of mgmt_stats_credit_sel[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":518:0:518:5|Pruning Register bit 0 of mgmt_stats_credit_sel[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":636:0:636:5|Pruning Register bit 11 of tx_pd_credits_available[11:0] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll.v":64:7:64:17|Synthesizing module pcie_blk_ll

	BAR0=32'b11111111111111111111000000000100
	BAR1=32'b11111111111111111111111111111111
	BAR2=32'b00000000000000000000000000000000
	BAR3=32'b00000000000000000000000000000000
	BAR4=32'b00000000000000000000000000000000
	BAR5=32'b00000000000000000000000000000000
	XROM_BAR=32'b11111111111100000000000000000001
	MPS=3'b010
	LEGACY_EP=1'b0
	TRIM_ECRC=32'b00000000000000000000000000000000
	CPL_STREAMING_PRIORITIZE_P_NP=32'b00000000000000000000000000000000
	C_CALENDAR_LEN=32'b00000000000000000000000000010000
	C_CALENDAR_SUB_LEN=32'b00000000000000000000000000001100
	C_CALENDAR_SEQ=128'b01101000000010000110100000101100011010000000100001101000001101000110100000001100011010000000100001101000000101000110100011111111
	C_CALENDAR_SUB_SEQ=96'b010000000110000001000100011001000100110001101100001000000010010000101000001011000011000000110100
	TX_DATACREDIT_FIX_EN=32'b00000000000000000000000000000001
	TX_DATACREDIT_FIX_1DWONLY=32'b00000000000000000000000000000001
	TX_DATACREDIT_FIX_MARGIN=32'b00000000000000000000000000000110
	TX_CPL_STALL_THRESHOLD=32'b00000000000000000000000000000110
   Generated name = pcie_blk_ll_Z14_layer0

@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":10571:7:10571:10|Synthesizing module LUT5

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":70:7:70:22|Synthesizing module pcie_blk_cf_mgmt

@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":393:38:393:53|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":394:38:394:56|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":404:38:404:53|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":405:38:405:56|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":415:38:415:53|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":416:38:416:56|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":446:35:446:43|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":450:35:450:41|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":451:35:451:50|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":452:35:452:53|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":453:35:453:47|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":454:35:454:44|Removing redundant assignment
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[0]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[1]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[2]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[3]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[4]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[5]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[6]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[7]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[8]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[9]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[10]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[11]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[12]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[13]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[14]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[15]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[16]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[17]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[18]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[19]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[20]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[21]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[22]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[23]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[24]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[25]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[26]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[27]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[28]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[29]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[30]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":133:11:133:25|No assignment to poll_dwaddr_rom[31]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":134:11:134:23|No assignment to poll_dwrw_rom
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[0]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[1]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[2]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[3]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[4]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[5]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[6]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[7]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[8]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[9]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[10]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[11]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[12]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[13]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[14]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[15]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[16]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[17]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[18]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[19]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[20]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[21]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[22]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[23]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[24]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[25]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[26]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[27]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[28]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[29]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[30]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":148:11:148:24|No assignment to cfg_dwaddr_rom[31]
@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":594:2:594:7|Pruning bit 0 of l0_rx_mac_link_error_d[1:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":373:0:373:5|Pruning bit 0 of zero_out_byte[3:0] - not in use ...

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":361:0:361:5|Register bit cfg_dwaddr_trans_reg[7] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":361:0:361:5|Register bit cfg_dwaddr_trans_reg[8] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":361:0:361:5|Register bit cfg_dwaddr_trans_reg[9] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":373:0:373:5|Register bit mgmt_addr[10] is always 0, optimizing ...
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":373:0:373:5|Pruning Register bit 10 of mgmt_addr[10:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":361:0:361:5|Pruning Register bit 9 of cfg_dwaddr_trans_reg[9:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":361:0:361:5|Pruning Register bit 8 of cfg_dwaddr_trans_reg[9:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":361:0:361:5|Pruning Register bit 7 of cfg_dwaddr_trans_reg[9:0] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_errman_cor.v":69:7:69:20|Synthesizing module cmm_errman_cor

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_errman_cnt_en.v":71:7:71:23|Synthesizing module cmm_errman_cnt_en

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_errman_ftl.v":69:7:69:20|Synthesizing module cmm_errman_ftl

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_errman_cpl.v":70:7:70:20|Synthesizing module cmm_errman_cpl

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_errman_ram4x26.v":67:7:67:24|Synthesizing module cmm_errman_ram4x26

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_errman_ram4x26.v":100:2:100:7|Found RAM lutram_data, depth=4, width=50
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_errman_ram8x26.v":67:7:67:24|Synthesizing module cmm_errman_ram8x26

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_errman_ram8x26.v":101:2:101:7|Found RAM lutram_data, depth=8, width=50
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":68:7:68:21|Synthesizing module pcie_blk_cf_err

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":164:32:164:53|No assignment to wire cfg_is_p_and_cpl_abort

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":164:56:164:90|No assignment to wire cfg_is_p_and_cpl_abort_and_send_nfl

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":166:7:166:27|No assignment to wire masterdataparityerror

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":167:7:167:25|No assignment to wire signaledtargetabort

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":168:7:168:25|No assignment to wire receivedtargetabort

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":169:7:169:25|No assignment to wire receivedmasterabort

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":170:7:170:25|No assignment to wire detectedparityerror

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":171:7:171:25|No assignment to wire signaledsystemerror

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":172:7:172:20|No assignment to wire unsupportedreq

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":173:7:173:19|No assignment to wire detectedfatal

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":174:7:174:22|No assignment to wire detectednonfatal

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":175:7:175:25|No assignment to wire detectedcorrectable

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":192:16:192:21|No assignment to cs_fsm
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":469:2:469:7|Register bit reg_cmt_wr_hdr[48] is always 0, optimizing ...
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":68:7:68:21|Synthesizing module pcie_blk_cf_arb

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_00[7] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_01[0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_01[1] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_01[2] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_01[3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_01[7] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_02[0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_02[1] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_02[2] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_02[3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_02[6] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_02[7] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_03[1] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_03[2] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_03[3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_03[4] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_03[5] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_03[6] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_03[7] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_06[4] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit byte_06[6] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit bytes_12_to_15[0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Register bit bytes_12_to_15[1] is always 0, optimizing ...
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 7 of byte_01[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 3 of byte_01[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 2 of byte_01[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 1 of byte_01[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 0 of byte_01[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 7 of byte_02[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 6 of byte_02[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 3 of byte_02[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 2 of byte_02[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 1 of byte_02[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 0 of byte_02[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 7 of byte_03[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 6 of byte_03[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 5 of byte_03[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 4 of byte_03[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 3 of byte_03[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 2 of byte_03[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 1 of byte_03[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 6 of byte_06[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 4 of byte_06[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 1 of bytes_12_to_15[31:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 0 of bytes_12_to_15[31:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 7 of byte_00[7:0] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_pwr.v":67:7:67:21|Synthesizing module pcie_blk_cf_pwr

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_intr.v":58:7:58:14|Synthesizing module cmm_intr

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_soft_int.v":69:7:69:22|Synthesizing module pcie_soft_cf_int

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf.v":68:7:68:17|Synthesizing module pcie_blk_cf

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf.v":232:14:232:24|No assignment to wire send_intr32

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf.v":233:14:233:24|No assignment to wire send_intr64

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf.v":244:14:244:22|No assignment to wire mis_laddr

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf.v":245:14:245:22|No assignment to wire mis_haddr

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_if.v":64:7:64:17|Synthesizing module pcie_blk_if

	BAR0=32'b11111111111111111111000000000100
	BAR1=32'b11111111111111111111111111111111
	BAR2=32'b00000000000000000000000000000000
	BAR3=32'b00000000000000000000000000000000
	BAR4=32'b00000000000000000000000000000000
	BAR5=32'b00000000000000000000000000000000
	XROM_BAR=32'b11111111111100000000000000000001
	MPS=3'b010
	LEGACY_EP=1'b0
	TRIM_ECRC=32'b00000000000000000000000000000000
	CPL_STREAMING_PRIORITIZE_P_NP=32'b00000000000000000000000000000000
	C_CALENDAR_LEN=32'b00000000000000000000000000010000
	C_CALENDAR_SUB_LEN=32'b00000000000000000000000000001100
	C_CALENDAR_SEQ=128'b01101000000010000110100000101100011010000000100001101000001101000110100000001100011010000000100001101000000101000110100011111111
	C_CALENDAR_SUB_SEQ=96'b010000000110000001000100011001000100110001101100001000000010010000101000001011000011000000110100
	TX_CPL_STALL_THRESHOLD=32'b00000000000000000000000000000110
	TX_DATACREDIT_FIX_EN=32'b00000000000000000000000000000001
	TX_DATACREDIT_FIX_1DWONLY=32'b00000000000000000000000000000001
	TX_DATACREDIT_FIX_MARGIN=32'b00000000000000000000000000000110
   Generated name = pcie_blk_if_Z15_layer0

@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_if.v":510:30:510:30|Undriven input max_read_request_size on instance cf_bridge, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_if.v":511:25:511:25|Undriven input max_payload_size on instance cf_bridge, tying to 0
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/extend_clk.v":78:7:78:16|Synthesizing module extend_clk

	CLKRATIO=32'b00000000000000000000000000000100
   Generated name = extend_clk_4s

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":122:9:122:19|Synthesizing module pcie_ep_top

	G_USER_RESETS=32'b00000000000000000000000000000000
	G_SIM=32'b00000000000000000000000000000000
	G_CHIPSCOPE=32'b00000000000000000000000000000000
	INTF_CLK_FREQ=32'b00000000000000000000000000000000
	REF_CLK_FREQ=32'b00000000000000000000000000000000
	USE_V5FXT=32'b00000000000000000000000000000000
	VEN_ID=16'b0001000011101110
	DEV_ID=16'b0000000000000111
	REV_ID=8'b00000000
	CLASS_CODE=24'b000001010000000000000000
	BAR0=32'b11111111111111111111000000000100
	BAR1=32'b11111111111111111111111111111111
	BAR2=32'b00000000000000000000000000000000
	BAR3=32'b00000000000000000000000000000000
	BAR4=32'b00000000000000000000000000000000
	BAR5=32'b00000000000000000000000000000000
	CARDBUS_CIS_PTR=32'b00000000000000000000000000000000
	SUBSYS_VEN_ID=16'b0001000011101110
	SUBSYS_ID=16'b0000000000000111
	XROM_BAR=32'b11111111111100000000000000000001
	INTR_MSG_NUM=5'b00000
	SLT_IMPL=32'b00000000000000000000000000000000
	DEV_PORT_TYPE=4'b0000
	CAP_VER=4'b0001
	CAPT_SLT_PWR_LIM_SC=2'b00
	CAPT_SLT_PWR_LIM_VA=8'b00000000
	PWR_INDI_PRSNT=32'b00000000000000000000000000000000
	ATTN_INDI_PRSNT=32'b00000000000000000000000000000000
	ATTN_BUTN_PRSNT=32'b00000000000000000000000000000000
	EP_L1_ACCPT_LAT=3'b111
	EP_L0s_ACCPT_LAT=3'b111
	EXT_TAG_FLD_SUP=32'b00000000000000000000000000000001
	PHANTM_FUNC_SUP=2'b01
	MPS=3'b010
	L1_EXIT_LAT=3'b111
	L0s_EXIT_LAT=3'b111
	ASPM_SUP=2'b01
	MAX_LNK_WDT=6'b000001
	MAX_LNK_SPD=4'b0001
	TRM_TLP_DGST_ECRC=32'b00000000000000000000000000000000
	FRCE_NOSCRMBL=32'b00000000000000000000000000000000
	INFINITECOMPLETIONS=32'b01010100010100100101010101000101
	VC0_CREDITS_PH=32'b00000000000000000000000000001000
	VC0_CREDITS_NPH=32'b00000000000000000000000000001000
	CPL_STREAMING_PRIORITIZE_P_NP=32'b00000000000000000000000000000000
	SLOT_CLOCK_CONFIG=32'b01010100010100100101010101000101
	C_CALENDAR_LEN=32'b00000000000000000000000000010000
	C_CALENDAR_SEQ=128'b01101000000010000110100000101100011010000000100001101000001101000110100000001100011010000000100001101000000101000110100011111111
	C_CALENDAR_SUB_LEN=32'b00000000000000000000000000001100
	C_CALENDAR_SUB_SEQ=96'b010000000110000001000100011001000100110001101100001000000010010000101000001011000011000000110100
	TX_DATACREDIT_FIX_EN=32'b00000000000000000000000000000001
	TX_DATACREDIT_FIX_1DWONLY=32'b00000000000000000000000000000001
	TX_DATACREDIT_FIX_MARGIN=32'b00000000000000000000000000000110
	TX_CPL_STALL_THRESHOLD=32'b00000000000000000000000000000110
	PME_SUP=5'b00000
	D2_SUP=32'b00000000000000000000000000000000
	D1_SUP=32'b00000000000000000000000000000000
	AUX_CT=3'b000
	DSI=32'b00000000000000000000000000000000
	PME_CLK=32'b00000000000000000000000000000000
	PM_CAP_VER=3'b010
	MSI_VECTOR=3'b000
	MSI_8BIT_EN=1'b0
	PWR_CON_D0_STATE=8'b00000000
	CON_SCL_FCTR_D0_STATE=8'b00000000
	PWR_CON_D1_STATE=8'b00000000
	CON_SCL_FCTR_D1_STATE=8'b00000000
	PWR_CON_D2_STATE=8'b00000000
	CON_SCL_FCTR_D2_STATE=8'b00000000
	PWR_CON_D3_STATE=8'b00000000
	CON_SCL_FCTR_D3_STATE=8'b00000000
	PWR_DIS_D0_STATE=8'b00000000
	DIS_SCL_FCTR_D0_STATE=8'b00000000
	PWR_DIS_D1_STATE=8'b00000000
	DIS_SCL_FCTR_D1_STATE=8'b00000000
	PWR_DIS_D2_STATE=8'b00000000
	DIS_SCL_FCTR_D2_STATE=8'b00000000
	PWR_DIS_D3_STATE=8'b00000000
	DIS_SCL_FCTR_D3_STATE=8'b00000000
	TXDIFFBOOST=32'b01010100010100100101010101000101
	GTDEBUGPORTS=32'b00000000000000000000000000000000
	INTF_CLK_RATIO=32'b00000000000000000000000000000100
	BAR0_ENABLED=1'b1
	BAR0_IO_OR_MEM=1'b0
	BAR0_32_OR_64=1'b1
	BAR0_LOG2_EP=64'b0000000000000000000000000000000000000000000000000001000000000000
	BAR0_LOG2_LEGACY=64'b0000000000000000000000000000000000000000000000000001000000000000
	BAR0_LOG2=64'b0000000000000000000000000000000000000000000000000001000000000000
	BAR0_MASKWIDTH=6'b001100
	BAR1_ENABLED=32'b00000000000000000000000000000000
	BAR1_IO_OR_MEM=1'b1
	BAR1_LOG2_EP=64'b0000000000000000000000000000000000000000000000000000000001000000
	BAR1_LOG2_LEGACY=64'b0000000000000000000000000000000000000000000000000000000000010000
	BAR1_LOG2=64'b0000000000000000000000000000000000000000000000000000000001000000
	BAR1_MASKWIDTH=6'b000110
	BAR2_ENABLED=1'b0
	BAR2_IO_OR_MEM=1'b0
	BAR2_32_OR_64=1'b0
	BAR2_LOG2_EP=64'b0000000000000000000000000000000100000000000000000000000000000000
	BAR2_LOG2_LEGACY=64'b0000000000000000000000000000000100000000000000000000000000000000
	BAR2_LOG2=64'b0000000000000000000000000000000100000000000000000000000000000000
	BAR2_MASKWIDTH=6'b100000
	BAR3_ENABLED=32'b00000000000000000000000000000000
	BAR3_IO_OR_MEM=1'b0
	BAR3_LOG2_EP=64'b0000000000000000000000000000000100000000000000000000000000000000
	BAR3_LOG2_LEGACY=64'b0000000000000000000000000000000100000000000000000000000000000000
	BAR3_LOG2=64'b0000000000000000000000000000000100000000000000000000000000000000
	BAR3_MASKWIDTH=6'b100000
	BAR4_ENABLED=1'b0
	BAR4_IO_OR_MEM=1'b0
	BAR4_32_OR_64=1'b0
	BAR4_LOG2_EP=64'b0000000000000000000000000000000100000000000000000000000000000000
	BAR4_LOG2_LEGACY=64'b0000000000000000000000000000000100000000000000000000000000000000
	BAR4_LOG2=64'b0000000000000000000000000000000100000000000000000000000000000000
	BAR4_MASKWIDTH=6'b100000
	BAR5_ENABLED=32'b00000000000000000000000000000000
	BAR5_IO_OR_MEM=1'b0
	BAR5_LOG2_EP=64'b0000000000000000000000000000000100000000000000000000000000000000
	BAR5_LOG2_LEGACY=64'b0000000000000000000000000000000100000000000000000000000000000000
	BAR5_LOG2=64'b0000000000000000000000000000000100000000000000000000000000000000
	BAR5_MASKWIDTH=6'b100000
	FEATURE_ENABLE=32'b00000000000000000000000000000001
	FEATURE_DISABLE=32'b00000000000000000000000000000000
	TX_NFTS=32'b00000000000000000000000011111111
	RETRY_RAM=32'b00000000000000000000000000001001
	VC0_RXFIFO_P=32'b00000000000000000000100011000000
	VC0_RXFIFO_NP=32'b00000000000000000000000011000000
	VC0_RXFIFO_CPL=32'b00000000000000000000100111011000
	VC0_TXFIFO_P=32'b00000000000000000000100000000000
	VC0_TXFIFO_NP=32'b00000000000000000000000011000000
	VC0_TXFIFO_CPL=32'b00000000000000000000100000000000
   Generated name = pcie_ep_top_Z16_layer0

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":408:15:408:18|No assignment to wire maxp

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":409:15:409:38|No assignment to wire fe_l0_rx_dll_tlp_ecrc_ok

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":410:15:410:46|No assignment to wire fe_l0_dll_tx_pm_dllp_outstanding

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":413:15:413:43|No assignment to wire fe_l0_mac_upstream_downstream

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":420:15:420:33|No assignment to wire fe_l0_dll_vc_status

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":424:15:424:35|No assignment to wire fe_l0_dll_as_rx_state

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":425:15:425:35|No assignment to wire fe_l0_dll_as_tx_state

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":426:15:426:48|No assignment to wire fe_l0_as_autonomous_init_completed

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":428:15:428:35|No assignment to wire fe_l0_unlock_received

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":429:15:429:37|No assignment to wire fe_l0_corr_err_msg_rcvd

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":430:15:430:38|No assignment to wire fe_l0_fatal_err_msg_rcvd

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":431:15:431:41|No assignment to wire fe_l0_nonfatal_err_msg_rcvd

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":432:15:432:34|No assignment to wire fe_l0_err_msg_req_id

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":433:15:433:36|No assignment to wire fe_l0_fwd_corr_err_out

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":434:15:434:37|No assignment to wire fe_l0_fwd_fatal_err_out

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":435:15:435:40|No assignment to wire fe_l0_fwd_nonfatal_err_out

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":437:15:437:51|No assignment to wire fe_l0_received_assert_inta_legacy_int

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":438:15:438:51|No assignment to wire fe_l0_received_assert_intb_legacy_int

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":439:15:439:51|No assignment to wire fe_l0_received_assert_intc_legacy_int

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":440:15:440:51|No assignment to wire fe_l0_received_assert_intd_legacy_int

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":441:15:441:53|No assignment to wire fe_l0_received_deassert_inta_legacy_int

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":442:15:442:53|No assignment to wire fe_l0_received_deassert_intb_legacy_int

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":443:15:443:53|No assignment to wire fe_l0_received_deassert_intc_legacy_int

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":444:15:444:53|No assignment to wire fe_l0_received_deassert_intd_legacy_int

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":459:15:459:47|No assignment to wire fe_l0_attention_indicator_control

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":460:15:460:43|No assignment to wire fe_l0_power_indicator_control

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":461:15:461:44|No assignment to wire fe_l0_power_controller_control

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":462:15:462:54|No assignment to wire fe_l0_toggle_electromechanical_interlock

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":463:15:463:29|No assignment to wire fe_l0_rx_beacon

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":467:15:467:31|No assignment to wire fe_l0_pme_req_out

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":468:15:468:26|No assignment to wire fe_l0_pme_en

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":469:15:469:41|No assignment to wire fe_l0_pwr_inhibit_transfers

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":470:15:470:32|No assignment to wire fe_l0_pwr_l1_state

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":471:15:471:40|No assignment to wire fe_l0_pwr_l23_ready_device

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":475:15:475:29|No assignment to wire fe_l0_rx_dll_pm

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":476:15:476:34|No assignment to wire fe_l0_rx_dll_pm_type

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":477:15:477:37|No assignment to wire fe_l0_tx_dll_pm_updated

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":481:15:481:42|No assignment to wire fe_l0_dll_rx_ack_outstanding

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":482:15:482:38|No assignment to wire fe_l0_dll_tx_outstanding

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":483:15:483:45|No assignment to wire fe_l0_dll_tx_non_fc_outstanding

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":484:15:484:34|No assignment to wire fe_l0_rx_dll_tlp_end

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":485:15:485:39|No assignment to wire fe_l0_tx_dll_sbfc_updated

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":486:15:486:36|No assignment to wire fe_l0_rx_dll_sbfc_data

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":487:15:487:38|No assignment to wire fe_l0_rx_dll_sbfc_update

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":488:15:488:47|No assignment to wire fe_l0_tx_dll_fc_npost_byp_updated

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":489:15:489:46|No assignment to wire fe_l0_tx_dll_fc_post_ord_updated

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":490:15:490:45|No assignment to wire fe_l0_tx_dll_fc_cmpl_mc_updated

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":491:15:491:44|No assignment to wire fe_l0_rx_dll_fc_npost_byp_cred

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":492:15:492:46|No assignment to wire fe_l0_rx_dll_fc_npost_byp_update

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":493:15:493:43|No assignment to wire fe_l0_rx_dll_fc_post_ord_cred

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":494:15:494:45|No assignment to wire fe_l0_rx_dll_fc_post_ord_update

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":495:15:495:42|No assignment to wire fe_l0_rx_dll_fc_cmpl_mc_cred

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":496:15:496:44|No assignment to wire fe_l0_rx_dll_fc_cmpl_mc_update

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":497:15:497:32|No assignment to wire fe_l0_uc_byp_found

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":498:15:498:32|No assignment to wire fe_l0_uc_ord_found

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":499:15:499:28|No assignment to wire fe_l0_mc_found

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":500:15:500:34|No assignment to wire fe_l0_transformed_vc

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":502:14:502:29|No assignment to wire mem_tx_tc_select

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":503:14:503:31|No assignment to wire mem_tx_fifo_select

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":504:14:504:26|No assignment to wire mem_tx_enable

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":505:14:505:26|No assignment to wire mem_tx_header

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":506:14:506:25|No assignment to wire mem_tx_first

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":507:14:507:24|No assignment to wire mem_tx_last

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":509:14:509:27|No assignment to wire mem_tx_discard

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":510:14:510:24|No assignment to wire mem_tx_data

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":511:14:511:28|No assignment to wire mem_tx_complete

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":512:14:512:29|No assignment to wire mem_rx_tc_select

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":513:14:513:31|No assignment to wire mem_rx_fifo_select

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":514:14:514:27|No assignment to wire mem_rx_request

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":515:14:515:22|No assignment to wire mem_debug

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":518:14:518:35|No assignment to wire fe_rx_posted_available

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":519:14:519:39|No assignment to wire fe_rx_non_posted_available

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":520:14:520:39|No assignment to wire fe_rx_completion_available

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":521:14:521:35|No assignment to wire fe_rx_config_available

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":523:14:523:33|No assignment to wire fe_rx_posted_partial

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":524:14:524:37|No assignment to wire fe_rx_non_posted_partial

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":525:14:525:37|No assignment to wire fe_rx_completion_partial

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":526:14:526:33|No assignment to wire fe_rx_config_partial

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":528:14:528:30|No assignment to wire fe_rx_request_end

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":529:14:529:24|No assignment to wire fe_rx_valid

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":530:14:530:25|No assignment to wire fe_rx_header

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":531:14:531:24|No assignment to wire fe_rx_first

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":532:14:532:23|No assignment to wire fe_rx_last

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":533:14:533:26|No assignment to wire fe_rx_discard

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":534:14:534:23|No assignment to wire fe_rx_data

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":535:14:535:25|No assignment to wire fe_tc_status

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":537:14:537:31|No assignment to wire fe_tx_posted_ready

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":538:14:538:35|No assignment to wire fe_tx_non_posted_ready

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":539:14:539:35|No assignment to wire fe_tx_completion_ready

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":540:14:540:31|No assignment to wire fe_tx_config_ready

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":541:14:541:24|No assignment to wire fe_leds_out

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":586:14:586:39|No assignment to wire llk_rx_ch_posted_partial_n

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":587:14:587:43|No assignment to wire llk_rx_ch_non_posted_partial_n

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":588:14:588:43|No assignment to wire llk_rx_ch_completion_partial_n

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":592:14:592:24|No assignment to wire cfg_reset_b

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":593:14:593:23|No assignment to wire grestore_b

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":594:14:594:18|No assignment to wire gwe_b

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":595:14:595:20|No assignment to wire ghigh_b

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":604:14:604:21|No assignment to wire ILA_DATA

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":610:14:610:17|No assignment to wire clk0

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":611:14:611:18|No assignment to wire clkfb

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":612:14:612:18|No assignment to wire clkdv

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_ep.v":613:14:613:26|No assignment to wire not_connected

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcieblk.v":57:7:57:13|Synthesizing module pcieblk

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/xilinx_pci_exp_ep.v":45:11:45:27|Synthesizing module xilinx_pci_exp_ep

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/xilinx_pci_exp_ep.v":162:54:162:71|No assignment to wire cfg_err_locked_n_c

@W: CG360 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/xilinx_pci_exp_ep.v":173:54:173:69|No assignment to wire cfg_to_turnoff_n

@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":2388:7:2388:12|Synthesizing module FIFO36

@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":2459:7:2459:15|Synthesizing module FIFO36_72

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tm/speed_tm.sv":26:7:26:14|Synthesizing module speed_tm

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/microcode.sv":19:7:19:19|Synthesizing module microcode_rom

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":227:7:227:21|Synthesizing module fetch_stage_dma

	newsch=1'b1
   Generated name = fetch_stage_dma_1

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":39:28:39:34|Synthesizing module spr_ram

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libiu.sv":308:18:308:22|No assignment to sprdo.pc_we
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libiu.sv":308:25:308:30|No assignment to sprdo.npc_we
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libiu.sv":314:18:314:25|No assignment to sprdo.archr_we
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libiu.sv":315:18:315:23|No assignment to sprdo.psr_we
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libiu.sv":326:22:326:26|No assignment to sprdo.ts_we
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[0].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[1].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[2].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[3].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[4].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[5].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[6].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[7].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[8].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[9].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[10].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[11].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[12].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[13].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[14].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[15].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[16].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[17].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[18].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[19].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[20].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[21].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[22].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[23].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[24].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[25].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[26].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[27].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[28].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[29].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[30].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[31].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[32].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[33].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[34].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[35].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[36].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[37].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[38].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[39].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[40].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[41].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[42].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[43].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[44].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[45].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[46].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[47].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[48].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[49].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[50].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[51].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[52].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[53].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[54].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[55].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[56].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[57].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[58].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[59].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[60].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[61].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[62].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register psr[63].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[0].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[1].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[2].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[3].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[4].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[5].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[6].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[7].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[8].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[9].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[10].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[11].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[12].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[13].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[14].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[15].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[16].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[17].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[18].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[19].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[20].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[21].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[22].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[23].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[24].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[25].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[26].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[27].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[28].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[29].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[30].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[31].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[32].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[33].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[34].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[35].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[36].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[37].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[38].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[39].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[40].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[41].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[42].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[43].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[44].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[45].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[46].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[47].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[48].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[49].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[50].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[51].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[52].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[53].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[54].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[55].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[56].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[57].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[58].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[59].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[60].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[61].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[62].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register archr[63].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[0].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[1].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[2].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[3].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[4].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[5].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[6].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[7].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[8].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[9].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[10].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[11].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[12].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[13].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[14].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[15].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[16].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[17].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[18].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[19].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[20].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[21].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[22].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[23].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[24].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[25].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[26].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[27].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[28].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[29].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[30].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[31].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[32].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[33].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[34].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[35].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[36].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[37].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[38].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[39].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[40].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[41].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[42].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[43].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[44].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[45].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[46].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[47].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[48].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[49].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[50].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[51].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[52].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[53].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[54].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[55].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[56].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[57].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[58].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[59].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[60].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[61].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[62].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Pruning Register ts[63].parity 

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":127:1:127:9|Register bit parity.archr is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":127:1:127:9|Register bit parity.npc is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":127:1:127:9|Register bit parity.pc is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":127:1:127:9|Register bit parity.psr is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":127:1:127:9|Register bit parity.ts is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":127:1:127:9|Register bit parity.y is always 0, optimizing ...
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":243:22:243:26|No assignment to rthid
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":339:1:339:9|Pruning Register delr.spr.ts_we 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":339:1:339:9|Pruning Register delr.spr.psr_we 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":339:1:339:9|Pruning Register delr.spr.archr_we 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":339:1:339:9|Pruning Register delr.spr.npc_we 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":339:1:339:9|Pruning Register delr.spr.pc_we 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":339:1:339:9|Pruning Register delr.parity.psr 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":339:1:339:9|Pruning Register delr.parity.y 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":339:1:339:9|Pruning Register delr.parity.ts 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":339:1:339:9|Pruning Register delr.parity.archr 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":339:1:339:9|Pruning Register delr.parity.npc 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":339:1:339:9|Pruning Register delr.parity.pc 

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":339:1:339:9|Register bit delr.tid_parity is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":339:1:339:9|Register bit der.ts.ldst_a is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":339:1:339:9|Register bit der.ts.asi[4] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":339:1:339:9|Register bit der.ts.asi[3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":339:1:339:9|Register bit der.ts.asi[2] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":339:1:339:9|Register bit der.ts.asi[1] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":339:1:339:9|Register bit der.ts.asi[0] is always 0, optimizing ...
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":451:7:451:18|Synthesizing module decode_stage

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":460:17:460:20|No assignment to ncwp
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libiu.sv":188:8:188:12|No assignment to rrin.wovrf
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libiu.sv":189:8:189:12|No assignment to rrin.wundf
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Register bit regr.wovrf is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Register bit regr.wundf is always 0, optimizing ...
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/techmap.sv":246:7:246:13|Synthesizing module regfile

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":29:27:29:38|Synthesizing module xcv5_regfile

@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":185:24:185:24|Undriven input CASCADEINLATA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":186:24:186:24|Undriven input CASCADEINREGA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":187:24:187:24|Undriven input CASCADEINLATB on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":188:24:188:24|Undriven input CASCADEINREGB on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":193:14:193:14|Undriven input DIA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":194:15:194:15|Undriven input DIPA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":185:24:185:24|Undriven input CASCADEINLATA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":186:24:186:24|Undriven input CASCADEINREGA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":187:24:187:24|Undriven input CASCADEINLATB on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":188:24:188:24|Undriven input CASCADEINREGB on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":193:14:193:14|Undriven input DIA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":194:15:194:15|Undriven input DIPA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":185:24:185:24|Undriven input CASCADEINLATA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":186:24:186:24|Undriven input CASCADEINREGA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":187:24:187:24|Undriven input CASCADEINLATB on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":188:24:188:24|Undriven input CASCADEINREGB on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":193:14:193:14|Undriven input DIA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":194:15:194:15|Undriven input DIPA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":185:24:185:24|Undriven input CASCADEINLATA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":186:24:186:24|Undriven input CASCADEINREGA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":187:24:187:24|Undriven input CASCADEINLATB on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":188:24:188:24|Undriven input CASCADEINREGB on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":193:14:193:14|Undriven input DIA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":194:15:194:15|Undriven input DIPA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":185:24:185:24|Undriven input CASCADEINLATA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":186:24:186:24|Undriven input CASCADEINREGA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":187:24:187:24|Undriven input CASCADEINLATB on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":188:24:188:24|Undriven input CASCADEINREGB on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":193:14:193:14|Undriven input DIA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":194:15:194:15|Undriven input DIPA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":185:24:185:24|Undriven input CASCADEINLATA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":186:24:186:24|Undriven input CASCADEINREGA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":187:24:187:24|Undriven input CASCADEINLATB on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":188:24:188:24|Undriven input CASCADEINREGB on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":193:14:193:14|Undriven input DIA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":194:15:194:15|Undriven input DIPA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":185:24:185:24|Undriven input CASCADEINLATA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":186:24:186:24|Undriven input CASCADEINREGA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":187:24:187:24|Undriven input CASCADEINLATB on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":188:24:188:24|Undriven input CASCADEINREGB on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":193:14:193:14|Undriven input DIA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":194:15:194:15|Undriven input DIPA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":185:24:185:24|Undriven input CASCADEINLATA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":186:24:186:24|Undriven input CASCADEINREGA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":187:24:187:24|Undriven input CASCADEINLATB on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":188:24:188:24|Undriven input CASCADEINREGB on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":193:14:193:14|Undriven input DIA on instance regfile, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":194:15:194:15|Undriven input DIPA on instance regfile, tying to 0
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":36:12:36:18|No assignment to bit 0 of rparity[0]
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":36:12:36:18|No assignment to bit 1 of rparity[0]
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":36:12:36:18|No assignment to bit 2 of rparity[0]
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":36:12:36:18|No assignment to bit 0 of rparity[1]
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":36:12:36:18|No assignment to bit 1 of rparity[1]
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":36:12:36:18|No assignment to bit 2 of rparity[1]
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":134:1:134:9|Register bit op1_parity[0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":134:1:134:9|Register bit op1_parity[1] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":134:1:134:9|Register bit op1_parity[2] is always 0, optimizing ...
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":134:1:134:9|Pruning Register bit 2 of op1_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":134:1:134:9|Pruning Register bit 1 of op1_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":134:1:134:9|Pruning Register bit 0 of op1_parity[6:0] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":765:7:765:22|Synthesizing module regacc_stage_dma

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/techmap.sv":265:7:265:15|Synthesizing module fpregfile

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":27:7:27:20|Synthesizing module xcv5_fpregfile

@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":132:18:132:18|Undriven input CASCADEINLATA on instance fpregfile_0, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":133:18:133:18|Undriven input CASCADEINREGA on instance fpregfile_0, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":134:18:134:18|Undriven input CASCADEINLATB on instance fpregfile_0, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":135:18:135:18|Undriven input CASCADEINREGB on instance fpregfile_0, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":140:8:140:8|Undriven input DIA on instance fpregfile_0, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":141:9:141:9|Undriven input DIPA on instance fpregfile_0, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":171:18:171:18|Undriven input CASCADEINLATA on instance fpregfile_1, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":172:18:172:18|Undriven input CASCADEINREGA on instance fpregfile_1, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":173:18:173:18|Undriven input CASCADEINLATB on instance fpregfile_1, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":174:18:174:18|Undriven input CASCADEINREGB on instance fpregfile_1, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":179:8:179:8|Undriven input DIA on instance fpregfile_1, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":180:9:180:9|Undriven input DIPA on instance fpregfile_1, tying to 0
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":33:12:33:19|No assignment to bit 0 of rparity1
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":33:12:33:19|No assignment to bit 1 of rparity1
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":33:12:33:19|No assignment to bit 2 of rparity1
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":33:22:33:29|No assignment to bit 0 of rparity2
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":33:22:33:29|No assignment to bit 1 of rparity2
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":33:22:33:29|No assignment to bit 2 of rparity2
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":31:18:31:24|No assignment to delr1.old_cwp
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning Register delr1.wovrf 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning Register delr1.wundf 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning Register delr2.old_cwp[2:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning Register delr2.wundf 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning Register delr2.wovrf 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning Register er.aludata.msd.parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning Register er.aludata.msd.op2zero 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning Register er.aludata.msd.mode[2:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning Register er.aludata.al.genflag[2:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning Register er.aludata.al.dsp_ctrl.alumode[3:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning Register er.aludata.al.dsp_ctrl.opmode[6:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning Register er.aludata.carryin 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning Register er.aludata.op2[31:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning Register er.aludata.op1[31:0] 

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 5 of genblk163.genblk164.fpop1_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 4 of genblk163.genblk164.fpop1_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 3 of genblk163.genblk164.fpop1_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 2 of genblk163.genblk164.fpop1_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 1 of genblk163.genblk164.fpop1_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 0 of genblk163.genblk164.fpop1_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 5 of genblk163.genblk164.fpop2_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 4 of genblk163.genblk164.fpop2_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 3 of genblk163.genblk164.fpop2_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 2 of genblk163.genblk164.fpop2_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 1 of genblk163.genblk164.fpop2_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 0 of genblk163.genblk164.fpop2_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 5 of genblk163.genblk164.fpop3_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 4 of genblk163.genblk164.fpop3_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 3 of genblk163.genblk164.fpop3_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 2 of genblk163.genblk164.fpop3_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 1 of genblk163.genblk164.fpop3_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 0 of genblk163.genblk164.fpop3_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 5 of genblk163.genblk164.fpop4_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 4 of genblk163.genblk164.fpop4_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 3 of genblk163.genblk164.fpop4_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 2 of genblk163.genblk164.fpop4_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 1 of genblk163.genblk164.fpop4_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":991:3:991:11|Pruning bit 0 of genblk163.genblk164.fpop4_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning bit 5 of op1_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning bit 4 of op1_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning bit 3 of op1_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning bit 2 of op1_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning bit 1 of op1_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning bit 0 of op1_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning bit 5 of op2_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning bit 4 of op2_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning bit 3 of op2_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning bit 2 of op2_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning bit 1 of op2_parity_d[6:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning bit 0 of op2_parity_d[6:0] - not in use ...

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Register bit exr.aludata.msd.parity is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Register bit exr.aludata.al.dsp_ctrl.opmode[6] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Register bit er.tt[4] is always 0, optimizing ...
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":963:0:963:8|Pruning Register bit 4 of er.tt[5:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Pruning Register bit 6 of exr.aludata.al.dsp_ctrl.opmode[6:0] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/techmap.sv":136:7:136:21|Synthesizing module alu_adder_logic

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/tech_xilinx.sv":8:7:8:12|Synthesizing module DSP48E

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":20:7:20:26|Synthesizing module xcv5_alu_adder_logic

@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":191:6:191:6|Undriven input ACIN on instance adder_logic, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":192:6:192:6|Undriven input BCIN on instance adder_logic, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":193:13:193:13|Undriven input CARRYCASCIN on instance adder_logic, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":194:12:194:12|Undriven input MULTSIGNIN on instance adder_logic, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":195:6:195:6|Undriven input PCIN on instance adder_logic, tying to 0
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.divz is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.parity_error is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.wry is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.parity is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[1] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[2] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[4] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[5] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[6] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[7] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[8] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[9] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[10] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[11] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[12] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[13] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[14] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[15] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[16] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[17] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[18] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[19] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[20] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[21] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[22] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[23] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[24] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[25] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[26] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[27] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[28] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[29] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[30] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Register bit alu_res.y.y[31] is always 0, optimizing ...
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/alu.sv":72:7:72:21|Synthesizing module execution_stage

	DSPINREG=32'b00000000000000000000000000000001
	DOREG=1'b1
	FASTMUL=1'b1
   Generated name = execution_stage_1s_1_1

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu.sv":138:7:138:17|Synthesizing module div_in_fifo

@N: CG179 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu.sv":180:19:180:27|Removing redundant assignment
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu_fast.sv":19:8:19:27|Synthesizing module xalu_div_output_dbuf

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libxalu.sv":44:16:44:18|No assignment to dor.res
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libxalu.sv":45:15:45:15|No assignment to dor.N
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libxalu.sv":46:15:46:15|No assignment to dor.Z
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libxalu.sv":47:15:47:15|No assignment to dor.V
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libxalu.sv":48:15:48:20|No assignment to dor.parity
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libiu.sv":69:20:69:20|No assignment to dor.y.y
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libiu.sv":70:20:70:25|No assignment to dor.y.parity
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu.sv":287:7:287:20|Synthesizing module xalu_valid_buf

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/techmap.sv":176:7:176:22|Synthesizing module alu_mul_shf_fast

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":387:7:387:27|Synthesizing module xcv5_alu_mul_shf_fast

@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":478:10:478:10|Undriven input RSTA on instance dsp_mul_0, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":479:19:479:19|Undriven input RSTALLCARRYIN on instance dsp_mul_0, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":480:16:480:16|Undriven input RSTALUMODE on instance dsp_mul_0, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":481:10:481:10|Undriven input RSTB on instance dsp_mul_0, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":482:10:482:10|Undriven input RSTC on instance dsp_mul_0, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":483:13:483:13|Undriven input RSTCTRL on instance dsp_mul_0, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":484:10:484:10|Undriven input RSTP on instance dsp_mul_0, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":492:7:492:7|Undriven input C on instance dsp_mul_0, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":493:10:493:10|Undriven input ACIN on instance dsp_mul_0, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":494:10:494:10|Undriven input BCIN on instance dsp_mul_0, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":495:17:495:17|Undriven input CARRYCASCIN on instance dsp_mul_0, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":496:16:496:16|Undriven input MULTSIGNIN on instance dsp_mul_0, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":497:10:497:10|Undriven input PCIN on instance dsp_mul_0, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":530:7:530:7|Undriven input B on instance dsp_mul_1, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":548:10:548:10|Undriven input RSTA on instance dsp_mul_1, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":549:19:549:19|Undriven input RSTALLCARRYIN on instance dsp_mul_1, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":550:16:550:16|Undriven input RSTALUMODE on instance dsp_mul_1, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":551:10:551:10|Undriven input RSTB on instance dsp_mul_1, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":552:10:552:10|Undriven input RSTC on instance dsp_mul_1, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":553:13:553:13|Undriven input RSTCTRL on instance dsp_mul_1, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":554:10:554:10|Undriven input RSTP on instance dsp_mul_1, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":561:7:561:7|Undriven input C on instance dsp_mul_1, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":562:10:562:10|Undriven input ACIN on instance dsp_mul_1, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":563:17:563:17|Undriven input CARRYCASCIN on instance dsp_mul_1, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":564:16:564:16|Undriven input MULTSIGNIN on instance dsp_mul_1, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":614:10:614:10|Undriven input RSTA on instance dsp_mul_2, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":615:19:615:19|Undriven input RSTALLCARRYIN on instance dsp_mul_2, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":616:16:616:16|Undriven input RSTALUMODE on instance dsp_mul_2, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":617:10:617:10|Undriven input RSTB on instance dsp_mul_2, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":618:10:618:10|Undriven input RSTC on instance dsp_mul_2, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":619:13:619:13|Undriven input RSTCTRL on instance dsp_mul_2, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":620:10:620:10|Undriven input RSTP on instance dsp_mul_2, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":629:10:629:10|Undriven input ACIN on instance dsp_mul_2, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":630:10:630:10|Undriven input BCIN on instance dsp_mul_2, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":631:7:631:7|Undriven input C on instance dsp_mul_2, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":632:17:632:17|Undriven input CARRYCASCIN on instance dsp_mul_2, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":633:16:633:16|Undriven input MULTSIGNIN on instance dsp_mul_2, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":666:7:666:7|Undriven input B on instance dsp_mul_3, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":667:10:667:10|Undriven input ACIN on instance dsp_mul_3, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":685:10:685:10|Undriven input RSTA on instance dsp_mul_3, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":686:19:686:19|Undriven input RSTALLCARRYIN on instance dsp_mul_3, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":687:16:687:16|Undriven input RSTALUMODE on instance dsp_mul_3, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":688:10:688:10|Undriven input RSTB on instance dsp_mul_3, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":689:10:689:10|Undriven input RSTC on instance dsp_mul_3, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":690:13:690:13|Undriven input RSTCTRL on instance dsp_mul_3, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":691:10:691:10|Undriven input RSTP on instance dsp_mul_3, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":700:7:700:7|Undriven input C on instance dsp_mul_3, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":701:17:701:17|Undriven input CARRYCASCIN on instance dsp_mul_3, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":702:16:702:16|Undriven input MULTSIGNIN on instance dsp_mul_3, tying to 0
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/techmap.sv":196:7:196:13|Synthesizing module alu_div

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":423:7:423:18|Synthesizing module xcv5_alu_div

@N: CG179 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":610:23:610:37|Removing redundant assignment
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Pruning Register op1_parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Pruning Register op2_parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Pruning Register misc_parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Pruning Register y_parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Pruning Register parity_detected 

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Pruning bit 32 of rd.q[32:0] - not in use ...

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.parity is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.parity is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[31] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[30] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[29] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[28] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[27] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[26] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[25] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[24] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[23] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[22] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[21] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[20] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[19] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[18] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[17] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[16] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[15] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[14] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[13] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[12] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[11] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[10] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[9] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[8] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[7] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[6] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[5] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[4] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[2] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[1] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Register bit ro.data.y.y[0] is always 0, optimizing ...
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Pruning Register ro.data.N 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu_fast.sv":48:7:48:18|Synthesizing module xalu_if_fast

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu_fast.sv":62:33:62:36|No assignment to ifr.divz
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libiu.sv":105:15:105:17|No assignment to v_xalu_out.wry
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu_fast.sv":156:1:156:9|Pruning Register ifr.tid[5:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu_fast.sv":156:1:156:9|Pruning Register ifr.xalu_res.y.parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu_fast.sv":156:1:156:9|Pruning Register ifr.xalu_res.y.y[31:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu_fast.sv":156:1:156:9|Pruning Register ifr.xalu_res.parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu_fast.sv":156:1:156:9|Pruning Register ifr.res_ready.parity 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":18:7:18:12|Synthesizing module sh_reg

	WIDTH=32'b00000000000000000000000000000111
	DEPTH=32'b00000000000000000000000000010101
   Generated name = sh_reg_7s_21s

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":18:7:18:12|Synthesizing module sh_reg

	WIDTH=32'b00000000000000000000000001000100
	DEPTH=32'b00000000000000000000000000000011
   Generated name = sh_reg_68s_3s

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":18:7:18:12|Synthesizing module sh_reg

	WIDTH=32'b00000000000000000000000001000100
	DEPTH=32'b00000000000000000000000000000010
   Generated name = sh_reg_68s_2s

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":18:7:18:12|Synthesizing module sh_reg

	WIDTH=32'b00000000000000000000000001000100
	DEPTH=32'b00000000000000000000000000001010
   Generated name = sh_reg_68s_10s

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":18:7:18:12|Synthesizing module sh_reg

	WIDTH=32'b00000000000000000000000000000110
	DEPTH=32'b00000000000000000000000000000100
   Generated name = sh_reg_6s_4s

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":18:7:18:12|Synthesizing module sh_reg

	WIDTH=32'b00000000000000000000000010001111
	DEPTH=32'b00000000000000000000000000000010
   Generated name = sh_reg_143s_2s

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_conv_sp_dp.v":36:7:36:19|Synthesizing module fp_conv_sp_dp

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_addsub_dp.v":36:7:36:18|Synthesizing module fp_addsub_dp

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_mult_dp.v":36:7:36:16|Synthesizing module fp_mult_dp

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_conv_dp_sp.v":36:7:36:19|Synthesizing module fp_conv_dp_sp

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_cmp_dp.v":36:7:36:15|Synthesizing module fp_cmp_dp

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":401:7:401:12|Synthesizing module mux4x1

	DWIDTH=32'b00000000000000000000000001000000
   Generated name = mux4x1_64s

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":199:7:199:13|Synthesizing module fp_dtoi

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning Register carry 

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 63 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 62 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 61 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 60 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 59 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 58 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 57 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 56 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 55 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 54 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 53 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 52 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 51 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 50 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 49 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 48 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 47 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 46 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 45 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 44 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 43 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 42 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 41 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 40 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 39 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 38 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 37 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 36 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 35 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 34 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 33 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 32 of significand_r[4][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 63 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 62 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 61 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 60 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 59 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 58 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 57 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 56 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 55 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 54 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 53 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 52 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 51 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 50 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 49 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 48 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 47 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 46 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 45 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 44 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 43 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 42 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 41 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 40 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 39 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 38 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 37 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 36 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 35 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 34 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 33 of significand_r[3][63:0] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning bit 32 of significand_r[3][63:0] - not in use ...

@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Feedback mux created for signal significand_r[4][31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Feedback mux created for signal significand_r[3][31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Feedback mux created for signal sign_r[4:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Feedback mux created for signal mantissa_zero_r[4:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Feedback mux created for signal significand_r[2][63:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Feedback mux created for signal significand_r[1][63:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Feedback mux created for signal significand_r[0][63:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Feedback mux created for signal rdy. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Feedback mux created for signal overflow. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Feedback mux created for signal invalid_op. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Feedback mux created for signal index_r[2][12:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Feedback mux created for signal index_r[1][12:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Feedback mux created for signal index_r[0][12:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Feedback mux created for signal exp_r_4_[10:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Feedback mux created for signal exp_r_3_[10:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Feedback mux created for signal exp_r_2_[10:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Feedback mux created for signal exp_r_1_[10:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Feedback mux created for signal exp_r_0_[10:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Feedback mux created for signal dout[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Register bit significand_r[0][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Register bit significand_r[0][1] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Register bit significand_r[0][2] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Register bit significand_r[0][3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Register bit significand_r[0][4] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Register bit significand_r[0][5] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Register bit significand_r[0][6] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Register bit significand_r[0][7] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Register bit significand_r[0][8] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Register bit significand_r[0][9] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Register bit significand_r[0][10] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Register bit significand_r[0][63] is always 1, optimizing ...
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning Register bit 63 of significand_r[0][63:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning Register bit 10 of significand_r[0][63:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning Register bit 9 of significand_r[0][63:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning Register bit 8 of significand_r[0][63:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning Register bit 7 of significand_r[0][63:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning Register bit 6 of significand_r[0][63:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning Register bit 5 of significand_r[0][63:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning Register bit 4 of significand_r[0][63:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning Register bit 3 of significand_r[0][63:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning Register bit 2 of significand_r[0][63:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning Register bit 1 of significand_r[0][63:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning Register bit 0 of significand_r[0][63:0] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_itod.v":36:7:36:13|Synthesizing module fp_itod

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_itos.v":36:7:36:13|Synthesizing module fp_itos

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":401:7:401:12|Synthesizing module mux4x1

	DWIDTH=32'b00000000000000000000000000100000
   Generated name = mux4x1_32s

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":3:7:3:13|Synthesizing module fp_stoi

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Pruning Register carry 

@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Feedback mux created for signal sign_r[4:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Feedback mux created for signal mantissa_zero_r[4:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Feedback mux created for signal significand_r[4][31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Feedback mux created for signal significand_r[3][31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Feedback mux created for signal significand_r[2][31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Feedback mux created for signal significand_r[1][31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Feedback mux created for signal significand_r[0][31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Feedback mux created for signal rdy. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Feedback mux created for signal overflow. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Feedback mux created for signal invalid_op. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Feedback mux created for signal index_r[2][9:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Feedback mux created for signal index_r[1][9:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Feedback mux created for signal index_r[0][9:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Feedback mux created for signal exp_r_4_[7:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Feedback mux created for signal exp_r_3_[7:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Feedback mux created for signal exp_r_2_[7:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Feedback mux created for signal exp_r_1_[7:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Feedback mux created for signal exp_r_0_[7:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Feedback mux created for signal dout[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Register bit significand_r[0][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Register bit significand_r[0][1] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Register bit significand_r[0][2] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Register bit significand_r[0][3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Register bit significand_r[0][4] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Register bit significand_r[0][5] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Register bit significand_r[0][6] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Register bit significand_r[0][7] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Register bit significand_r[0][31] is always 1, optimizing ...
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Pruning Register bit 31 of significand_r[0][31:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Pruning Register bit 7 of significand_r[0][31:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Pruning Register bit 6 of significand_r[0][31:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Pruning Register bit 5 of significand_r[0][31:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Pruning Register bit 4 of significand_r[0][31:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Pruning Register bit 3 of significand_r[0][31:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Pruning Register bit 2 of significand_r[0][31:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Pruning Register bit 1 of significand_r[0][31:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Pruning Register bit 0 of significand_r[0][31:0] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":32:8:32:27|Synthesizing module fpu_fpop_output_dbuf

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":70:8:70:27|Synthesizing module fpu_fcmp_output_dbuf

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":106:7:106:12|Synthesizing module fpu_if

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":123:36:123:43|No assignment to stod_rdy
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libxalu.sv":17:24:17:26|No assignment to xalu_ififo_data.tid
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libxalu.sv":24:9:24:18|No assignment to xalu_ififo_data.op1_parity
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libxalu.sv":24:21:24:30|No assignment to xalu_ififo_data.op2_parity
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/memory_mmu.sv":400:7:400:18|Synthesizing module memory_stage

	INREG=32'b00000000000000000000000000000001
   Generated name = memory_stage_1s

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/memory_mmu.sv":427:21:427:25|No assignment to delrin.wovrf
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/memory_mmu.sv":428:21:428:25|No assignment to delrin.wundf
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/memory_mmu.sv":634:2:634:10|Pruning Register delr.immu_data.ctx_reg[3:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/memory_mmu.sv":634:2:634:10|Pruning Register delr.immu_data.ctrl_reg.e 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/memory_mmu.sv":634:2:634:10|Pruning Register delr.immu_data.ctrl_reg.nf 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/memory_mmu.sv":634:2:634:10|Pruning Register delr.immu_data.tlbmiss 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/memory_mmu.sv":634:2:634:10|Pruning Register delr.immu_data.ft[4:2] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/memory_mmu.sv":634:2:634:10|Pruning Register delr.immu_data.exception 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/memory_mmu.sv":634:2:634:10|Pruning Register delr.immu_data.at[7:5] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/memory_mmu.sv":634:2:634:10|Pruning Register delr.immu_data.l[9:8] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/memory_mmu.sv":634:2:634:10|Pruning Register delr.wundf 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/memory_mmu.sv":634:2:634:10|Pruning Register delr.wovrf 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":460:7:460:25|Synthesizing module exception_stage_dma

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libiu.sv":318:22:318:26|No assignment to crin.spr.valid
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Register bit comr_r.spr.run is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Register bit comr_r.spr.valid is always 0, optimizing ...
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":434:7:434:13|Synthesizing module immu_if

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":18:7:18:26|Synthesizing module mmu_control_register

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":42:7:42:26|Synthesizing module mmu_context_register

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":23:7:23:13|Synthesizing module immutlb

	LARGEPAGETLB=1'b1
	LUTRAMDDR=32'b00000000000000000000000000000000
   Generated name = immutlb_1_0s

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/techmap.sv":457:7:457:13|Synthesizing module itlbram

	fpgatech=1'b0
	ECC=32'b01010100010100100101010101000101
	ECCSCRUB=40'b0100011001000001010011000101001101000101
   Generated name = itlbram_0_TRUE_FALSE

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/itlbram.sv":20:7:20:18|Synthesizing module xcv5_itlbram

	ECC=32'b01010100010100100101010101000101
	ECCSCRUB=40'b0100011001000001010011000101001101000101
   Generated name = xcv5_itlbram_TRUE_FALSE

@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/itlbram.sv":66:9:66:9|Undriven input DIP on instance tlb_ram, tying to 0
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":19:7:19:24|Synthesizing module itlbram_2way_split

@N: CL226 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":19:7:19:24|Turning on resource sharing in module itlbram_2way_split (attribute syn_sharing has been specified)
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":297:3:297:11|Pruning Register r_walk_stat.parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":291:5:291:13|Pruning Register genblk114.genblk116.r_walk_result.parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[0].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[1].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[2].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[3].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[4].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[5].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[6].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[7].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[8].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[9].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[10].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[11].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[12].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[13].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[14].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[15].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[16].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[17].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[18].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[19].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[20].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[21].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[22].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[23].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[24].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[25].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[26].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[27].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[28].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[29].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[30].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[31].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[32].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[33].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[34].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[35].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[36].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[37].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[38].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[39].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[40].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[41].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[42].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[43].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[44].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[45].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[46].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[47].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[48].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[49].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[50].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[51].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[52].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[53].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[54].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[55].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[56].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[57].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[58].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[59].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[60].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[61].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[62].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Pruning Register walk_stat[63].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[0].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[1].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[2].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[3].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[4].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[5].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[6].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[7].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[8].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[9].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[10].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[11].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[12].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[13].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[14].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[15].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[16].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[17].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[18].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[19].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[20].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[21].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[22].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[23].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[24].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[25].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[26].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[27].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[28].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[29].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[30].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[31].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[32].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[33].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[34].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[35].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[36].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[37].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[38].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[39].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[40].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[41].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[42].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[43].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[44].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[45].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[46].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[47].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[48].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[49].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[50].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[51].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[52].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[53].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[54].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[55].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[56].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[57].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[58].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[59].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[60].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[61].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[62].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Pruning Register genblk114.genblk116.walk_result[63].parity 

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":78:33:78:41|No assignment to mmumem_en
@N: CL226 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":23:7:23:13|Turning on resource sharing in module immutlb_1_0s (attribute syn_sharing has been specified)
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":195:8:195:16|Pruning Register flush_rstate.parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":189:3:189:11|Pruning Register genblk123.genblk125.flush_rdata.parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":158:8:158:16|Pruning Register delr1_iu2tlb.index1[14:12] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":158:8:158:16|Pruning Register delr2_iu2tlb.index1[14:12] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":158:8:158:16|Pruning Register delr2_iu2tlb.tid[5:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[0].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[1].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[2].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[3].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[4].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[5].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[6].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[7].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[8].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[9].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[10].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[11].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[12].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[13].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[14].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[15].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[16].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[17].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[18].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[19].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[20].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[21].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[22].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[23].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[24].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[25].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[26].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[27].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[28].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[29].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[30].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[31].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[32].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[33].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[34].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[35].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[36].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[37].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[38].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[39].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[40].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[41].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[42].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[43].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[44].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[45].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[46].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[47].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[48].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[49].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[50].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[51].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[52].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[53].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[54].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[55].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[56].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[57].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[58].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[59].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[60].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[61].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[62].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Pruning Register flush_state[63].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[0].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[1].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[2].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[3].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[4].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[5].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[6].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[7].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[8].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[9].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[10].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[11].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[12].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[13].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[14].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[15].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[16].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[17].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[18].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[19].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[20].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[21].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[22].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[23].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[24].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[25].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[26].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[27].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[28].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[29].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[30].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[31].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[32].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[33].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[34].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[35].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[36].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[37].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[38].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[39].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[40].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[41].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[42].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[43].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[44].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[45].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[46].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[47].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[48].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[49].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[50].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[51].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[52].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[53].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[54].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[55].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[56].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[57].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[58].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[59].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[60].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[61].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[62].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Pruning Register genblk123.genblk125.flush_data[63].parity 

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":474:22:474:26|No assignment to paddr
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":560:1:560:9|Pruning Register delr_if.tid[5:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":560:1:560:9|Pruning Register delr_de.exception 

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":560:1:560:9|Pruning bit 11 of delr_if.vpc[31:2] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":560:1:560:9|Pruning bit 10 of delr_if.vpc[31:2] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":560:1:560:9|Pruning bit 9 of delr_if.vpc[31:2] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":560:1:560:9|Pruning bit 8 of delr_if.vpc[31:2] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":560:1:560:9|Pruning bit 7 of delr_if.vpc[31:2] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":560:1:560:9|Pruning bit 6 of delr_if.vpc[31:2] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":560:1:560:9|Pruning bit 5 of delr_if.vpc[31:2] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":560:1:560:9|Pruning bit 4 of delr_if.vpc[31:2] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":560:1:560:9|Pruning bit 3 of delr_if.vpc[31:2] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":560:1:560:9|Pruning bit 2 of delr_if.vpc[31:2] - not in use ...

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":301:7:301:13|Synthesizing module dmmu_if

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":25:7:25:13|Synthesizing module dmmutlb

	LARGEPAGETLB=1'b1
	LUTRAMDDR=1'b0
	DTLBDOREG=32'b00000000000000000000000000000001
   Generated name = dmmutlb_1_0s_1s

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/techmap.sv":442:7:442:13|Synthesizing module dtlbram

	fpgatech=1'b0
	ECC=32'b01010100010100100101010101000101
	ECCSCRUB=40'b0100011001000001010011000101001101000101
	DOREG=32'b00000000000000000000000000000001
   Generated name = dtlbram_0_TRUE_FALSE_1s

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dtlbram.sv":21:7:21:18|Synthesizing module xcv5_dtlbram

	ECC=32'b01010100010100100101010101000101
	ECCSCRUB=40'b0100011001000001010011000101001101000101
	DOREG=32'b00000000000000000000000000000001
   Generated name = xcv5_dtlbram_TRUE_FALSE_1s

@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dtlbram.sv":61:9:61:9|Undriven input DIP on instance tlb_ram, tying to 0
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/dtlb_2way_split.sv":20:7:20:24|Synthesizing module dtlbram_2way_split

	LUTRAMDDR=32'b00000000000000000000000000000001
	DTLBDOREG=32'b00000000000000000000000000000001
   Generated name = dtlbram_2way_split_1s_1s

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libmmu.sv":282:32:282:33|No assignment to tlbram2iu.wb
@N: CL226 :"/home/kramer/sparcmt_hysim/lib/cpu/dtlb_2way_split.sv":20:7:20:24|Turning off resource sharing in module dtlbram_2way_split_1s_1s (attribute syn_sharing has been specified)
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":68:33:68:39|No assignment to tlbstat
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":69:33:69:41|No assignment to mmumem_en
@N: CL226 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":25:7:25:13|Turning on resource sharing in module dmmutlb_1_0s_1s (attribute syn_sharing has been specified)
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":174:8:174:16|Pruning Register d_flush_rstate.parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":174:8:174:16|Pruning Register r_flush_rstate.parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":168:12:168:20|Pruning Register genblk139.genblk141.flush_rdata.parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[0].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[1].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[2].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[3].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[4].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[5].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[6].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[7].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[8].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[9].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[10].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[11].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[12].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[13].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[14].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[15].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[16].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[17].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[18].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[19].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[20].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[21].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[22].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[23].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[24].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[25].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[26].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[27].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[28].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[29].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[30].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[31].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[32].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[33].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[34].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[35].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[36].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[37].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[38].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[39].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[40].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[41].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[42].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[43].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[44].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[45].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[46].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[47].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[48].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[49].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[50].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[51].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[52].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[53].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[54].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[55].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[56].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[57].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[58].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[59].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[60].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[61].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[62].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Pruning Register flush_state[63].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[0].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[1].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[2].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[3].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[4].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[5].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[6].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[7].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[8].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[9].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[10].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[11].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[12].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[13].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[14].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[15].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[16].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[17].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[18].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[19].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[20].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[21].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[22].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[23].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[24].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[25].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[26].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[27].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[28].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[29].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[30].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[31].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[32].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[33].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[34].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[35].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[36].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[37].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[38].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[39].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[40].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[41].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[42].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[43].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[44].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[45].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[46].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[47].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[48].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[49].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[50].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[51].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[52].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[53].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[54].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[55].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[56].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[57].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[58].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[59].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[60].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[61].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[62].parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Pruning Register genblk139.genblk141.flush_data[63].parity 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":92:7:92:40|Synthesizing module mmu_context_table_pointer_register

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/mmuwalk.sv":94:7:94:20|Synthesizing module mmuwalk_buffer

	LUTRAMDDR=32'b00000000000000000000000000000000
   Generated name = mmuwalk_buffer_0s

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/mmuwalk.sv":171:7:171:13|Synthesizing module mmuwalk

@N: CL226 :"/home/kramer/sparcmt_hysim/lib/cpu/mmuwalk.sv":171:7:171:13|Turning on resource sharing in module mmuwalk (attribute syn_sharing has been specified)
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":114:7:114:31|Synthesizing module mmu_fault_status_register

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":133:7:133:32|Synthesizing module mmu_fault_address_register

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libmmu.sv":477:13:477:24|No assignment to dmmu2iu.parity_error
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":366:31:366:37|No assignment to tlbmiss
@N: CL226 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":301:7:301:13|Turning on resource sharing in module dmmu_if (attribute syn_sharing has been specified)
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":554:2:554:10|Pruning Register delr_m2.pte.r 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":554:2:554:10|Pruning Register delr_m2.pte.m 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":554:2:554:10|Pruning Register delr_m2.pte.c 

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":554:2:554:10|Pruning bit 31 of delr_m2.pte.ppn[31:8] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":554:2:554:10|Pruning bit 30 of delr_m2.pte.ppn[31:8] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":554:2:554:10|Pruning bit 29 of delr_m2.pte.ppn[31:8] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":554:2:554:10|Pruning bit 28 of delr_m2.pte.ppn[31:8] - not in use ...

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":554:2:554:10|Pruning Register delr_xc.pte.r 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":554:2:554:10|Pruning Register delr_xc.pte.m 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":554:2:554:10|Pruning Register delr_xc.pte.c 

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":554:2:554:10|Pruning bit 31 of delr_xc.pte.ppn[31:8] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":554:2:554:10|Pruning bit 30 of delr_xc.pte.ppn[31:8] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":554:2:554:10|Pruning bit 29 of delr_xc.pte.ppn[31:8] - not in use ...

@W: CL265 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":554:2:554:10|Pruning bit 28 of delr_xc.pte.ppn[31:8] - not in use ...

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/techmap.sv":290:7:290:16|Synthesizing module icache_ram

	fpgatech=32'b00000000000000000000000000000001
	tagprot=32'b00000000000000000000000000000001
	dataprot=32'b00000000000000000000000000000010
	read2x=32'b00000000000000000000000000000001
	write2x=32'b00000000000000000000000000000001
	NONECCDRAM=32'b01010100010100100101010101000101
	ECCSCRUB=40'b0100011001000001010011000101001101000101
   Generated name = icache_ram_1s_1s_2s_1s_1s_TRUE_FALSE

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/tech_xilinx.sv":80:7:80:15|Synthesizing module RAMB18SDP

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/icacheram.sv":55:7:55:21|Synthesizing module xcv5_icache_ram

	tagprot=32'b00000000000000000000000000000001
	dataprot=32'b00000000000000000000000000000010
	read2x=32'b00000000000000000000000000000001
	write2x=32'b00000000000000000000000000000001
	NONECCDRAM=32'b01010100010100100101010101000101
	ECCSCRUB=40'b0100011001000001010011000101001101000101
   Generated name = xcv5_icache_ram_1s_2s_1s_1s_TRUE_FALSE

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/libcache.sv":71:24:71:24|No assignment to iu_out.tag.tag.D
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/libcache.sv":102:27:102:27|No assignment to iu_out.data.data.D
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/libcache.sv":111:30:111:30|No assignment to iu_out.data.ecc_parity.D
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/libcache.sv":71:24:71:24|No assignment to mem_out.tag.tag.D
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/libcache.sv":101:27:101:27|No assignment to mem_out.data.data.I
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/libcache.sv":102:27:102:27|No assignment to mem_out.data.data.D
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/libcache.sv":110:30:110:30|No assignment to mem_out.data.ecc_parity.I
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/libcache.sv":111:30:111:30|No assignment to mem_out.data.ecc_parity.D
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/icacheram.sv":158:1:158:9|Pruning Register deser_ecc_parity[15:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/icacheram.sv":149:1:149:9|Pruning Register deser_ecc_parity[31:16] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/icache.sv":27:7:27:12|Synthesizing module icache

	AUTORECOVER=32'b00000000000000000000000000000000
	CACHEDATAPROT=32'b00000000000000000000000000000010
	read2x=32'b00000000000000000000000000000001
	write2x=32'b00000000000000000000000000000001
	NONECCDRAM=40'b0100011001000001010011000101001101000101
   Generated name = icache_0s_2s_1s_1s_FALSE

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":162:44:162:44|No assignment to iu2cacheram.read.index.D
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":175:44:175:44|No assignment to iu2cacheram.write.index.D
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":101:27:101:27|No assignment to iu2cacheram.write.data.data.I
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":102:27:102:27|No assignment to iu2cacheram.write.data.data.D
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":110:30:110:30|No assignment to iu2cacheram.write.data.ecc_parity.I
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":111:30:111:30|No assignment to iu2cacheram.write.data.ecc_parity.D
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":85:8:85:12|No assignment to iu2cacheram.write.data.ecc_error.sberr
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":86:8:86:12|No assignment to iu2cacheram.write.data.ecc_error.dberr
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":188:21:188:21|No assignment to iu2cacheram.write.we_data.D
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":71:24:71:24|No assignment to new_itag.tag.D
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/icache.sv":83:9:83:18|No assignment to delr_de.tid_parity
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/../mem/libmemif.sv":63:46:63:46|No assignment to mem_cmd.ret_index.D
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/../mem/libmemif.sv":76:12:76:12|No assignment to mem_cmd.cmd.D
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/icache.sv":230:1:230:9|Pruning Register delr_if.req.index.D[7:4] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/icache.sv":230:1:230:9|Pruning Register delr_if.replay 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/icache.sv":230:1:230:9|Pruning Register delr_if.tid_parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/icache.sv":230:1:230:9|Pruning Register delr_de.req.index.D[7:4] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/icache.sv":230:1:230:9|Pruning Register delr_de.replay 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/techmap.sv":324:7:324:16|Synthesizing module dcache_ram

	fpgatech=32'b00000000000000000000000000000001
	tagprot=32'b00000000000000000000000000000001
	dataprot=32'b00000000000000000000000000000010
	read2x=32'b00000000000000000000000000000001
	write2x=32'b00000000000000000000000000000001
	NONECCDRAM=40'b0100011001000001010011000101001101000101
	ECCSCRUB=40'b0100011001000001010011000101001101000101
   Generated name = dcache_ram_1s_1s_2s_1s_1s_FALSE_FALSE

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dcacheram.sv":53:7:53:21|Synthesizing module xcv5_dcache_ram

	tagprot=32'b00000000000000000000000000000001
	dataprot=32'b00000000000000000000000000000010
	read2x=32'b00000000000000000000000000000001
	write2x=32'b00000000000000000000000000000001
	NONECCDRAM=40'b0100011001000001010011000101001101000101
	ECCSCRUB=40'b0100011001000001010011000101001101000101
   Generated name = xcv5_dcache_ram_1s_2s_1s_1s_FALSE_FALSE

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/libcache.sv":70:24:70:24|No assignment to iu_out.tag.tag.I
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/libcache.sv":101:27:101:27|No assignment to iu_out.data.data.I
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/libcache.sv":110:30:110:30|No assignment to iu_out.data.ecc_parity.I
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/libcache.sv":70:24:70:24|No assignment to mem_out.tag.tag.I
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/libcache.sv":101:27:101:27|No assignment to mem_out.data.data.I
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/../../../cpu/libcache.sv":110:30:110:30|No assignment to mem_out.data.ecc_parity.I
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dcacheram.sv":153:1:153:9|Pruning Register mem_rsel 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":38:7:38:10|Synthesizing module mshr

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":74:7:74:16|Synthesizing module dcache_udc

	CACHEDATAPROT=32'b00000000000000000000000000000010
	AUTORECOVER=32'b00000000000000000000000000000000
	read2x=32'b00000000000000000000000000000001
	write2x=32'b00000000000000000000000000000001
	MMUREFBIT=32'b00000000000000000000000000000000
	MMUDIRTYBIT=32'b00000000000000000000000000000000
	NONECCDRAM=40'b0100011001000001010011000101001101000101
   Generated name = dcache_udc_2s_0s_1s_1s_0s_0s_FALSE

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":161:44:161:44|No assignment to iu2cacheram.read.index.I
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":174:44:174:44|No assignment to iu2cacheram.write.index.I
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":101:27:101:27|No assignment to iu2cacheram.write.data.data.I
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":110:30:110:30|No assignment to iu2cacheram.write.data.ecc_parity.I
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":111:30:111:30|No assignment to bit 8 of iu2cacheram.write.data.ecc_parity.D
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":111:30:111:30|No assignment to bit 9 of iu2cacheram.write.data.ecc_parity.D
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":111:30:111:30|No assignment to bit 10 of iu2cacheram.write.data.ecc_parity.D
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":111:30:111:30|No assignment to bit 11 of iu2cacheram.write.data.ecc_parity.D
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":111:30:111:30|No assignment to bit 12 of iu2cacheram.write.data.ecc_parity.D
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":111:30:111:30|No assignment to bit 13 of iu2cacheram.write.data.ecc_parity.D
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":111:30:111:30|No assignment to bit 14 of iu2cacheram.write.data.ecc_parity.D
@W: CG134 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":111:30:111:30|No assignment to bit 15 of iu2cacheram.write.data.ecc_parity.D
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":85:8:85:12|No assignment to iu2cacheram.write.data.ecc_error.sberr
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":86:8:86:12|No assignment to iu2cacheram.write.data.ecc_error.dberr
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/libcache.sv":161:44:161:44|No assignment to delr_xc.req.index.I
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/../mem/libmemif.sv":62:46:62:46|No assignment to mem_cmd.ret_index.I
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/cpu/../mem/libmemif.sv":75:12:75:12|No assignment to mem_cmd.cmd.I
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":564:2:564:8|Bit 19 of input iu_in of instance dc_bram is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":564:2:564:8|Bit 20 of input iu_in of instance dc_bram is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":564:2:564:8|Bit 21 of input iu_in of instance dc_bram is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":564:2:564:8|Bit 22 of input iu_in of instance dc_bram is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":564:2:564:8|Bit 23 of input iu_in of instance dc_bram is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":564:2:564:8|Bit 24 of input iu_in of instance dc_bram is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":564:2:564:8|Bit 25 of input iu_in of instance dc_bram is floating
@W: CL245 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":564:2:564:8|Bit 26 of input iu_in of instance dc_bram is floating
@W: CL217 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":327:4:327:5|always_comb did not infer combinatorial logic
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":514:2:514:10|Register bit delr_xc.tid_parity is always 0, optimizing ...
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":103:7:103:23|Synthesizing module imem_cmd_fifo_sdr

@N: CG179 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":128:29:128:30|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":147:23:147:27|Removing redundant assignment
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/../cpu/libcache.sv":162:44:162:44|No assignment to bram_addr.index.D
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":140:1:140:9|Register bit bram_addr.index.I[4] is always 0, optimizing ...
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":140:1:140:9|Pruning Register bit 4 of bram_addr.index.I[7:4] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":300:7:300:18|Synthesizing module mem_stat_buf

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":322:8:322:14|Synthesizing module imem_if

	INITCREDIT=32'b00000000000000000000000000000010
	read2x=32'b00000000000000000000000000000001
	write2x=32'b00000000000000000000000000000001
   Generated name = imem_if_2s_1s_1s

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/../cpu/libcache.sv":175:44:175:44|No assignment to mem2cacheram.write.index.D
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/../cpu/libcache.sv":188:21:188:21|No assignment to mem2cacheram.write.we_data.D
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/libmemif.sv":128:22:128:34|No assignment to mem_out_v.cmdfifo_empty
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/libmemif.sv":115:50:115:50|No assignment to mem_out_v.s1.ret_index.D
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/libmemif.sv":102:28:102:28|No assignment to mem_out_v.s2.addr_prefix.D
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":358:26:358:38|No assignment to dec_xfer_ccnt
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":549:1:549:9|Pruning Register rmem_cmd.cmd.D[1:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":549:1:549:9|Pruning Register rmem_cmd.ret_index.D[7:5] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":549:1:549:9|Pruning Register rmem_cmd.tid_parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":431:1:431:9|Pruning Register xfer_ctrl_r.ccnt[6:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":431:1:431:9|Pruning Register xfer_ctrl_r.fifo_re 

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":549:1:549:9|Register bit luterr is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":549:1:549:9|Register bit to_mem.s1.tid_index_parity is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":549:1:549:9|Register bit to_mem.s1.ret_index.D[7] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":549:1:549:9|Register bit to_mem.s1.ret_index.D[6] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":549:1:549:9|Register bit to_mem.s1.ret_index.D[5] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[31] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[30] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[29] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[28] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[27] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[26] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[25] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[24] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[23] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[22] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[21] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[20] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[19] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[18] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[17] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[16] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[15] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[14] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[13] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[12] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[11] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[10] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[9] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":575:4:575:12|Register bit genblk157.genblk159.mem_out_addr_prefix.D[8] is always 0, optimizing ...
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":241:7:241:23|Synthesizing module dmem_cmd_fifo_sdr

@N: CG179 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":264:29:264:30|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":286:23:286:27|Removing redundant assignment
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/../cpu/libcache.sv":161:44:161:44|No assignment to bram_addr.index.I
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":596:7:596:13|Synthesizing module dmem_if

	INITCREDIT=32'b00000000000000000000000000000010
	read2x=32'b00000000000000000000000000000001
	write2x=32'b00000000000000000000000000000001
	nonblocking=32'b00000000000000000000000000000001
   Generated name = dmem_if_2s_1s_1s_1s

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/../cpu/libcache.sv":174:44:174:44|No assignment to mem2cacheram.write.index.I
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/../cpu/libcache.sv":187:21:187:21|No assignment to mem2cacheram.write.we_data.I
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/libmemif.sv":128:22:128:34|No assignment to mem_out_v.cmdfifo_empty
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/libmemif.sv":114:50:114:50|No assignment to mem_out_v.s1.ret_index.I
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/libmemif.sv":101:26:101:26|No assignment to mem_out_v.s2.addr_prefix.I
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":628:26:628:38|No assignment to dec_xfer_ccnt
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":806:1:806:9|Pruning Register rmem_cmd.cmd.I[1:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":806:1:806:9|Pruning Register rmem_cmd.ret_index.I[7:5] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":806:1:806:9|Pruning Register rmem_cmd.tid_parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":715:2:715:10|Pruning Register xfer_ctrl_r.ccnt[6:0] 

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":806:1:806:9|Register bit luterr is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":806:1:806:9|Register bit to_mem.s1.tid_index_parity is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":806:1:806:9|Register bit to_mem.s1.ret_index.I[7] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":806:1:806:9|Register bit to_mem.s1.ret_index.I[6] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":806:1:806:9|Register bit to_mem.s1.ret_index.I[5] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[31] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[30] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[29] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[28] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[27] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[26] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[25] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[24] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[23] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[22] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[21] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[20] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[19] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[18] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[17] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[16] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[15] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[14] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[13] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[12] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[11] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[10] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[9] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":830:2:830:10|Register bit genblk160.genblk162.mem_out_addr_prefix.I[8] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":715:2:715:10|Register bit xfer_ctrl_r.fifo_re is always 0, optimizing ...
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":331:7:331:17|Synthesizing module retinfo_buf

	bufdepth=32'b00000000000000000000000001000000
	fullcount=32'b00000000000000000000000000111010
	nofullflag=32'b00000000000000000000000000000001
   Generated name = retinfo_buf_64s_58s_1s

@N: CG179 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":484:21:484:23|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":489:18:489:20|Removing redundant assignment
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":408:2:408:10|Register bit almost_full is always 0, optimizing ...
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":497:7:497:21|Synthesizing module mem_bus_arbiter

	NMEMCTRLPORT=32'b00000000000000000000000000000001
   Generated name = mem_bus_arbiter_1s

@N: CG179 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":546:61:546:70|Removing redundant assignment
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":560:7:560:17|Synthesizing module mem_bus_mux

	addr2x=32'b00000000000000000000000000000000
	NMEMCTRLPORT=32'b00000000000000000000000000000001
	halfaddr2x=32'b00000000000000000000000000010001
   Generated name = mem_bus_mux_0s_1s_17

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":579:11:579:14|No assignment to v_we
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":579:17:579:20|No assignment to r_we
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":583:29:583:41|No assignment to v_addr_mux_2x
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":583:44:583:56|No assignment to r_addr_mux_2x
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":583:59:583:69|No assignment to r_imem_aout[0]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":583:90:583:100|No assignment to r_dmem_aout[0]
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":583:121:583:133|No assignment to l_addr_mux_2x
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":649:7:649:15|Register bit luterr is always 0, optimizing ...
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":24:7:24:19|Synthesizing module dramctrl_fast

	no_retbuf_fullflag=32'b00000000000000000000000000000001
	NMEMCTRLPORT=32'b00000000000000000000000000000001
   Generated name = dramctrl_fast_1s_1s_17_layer0

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/libmemif.sv":159:45:159:45|No assignment to r_imem_out[0].res.ret_index.D
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/../cpu/libcache.sv":102:27:102:27|No assignment to r_imem_out[0].res.data.data.D
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/libmemif.sv":158:45:158:45|No assignment to r_dmem_out[0].res.ret_index.I
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/../cpu/libcache.sv":101:27:101:27|No assignment to r_dmem_out[0].res.data.data.I
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":80:34:80:43|No assignment to mem_buf_re
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":189:7:189:15|Pruning Register r_retbuf_dout.parity 

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":90:7:90:15|Register bit dmem_aout[0].parity is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":90:7:90:15|Register bit imem_aout[0].parity is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":153:7:153:15|Register bit r_dmem_out[0].res.data.ecc_error.dberr is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":153:7:153:15|Register bit r_dmem_out[0].res.data.ecc_error.sberr is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":153:7:153:15|Register bit r_imem_out[0].res.data.ecc_error.dberr is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":153:7:153:15|Register bit r_imem_out[0].res.data.ecc_error.sberr is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":205:7:205:15|Register bit r_dmem_out[0].ctrl.cmd_re[6] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":205:7:205:15|Register bit r_dmem_out[0].ctrl.cmd_re[5] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":205:7:205:15|Register bit r_dmem_out[0].ctrl.cmd_re[4] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":205:7:205:15|Register bit r_dmem_out[0].ctrl.cmd_re[3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":205:7:205:15|Register bit r_dmem_out[0].ctrl.cmd_re[2] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":205:7:205:15|Register bit r_dmem_out[0].ctrl.cmd_re[1] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":205:7:205:15|Register bit r_dmem_out[0].ctrl.cmd_re[0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":205:7:205:15|Register bit r_dmem_out[0].res.ret_index.D[4] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":205:7:205:15|Register bit r_imem_out[0].ctrl.cmd_re[6] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":205:7:205:15|Register bit r_imem_out[0].ctrl.cmd_re[5] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":205:7:205:15|Register bit r_imem_out[0].ctrl.cmd_re[4] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":205:7:205:15|Register bit r_imem_out[0].ctrl.cmd_re[3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":205:7:205:15|Register bit r_imem_out[0].ctrl.cmd_re[2] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":205:7:205:15|Register bit r_imem_out[0].ctrl.cmd_re[1] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":205:7:205:15|Register bit r_imem_out[0].ctrl.cmd_re[0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":205:7:205:15|Register bit r_imem_out[0].res.ret_index.I[4] is always 0, optimizing ...
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":205:7:205:15|Pruning Register r_imem_out[0].res.valid 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":205:7:205:15|Pruning Register bit 4 of r_dmem_out[0].res.ret_index.D[7:4] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":205:7:205:15|Pruning Register r_imem_out[0].res.tid[5:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":153:7:153:15|Pruning Register r_dmem_out[0].res.data.ecc_parity.I[15:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":153:7:153:15|Pruning Register r_imem_out[0].res.data.data.I[127:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":153:7:153:15|Pruning Register r_imem_out[0].res.data.ecc_parity.D[15:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":153:7:153:15|Pruning Register r_imem_out[0].res.data.ecc_parity.I[15:0] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv":75:7:75:18|Synthesizing module dma_ctrl_reg

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv":20:7:20:18|Synthesizing module dma_addr_reg

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv":142:7:142:15|Synthesizing module debug_dma

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv":233:6:233:14|Pruning Register addr_reg.parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv":233:6:233:14|Pruning Register ctrl_reg.parity 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv":233:6:233:14|Pruning Register addr_reg_error 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv":233:6:233:14|Pruning Register ctrl_reg_error 

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv":233:6:233:14|Register bit luterr is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv":233:6:233:14|Register bit r_new_addr_reg.parity is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv":233:6:233:14|Register bit r_new_ctrl_reg.parity is always 0, optimizing ...
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/io/timer.sv":21:7:21:11|Synthesizing module timer

	NWIDTH=32'b00000000000000000000000000011000
	addrmask=4'b0001
   Generated name = timer_24s_1s

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":18:7:18:11|Synthesizing module irqmp

	NIRQ=32'b00000000000000000000000000000001
	addrmask=4'b0010
   Generated name = irqmp_1s_2s

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[0][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[1][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[2][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[3][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[4][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[5][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[6][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[7][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[8][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[9][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[10][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[11][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[12][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[13][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[14][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[15][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[16][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[17][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[18][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[19][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[20][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[21][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[22][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[23][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[24][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[25][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[26][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[27][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[28][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[29][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[30][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[31][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[32][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[33][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[34][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[35][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[36][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[37][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[38][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[39][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[40][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[41][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[42][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[43][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[44][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[45][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[46][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[47][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[48][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[49][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[50][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[51][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[52][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[53][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[54][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[55][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[56][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[57][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[58][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[59][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[60][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[61][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[62][0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Register bit irl_ram[63][0] is always 0, optimizing ...
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[0][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[1][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[2][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[3][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[4][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[5][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[6][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[7][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[8][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[9][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[10][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[11][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[12][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[13][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[14][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[15][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[16][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[17][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[18][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[19][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[20][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[21][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[22][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[23][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[24][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[25][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[26][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[27][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[28][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[29][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[30][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[31][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[32][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[33][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[34][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[35][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[36][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[37][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[38][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[39][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[40][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[41][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[42][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[43][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[44][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[45][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[46][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[47][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[48][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[49][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[50][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[51][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[52][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[53][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[54][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[55][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[56][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[57][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[58][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[59][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[60][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[61][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[62][3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Pruning Register bit 0 of irl_ram[63][3:0] 

@N: CG364 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":555:7:555:17|Synthesizing module cpu_top_dma

   Generated name = cpu_top_dma_18_layer0

@W: CS149 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":732:36:732:47|Port width mismatch for port wr_en_fpga.  Formal has width 1, Actual 32
@W: CS149 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":745:10:745:13|Port width mismatch for port DIP.  Formal has width 4, Actual 8
@W: CS149 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":751:14:751:26|Port width mismatch for port WRCOUNT.  Formal has width 13, Actual 16
@W: CS149 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":762:10:762:109|Port width mismatch for port DI.  Formal has width 32, Actual 31
@W: CS149 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":763:10:763:13|Port width mismatch for port DIP.  Formal has width 4, Actual 8
@W: CS149 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":781:10:781:130|Port width mismatch for port DI.  Formal has width 64, Actual 63
@W: CS149 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":788:14:788:27|Port width mismatch for port WRCOUNT.  Formal has width 9, Actual 16
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":606:18:606:25|No assignment to pc_count
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":607:18:607:28|No assignment to count_state
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":611:13:611:24|No assignment to rd_addr_fpga
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":612:13:612:22|No assignment to rd_be_fpga
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":615:13:615:24|No assignment to wr_addr_fpga
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":616:13:616:22|No assignment to wr_be_fpga
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":618:13:618:24|No assignment to wr_data_fpga
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":693:16:693:25|No assignment to replay_out
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/tm/libtm.sv":43:24:43:28|No assignment to r_tm2cpu.valid
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/tm/libtm.sv":44:24:44:26|No assignment to r_tm2cpu.run
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/tm/libtm.sv":45:24:45:26|No assignment to r_tm2cpu.tid
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/tm/libtm.sv":46:24:46:30|No assignment to r_tm2cpu.running
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/tm/libtm.sv":45:24:45:26|No assignment to v_tm2cpu.tid
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/tm/libtm.sv":46:24:46:30|No assignment to v_tm2cpu.running
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/io/libio.sv":68:24:68:26|No assignment to tm_io_out.irl
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/io/libio.sv":70:23:70:27|No assignment to tm_io_out.rdata
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/io/libio.sv":72:23:72:27|No assignment to tm_io_out.retry
@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":1131:2:1131:10|Pruning Register hostcycle_en[1:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":1131:2:1131:10|Pruning Register icmiss_en[1:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":1131:2:1131:10|Pruning Register ldmiss_en[1:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":1131:2:1131:10|Pruning Register stmiss_en[1:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":1131:2:1131:10|Pruning Register nretired_en[1:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":1131:2:1131:10|Pruning Register ldst_en[1:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":1131:2:1131:10|Pruning Register blkcnt_en[1:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":1131:2:1131:10|Pruning Register rawcnt_en[1:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":1131:2:1131:10|Pruning Register itlbmiss_en[1:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":1131:2:1131:10|Pruning Register dtlbmiss_en[1:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":1131:2:1131:10|Pruning Register comr_r_dma 

@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":1131:2:1131:10|Pruning Register comr_dma 

@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":1131:2:1131:10|Pruning Register comr_r_run 

@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":1131:2:1131:10|Pruning Register comr_run 

@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":1131:2:1131:10|Pruning Register replay_en[1:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":1131:2:1131:10|Pruning Register microcode_en[1:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":1131:2:1131:10|Pruning Register idlecnt_en[1:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":1131:2:1131:10|Pruning Register replaymul_en[1:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":1131:2:1131:10|Pruning Register replayfpu_en[1:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":858:2:858:10|Pruning Register replay_data_rdy 

@W: CL169 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":858:2:858:10|Pruning Register mem_in_re_delay 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/dpbram.v":14:7:14:17|Synthesizing module dpbram36_im

@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/dpbram.v":59:14:59:14|Undriven input CASCADEINLATA on instance RAMB36_im, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/dpbram.v":60:14:60:14|Undriven input CASCADEINLATB on instance RAMB36_im, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/dpbram.v":61:14:61:14|Undriven input CASCADEINREGA on instance RAMB36_im, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/dpbram.v":62:14:62:14|Undriven input CASCADEINREGB on instance RAMB36_im, tying to 0
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/dpbram.v":82:7:82:18|Synthesizing module dpbram18_rfa

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/dpbram.v":121:7:121:18|Synthesizing module dpbram18_rfb

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/rs232rcv.v":5:7:5:14|Synthesizing module rs232rcv

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/TC5.v":12:29:12:31|Synthesizing module TC5

@N: CL226 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/TC5.v":12:29:12:31|Turning on resource sharing in module TC5 (attribute syn_sharing has been specified)
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/TC5.v":114:1:114:6|Found RAM timer, depth=2, width=10
@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":2359:7:2359:15|Synthesizing module FIFO18_36

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/AF.v":12:7:12:8|Synthesizing module AF

@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":19296:7:19296:14|Synthesizing module RAM32X1D

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/dpram.v":11:7:11:11|Synthesizing module dpram

@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":11865:7:11865:10|Synthesizing module OBUF

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/camx.v":12:7:12:13|Synthesizing module obLogic

@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/camx.v":26:7:26:15|No assignment to r_doReset
@N: CL226 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/camx.v":12:7:12:13|Turning on resource sharing in module obLogic (attribute syn_sharing has been specified)
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/WB.v":11:8:11:9|Synthesizing module WB

	no_ecc_data_path=40'b0100011001000001010011000101001101000101
   Generated name = WB_FALSE

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/RB.v":11:7:11:8|Synthesizing module RB

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":11:29:11:41|Synthesizing module ddrController

	REFRESHINHIBIT=1'b0
	no_ecc_data_path=40'b0100011001000001010011000101001101000101
	Idle=32'b00000000000000000000000000000000
	Act=32'b00000000000000000000000000000001
	ReadCmd=3'b101
	WriteCmd=3'b100
	PrechargeCmd=3'b010
	NopCmd=3'b111
	ActiveCmd=3'b011
	RefreshCmd=3'b001
	tRPA=32'b00000000000000000000000000000011
	tWTR=32'b00000000000000000000000000000101
	tRTW=32'b00000000000000000000000000000010
	tRTP=32'b00000000000000000000000000000011
	tWTP=32'b00000000000000000000000000000110
	tRAS=32'b00000000000000000000000000000110
	tRFC=32'b00000000000000000000000000010001
	tFAW=32'b00000000000000000000000000000101
   Generated name = ddrController_Z19_layer0

@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":14222:7:14222:10|Synthesizing module ODDR

@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":11876:7:11876:12|Synthesizing module OBUFDS

@N: CG179 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":456:38:456:54|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":459:38:459:54|Removing redundant assignment
@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":8550:7:8550:13|Synthesizing module IOBUFDS

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/dqs_iob.v":5:7:5:13|Synthesizing module dqs_iob

@N: CL226 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/dqs_iob.v":5:7:5:13|Turning off resource sharing in module dqs_iob (attribute syn_sharing has been specified)
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrBank.v":11:7:11:13|Synthesizing module ddrBank

@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":8534:7:8534:11|Synthesizing module IOBUF

@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":8480:7:8480:12|Synthesizing module IDELAY

@N: CG364 :"/opt/synplify-2010.09-1/lib/xilinx/unisim.v":10154:7:10154:21|Synthesizing module ISERDES_NODELAY

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/dq_iob.v":5:31:5:36|Synthesizing module dq_iob

@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/dq_iob.v":87:9:87:9|Undriven input SHIFTIN1 on instance iserdes_dq, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/dq_iob.v":88:9:88:9|Undriven input SHIFTIN2 on instance iserdes_dq, tying to 0
@N: CL226 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/dq_iob.v":5:31:5:36|Turning off resource sharing in module dq_iob (attribute syn_sharing has been specified)
@N: CL226 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrBank.v":11:7:11:13|Turning on resource sharing in module ddrBank (attribute syn_sharing has been specified)
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":93:37:93:41|No assignment to odtd0
@W: CG133 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":93:72:93:76|No assignment to odtd5
@W: CL168 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":314:7:314:14|Pruning instance rInhibit - not in use ...

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":584:2:584:7|Register bit altAddr[0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":584:2:584:7|Register bit altAddr[1] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":584:2:584:7|Register bit altAddr[10] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":584:2:584:7|Register bit altAddr[11] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":584:2:584:7|Register bit altAddr[12] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":584:2:584:7|Register bit altAddr[13] is always 0, optimizing ...
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":584:2:584:7|Pruning Register bit 13 of altAddr[13:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":584:2:584:7|Pruning Register bit 12 of altAddr[13:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":584:2:584:7|Pruning Register bit 11 of altAddr[13:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":584:2:584:7|Pruning Register bit 10 of altAddr[13:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":584:2:584:7|Pruning Register bit 1 of altAddr[13:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":584:2:584:7|Pruning Register bit 0 of altAddr[13:0] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dramctrl_bee3.sv":16:7:16:25|Synthesizing module dramctrl_bee3_ml505

	REFRESHINHIBIT=1'b0
	no_ecc_data_path=40'b0100011001000001010011000101001101000101
   Generated name = dramctrl_bee3_ml505_0_FALSE_20_layer0

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/eth/eth_mac_ram.sv":31:7:31:17|Synthesizing module eth_mac_ram

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_mac_ram.sv":143:0:143:8|Pruning Register rx_pipe_out.msg.header.ptype[7:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_mac_ram.sv":143:0:143:8|Pruning Register rx_pipe_out.msg.header.pid[7:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_mac_ram.sv":143:0:143:8|Pruning Register rx_pipe_out.msg.header.seqnum[15:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_mac_ram.sv":143:0:143:8|Pruning Register rx_pipe_out.msg.data[31:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_mac_ram.sv":143:0:143:8|Pruning Register tx_ring_out.msg.header.ptype[7:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_mac_ram.sv":143:0:143:8|Pruning Register tx_ring_out.msg.header.pid[7:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_mac_ram.sv":143:0:143:8|Pruning Register tx_ring_out.msg.header.seqnum[15:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_mac_ram.sv":143:0:143:8|Pruning Register tx_ring_out.msg.data[31:0] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/eth/eth_rx.sv":24:7:24:16|Synthesizing module eth_dma_rx

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_rx.sv":141:0:141:8|Pruning Register r_rx_pipe_out.msg.header.ptype[7:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_rx.sv":141:0:141:8|Pruning Register r_rx_pipe_out.msg.header.pid[7:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_rx.sv":141:0:141:8|Pruning Register r_rx_pipe_out.msg.header.seqnum[15:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_rx.sv":141:0:141:8|Pruning Register r_rx_pipe_out.msg.data[31:0] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":17:7:17:16|Synthesizing module eth_dma_tx

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Pruning Register tx_ring_out.msg.header.ptype[7:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Pruning Register tx_ring_out.msg.header.pid[7:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Pruning Register tx_ring_out.msg.header.seqnum[15:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Pruning Register tx_ring_out.msg.data[31:0] 

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[1] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[2] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[4] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[5] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[6] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[7] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[8] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[9] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[10] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[11] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[12] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[13] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[14] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[15] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[16] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[17] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[18] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[19] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[20] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[21] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[22] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[23] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[24] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[25] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[26] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[27] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[28] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[29] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[30] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.msg[31] is always 0, optimizing ...
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/techmap.sv":490:7:490:14|Synthesizing module mac_gmii

	fpgatech=1'b0
	CLKMUL=32'b00000000000000000000000000000101
	CLKDIV=32'b00000000000000000000000000000100
	CLKIN_PERIOD=72'b001100010011000000101110001100000011000000110000001100000011000000110000
	BOARDSEL=32'b00000000000000000000000000000001
   Generated name = mac_gmii_0_5s_4s_10.000000_1s

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/tech_xilinx.sv":713:7:713:11|Synthesizing module TEMAC

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/mac_gmii.sv":16:7:16:19|Synthesizing module xcv5_mac_gmii

	CLKMUL=32'b00000000000000000000000000000101
	CLKDIV=32'b00000000000000000000000000000100
	CLKIN_PERIOD=72'b001100010011000000101110001100000011000000110000001100000011000000110000
	BOARDSEL=32'b00000000000000000000000000000001
	FIFORSTSHIFTMSB=32'b00000000000000000000000000011111
   Generated name = xcv5_mac_gmii_5s_4s_10.000000_1s_31s

@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/mac_gmii.sv":145:18:145:18|Undriven input CLKFB on instance clk_dfs, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/mac_gmii.sv":525:40:525:40|Undriven input CLIENTEMAC0TXIFGDELAY on instance v5_emac, tying to 0
@N: CL226 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/mac_gmii.sv":16:7:16:19|Turning on resource sharing in module xcv5_mac_gmii_5s_4s_10.000000_1s_31s (attribute syn_sharing has been specified)
@A: CL106 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/mac_gmii.sv":121:1:121:9|Register eth_rst_dly with async load is being synthesized in compatability mode. A Synthesis/Simulation mismatch is possible.
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/eth/eth_dma_controller.sv":25:7:25:24|Synthesizing module eth_dma_controller

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tm_control.sv":22:7:22:20|Synthesizing module eth_tm_control

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tm_control.sv":157:6:157:14|Pruning Register tx_ring_out.msg.header.ptype[7:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tm_control.sv":157:6:157:14|Pruning Register tx_ring_out.msg.header.pid[7:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tm_control.sv":157:6:157:14|Pruning Register tx_ring_out.msg.header.seqnum[15:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tm_control.sv":157:6:157:14|Pruning Register tx_ring_out.msg.data[31:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tm_control.sv":157:6:157:14|Pruning Register rx_pipe_out.msg.header.ptype[7:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tm_control.sv":157:6:157:14|Pruning Register rx_pipe_out.msg.header.pid[7:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tm_control.sv":157:6:157:14|Pruning Register rx_pipe_out.msg.header.seqnum[15:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tm_control.sv":157:6:157:14|Pruning Register rx_pipe_out.msg.data[31:0] 

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/stdlib/sync_lutram_fifo.sv":15:7:15:22|Synthesizing module sync_lutram_fifo

	DWIDTH=32'b00000000000000000000000000011011
	DEPTH=32'b00000000000000000000000001000000
	DOREG=1'b1
   Generated name = sync_lutram_fifo_27s_64s_18446744073709551615s

@N: CG179 :"/home/kramer/sparcmt_hysim/lib/stdlib/sync_lutram_fifo.sv":46:32:46:35|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/stdlib/sync_lutram_fifo.sv":47:32:47:35|Removing redundant assignment
@N: CG179 :"/home/kramer/sparcmt_hysim/lib/stdlib/sync_lutram_fifo.sv":52:28:52:32|Removing redundant assignment
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/techmap.sv":395:7:395:19|Synthesizing module debug_dma_buf

@N: CG364 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dmabuf.sv":20:7:20:24|Synthesizing module xcv5_debug_dma_buf

@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dmabuf.sv":54:12:54:12|Undriven input DIP on instance dma_rx_buf_0, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dmabuf.sv":74:12:74:12|Undriven input DIP on instance dma_rx_buf_1, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dmabuf.sv":115:18:115:18|Undriven input CASCADEINLATA on instance dma_tx_buf, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dmabuf.sv":116:18:116:18|Undriven input CASCADEINREGA on instance dma_tx_buf, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dmabuf.sv":117:18:117:18|Undriven input CASCADEINLATB on instance dma_tx_buf, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dmabuf.sv":118:18:118:18|Undriven input CASCADEINREGB on instance dma_tx_buf, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dmabuf.sv":123:9:123:9|Undriven input SSRA on instance dma_tx_buf, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dmabuf.sv":126:8:126:8|Undriven input DIB on instance dma_tx_buf, tying to 0
@W: CG781 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dmabuf.sv":127:9:127:9|Undriven input DIPB on instance dma_tx_buf, tying to 0
@N: CG364 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":23:7:23:21|Synthesizing module eth_cpu_control

	mypid=8'b00000000
   Generated name = eth_cpu_control_0

@N: CG179 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":622:15:622:24|Removing redundant assignment
@N: CL226 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":23:7:23:21|Turning on resource sharing in module eth_cpu_control_0 (attribute syn_sharing has been specified)
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Pruning Register poll_delay_count[4:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Pruning Register rx_pipe_out.msg.header.ptype[7:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Pruning Register rx_pipe_out.msg.header.pid[7:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Pruning Register rx_pipe_out.msg.header.seqnum[15:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Pruning Register rx_pipe_out.msg.data[31:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Pruning Register tx_ring_out.msg.header.ptype[7:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Pruning Register tx_ring_out.msg.header.pid[7:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Pruning Register tx_ring_out.msg.header.seqnum[15:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Pruning Register tx_ring_out.msg.data[31:0] 

@W: CL217 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":182:10:182:13|always_comb did not infer combinatorial logic
@W: CL217 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":182:10:182:13|always_comb did not infer combinatorial logic
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Register bit timeout_en is always 0, optimizing ...
@N: CG364 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":92:7:92:14|Synthesizing module fpga_top

@W: CS149 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":233:11:233:18|Port width mismatch for port ldst_out.  Formal has width 2, Actual 1
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/cpu/libdebug.sv":64:19:64:22|No assignment to eth_rb_in.addr
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/cpu/libdebug.sv":66:18:66:19|No assignment to eth_rb_in.we
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/cpu/libdebug.sv":67:19:67:22|No assignment to eth_rb_in.inst
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/cpu/libdebug.sv":68:19:68:22|No assignment to eth_rb_in.data
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/cpu/libdebug.sv":77:24:77:27|No assignment to eth_wb_in.addr
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/cpu/libdebug.sv":78:24:78:25|No assignment to eth_wb_in.we
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/cpu/libdebug.sv":79:24:79:27|No assignment to eth_wb_in.data
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/cpu/libdebug.sv":80:10:80:15|No assignment to eth_wb_in.parity
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/cpu/libdebug.sv":84:14:84:17|No assignment to eth_wb_out.data
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/cpu/libdebug.sv":85:14:85:19|No assignment to eth_wb_out.parity
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/tm/libtm.sv":31:24:31:26|No assignment to tm_data_from_cpu.tid
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/tm/libtm.sv":32:24:32:28|No assignment to tm_data_from_cpu.valid
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/tm/libtm.sv":33:24:33:26|No assignment to tm_data_from_cpu.run
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/tm/libtm.sv":34:24:34:29|No assignment to tm_data_from_cpu.replay
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/tm/libtm.sv":35:24:35:30|No assignment to tm_data_from_cpu.retired
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/tm/libtm.sv":36:24:36:27|No assignment to tm_data_from_cpu.inst
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/tm/libtm.sv":37:24:37:28|No assignment to tm_data_from_cpu.paddr
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/../../lib/tm/libtm.sv":38:24:38:26|No assignment to tm_data_from_cpu.npc
@W: CG133 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":188:34:188:40|No assignment to dramrst
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Register bit time_ctr[0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Register bit time_ctr[1] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Register bit time_ctr[2] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Register bit time_ctr[3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Register bit time_ctr[4] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Register bit time_ctr[5] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Register bit time_ctr[6] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Register bit time_ctr[7] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Register bit time_ctr[8] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Register bit time_ctr[9] is always 0, optimizing ...
@N: CL201 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Trying to extract state machine for register rstate.state
Extracted state machine for register rstate.state
State machine has 18 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01110
   01111
   10000
   10001
   10010
@W: CL249 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Initial value is not supported on state machine rstate.state
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Optimizing register bit ping_count[0] to a constant 0
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Optimizing register bit ping_count[1] to a constant 0
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Optimizing register bit ping_count[2] to a constant 0
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Optimizing register bit ping_count[3] to a constant 0
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Optimizing register bit ping_count[4] to a constant 0
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Optimizing register bit ping_count[5] to a constant 0
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Optimizing register bit ping_count[6] to a constant 0
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Optimizing register bit ping_count[7] to a constant 0
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Optimizing register bit ping_count[8] to a constant 0
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Optimizing register bit ping_count[9] to a constant 0
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Pruning Register mem_timer[31:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":579:1:579:9|Pruning Register ping_count[9:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":182:10:182:13|Pruning Register mem_timer_out[31:0] 

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/eth/eth_cpu_control.sv":48:21:48:34|Input poll_not_ready is unused
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dmabuf.sv":20:45:20:48|Input port bits 2 to 0 of gclk[3:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dmabuf.sv":25:43:25:51|Input port bits 33 to 0 of eth_wb_in[43:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dmabuf.sv":27:43:27:51|Input port bits 64 to 0 of dma_rb_in[74:0] are unused

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/stdlib/sync_lutram_fifo.sv":37:4:37:12|Found RAM fifo, depth=64, width=27
@W: CL169 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tm_control.sv":157:6:157:14|Pruning Register rstate.nack 

@N: CL201 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tm_control.sv":157:6:157:14|Trying to extract state machine for register rstate.state
Extracted state machine for register rstate.state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL249 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tm_control.sv":157:6:157:14|Initial value is not supported on state machine rstate.state
@W: CL258 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tm_control.sv":157:6:157:14|Register bit 2 always 0, optimizing ...
@W: CL258 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tm_control.sv":157:6:157:14|Register bit 2 always 0, optimizing ...
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tm_control.sv":157:6:157:14|Pruning Register bit 2 of dma2tm.tm_dbg_ctrl[2:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tm_control.sv":157:6:157:14|Pruning Register bit 2 of rstate.dma2tm.tm_dbg_ctrl[2:0] 

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/eth/eth_dma_controller.sv":31:28:31:31|Input port bits 2 to 1 of gclk[3:0] are unused

@N: CL135 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/mac_gmii.sv":459:1:459:9|Found seqShift txheader[0], depth=12, width=8
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/mac_gmii.sv":121:1:121:9|Optimizing register bit NoName[19] to a constant 1
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/mac_gmii.sv":121:1:121:9|Optimizing register bit NoName[17] to a constant 0
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/mac_gmii.sv":121:1:121:9|Optimizing register bit NoName[16] to a constant 0
@W: CL190 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/mac_gmii.sv":121:1:121:9|Optimizing register bit NoName[15] to a constant 0
@N: CL201 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/mac_gmii.sv":450:4:450:12|Trying to extract state machine for register r_tx_state
Extracted state machine for register r_tx_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL249 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/mac_gmii.sv":450:4:450:12|Initial value is not supported on state machine r_tx_state
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/mac_gmii.sv":121:1:121:9|Found seqShift NoName, depth=7, width=1
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Pruning Register bit 1 of tx_ring_out.stype[2:0] 

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/eth/eth_tx.sv":60:2:60:10|Register bit tx_ring_out.stype[0] is always 0, optimizing ...
@N: CL201 :"/home/kramer/sparcmt_hysim/lib/eth/eth_rx.sv":141:0:141:8|Trying to extract state machine for register rstate.state
Extracted state machine for register rstate.state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL249 :"/home/kramer/sparcmt_hysim/lib/eth/eth_rx.sv":141:0:141:8|Initial value is not supported on state machine rstate.state
@N: CL201 :"/home/kramer/sparcmt_hysim/lib/eth/eth_mac_ram.sv":143:0:143:8|Trying to extract state machine for register rstate.state
Extracted state machine for register rstate.state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL249 :"/home/kramer/sparcmt_hysim/lib/eth/eth_mac_ram.sv":143:0:143:8|Initial value is not supported on state machine rstate.state
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dramctrl_bee3.sv":18:32:18:38|Input port bits 15 to 8 of ram_clk[15:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dramctrl_bee3.sv":18:32:18:38|Input port bits 1 to 0 of ram_clk[15:0] are unused

@N: CL201 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrBank.v":176:1:176:6|Trying to extract state machine for register State
Extracted state machine for register State
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":262:1:262:6|Found seqShift ReadBurst, depth=12, width=1
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":253:1:253:6|Found seqShift WriteBurst, depth=4, width=1
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":503:5:503:10|Register bit genblk35.timex[0].Tref_0_[5] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":503:5:503:10|Register bit genblk35.timex[1].Tref_1_[5] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":415:1:415:6|Register bit Tlp[3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":399:1:399:6|Register bit Tlr[3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":407:1:407:6|Register bit Tlw[3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":469:5:469:10|Register bit genblk35.timex[0].Tact_0_[3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":469:5:469:10|Register bit genblk35.timex[1].Tact_1_[3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":480:5:480:10|Register bit genblk35.timex[0].Tread_0_[3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":480:5:480:10|Register bit genblk35.timex[1].Tread_1_[3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":492:5:492:10|Register bit genblk35.timex[0].Twrite_0_[3] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":492:5:492:10|Register bit genblk35.timex[1].Twrite_1_[3] is always 0, optimizing ...
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":492:5:492:10|Pruning Register bit 3 of genblk35.timex[1].Twrite_1_[3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":492:5:492:10|Pruning Register bit 3 of genblk35.timex[0].Twrite_0_[3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":480:5:480:10|Pruning Register bit 3 of genblk35.timex[1].Tread_1_[3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":480:5:480:10|Pruning Register bit 3 of genblk35.timex[0].Tread_0_[3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":469:5:469:10|Pruning Register bit 3 of genblk35.timex[1].Tact_1_[3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":469:5:469:10|Pruning Register bit 3 of genblk35.timex[0].Tact_0_[3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":407:1:407:6|Pruning Register bit 3 of Tlw[3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":399:1:399:6|Pruning Register bit 3 of Tlr[3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":415:1:415:6|Pruning Register bit 3 of Tlp[3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":503:5:503:10|Pruning Register bit 5 of genblk35.timex[1].Tref_1_[5:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":503:5:503:10|Pruning Register bit 5 of genblk35.timex[0].Tref_0_[5:0] 

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":415:1:415:6|Register bit Tlp[2] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":399:1:399:6|Register bit Tlr[2] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":480:5:480:10|Register bit genblk35.timex[0].Tread_0_[2] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":480:5:480:10|Register bit genblk35.timex[1].Tread_1_[2] is always 0, optimizing ...
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":480:5:480:10|Pruning Register bit 2 of genblk35.timex[1].Tread_1_[2:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":480:5:480:10|Pruning Register bit 2 of genblk35.timex[0].Tread_0_[2:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":399:1:399:6|Pruning Register bit 2 of Tlr[2:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":415:1:415:6|Pruning Register bit 2 of Tlp[2:0] 

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":18:14:18:20|Input port bits 27 to 26 of Address[27:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":56:14:56:20|Input port bits 35 to 34 of LastALU[35:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":56:14:56:20|Input port bit 27 of LastALU[35:0] is unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/ddrController.v":56:14:56:20|Input port bit 8 of LastALU[35:0] is unused

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/rs232rcv.v":41:2:41:7|Register bit bitCounter[9] is always 0, optimizing ...
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/bee3sodimm/rs232rcv.v":41:2:41:7|Pruning Register bit 9 of bitCounter[9:0] 

@N: CL135 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":1131:2:1131:10|Found seqShift ldst_out, depth=4, width=2
@W: CL159 :"/home/kramer/sparcmt_hysim/designs/test_1P_bee3_dma/top_1P_bee3_neweth.sv":568:43:568:48|Input dma2tm is unused
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":131:12:131:20|Found RAM irl, depth=64, width=3
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":133:12:133:20|Found RAM ipi, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":137:12:137:20|Found RAM irq_pending, depth=64, width=1
@W: CL247 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":18:90:18:93|Input port bit 0 of gclk[3:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":20:41:20:46|Input port bits 49 to 8 of bus_in[65:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/io/irqmp.sv":20:41:20:46|Input port bits 5 to 1 of bus_in[65:0] are unused

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/io/timer.sv":56:10:56:18|Found RAM preload, depth=64, width=25
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/io/timer.sv":21:93:21:96|Input port bits 2 to 0 of gclk[3:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/io/timer.sv":23:41:23:46|Input port bits 55 to 33 of bus_in[65:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/io/timer.sv":23:41:23:46|Input port bits 5 to 0 of bus_in[65:0] are unused

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv":68:3:68:11|Found RAM addrmem[0].addr, depth=64, width=30
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv":68:3:68:11|Found RAM addrmem[0].parity, depth=64, width=1
@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv":20:39:20:42|Input port bit 3 of gclk[3:0] is unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv":20:39:20:42|Input port bit 0 of gclk[3:0] is unused

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv":134:2:134:10|Found RAM ctrlmem[0].buf, depth=64, width=10
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv":134:2:134:10|Found RAM ctrlmem[0].count, depth=64, width=10
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv":134:2:134:10|Found RAM ctrlmem[0].cmd, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv":134:2:134:10|Found RAM ctrlmem[0].parity, depth=64, width=1
@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv":75:38:75:41|Input port bit 3 of gclk[3:0] is unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/debugdma.sv":75:38:75:41|Input port bit 0 of gclk[3:0] is unused

@N: CL135 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":292:6:292:14|Found seqShift d_port_mask[2], depth=3, width=2
@W: CL247 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":25:54:25:60|Input port bit 346 of imem_in[353:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":25:54:25:60|Input port bits 342 to 340 of imem_in[353:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":25:54:25:60|Input port bits 313 to 290 of imem_in[353:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":25:54:25:60|Input port bits 161 to 34 of imem_in[353:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":25:54:25:60|Input port bits 17 to 0 of imem_in[353:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":26:54:26:60|Input port bits 346 to 343 of dmem_in[353:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":26:54:26:60|Input port bits 337 to 314 of dmem_in[353:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":26:54:26:60|Input port bits 289 to 162 of dmem_in[353:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":26:54:26:60|Input port bits 33 to 18 of dmem_in[353:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/ddr2memctrl_fast.sv":26:54:26:60|Input port bits 1 to 0 of dmem_in[353:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":560:91:560:94|Input port bits 1 to 0 of gclk[3:0] are unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":560:103:560:105|Input rst is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":565:50:565:51|Input en is unused
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":540:2:540:10|Found seqShift rid, depth=4, width=1
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":497:73:497:76|Input port bits 2 to 0 of gclk[3:0] are unused

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":473:2:473:10|Found RAM retbuf[0].rid, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":473:2:473:10|Found RAM retbuf[0].tid, depth=64, width=6
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":473:2:473:10|Found RAM retbuf[0].ret, depth=64, width=3
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":473:2:473:10|Found RAM retbuf[0].write, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":473:2:473:10|Found RAM retbuf[0].parity, depth=64, width=1
@W: CL247 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":332:26:332:29|Input port bit 2 of gclk[3:0] is unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/mem/dramctrl_network.sv":332:26:332:29|Input port bit 0 of gclk[3:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":600:35:600:44|Input port bits 11 to 8 of iu2mem_cmd[17:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":600:35:600:44|Input port bits 3 to 2 of iu2mem_cmd[17:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":603:35:603:46|Input port bits 340 to 317 of cacheram2mem[340:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":603:35:603:46|Input port bits 292 to 290 of cacheram2mem[340:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":606:35:606:42|Input port bits 312 to 307 of from_mem[312:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":606:35:606:42|Input port bits 299 to 296 of from_mem[312:0] are unused

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":277:1:277:9|Pruning Register dout.ret_index[7:5] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":277:1:277:9|Pruning Register dout.tid[5:0] 

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":272:1:272:9|Found RAM cmdfifo[0].tid, depth=64, width=6
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":272:1:272:9|Found RAM cmdfifo[0].cmd, depth=64, width=2
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":272:1:272:9|Found RAM cmdfifo[0].ret, depth=64, width=3
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":272:1:272:9|Found RAM cmdfifo[0].parity, depth=64, width=1
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":241:43:241:46|Input port bits 2 to 0 of gclk[3:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":326:35:326:44|Input port bit 11 of iu2mem_cmd[17:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":326:35:326:44|Input port bits 7 to 5 of iu2mem_cmd[17:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":326:35:326:44|Input port bits 1 to 0 of iu2mem_cmd[17:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":329:35:329:46|Input port bits 316 to 0 of cacheram2mem[340:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":332:35:332:42|Input port bits 312 to 307 of from_mem[312:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":332:35:332:42|Input port bits 295 to 292 of from_mem[312:0] are unused

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":316:1:316:9|Found RAM stat, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":316:1:316:9|Found RAM stat, depth=64, width=1
@W: CL247 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":300:39:300:42|Input port bit 3 of gclk[3:0] is unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":300:39:300:42|Input port bit 0 of gclk[3:0] is unused

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":140:1:140:9|Pruning Register dout.tid[5:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":140:1:140:9|Pruning Register bram_addr.index.I[7:5] 

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":135:1:135:9|Found RAM cmdfifo[0].tid, depth=64, width=6
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":135:1:135:9|Found RAM cmdfifo[0].cmd, depth=64, width=2
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":135:1:135:9|Found RAM cmdfifo[0].ret, depth=64, width=3
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":135:1:135:9|Found RAM cmdfifo[0].parity, depth=64, width=1
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/mem/memif.sv":103:43:103:46|Input port bits 2 to 0 of gclk[3:0] are unused

@N: CL177 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":514:2:514:10|Sharing sequential element delr_xc.word_sel.
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":514:2:514:10|Pruning Register bit 2 of delr_xc.word_sel[2:0] 

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":77:38:77:48|Input port bit 0 of mem2iu_stat[1:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":84:38:84:45|Input port bits 116 to 111 of iu2cache[116:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":84:38:84:45|Input port bits 82 to 81 of iu2cache[116:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":84:38:84:45|Input port bit 72 of iu2cache[116:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":84:38:84:45|Input port bits 69 to 52 of iu2cache[116:0] are unused

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":58:1:58:9|Found RAM mshr, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":58:1:58:9|Found RAM mshr, depth=64, width=3
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":58:1:58:9|Found RAM mshr, depth=64, width=6
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":58:1:58:9|Found RAM mshr, depth=64, width=1
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/udcache_nb_mmu.sv":38:31:38:34|Input port bits 2 to 0 of gclk[3:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dcacheram.sv":62:20:62:23|Input port bit 0 of gclk[3:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dcacheram.sv":63:28:63:32|Input port bits 371 to 368 of iu_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dcacheram.sv":63:28:63:32|Input port bits 357 to 354 of iu_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dcacheram.sv":63:28:63:32|Input port bits 350 to 326 of iu_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dcacheram.sv":63:28:63:32|Input port bits 298 to 107 of iu_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dcacheram.sv":63:28:63:32|Input port bits 42 to 19 of iu_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dcacheram.sv":63:28:63:32|Input port bits 10 to 9 of iu_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dcacheram.sv":63:28:63:32|Input port bits 7 to 4 of iu_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dcacheram.sv":65:28:65:33|Input port bits 371 to 368 of mem_in[377:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dcacheram.sv":65:28:65:33|Input port bit 364 of mem_in[377:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dcacheram.sv":65:28:65:33|Input port bits 357 to 354 of mem_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dcacheram.sv":65:28:65:33|Input port bits 350 to 326 of mem_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dcacheram.sv":65:28:65:33|Input port bits 301 to 171 of mem_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dcacheram.sv":65:28:65:33|Input port bits 42 to 27 of mem_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dcacheram.sv":65:28:65:33|Input port bits 10 to 9 of mem_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dcacheram.sv":65:28:65:33|Input port bits 7 to 1 of mem_in[377:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/icache.sv":35:32:35:42|Input port bit 0 of mem2iu_stat[1:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/icache.sv":42:32:42:39|Input port bits 32 to 12 of iu2cache[38:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/icache.sv":42:32:42:39|Input port bit 0 of iu2cache[38:0] is unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/icacheram.sv":64:22:64:25|Input port bit 0 of gclk[3:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/icacheram.sv":65:29:65:33|Input port bits 367 to 364 of iu_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/icacheram.sv":65:29:65:33|Input port bits 354 to 350 of iu_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/icacheram.sv":65:29:65:33|Input port bits 325 to 302 of iu_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/icacheram.sv":65:29:65:33|Input port bits 298 to 9 of iu_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/icacheram.sv":65:29:65:33|Input port bits 7 to 0 of iu_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/icacheram.sv":67:29:67:34|Input port bits 368 to 364 of mem_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/icacheram.sv":67:29:67:34|Input port bits 354 to 350 of mem_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/icacheram.sv":67:29:67:34|Input port bits 325 to 299 of mem_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/icacheram.sv":67:29:67:34|Input port bits 170 to 9 of mem_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/icacheram.sv":67:29:67:34|Input port bits 7 to 5 of mem_in[377:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/icacheram.sv":67:29:67:34|Input port bits 3 to 0 of mem_in[377:0] are unused

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":148:6:148:14|Found RAM faddr[0].parity, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":148:6:148:14|Found RAM faddr[0].addr, depth=64, width=32
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":133:52:133:55|Input port bits 2 to 0 of gclk[3:0] are unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":133:68:133:70|Input rst is unused
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":129:6:129:14|Found RAM fs[0].parity, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":129:6:129:14|Found RAM fs[0].l, depth=64, width=2
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":129:6:129:14|Found RAM fs[0].at, depth=64, width=3
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":129:6:129:14|Found RAM fs[0].ft, depth=64, width=3
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":129:6:129:14|Found RAM fs[0].fav, depth=64, width=1
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":114:51:114:54|Input port bits 2 to 0 of gclk[3:0] are unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":114:67:114:69|Input rst is unused
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/mmuwalk.sv":174:56:174:63|Input port bits 25 to 3 of fromitlb[31:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/mmuwalk.sv":175:56:175:63|Input port bit 30 of fromdtlb[36:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/mmuwalk.sv":175:56:175:63|Input port bits 9 to 0 of fromdtlb[36:0] are unused

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/mmuwalk.sv":134:10:134:18|Found RAM genblk120.genblk122.walk, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/mmuwalk.sv":134:10:134:18|Found RAM genblk120.genblk122.walk, depth=64, width=30
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/mmuwalk.sv":134:10:134:18|Found RAM genblk120.genblk122.walk, depth=64, width=2
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/mmuwalk.sv":134:10:134:18|Found RAM genblk120.genblk122.walk, depth=64, width=1
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/mmuwalk.sv":94:70:94:73|Input port bits 2 to 0 of gclk[3:0] are unused

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":110:6:110:14|Found RAM ctx, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":110:6:110:14|Found RAM ctx, depth=64, width=26
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":92:60:92:63|Input port bits 2 to 0 of gclk[3:0] are unused

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/dtlb_2way_split.sv":251:13:251:21|Found RAM lru_ram, depth=512, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/dtlb_2way_split.sv":251:13:251:21|Found RAM lru_ram, depth=512, width=1
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/dtlb_2way_split.sv":28:42:28:48|Input port bits 31 to 0 of mem2tlb[75:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dtlbram.sv":21:118:21:121|Input port bits 2 to 0 of gclk[3:0] are unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/dtlbram.sv":21:136:21:138|Input rst is unused
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Found RAM flush, depth=64, width=3
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":173:8:173:16|Found RAM flush, depth=64, width=3
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Found RAM genblk139.genblk141.flush, depth=64, width=3
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":167:12:167:20|Found RAM genblk139.genblk141.flush, depth=64, width=20
@N: CL177 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":554:2:554:10|Sharing sequential element delr_m2.tid.
@N: CL177 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":554:2:554:10|Sharing sequential element delr_xc.tid.
@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":303:33:303:39|Input port bit 76 of iu2dmmu[127:0] is unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/dmmu.sv":309:37:309:42|Input port bit 35 of hc2mmu[41:0] is unused

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":296:3:296:11|Found RAM walk, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":250:7:250:15|Found RAM lru_ram, depth=512, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":250:7:250:15|Found RAM lru_ram, depth=512, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Found RAM genblk114.genblk116.walk, depth=64, width=24
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Found RAM genblk114.genblk116.walk, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Found RAM genblk114.genblk116.walk, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Found RAM genblk114.genblk116.walk, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Found RAM genblk114.genblk116.walk, depth=64, width=3
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Found RAM genblk114.genblk116.walk, depth=64, width=2
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":290:5:290:13|Found RAM genblk114.genblk116.walk, depth=64, width=2
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/itlb_2way_split.sv":25:42:25:48|Input port bits 31 to 0 of mem2tlb[75:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/itlbram.sv":20:97:20:100|Input port bits 2 to 0 of gclk[3:0] are unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/itlbram.sv":20:115:20:117|Input rst is unused
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":185:3:185:11|Found RAM genblk123.genblk125.flush, depth=64, width=20
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Found RAM flush, depth=64, width=3
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":194:8:194:16|Found RAM flush, depth=64, width=3
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":59:7:59:15|Found RAM ctx, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":59:7:59:15|Found RAM ctx, depth=64, width=3
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":42:72:42:75|Input port bits 2 to 0 of gclk[3:0] are unused

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":34:7:34:15|Found RAM ctrl, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":34:7:34:15|Found RAM ctrl, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":34:7:34:15|Found RAM ctrl, depth=64, width=1
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/mmureg.sv":18:72:18:75|Input port bits 2 to 0 of gclk[3:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":437:30:437:39|Input port bits 17 to 7 of immu_if_in[43:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/immu.sv":437:30:437:39|Input port bit 4 of immu_if_in[43:0] is unused

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 5 of comr_r.regf.ph1_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 4 of comr_r.regf.ph1_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 3 of comr_r.regf.ph1_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 2 of comr_r.regf.ph1_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 1 of comr_r.regf.ph1_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 5 of comr_r.regf.ph2_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 4 of comr_r.regf.ph2_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 3 of comr_r.regf.ph2_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 2 of comr_r.regf.ph2_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 1 of comr_r.regf.ph2_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 5 of comr_r.fpregf.ph2_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 4 of comr_r.fpregf.ph2_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 3 of comr_r.fpregf.ph2_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 2 of comr_r.fpregf.ph2_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 1 of comr_r.fpregf.ph2_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 5 of comr_r.fpregf.ph1_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 4 of comr_r.fpregf.ph1_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 3 of comr_r.fpregf.ph1_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 2 of comr_r.fpregf.ph1_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 1 of comr_r.fpregf.ph1_parity[6:0] 

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Register bit comr_r.fpregf.ph1_parity[0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Register bit comr_r.fpregf.ph2_parity[0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Register bit comr_r.regf.ph1_parity[0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Register bit comr_r.regf.ph2_parity[0] is always 0, optimizing ...
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 12 of comr_r.regf.ph1_addr[12:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 11 of comr_r.regf.ph1_addr[12:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 10 of comr_r.regf.ph1_addr[12:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 9 of comr_r.regf.ph1_addr[12:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 8 of comr_r.regf.ph1_addr[12:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 7 of comr_r.regf.ph1_addr[12:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 10 of comr_r.fpregf.ph_addr[10:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 9 of comr_r.fpregf.ph_addr[10:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 8 of comr_r.fpregf.ph_addr[10:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 7 of comr_r.fpregf.ph_addr[10:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 6 of comr_r.fpregf.ph_addr[10:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":780:2:780:10|Pruning Register bit 5 of comr_r.fpregf.ph_addr[10:0] 

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":460:45:460:48|Input port bits 2 to 0 of gclk[3:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":461:36:461:38|Input port bit 488 of xcr[494:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":461:36:461:38|Input port bits 310 to 308 of xcr[494:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":461:36:461:38|Input port bit 300 of xcr[494:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":461:36:461:38|Input port bits 264 to 233 of xcr[494:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/exception_dma.sv":462:36:462:42|Input port bit 0 of dmmu2iu[68:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/memory_mmu.sv":400:60:400:63|Input port bits 2 to 0 of gclk[3:0] are unused

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":101:2:101:10|Found RAM obuf[0].cc, depth=64, width=4
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":101:2:101:10|Found RAM obuf[0].invalid, depth=64, width=1
@W: CL247 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":71:29:71:32|Input port bit 3 of gclk[3:0] is unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":71:29:71:32|Input port bit 0 of gclk[3:0] is unused

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":63:2:63:10|Found RAM obuf[0].result, depth=64, width=64
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":63:2:63:10|Found RAM obuf[0].overflow, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":63:2:63:10|Found RAM obuf[0].underflow, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":63:2:63:10|Found RAM obuf[0].invalid, depth=64, width=1
@W: CL247 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":33:29:33:32|Input port bit 3 of gclk[3:0] is unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":33:29:33:32|Input port bit 0 of gclk[3:0] is unused

@N: CL135 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Found seqShift exp_r, depth=5, width=8
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Pruning Register bit 9 of index_r[0][9:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Pruning Register bit 9 of index_r[1][9:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":53:4:53:9|Pruning Register bit 9 of index_r[2][9:0] 

@N: CL135 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Found seqShift exp_r, depth=5, width=11
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning Register bit 12 of index_r[0][12:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning Register bit 12 of index_r[1][12:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/fpu/fp_ftoi.v":255:4:255:9|Pruning Register bit 12 of index_r[2][12:0] 

@N: CL135 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":22:2:22:10|Found seqShift dout, depth=4, width=6
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":22:2:22:10|Found seqShift dout, depth=10, width=68
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":22:2:22:10|Found seqShift dout, depth=3, width=68
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/fpu/fpu.sv":22:2:22:10|Found seqShift dout, depth=21, width=7
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu_fast.sv":156:1:156:9|Pruning Register bit 0 of ifr.mode[2:0] 

@N: CL201 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Trying to extract state machine for register rstate
Extracted state machine for register rstate
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL249 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":593:0:593:8|Initial value is not supported on state machine rstate
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":424:20:424:23|Input port bits 2 to 0 of gclk[3:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":425:27:425:29|Input port bits 2 to 0 of din[75:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/aludiv.sv":427:27:427:29|Input port bit 0 of yin[32:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":388:20:388:23|Input port bits 2 to 0 of gclk[3:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":389:27:389:29|Input port bits 75 to 70 of din[75:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alumul.sv":389:27:389:29|Input port bits 2 to 0 of din[75:0] are unused

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu.sv":316:1:316:9|Found RAM valid, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu.sv":316:1:316:9|Found RAM valid, depth=64, width=1
@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu.sv":288:19:288:22|Input port bit 3 of gclk[3:0] is unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu.sv":288:19:288:22|Input port bit 0 of gclk[3:0] is unused

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu_fast.sv":41:1:41:9|Found RAM obuf[0].res, depth=64, width=32
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu_fast.sv":41:1:41:9|Found RAM obuf[0].N, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu_fast.sv":41:1:41:9|Found RAM obuf[0].Z, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu_fast.sv":41:1:41:9|Found RAM obuf[0].V, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu_fast.sv":41:1:41:9|Found RAM obuf[0].parity, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu_fast.sv":41:1:41:9|Found RAM obuf[0].y.y, depth=64, width=32
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu_fast.sv":41:1:41:9|Found RAM obuf[0].y.parity, depth=64, width=1
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu_fast.sv":20:24:20:27|Input port bits 2 to 0 of gclk[3:0] are unused

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu.sv":236:2:236:10|Found RAM yfifo[0].y, depth=64, width=32
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu.sv":236:2:236:10|Found RAM yfifo[0].parity, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu.sv":236:2:236:10|Found RAM infifo[0].tid, depth=64, width=6
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu.sv":236:2:236:10|Found RAM infifo[0].op1, depth=64, width=32
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu.sv":236:2:236:10|Found RAM infifo[0].op2, depth=64, width=32
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu.sv":236:2:236:10|Found RAM infifo[0].mode, depth=64, width=3
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu.sv":236:2:236:10|Found RAM infifo[0].op1, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu.sv":236:2:236:10|Found RAM infifo[0].op2, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu.sv":236:2:236:10|Found RAM infifo[0].misc, depth=64, width=1
@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/xalu.sv":138:37:138:40|Input port bit 0 of gclk[3:0] is unused

@N: CL177 :"/home/kramer/sparcmt_hysim/lib/cpu/alu.sv":511:1:511:9|Sharing sequential element delr.rop1.
@N: CL177 :"/home/kramer/sparcmt_hysim/lib/cpu/alu.sv":511:1:511:9|Sharing sequential element delr.rop2.
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/alu.sv":78:31:78:33|Input port bits 56 to 54 of exr[570:0] are unused

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":137:0:137:8|Pruning Register alu_res.flag.N 

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":21:20:21:23|Input port bits 1 to 0 of gclk[3:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/alulogic.sv":23:25:23:32|Input port bits 4 to 0 of alu_data[83:0] are unused

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":69:1:69:9|Pruning Register bit 2 of op2_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":69:1:69:9|Pruning Register bit 1 of op2_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":69:1:69:9|Pruning Register bit 2 of op1_parity[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":69:1:69:9|Pruning Register bit 1 of op1_parity[6:0] 

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":69:1:69:9|Register bit op1_parity[0] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":69:1:69:9|Register bit op2_parity[0] is always 0, optimizing ...
@W: CL247 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":27:41:27:44|Input port bit 0 of gclk[3:0] is unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":27:156:27:158|Input port bit 80 of rfc[90:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":27:156:27:158|Input port bits 11 to 9 of rfc[90:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/fpregfile.sv":27:156:27:158|Input port bits 4 to 2 of rfc[90:0] are unused

@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.immu_data.ctx_reg, depth=3, width=4
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.immu_data.ctrl_reg.e, depth=3, width=1
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.immu_data.ctrl_reg.nf, depth=3, width=1
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.immu_data.tlbmiss, depth=3, width=1
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.immu_data.ft, depth=3, width=3
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.immu_data.exception, depth=3, width=1
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.immu_data.at, depth=3, width=3
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.immu_data.l, depth=3, width=2
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.annul_next, depth=3, width=1
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.ts.dma_state.cmd, depth=3, width=1
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.ts.dma_state.buf_addr, depth=3, width=10
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.ts.dma_state.count, depth=3, width=10
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.ts.asi, depth=3, width=5
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.ts.ldst_a, depth=3, width=1
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.ts.uend, depth=3, width=1
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.ts.rdmask, depth=3, width=1
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.ts.upc, depth=3, width=5
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.ts.flushidx, depth=3, width=3
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.ts.npc, depth=3, width=30
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.ts.wim, depth=3, width=7
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.ts.psr.cwp, depth=3, width=3
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.ts.psr.ps, depth=3, width=1
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.ts.psr.pil, depth=3, width=4
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.ts.psr.icc.Z, depth=3, width=1
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.ts.icmiss, depth=3, width=1
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.ts.replay, depth=3, width=1
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.ts.valid, depth=3, width=1
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.ts.tid_parity, depth=3, width=1
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Found seqShift exr.ts.tid, depth=3, width=6
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Register bit exr.tt[4] is always 0, optimizing ...
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":909:1:909:9|Pruning Register bit 4 of exr.tt[5:0] 

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":767:24:767:27|Input port bits 50 to 49 of regr[351:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/regacc_dma.sv":768:24:768:27|Input port bits 157 to 0 of comr[354:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":29:59:29:62|Input port bit 0 of gclk[3:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":29:168:29:170|Input port bits 11 to 9 of rfc[105:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":29:168:29:170|Input port bits 4 to 2 of rfc[105:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/tech/xilinx/virtex5/regfile.sv":29:103:29:105|Input port bit 12 of rfi[25:0] is unused

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Pruning Register bit 12 of regr.rs2[12:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Pruning Register bit 11 of regr.rs2[12:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Pruning Register bit 10 of regr.rs2[12:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Pruning Register bit 9 of regr.rs2[12:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Pruning Register bit 8 of regr.rs2[12:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Pruning Register bit 7 of regr.rs2[12:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Pruning Register bit 10 of regr.fprs1[10:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Pruning Register bit 9 of regr.fprs1[10:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Pruning Register bit 8 of regr.fprs1[10:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Pruning Register bit 7 of regr.fprs1[10:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Pruning Register bit 6 of regr.fprs1[10:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Pruning Register bit 5 of regr.fprs1[10:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Pruning Register bit 10 of regr.fprs2[10:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Pruning Register bit 9 of regr.fprs2[10:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Pruning Register bit 8 of regr.fprs2[10:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Pruning Register bit 7 of regr.fprs2[10:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Pruning Register bit 6 of regr.fprs2[10:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Pruning Register bit 5 of regr.fprs2[10:0] 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Pruning Register regr.immu_data.exception 

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":533:2:533:10|Pruning Register regr.ts.tid[5:0] 

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":451:38:451:41|Input port bits 2 to 0 of gclk[3:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/decode.sv":452:29:452:31|Input port bits 124 to 119 of der[318:0] are unused

@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM ts[0].icmiss, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM ts[0].replay, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM ts[0].annul, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM ts[0].ucmode, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM ts[0].dma, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM ts[0].upc, depth=64, width=5
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM ts[0].flushidx, depth=64, width=3
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM archr[0].wim, depth=64, width=7
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM pc[0], depth=64, width=30
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM npc[0], depth=64, width=30
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM psr[0].s, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM psr[0].ps, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM psr[0].et, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM psr[0].cwp, depth=64, width=3
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM archr[0].psr.pil, depth=64, width=4
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM archr[0].psr.ef, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM y[0].y, depth=64, width=32
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM y[0].parity, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM archr[0].fsr.rd, depth=64, width=2
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM archr[0].fsr.tem, depth=64, width=5
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM archr[0].fsr.ns, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM archr[0].fsr.ftt, depth=64, width=3
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM archr[0].fsr.fcc, depth=64, width=2
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM archr[0].fsr.aexc, depth=64, width=5
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM archr[0].fsr.cexc, depth=64, width=5
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM archr[0].psr.icc.N, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM archr[0].psr.icc.Z, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM archr[0].psr.icc.V, depth=64, width=1
@N: CL134 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":172:1:172:9|Found RAM archr[0].psr.icc.C, depth=64, width=1
@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":39:55:39:58|Input port bit 3 of gclk[3:0] is unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":39:55:39:58|Input port bit 0 of gclk[3:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":39:164:39:167|Input port bits 15 to 14 of spri[157:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":39:100:39:105|Input port bit 0 of tm2cpu[8:0] is unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":39:221:39:224|Input spre is unused
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":339:1:339:9|Register bit der.ts.tid_parity is always 0, optimizing ...
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/cpu/ifetch_dma.sv":228:32:228:35|Input port bits 348 to 158 of comr[354:0] are unused

@W: CL169 :"/home/kramer/sparcmt_hysim/lib/tm/speed_tm.sv":73:1:73:9|Pruning Register run 

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tm/speed_tm.sv":26:34:26:37|Input port bits 2 to 0 of gclk[3:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tm/speed_tm.sv":28:30:28:35|Input port bits 105 to 100 of cpu2tm[105:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/tm/speed_tm.sv":28:30:28:35|Input port bit 98 of cpu2tm[105:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/tm/speed_tm.sv":28:30:28:35|Input port bits 96 to 32 of cpu2tm[105:0] are unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_if.v":109:26:109:46|Input max_read_request_size is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_if.v":110:26:110:41|Input max_payload_size is unused
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf.v":83:26:83:38|Input port bits 7 to 1 of llk_tc_status[7:0] are unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf.v":82:26:82:50|Input mac_negotiated_link_width is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf.v":87:26:87:40|Input io_space_enable is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf.v":88:26:88:41|Input mem_space_enable is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf.v":89:26:89:42|Input bus_master_enable is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf.v":90:26:90:46|Input parity_error_response is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf.v":94:26:94:46|Input max_read_request_size is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf.v":95:26:95:41|Input max_payload_size is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf.v":130:26:130:31|Input cfg_di is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf.v":132:26:132:38|Input cfg_byte_en_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf.v":135:26:135:36|Input cfg_wr_en_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_soft_int.v":81:26:81:37|Input cfg_msguaddr is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_soft_int.v":85:26:85:35|Input msi_enable is unused
@N: CL201 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_intr.v":197:0:197:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_intr.v":88:15:88:22|Input port bits 15 to 8 of msi_data[15:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_intr.v":91:15:91:21|Input port bits 15 to 11 of command[15:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_intr.v":91:15:91:21|Input port bits 9 to 3 of command[15:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_intr.v":91:15:91:21|Input port bits 1 to 0 of command[15:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_intr.v":92:15:92:25|Input port bits 15 to 8 of msi_control[15:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_intr.v":92:15:92:25|Input port bits 6 to 1 of msi_control[15:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_intr.v":96:15:96:17|Input port bits 1023 to 468 of cfg[1023:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_intr.v":96:15:96:17|Input port bits 466 to 0 of cfg[1023:0] are unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_intr.v":93:15:93:23|Input msi_laddr is unused
@N: CL201 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Trying to extract state machine for register cs_fsm
Extracted state machine for register cs_fsm
State machine has 14 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
@N: CL201 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":675:2:675:7|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":202:2:202:7|Pruning Register bit 3 of byte_00[6:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":675:2:675:7|Pruning Register bit 7 of cfg_arb_trem_n[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":675:2:675:7|Pruning Register bit 6 of cfg_arb_trem_n[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":675:2:675:7|Pruning Register bit 5 of cfg_arb_trem_n[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":675:2:675:7|Pruning Register bit 3 of cfg_arb_trem_n[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":675:2:675:7|Pruning Register bit 2 of cfg_arb_trem_n[7:0] 

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":79:26:79:33|Input port bits 7 to 0 of msi_data[15:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_arb.v":80:26:80:34|Input port bits 1 to 0 of msi_laddr[31:0] are unused

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":469:2:469:7|Pruning Register bit 48 of reg_cmt_wr_hdr[49:0] 

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":117:26:117:37|Input port bit 49 of request_data[49:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":117:26:117:37|Input port bits 47 to 0 of request_data[49:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":143:26:143:37|Input port bits 15 to 4 of cfg_dcommand[15:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":144:26:144:36|Input port bits 15 to 9 of cfg_command[15:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":144:26:144:36|Input port bit 7 of cfg_command[15:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":144:26:144:36|Input port bits 5 to 0 of cfg_command[15:0] are unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":82:26:82:47|Input cfg_err_cpl_unexpect_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":126:26:126:44|Input l0_dll_error_vector is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":127:26:127:45|Input l0_rx_mac_link_error is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":128:26:128:39|Input l0_mac_link_up is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_err.v":147:26:147:32|Input serr_en is unused
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_errman_cpl.v":136:2:136:7|Pruning Register bit 2 of reg_cpl_num[2:0] 

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_errman_cpl.v":136:2:136:7|Register bit reg_cpl_num[1] is always 0, optimizing ...
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_errman_cpl.v":136:2:136:7|Pruning Register bit 1 of reg_cpl_num[1:0] 

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":373:0:373:5|Register bit mgmt_addr[7] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":373:0:373:5|Register bit mgmt_addr[8] is always 0, optimizing ...
@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":373:0:373:5|Register bit mgmt_addr[9] is always 0, optimizing ...
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":373:0:373:5|Pruning Register bit 9 of mgmt_addr[9:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":373:0:373:5|Pruning Register bit 8 of mgmt_addr[9:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":373:0:373:5|Pruning Register bit 7 of mgmt_addr[9:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":373:0:373:5|Pruning Register bit 3 of zero_out_byte[3:1] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":373:0:373:5|Pruning Register bit 1 of mgmt_bwren[3:0] 

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":88:26:88:33|Input port bits 16 to 11 of mgmt_pso[16:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":88:26:88:33|Input port bits 5 to 0 of mgmt_pso[16:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":95:26:95:35|Input port bits 11 to 10 of cfg_dwaddr[11:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":121:26:121:38|Input port bits 31 to 0 of llk_rx_data_d[63:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":123:26:123:44|Input port bits 6 to 4 of l0_dll_error_vector[6:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":124:26:124:45|Input port bit 0 of l0_rx_mac_link_error[1:0] is unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_cf_mgmt.v":122:26:122:41|Input llk_rx_src_rdy_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":113:27:113:46|Input trn_rcpl_streaming_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":126:27:126:41|Input clear_cpl_count is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_credit.v":130:27:130:50|Input l0_stats_cfg_transmitted is unused
@W: CL247 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":106:21:106:34|Input port bit 1 of llk_rx_valid_n[1:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":139:21:139:32|Input port bits 15 to 10 of cfg_dcommand[15:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":139:21:139:32|Input port bits 8 to 0 of cfg_dcommand[15:0] are unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":98:21:98:33|Input llk_tc_status is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":122:21:122:32|Input trn_lnk_up_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_rx.v":156:21:156:41|Input l0_stats_tlp_received is unused
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":98:26:98:37|Input port bits 7 to 4 of cpl_tlp_cntr[7:0] are unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_arb.v":99:26:99:41|Input cpl_tlp_cntr_inc is unused
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":460:2:460:7|Found seqShift new_oq_pkt_wr_d2, depth=3, width=1
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":297:2:297:7|Pruning Register bit 7 of trn_rrem[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":297:2:297:7|Pruning Register bit 6 of trn_rrem[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":297:2:297:7|Pruning Register bit 5 of trn_rrem[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":297:2:297:7|Pruning Register bit 3 of trn_rrem[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":297:2:297:7|Pruning Register bit 2 of trn_rrem[7:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":297:2:297:7|Pruning Register bit 1 of trn_rrem[7:0] 

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":92:31:92:41|Input fifo_preeof is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":98:31:98:43|Input fifo_pcpl_req is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":99:31:99:43|Input fifo_np_abort is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_oqbqfifo.v":100:31:100:45|Input fifo_pcpl_abort is unused
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":161:28:161:57|Found seqShift genblk245.srl_style_fifo.regBank, depth=16, width=72
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":101:27:101:35|Input mark_addr is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":102:27:102:36|Input clear_addr is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/sync_fifo.v":103:27:103:32|Input rewind is unused
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_decoder.v":93:16:93:20|Input port bits 3 to 0 of raddr[63:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_decoder.v":103:16:103:22|Input port bits 15 to 2 of command[15:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_decoder.v":104:16:104:23|Input port bit 3 of bar0_reg[31:0] is unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_decoder.v":110:16:110:23|Input port bits 10 to 1 of xrom_reg[31:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_decoder.v":111:16:111:24|Input port bits 15 to 2 of pme_pmcsr[15:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_decoder.v":115:16:115:18|Input port bits 671 to 352 of cfg[671:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_decoder.v":115:16:115:18|Input port bits 326 to 256 of cfg[671:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/cmm_decoder.v":115:16:115:18|Input port bits 63 to 0 of cfg[671:0] are unused

@N: CL135 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk.v":1318:2:1318:7|Found seqShift d_q5, depth=5, width=64
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk.v":1294:2:1294:7|Pruning Register bit 6 of eof_nd_q[6:2] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk.v":1487:2:1487:7|Pruning Register bit 5 of cur_fulltype[6:0] 

@N: CL177 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk.v":1450:2:1450:7|Sharing sequential element latch_2nd_dword_q1.
@N: CL177 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk.v":1450:2:1450:7|Sharing sequential element latch_4th_dword_q1.
@N: CL177 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk.v":1450:2:1450:7|Sharing sequential element latch_2nd_dword_q2.
@N: CL135 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_bar.v":240:2:240:7|Found seqShift eval_check_q3, depth=3, width=1
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_bar.v":94:24:94:36|Input port bits 6 to 5 of fulltype_oh_i[8:0] are unused

@W: CL247 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_bar.v":94:24:94:36|Input port bit 2 of fulltype_oh_i[8:0] is unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_bar.v":101:24:101:36|Input legacy_mode_i is unused
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_mal.v":477:2:477:7|Pruning Register bit 9 of max_length[9:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_mal.v":477:2:477:7|Pruning Register bit 8 of max_length[9:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_mal.v":477:2:477:7|Pruning Register bit 4 of max_length[9:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_mal.v":477:2:477:7|Pruning Register bit 3 of max_length[9:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_mal.v":477:2:477:7|Pruning Register bit 2 of max_length[9:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_mal.v":477:2:477:7|Pruning Register bit 1 of max_length[9:0] 

@W: CL189 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_mal.v":477:2:477:7|Register bit max_length[0] is always 0, optimizing ...
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/tlm_rx_data_snk_mal.v":143:25:143:32|Input port bits 5 to 0 of offset_i[7:0] are unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_plus_ll_tx.v":114:21:114:33|Input trn_terrfwd_n is unused
@N: CL177 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":305:2:305:7|Sharing sequential element trn_tdst_rdy_n.
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":95:22:95:38|Input port bits 9 to 8 of llk_tx_chan_space[9:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":101:22:101:31|Input port bits 7 to 1 of trn_trem_n[7:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":111:22:111:43|Input port bits 7 to 5 of tx_ch_credits_consumed[7:0] are unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":82:22:82:33|Input trn_lnk_up_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":96:22:96:45|Input llk_tx_ch_posted_ready_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":97:22:97:49|Input llk_tx_ch_non_posted_ready_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":98:22:98:49|Input llk_tx_ch_completion_ready_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":106:22:106:34|Input trn_terrfwd_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":114:22:114:45|Input tx_npd_credits_available is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":115:22:115:44|Input tx_npd_credits_consumed is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx.v":120:22:120:39|Input npd_credit_limited is unused
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_blk_ll_tx_arb.v":89:21:89:30|Input port bits 7 to 1 of trn_trem_n[7:0] are unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_reset_logic.v":95:12:95:23|Input L0LTSSMSTATE is unused
@W: CL157 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":560:36:560:40|*Output DEBUG has undriven bits - a simulation mismatch is possible 
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":424:31:424:40|Input crm_urst_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":425:31:425:41|Input crm_nvrst_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":426:31:426:44|Input crm_mgmt_rst_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":427:31:427:48|Input crm_user_cfg_rst_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":428:31:428:43|Input crm_mac_rst_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_top.v":429:31:429:44|Input crm_link_rst_n is unused
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper.v":96:42:96:51|Input port bits 63 to 8 of gt_tx_data[63:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper.v":97:42:97:53|Input port bits 7 to 1 of gt_tx_data_k[7:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper.v":98:42:98:56|Input port bits 7 to 1 of gt_tx_elec_idle[7:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper.v":99:42:99:65|Input port bits 7 to 1 of gt_tx_detect_rx_loopback[7:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper.v":100:42:100:57|Input port bits 7 to 1 of gt_tx_compliance[7:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper.v":101:42:101:55|Input port bits 7 to 1 of gt_rx_polarity[7:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper.v":102:42:102:54|Input port bits 15 to 2 of gt_power_down[15:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper.v":104:42:104:54|Input port bits 7 to 1 of gt_pipe_reset[7:0] are unused

@W: CL156 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper.v":259:15:259:33|*Input un19_gt_tx_data_k_reg[0] to this expression [instance] has undriven bits which are being tied to 0 - a simulation mismatch is possible
@W: CL156 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper.v":259:15:259:33|*Input un19_gt_tx_data_k_reg[0] to this expression [instance] has undriven bits which are being tied to 0 - a simulation mismatch is possible
@W: CL157 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper.v":115:42:115:50|*Output resetdone has undriven bits - a simulation mismatch is possible 
@W: CL157 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper.v":118:42:118:56|*Output rxbyteisaligned has undriven bits - a simulation mismatch is possible 
@W: CL157 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper.v":119:42:119:54|*Output rxchanbondseq has undriven bits - a simulation mismatch is possible 
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper.v":103:42:103:56|Input gt_deskew_lanes is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper.v":105:42:105:54|Input gt_rx_present is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper.v":108:42:108:44|Input gsr is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper_top.v":105:36:105:44|Input gt_usrclk is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper_top.v":107:36:107:45|Input txsync_clk is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_gt_wrapper_top.v":113:36:113:47|Input trn_lnk_up_n is unused
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":75:33:75:37|Input port bits 12 to 10 of addra[12:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":81:33:81:37|Input port bits 12 to 10 of addrb[12:0] are unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":78:33:78:36|Input wenb is unused
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":75:33:75:37|Input port bits 11 to 9 of addra[11:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":81:33:81:37|Input port bits 11 to 9 of addrb[11:0] are unused

@W: CL157 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":74:33:74:37|*Output douta has undriven bits - a simulation mismatch is possible 
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":78:33:78:36|Input wenb is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/bram_common.v":79:33:79:36|Input dinb is unused
@N: CL201 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/prod_fixes.v":717:3:717:8|Trying to extract state machine for register curr_state_l7
Extracted state machine for register curr_state_l7
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/prod_fixes.v":653:3:653:8|Trying to extract state machine for register curr_state_l6
Extracted state machine for register curr_state_l6
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/prod_fixes.v":588:3:588:8|Trying to extract state machine for register curr_state_l5
Extracted state machine for register curr_state_l5
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/prod_fixes.v":523:3:523:8|Trying to extract state machine for register curr_state_l4
Extracted state machine for register curr_state_l4
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/prod_fixes.v":458:3:458:8|Trying to extract state machine for register curr_state_l3
Extracted state machine for register curr_state_l3
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/prod_fixes.v":392:3:392:8|Trying to extract state machine for register curr_state_l2
Extracted state machine for register curr_state_l2
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/prod_fixes.v":326:3:326:8|Trying to extract state machine for register curr_state_l1
Extracted state machine for register curr_state_l1
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/prod_fixes.v":261:3:261:8|Trying to extract state machine for register curr_state_l0
Extracted state machine for register curr_state_l0
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/prod_fixes.v":78:20:78:40|Input port bits 2 to 0 of negotiated_link_width[3:0] are unused

@W: CL157 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/prod_fixes.v":103:23:103:33|*Output masking_ack has undriven bits - a simulation mismatch is possible 
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/prod_fixes.v":77:20:77:33|Input chan_bond_done is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/temppcie/pcieblk/source/pcie_clocking.v":75:9:75:17|Input clkin_dcm is unused
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":209:24:209:34|Input port bits 15 to 3 of cfg_command[15:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":209:24:209:34|Input port bits 1 to 0 of cfg_command[15:0] are unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":152:26:152:36|Input trn_tbuf_av is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":163:50:163:62|Input trn_rerrfwd_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":167:20:167:33|Input trn_rfc_nph_av is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":168:20:168:33|Input trn_rfc_npd_av is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":169:20:169:32|Input trn_rfc_ph_av is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":170:20:170:32|Input trn_rfc_pd_av is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":180:23:180:28|Input cfg_do is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":185:50:185:65|Input cfg_rd_wr_done_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":190:50:190:66|Input cfg_err_cpl_rdy_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":197:50:197:68|Input cfg_interrupt_rdy_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":200:50:200:65|Input cfg_interrupt_do is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":201:50:201:71|Input cfg_interrupt_mmenable is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":202:50:202:72|Input cfg_interrupt_msienable is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":208:24:208:33|Input cfg_status is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":210:24:210:34|Input cfg_dstatus is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":211:24:211:35|Input cfg_dcommand is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":212:24:212:34|Input cfg_lstatus is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":213:24:213:35|Input cfg_lcommand is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/pci_exp_64b_app.v":217:21:217:41|Input cfg_pcie_link_state_n is unused
@N: CL201 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_TX_ENGINE.v":197:4:197:9|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_TX_ENGINE.v":197:4:197:9|Pruning Register bit 3 of trn_trem_n[3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_TX_ENGINE.v":197:4:197:9|Pruning Register bit 2 of trn_trem_n[3:0] 

@W: CL260 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_TX_ENGINE.v":197:4:197:9|Pruning Register bit 1 of trn_trem_n[3:0] 

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_TX_ENGINE.v":98:24:98:31|Input port bits 7 to 4 of req_be_i[7:0] are unused

@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_TX_ENGINE.v":99:24:99:33|Input port bits 1 to 0 of req_addr_i[12:0] are unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_TX_ENGINE.v":106:24:106:44|Input cfg_bus_mstr_enable_i is unused
@N: CL201 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_RX_ENGINE.v":178:4:178:9|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 9 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_RX_ENGINE.v":117:23:117:36|Input port bits 5 to 1 of trn_rbar_hit_n[6:0] are unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_RX_ENGINE.v":112:23:112:32|Input trn_rrem_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_RX_ENGINE.v":114:23:114:32|Input trn_reof_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_64_RX_ENGINE.v":116:23:116:36|Input trn_rsrc_dsc_n is unused
@N: CL201 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_EP_MEM_ACCESS.v":136:4:136:9|Trying to extract state machine for register wr_mem_state
Extracted state machine for register wr_mem_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   100
@W: CL246 :"/home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/PIO_EP_MEM_ACCESS.v":81:21:81:27|Input port bits 7 to 4 of wr_be_i[7:0] are unused

@W: CL159 :"/home/kramer/sparcmt_hysim/lib/cpu/clkrst_gen.sv":176:32:176:38|Input clkin_n is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/tech/techmap.sv":107:47:107:53|Input dramrst is unused
@W: CL159 :"/home/kramer/sparcmt_hysim/lib/tech/techmap.sv":37:39:37:43|Input clk_n is unused
