{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747781052216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747781052220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 16:44:12 2025 " "Processing started: Tue May 20 16:44:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747781052220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781052220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS_PC -c NIOS_PC " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS_PC -c NIOS_PC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781052220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747781053131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747781053131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/mp3_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/mp3_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC " "Found entity 1: MP3_PC" {  } { { "MP3_PC/synthesis/MP3_PC.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/MP3_PC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "MP3_PC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "MP3_PC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_irq_mapper " "Found entity 1: MP3_PC_irq_mapper" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_irq_mapper.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_mm_interconnect_0 " "Found entity 1: MP3_PC_mm_interconnect_0" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: MP3_PC_mm_interconnect_0_avalon_st_adapter_001" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: MP3_PC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: MP3_PC_mm_interconnect_0_avalon_st_adapter" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: MP3_PC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "MP3_PC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "MP3_PC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "MP3_PC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "MP3_PC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: MP3_PC_mm_interconnect_0_rsp_mux_001" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mp3_pc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059708 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_mm_interconnect_0_rsp_mux " "Found entity 1: MP3_PC_mm_interconnect_0_rsp_mux" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_mm_interconnect_0_rsp_demux_002 " "Found entity 1: MP3_PC_mm_interconnect_0_rsp_demux_002" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_mm_interconnect_0_rsp_demux " "Found entity 1: MP3_PC_mm_interconnect_0_rsp_demux" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_mm_interconnect_0_cmd_mux_003 " "Found entity 1: MP3_PC_mm_interconnect_0_cmd_mux_003" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_mm_interconnect_0_cmd_mux " "Found entity 1: MP3_PC_mm_interconnect_0_cmd_mux" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: MP3_PC_mm_interconnect_0_cmd_demux_001" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_mm_interconnect_0_cmd_demux " "Found entity 1: MP3_PC_mm_interconnect_0_cmd_demux" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file mp3_pc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059728 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059728 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059728 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059728 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747781059732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "MP3_PC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "MP3_PC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747781059736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "MP3_PC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "MP3_PC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "MP3_PC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MP3_PC_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at MP3_PC_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_005.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747781059742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MP3_PC_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at MP3_PC_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_005.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747781059742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_mm_interconnect_0_router_005_default_decode " "Found entity 1: MP3_PC_mm_interconnect_0_router_005_default_decode" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_005.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059743 ""} { "Info" "ISGN_ENTITY_NAME" "2 MP3_PC_mm_interconnect_0_router_005 " "Found entity 2: MP3_PC_mm_interconnect_0_router_005" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_005.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MP3_PC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at MP3_PC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_003.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747781059744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MP3_PC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at MP3_PC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_003.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747781059744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_mm_interconnect_0_router_003_default_decode " "Found entity 1: MP3_PC_mm_interconnect_0_router_003_default_decode" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_003.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059745 ""} { "Info" "ISGN_ENTITY_NAME" "2 MP3_PC_mm_interconnect_0_router_003 " "Found entity 2: MP3_PC_mm_interconnect_0_router_003" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_003.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MP3_PC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at MP3_PC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_002.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747781059746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MP3_PC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at MP3_PC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_002.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747781059746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_mm_interconnect_0_router_002_default_decode " "Found entity 1: MP3_PC_mm_interconnect_0_router_002_default_decode" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_002.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059747 ""} { "Info" "ISGN_ENTITY_NAME" "2 MP3_PC_mm_interconnect_0_router_002 " "Found entity 2: MP3_PC_mm_interconnect_0_router_002" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_002.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MP3_PC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at MP3_PC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_001.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747781059748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MP3_PC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at MP3_PC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_001.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747781059748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_mm_interconnect_0_router_001_default_decode " "Found entity 1: MP3_PC_mm_interconnect_0_router_001_default_decode" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_001.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059749 ""} { "Info" "ISGN_ENTITY_NAME" "2 MP3_PC_mm_interconnect_0_router_001 " "Found entity 2: MP3_PC_mm_interconnect_0_router_001" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_001.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MP3_PC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at MP3_PC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747781059750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MP3_PC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at MP3_PC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747781059751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_mm_interconnect_0_router_default_decode " "Found entity 1: MP3_PC_mm_interconnect_0_router_default_decode" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059752 ""} { "Info" "ISGN_ENTITY_NAME" "2 MP3_PC_mm_interconnect_0_router " "Found entity 2: MP3_PC_mm_interconnect_0_router" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "MP3_PC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "MP3_PC/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_VGA_CONTROLLER " "Found entity 1: MP3_PC_VGA_CONTROLLER" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_VGA_CONTROLLER.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_VGA_CONTROLLER.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "MP3_PC/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_up_video_128_character_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "MP3_PC/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_up_video_fb_color_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_vga_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_vga_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_VGA_BUFFER " "Found entity 1: MP3_PC_VGA_BUFFER" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_VGA_BUFFER.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_VGA_BUFFER.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_UART_sim_scfifo_w " "Found entity 1: MP3_PC_UART_sim_scfifo_w" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_UART.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059777 ""} { "Info" "ISGN_ENTITY_NAME" "2 MP3_PC_UART_scfifo_w " "Found entity 2: MP3_PC_UART_scfifo_w" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_UART.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_UART.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059777 ""} { "Info" "ISGN_ENTITY_NAME" "3 MP3_PC_UART_sim_scfifo_r " "Found entity 3: MP3_PC_UART_sim_scfifo_r" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_UART.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_UART.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059777 ""} { "Info" "ISGN_ENTITY_NAME" "4 MP3_PC_UART_scfifo_r " "Found entity 4: MP3_PC_UART_scfifo_r" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_UART.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_UART.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059777 ""} { "Info" "ISGN_ENTITY_NAME" "5 MP3_PC_UART " "Found entity 5: MP3_PC_UART" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_UART.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_UART.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_timer_1s.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_timer_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_TIMER_1s " "Found entity 1: MP3_PC_TIMER_1s" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_TIMER_1s.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_TIMER_1s.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_reg_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_reg_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_REG_SWITCH " "Found entity 1: MP3_PC_REG_SWITCH" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_REG_SWITCH.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_REG_SWITCH.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_reg_button.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_reg_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_REG_BUTTON " "Found entity 1: MP3_PC_REG_BUTTON" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_REG_BUTTON.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_REG_BUTTON.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_reg_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_reg_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_REG_7SEG " "Found entity 1: MP3_PC_REG_7SEG" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_REG_7SEG.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_REG_7SEG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_RAM " "Found entity 1: MP3_PC_RAM" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_RAM.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_pll_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_pll_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_PLL_VGA " "Found entity 1: MP3_PC_PLL_VGA" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_PLL_VGA.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_PLL_VGA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_niosii.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_niosii.v" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_NIOSII " "Found entity 1: MP3_PC_NIOSII" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_niosii_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_niosii_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_NIOSII_cpu_register_bank_a_module " "Found entity 1: MP3_PC_NIOSII_cpu_register_bank_a_module" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""} { "Info" "ISGN_ENTITY_NAME" "2 MP3_PC_NIOSII_cpu_register_bank_b_module " "Found entity 2: MP3_PC_NIOSII_cpu_register_bank_b_module" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""} { "Info" "ISGN_ENTITY_NAME" "3 MP3_PC_NIOSII_cpu_nios2_oci_debug " "Found entity 3: MP3_PC_NIOSII_cpu_nios2_oci_debug" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""} { "Info" "ISGN_ENTITY_NAME" "4 MP3_PC_NIOSII_cpu_nios2_oci_break " "Found entity 4: MP3_PC_NIOSII_cpu_nios2_oci_break" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""} { "Info" "ISGN_ENTITY_NAME" "5 MP3_PC_NIOSII_cpu_nios2_oci_xbrk " "Found entity 5: MP3_PC_NIOSII_cpu_nios2_oci_xbrk" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""} { "Info" "ISGN_ENTITY_NAME" "6 MP3_PC_NIOSII_cpu_nios2_oci_dbrk " "Found entity 6: MP3_PC_NIOSII_cpu_nios2_oci_dbrk" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""} { "Info" "ISGN_ENTITY_NAME" "7 MP3_PC_NIOSII_cpu_nios2_oci_itrace " "Found entity 7: MP3_PC_NIOSII_cpu_nios2_oci_itrace" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""} { "Info" "ISGN_ENTITY_NAME" "8 MP3_PC_NIOSII_cpu_nios2_oci_td_mode " "Found entity 8: MP3_PC_NIOSII_cpu_nios2_oci_td_mode" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""} { "Info" "ISGN_ENTITY_NAME" "9 MP3_PC_NIOSII_cpu_nios2_oci_dtrace " "Found entity 9: MP3_PC_NIOSII_cpu_nios2_oci_dtrace" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""} { "Info" "ISGN_ENTITY_NAME" "10 MP3_PC_NIOSII_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: MP3_PC_NIOSII_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""} { "Info" "ISGN_ENTITY_NAME" "11 MP3_PC_NIOSII_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: MP3_PC_NIOSII_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""} { "Info" "ISGN_ENTITY_NAME" "12 MP3_PC_NIOSII_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: MP3_PC_NIOSII_cpu_nios2_oci_fifo_cnt_inc" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""} { "Info" "ISGN_ENTITY_NAME" "13 MP3_PC_NIOSII_cpu_nios2_oci_fifo " "Found entity 13: MP3_PC_NIOSII_cpu_nios2_oci_fifo" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""} { "Info" "ISGN_ENTITY_NAME" "14 MP3_PC_NIOSII_cpu_nios2_oci_pib " "Found entity 14: MP3_PC_NIOSII_cpu_nios2_oci_pib" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""} { "Info" "ISGN_ENTITY_NAME" "15 MP3_PC_NIOSII_cpu_nios2_oci_im " "Found entity 15: MP3_PC_NIOSII_cpu_nios2_oci_im" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""} { "Info" "ISGN_ENTITY_NAME" "16 MP3_PC_NIOSII_cpu_nios2_performance_monitors " "Found entity 16: MP3_PC_NIOSII_cpu_nios2_performance_monitors" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""} { "Info" "ISGN_ENTITY_NAME" "17 MP3_PC_NIOSII_cpu_nios2_avalon_reg " "Found entity 17: MP3_PC_NIOSII_cpu_nios2_avalon_reg" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""} { "Info" "ISGN_ENTITY_NAME" "18 MP3_PC_NIOSII_cpu_ociram_sp_ram_module " "Found entity 18: MP3_PC_NIOSII_cpu_ociram_sp_ram_module" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""} { "Info" "ISGN_ENTITY_NAME" "19 MP3_PC_NIOSII_cpu_nios2_ocimem " "Found entity 19: MP3_PC_NIOSII_cpu_nios2_ocimem" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""} { "Info" "ISGN_ENTITY_NAME" "20 MP3_PC_NIOSII_cpu_nios2_oci " "Found entity 20: MP3_PC_NIOSII_cpu_nios2_oci" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""} { "Info" "ISGN_ENTITY_NAME" "21 MP3_PC_NIOSII_cpu " "Found entity 21: MP3_PC_NIOSII_cpu" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_niosii_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_niosii_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_NIOSII_cpu_debug_slave_sysclk " "Found entity 1: MP3_PC_NIOSII_cpu_debug_slave_sysclk" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu_debug_slave_sysclk.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_niosii_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_niosii_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_NIOSII_cpu_debug_slave_tck " "Found entity 1: MP3_PC_NIOSII_cpu_debug_slave_tck" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu_debug_slave_tck.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_niosii_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_niosii_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_NIOSII_cpu_debug_slave_wrapper " "Found entity 1: MP3_PC_NIOSII_cpu_debug_slave_wrapper" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu_debug_slave_wrapper.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_pc/synthesis/submodules/mp3_pc_niosii_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mp3_pc/synthesis/submodules/mp3_pc_niosii_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MP3_PC_NIOSII_cpu_test_bench " "Found entity 1: MP3_PC_NIOSII_cpu_test_bench" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu_test_bench.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781059821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781059821 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MP3_PC " "Elaborating entity \"MP3_PC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747781059915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII MP3_PC_NIOSII:niosii " "Elaborating entity \"MP3_PC_NIOSII\" for hierarchy \"MP3_PC_NIOSII:niosii\"" {  } { { "MP3_PC/synthesis/MP3_PC.v" "niosii" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/MP3_PC.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781059942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu " "Elaborating entity \"MP3_PC_NIOSII_cpu\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII.v" "cpu" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781059951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_test_bench MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_test_bench:the_MP3_PC_NIOSII_cpu_test_bench " "Elaborating entity \"MP3_PC_NIOSII_cpu_test_bench\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_test_bench:the_MP3_PC_NIOSII_cpu_test_bench\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "the_MP3_PC_NIOSII_cpu_test_bench" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_register_bank_a_module MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_register_bank_a_module:MP3_PC_NIOSII_cpu_register_bank_a " "Elaborating entity \"MP3_PC_NIOSII_cpu_register_bank_a_module\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_register_bank_a_module:MP3_PC_NIOSII_cpu_register_bank_a\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "MP3_PC_NIOSII_cpu_register_bank_a" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_register_bank_a_module:MP3_PC_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_register_bank_a_module:MP3_PC_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "the_altsyncram" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_register_bank_a_module:MP3_PC_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_register_bank_a_module:MP3_PC_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_register_bank_a_module:MP3_PC_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_register_bank_a_module:MP3_PC_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060114 ""}  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747781060114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781060164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781060164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_register_bank_a_module:MP3_PC_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_register_bank_a_module:MP3_PC_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_register_bank_b_module MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_register_bank_b_module:MP3_PC_NIOSII_cpu_register_bank_b " "Elaborating entity \"MP3_PC_NIOSII_cpu_register_bank_b_module\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_register_bank_b_module:MP3_PC_NIOSII_cpu_register_bank_b\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "MP3_PC_NIOSII_cpu_register_bank_b" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_nios2_oci MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci " "Elaborating entity \"MP3_PC_NIOSII_cpu_nios2_oci\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "the_MP3_PC_NIOSII_cpu_nios2_oci" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_nios2_oci_debug MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_debug:the_MP3_PC_NIOSII_cpu_nios2_oci_debug " "Elaborating entity \"MP3_PC_NIOSII_cpu_nios2_oci_debug\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_debug:the_MP3_PC_NIOSII_cpu_nios2_oci_debug\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "the_MP3_PC_NIOSII_cpu_nios2_oci_debug" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_debug:the_MP3_PC_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_debug:the_MP3_PC_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "the_altera_std_synchronizer" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_debug:the_MP3_PC_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_debug:the_MP3_PC_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_debug:the_MP3_PC_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_debug:the_MP3_PC_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060258 ""}  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747781060258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_nios2_oci_break MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_break:the_MP3_PC_NIOSII_cpu_nios2_oci_break " "Elaborating entity \"MP3_PC_NIOSII_cpu_nios2_oci_break\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_break:the_MP3_PC_NIOSII_cpu_nios2_oci_break\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "the_MP3_PC_NIOSII_cpu_nios2_oci_break" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_nios2_oci_xbrk MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_xbrk:the_MP3_PC_NIOSII_cpu_nios2_oci_xbrk " "Elaborating entity \"MP3_PC_NIOSII_cpu_nios2_oci_xbrk\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_xbrk:the_MP3_PC_NIOSII_cpu_nios2_oci_xbrk\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "the_MP3_PC_NIOSII_cpu_nios2_oci_xbrk" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_nios2_oci_dbrk MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_dbrk:the_MP3_PC_NIOSII_cpu_nios2_oci_dbrk " "Elaborating entity \"MP3_PC_NIOSII_cpu_nios2_oci_dbrk\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_dbrk:the_MP3_PC_NIOSII_cpu_nios2_oci_dbrk\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "the_MP3_PC_NIOSII_cpu_nios2_oci_dbrk" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_nios2_oci_itrace MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_itrace:the_MP3_PC_NIOSII_cpu_nios2_oci_itrace " "Elaborating entity \"MP3_PC_NIOSII_cpu_nios2_oci_itrace\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_itrace:the_MP3_PC_NIOSII_cpu_nios2_oci_itrace\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "the_MP3_PC_NIOSII_cpu_nios2_oci_itrace" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_nios2_oci_dtrace MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_dtrace:the_MP3_PC_NIOSII_cpu_nios2_oci_dtrace " "Elaborating entity \"MP3_PC_NIOSII_cpu_nios2_oci_dtrace\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_dtrace:the_MP3_PC_NIOSII_cpu_nios2_oci_dtrace\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "the_MP3_PC_NIOSII_cpu_nios2_oci_dtrace" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_nios2_oci_td_mode MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_dtrace:the_MP3_PC_NIOSII_cpu_nios2_oci_dtrace\|MP3_PC_NIOSII_cpu_nios2_oci_td_mode:MP3_PC_NIOSII_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MP3_PC_NIOSII_cpu_nios2_oci_td_mode\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_dtrace:the_MP3_PC_NIOSII_cpu_nios2_oci_dtrace\|MP3_PC_NIOSII_cpu_nios2_oci_td_mode:MP3_PC_NIOSII_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "MP3_PC_NIOSII_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_nios2_oci_fifo MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_fifo:the_MP3_PC_NIOSII_cpu_nios2_oci_fifo " "Elaborating entity \"MP3_PC_NIOSII_cpu_nios2_oci_fifo\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_fifo:the_MP3_PC_NIOSII_cpu_nios2_oci_fifo\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "the_MP3_PC_NIOSII_cpu_nios2_oci_fifo" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_nios2_oci_compute_input_tm_cnt MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_fifo:the_MP3_PC_NIOSII_cpu_nios2_oci_fifo\|MP3_PC_NIOSII_cpu_nios2_oci_compute_input_tm_cnt:the_MP3_PC_NIOSII_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MP3_PC_NIOSII_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_fifo:the_MP3_PC_NIOSII_cpu_nios2_oci_fifo\|MP3_PC_NIOSII_cpu_nios2_oci_compute_input_tm_cnt:the_MP3_PC_NIOSII_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "the_MP3_PC_NIOSII_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_nios2_oci_fifo_wrptr_inc MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_fifo:the_MP3_PC_NIOSII_cpu_nios2_oci_fifo\|MP3_PC_NIOSII_cpu_nios2_oci_fifo_wrptr_inc:the_MP3_PC_NIOSII_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MP3_PC_NIOSII_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_fifo:the_MP3_PC_NIOSII_cpu_nios2_oci_fifo\|MP3_PC_NIOSII_cpu_nios2_oci_fifo_wrptr_inc:the_MP3_PC_NIOSII_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "the_MP3_PC_NIOSII_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_nios2_oci_fifo_cnt_inc MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_fifo:the_MP3_PC_NIOSII_cpu_nios2_oci_fifo\|MP3_PC_NIOSII_cpu_nios2_oci_fifo_cnt_inc:the_MP3_PC_NIOSII_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MP3_PC_NIOSII_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_fifo:the_MP3_PC_NIOSII_cpu_nios2_oci_fifo\|MP3_PC_NIOSII_cpu_nios2_oci_fifo_cnt_inc:the_MP3_PC_NIOSII_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "the_MP3_PC_NIOSII_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_nios2_oci_pib MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_pib:the_MP3_PC_NIOSII_cpu_nios2_oci_pib " "Elaborating entity \"MP3_PC_NIOSII_cpu_nios2_oci_pib\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_pib:the_MP3_PC_NIOSII_cpu_nios2_oci_pib\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "the_MP3_PC_NIOSII_cpu_nios2_oci_pib" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_nios2_oci_im MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_im:the_MP3_PC_NIOSII_cpu_nios2_oci_im " "Elaborating entity \"MP3_PC_NIOSII_cpu_nios2_oci_im\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_oci_im:the_MP3_PC_NIOSII_cpu_nios2_oci_im\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "the_MP3_PC_NIOSII_cpu_nios2_oci_im" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_nios2_avalon_reg MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_avalon_reg:the_MP3_PC_NIOSII_cpu_nios2_avalon_reg " "Elaborating entity \"MP3_PC_NIOSII_cpu_nios2_avalon_reg\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_avalon_reg:the_MP3_PC_NIOSII_cpu_nios2_avalon_reg\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "the_MP3_PC_NIOSII_cpu_nios2_avalon_reg" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_nios2_ocimem MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_ocimem:the_MP3_PC_NIOSII_cpu_nios2_ocimem " "Elaborating entity \"MP3_PC_NIOSII_cpu_nios2_ocimem\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_ocimem:the_MP3_PC_NIOSII_cpu_nios2_ocimem\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "the_MP3_PC_NIOSII_cpu_nios2_ocimem" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_ociram_sp_ram_module MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_ocimem:the_MP3_PC_NIOSII_cpu_nios2_ocimem\|MP3_PC_NIOSII_cpu_ociram_sp_ram_module:MP3_PC_NIOSII_cpu_ociram_sp_ram " "Elaborating entity \"MP3_PC_NIOSII_cpu_ociram_sp_ram_module\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_ocimem:the_MP3_PC_NIOSII_cpu_nios2_ocimem\|MP3_PC_NIOSII_cpu_ociram_sp_ram_module:MP3_PC_NIOSII_cpu_ociram_sp_ram\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "MP3_PC_NIOSII_cpu_ociram_sp_ram" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_ocimem:the_MP3_PC_NIOSII_cpu_nios2_ocimem\|MP3_PC_NIOSII_cpu_ociram_sp_ram_module:MP3_PC_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_ocimem:the_MP3_PC_NIOSII_cpu_nios2_ocimem\|MP3_PC_NIOSII_cpu_ociram_sp_ram_module:MP3_PC_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "the_altsyncram" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_ocimem:the_MP3_PC_NIOSII_cpu_nios2_ocimem\|MP3_PC_NIOSII_cpu_ociram_sp_ram_module:MP3_PC_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_ocimem:the_MP3_PC_NIOSII_cpu_nios2_ocimem\|MP3_PC_NIOSII_cpu_ociram_sp_ram_module:MP3_PC_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_ocimem:the_MP3_PC_NIOSII_cpu_nios2_ocimem\|MP3_PC_NIOSII_cpu_ociram_sp_ram_module:MP3_PC_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_ocimem:the_MP3_PC_NIOSII_cpu_nios2_ocimem\|MP3_PC_NIOSII_cpu_ociram_sp_ram_module:MP3_PC_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060476 ""}  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747781060476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781060525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781060525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_ocimem:the_MP3_PC_NIOSII_cpu_nios2_ocimem\|MP3_PC_NIOSII_cpu_ociram_sp_ram_module:MP3_PC_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_nios2_ocimem:the_MP3_PC_NIOSII_cpu_nios2_ocimem\|MP3_PC_NIOSII_cpu_ociram_sp_ram_module:MP3_PC_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_debug_slave_wrapper MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper " "Elaborating entity \"MP3_PC_NIOSII_cpu_debug_slave_wrapper\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" "the_MP3_PC_NIOSII_cpu_debug_slave_wrapper" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_debug_slave_tck MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\|MP3_PC_NIOSII_cpu_debug_slave_tck:the_MP3_PC_NIOSII_cpu_debug_slave_tck " "Elaborating entity \"MP3_PC_NIOSII_cpu_debug_slave_tck\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\|MP3_PC_NIOSII_cpu_debug_slave_tck:the_MP3_PC_NIOSII_cpu_debug_slave_tck\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu_debug_slave_wrapper.v" "the_MP3_PC_NIOSII_cpu_debug_slave_tck" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_NIOSII_cpu_debug_slave_sysclk MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\|MP3_PC_NIOSII_cpu_debug_slave_sysclk:the_MP3_PC_NIOSII_cpu_debug_slave_sysclk " "Elaborating entity \"MP3_PC_NIOSII_cpu_debug_slave_sysclk\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\|MP3_PC_NIOSII_cpu_debug_slave_sysclk:the_MP3_PC_NIOSII_cpu_debug_slave_sysclk\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu_debug_slave_wrapper.v" "the_MP3_PC_NIOSII_cpu_debug_slave_sysclk" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MP3_PC_NIOSII_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MP3_PC_NIOSII_cpu_debug_slave_phy\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu_debug_slave_wrapper.v" "MP3_PC_NIOSII_cpu_debug_slave_phy" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MP3_PC_NIOSII_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MP3_PC_NIOSII_cpu_debug_slave_phy\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu_debug_slave_wrapper.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MP3_PC_NIOSII_cpu_debug_slave_phy " "Instantiated megafunction \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MP3_PC_NIOSII_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781060636 ""}  } { { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu_debug_slave_wrapper.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747781060636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MP3_PC_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MP3_PC_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060639 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MP3_PC_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MP3_PC_NIOSII_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MP3_PC_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MP3_PC_NIOSII_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu_debug_slave_wrapper.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781060643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MP3_PC_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MP3_PC_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MP3_PC_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|MP3_PC_NIOSII_cpu_nios2_oci:the_MP3_PC_NIOSII_cpu_nios2_oci\|MP3_PC_NIOSII_cpu_debug_slave_wrapper:the_MP3_PC_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MP3_PC_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_PLL_VGA MP3_PC_PLL_VGA:pll_vga " "Elaborating entity \"MP3_PC_PLL_VGA\" for hierarchy \"MP3_PC_PLL_VGA:pll_vga\"" {  } { { "MP3_PC/synthesis/MP3_PC.v" "pll_vga" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/MP3_PC.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll MP3_PC_PLL_VGA:pll_vga\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"MP3_PC_PLL_VGA:pll_vga\|altera_pll:altera_pll_i\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_PLL_VGA.v" "altera_pll_i" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_PLL_VGA.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061271 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1747781061284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MP3_PC_PLL_VGA:pll_vga\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"MP3_PC_PLL_VGA:pll_vga\|altera_pll:altera_pll_i\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_PLL_VGA.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_PLL_VGA.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MP3_PC_PLL_VGA:pll_vga\|altera_pll:altera_pll_i " "Instantiated megafunction \"MP3_PC_PLL_VGA:pll_vga\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061291 ""}  } { { "MP3_PC/synthesis/submodules/MP3_PC_PLL_VGA.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_PLL_VGA.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747781061291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_RAM MP3_PC_RAM:ram " "Elaborating entity \"MP3_PC_RAM\" for hierarchy \"MP3_PC_RAM:ram\"" {  } { { "MP3_PC/synthesis/MP3_PC.v" "ram" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/MP3_PC.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MP3_PC_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MP3_PC_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_RAM.v" "the_altsyncram" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_RAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MP3_PC_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MP3_PC_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_RAM.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_RAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MP3_PC_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MP3_PC_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MP3_PC_RAM.hex " "Parameter \"init_file\" = \"MP3_PC_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061322 ""}  } { { "MP3_PC/synthesis/submodules/MP3_PC_RAM.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_RAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747781061322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oul1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oul1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oul1 " "Found entity 1: altsyncram_oul1" {  } { { "db/altsyncram_oul1.tdf" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/altsyncram_oul1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781061371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781061371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oul1 MP3_PC_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_oul1:auto_generated " "Elaborating entity \"altsyncram_oul1\" for hierarchy \"MP3_PC_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_oul1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_REG_7SEG MP3_PC_REG_7SEG:reg_7seg " "Elaborating entity \"MP3_PC_REG_7SEG\" for hierarchy \"MP3_PC_REG_7SEG:reg_7seg\"" {  } { { "MP3_PC/synthesis/MP3_PC.v" "reg_7seg" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/MP3_PC.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_REG_BUTTON MP3_PC_REG_BUTTON:reg_button " "Elaborating entity \"MP3_PC_REG_BUTTON\" for hierarchy \"MP3_PC_REG_BUTTON:reg_button\"" {  } { { "MP3_PC/synthesis/MP3_PC.v" "reg_button" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/MP3_PC.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_REG_SWITCH MP3_PC_REG_SWITCH:reg_switch " "Elaborating entity \"MP3_PC_REG_SWITCH\" for hierarchy \"MP3_PC_REG_SWITCH:reg_switch\"" {  } { { "MP3_PC/synthesis/MP3_PC.v" "reg_switch" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/MP3_PC.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_TIMER_1s MP3_PC_TIMER_1s:timer_1s " "Elaborating entity \"MP3_PC_TIMER_1s\" for hierarchy \"MP3_PC_TIMER_1s:timer_1s\"" {  } { { "MP3_PC/synthesis/MP3_PC.v" "timer_1s" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/MP3_PC.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_UART MP3_PC_UART:uart " "Elaborating entity \"MP3_PC_UART\" for hierarchy \"MP3_PC_UART:uart\"" {  } { { "MP3_PC/synthesis/MP3_PC.v" "uart" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/MP3_PC.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_UART_scfifo_w MP3_PC_UART:uart\|MP3_PC_UART_scfifo_w:the_MP3_PC_UART_scfifo_w " "Elaborating entity \"MP3_PC_UART_scfifo_w\" for hierarchy \"MP3_PC_UART:uart\|MP3_PC_UART_scfifo_w:the_MP3_PC_UART_scfifo_w\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_UART.v" "the_MP3_PC_UART_scfifo_w" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_UART.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MP3_PC_UART:uart\|MP3_PC_UART_scfifo_w:the_MP3_PC_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"MP3_PC_UART:uart\|MP3_PC_UART_scfifo_w:the_MP3_PC_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_UART.v" "wfifo" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_UART.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MP3_PC_UART:uart\|MP3_PC_UART_scfifo_w:the_MP3_PC_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"MP3_PC_UART:uart\|MP3_PC_UART_scfifo_w:the_MP3_PC_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_UART.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_UART.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MP3_PC_UART:uart\|MP3_PC_UART_scfifo_w:the_MP3_PC_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"MP3_PC_UART:uart\|MP3_PC_UART_scfifo_w:the_MP3_PC_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781061758 ""}  } { { "MP3_PC/synthesis/submodules/MP3_PC_UART.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_UART.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747781061758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781061802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781061802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 MP3_PC_UART:uart\|MP3_PC_UART_scfifo_w:the_MP3_PC_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"MP3_PC_UART:uart\|MP3_PC_UART_scfifo_w:the_MP3_PC_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781061817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781061817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 MP3_PC_UART:uart\|MP3_PC_UART_scfifo_w:the_MP3_PC_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"MP3_PC_UART:uart\|MP3_PC_UART_scfifo_w:the_MP3_PC_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781061833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781061833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf MP3_PC_UART:uart\|MP3_PC_UART_scfifo_w:the_MP3_PC_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"MP3_PC_UART:uart\|MP3_PC_UART_scfifo_w:the_MP3_PC_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781061878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781061878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 MP3_PC_UART:uart\|MP3_PC_UART_scfifo_w:the_MP3_PC_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"MP3_PC_UART:uart\|MP3_PC_UART_scfifo_w:the_MP3_PC_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781061926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781061926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 MP3_PC_UART:uart\|MP3_PC_UART_scfifo_w:the_MP3_PC_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"MP3_PC_UART:uart\|MP3_PC_UART_scfifo_w:the_MP3_PC_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781061973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781061973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb MP3_PC_UART:uart\|MP3_PC_UART_scfifo_w:the_MP3_PC_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"MP3_PC_UART:uart\|MP3_PC_UART_scfifo_w:the_MP3_PC_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_UART_scfifo_r MP3_PC_UART:uart\|MP3_PC_UART_scfifo_r:the_MP3_PC_UART_scfifo_r " "Elaborating entity \"MP3_PC_UART_scfifo_r\" for hierarchy \"MP3_PC_UART:uart\|MP3_PC_UART_scfifo_r:the_MP3_PC_UART_scfifo_r\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_UART.v" "the_MP3_PC_UART_scfifo_r" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_UART.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781061990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic MP3_PC_UART:uart\|alt_jtag_atlantic:MP3_PC_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"MP3_PC_UART:uart\|alt_jtag_atlantic:MP3_PC_UART_alt_jtag_atlantic\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_UART.v" "MP3_PC_UART_alt_jtag_atlantic" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_UART.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MP3_PC_UART:uart\|alt_jtag_atlantic:MP3_PC_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MP3_PC_UART:uart\|alt_jtag_atlantic:MP3_PC_UART_alt_jtag_atlantic\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_UART.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_UART.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MP3_PC_UART:uart\|alt_jtag_atlantic:MP3_PC_UART_alt_jtag_atlantic " "Instantiated megafunction \"MP3_PC_UART:uart\|alt_jtag_atlantic:MP3_PC_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062269 ""}  } { { "MP3_PC/synthesis/submodules/MP3_PC_UART.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_UART.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747781062269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MP3_PC_UART:uart\|alt_jtag_atlantic:MP3_PC_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MP3_PC_UART:uart\|alt_jtag_atlantic:MP3_PC_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MP3_PC_UART:uart\|alt_jtag_atlantic:MP3_PC_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MP3_PC_UART:uart\|alt_jtag_atlantic:MP3_PC_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_VGA_BUFFER MP3_PC_VGA_BUFFER:vga_buffer " "Elaborating entity \"MP3_PC_VGA_BUFFER\" for hierarchy \"MP3_PC_VGA_BUFFER:vga_buffer\"" {  } { { "MP3_PC/synthesis/MP3_PC.v" "vga_buffer" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/MP3_PC.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MP3_PC_VGA_BUFFER:vga_buffer\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"MP3_PC_VGA_BUFFER:vga_buffer\|altsyncram:Char_Buffer_Memory\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_VGA_BUFFER.v" "Char_Buffer_Memory" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_VGA_BUFFER.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MP3_PC_VGA_BUFFER:vga_buffer\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"MP3_PC_VGA_BUFFER:vga_buffer\|altsyncram:Char_Buffer_Memory\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_VGA_BUFFER.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_VGA_BUFFER.v" 359 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MP3_PC_VGA_BUFFER:vga_buffer\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"MP3_PC_VGA_BUFFER:vga_buffer\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062342 ""}  } { { "MP3_PC/synthesis/submodules/MP3_PC_VGA_BUFFER.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_VGA_BUFFER.v" 359 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747781062342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6dd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6dd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6dd2 " "Found entity 1: altsyncram_6dd2" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/altsyncram_6dd2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781062390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781062390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6dd2 MP3_PC_VGA_BUFFER:vga_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated " "Elaborating entity \"altsyncram_6dd2\" for hierarchy \"MP3_PC_VGA_BUFFER:vga_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom MP3_PC_VGA_BUFFER:vga_buffer\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"MP3_PC_VGA_BUFFER:vga_buffer\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_VGA_BUFFER.v" "Character_Rom" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_VGA_BUFFER.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MP3_PC_VGA_BUFFER:vga_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"MP3_PC_VGA_BUFFER:vga_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "MP3_PC/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MP3_PC_VGA_BUFFER:vga_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"MP3_PC_VGA_BUFFER:vga_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "MP3_PC/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MP3_PC_VGA_BUFFER:vga_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"MP3_PC_VGA_BUFFER:vga_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747781062423 ""}  } { { "MP3_PC/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747781062423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ggo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ggo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ggo1 " "Found entity 1: altsyncram_ggo1" {  } { { "db/altsyncram_ggo1.tdf" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/altsyncram_ggo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781062469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781062469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ggo1 MP3_PC_VGA_BUFFER:vga_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_ggo1:auto_generated " "Elaborating entity \"altsyncram_ggo1\" for hierarchy \"MP3_PC_VGA_BUFFER:vga_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_ggo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_VGA_CONTROLLER MP3_PC_VGA_CONTROLLER:vga_controller " "Elaborating entity \"MP3_PC_VGA_CONTROLLER\" for hierarchy \"MP3_PC_VGA_CONTROLLER:vga_controller\"" {  } { { "MP3_PC/synthesis/MP3_PC.v" "vga_controller" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/MP3_PC.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing MP3_PC_VGA_CONTROLLER:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"MP3_PC_VGA_CONTROLLER:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_VGA_CONTROLLER.v" "VGA_Timing" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_VGA_CONTROLLER.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "MP3_PC/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747781062504 "|MP3_PC|MP3_PC_VGA_CONTROLLER:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "MP3_PC/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747781062504 "|MP3_PC|MP3_PC_VGA_CONTROLLER:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0 MP3_PC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"MP3_PC_mm_interconnect_0\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "MP3_PC/synthesis/MP3_PC.v" "mm_interconnect_0" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/MP3_PC.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_data_master_translator\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "niosii_data_master_translator" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_instruction_master_translator\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "niosii_instruction_master_translator" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_buffer_avalon_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_buffer_avalon_char_buffer_slave_translator\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "vga_buffer_avalon_char_buffer_slave_translator" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_buffer_avalon_char_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_buffer_avalon_char_control_slave_translator\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "vga_buffer_avalon_char_control_slave_translator" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "uart_avalon_jtag_slave_translator" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosii_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosii_debug_mem_slave_translator\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "niosii_debug_mem_slave_translator" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1s_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1s_s1_translator\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "timer_1s_s1_translator" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reg_7seg_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reg_7seg_s1_translator\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "reg_7seg_s1_translator" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "ram_s1_translator" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_data_master_agent\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "niosii_data_master_agent" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_instruction_master_agent\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "niosii_instruction_master_agent" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_avalon_char_buffer_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_avalon_char_buffer_slave_agent\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "vga_buffer_avalon_char_buffer_slave_agent" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_avalon_char_buffer_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_avalon_char_buffer_slave_agent_rsp_fifo\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "vga_buffer_avalon_char_buffer_slave_agent_rsp_fifo" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_avalon_char_buffer_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_avalon_char_buffer_slave_agent_rdata_fifo\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "vga_buffer_avalon_char_buffer_slave_agent_rdata_fifo" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 1746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_avalon_char_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_avalon_char_control_slave_agent\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "vga_buffer_avalon_char_control_slave_agent" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_buffer_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_avalon_char_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_avalon_char_control_slave_agent_rsp_fifo\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "vga_buffer_avalon_char_control_slave_agent_rsp_fifo" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_avalon_char_control_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_buffer_avalon_char_control_slave_agent_rdata_fifo\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "vga_buffer_avalon_char_control_slave_agent_rdata_fifo" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 1912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781062991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_router MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_router:router " "Elaborating entity \"MP3_PC_mm_interconnect_0_router\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_router:router\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "router" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 2803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_router_default_decode MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_router:router\|MP3_PC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"MP3_PC_mm_interconnect_0_router_default_decode\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_router:router\|MP3_PC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_router_001 MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"MP3_PC_mm_interconnect_0_router_001\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_router_001:router_001\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "router_001" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 2819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_router_001_default_decode MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_router_001:router_001\|MP3_PC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"MP3_PC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_router_001:router_001\|MP3_PC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_router_002 MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"MP3_PC_mm_interconnect_0_router_002\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_router_002:router_002\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "router_002" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_router_002_default_decode MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_router_002:router_002\|MP3_PC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"MP3_PC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_router_002:router_002\|MP3_PC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_router_003 MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"MP3_PC_mm_interconnect_0_router_003\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_router_003:router_003\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "router_003" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_router_003_default_decode MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_router_003:router_003\|MP3_PC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"MP3_PC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_router_003:router_003\|MP3_PC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_router_005 MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"MP3_PC_mm_interconnect_0_router_005\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_router_005:router_005\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "router_005" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 2883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_router_005_default_decode MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_router_005:router_005\|MP3_PC_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"MP3_PC_mm_interconnect_0_router_005_default_decode\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_router_005:router_005\|MP3_PC_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_buffer_avalon_char_buffer_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_buffer_avalon_char_buffer_slave_burst_adapter\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "vga_buffer_avalon_char_buffer_slave_burst_adapter" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_buffer_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_buffer_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_cmd_demux MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"MP3_PC_mm_interconnect_0_cmd_demux\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "cmd_demux" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 3078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_cmd_demux_001 MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"MP3_PC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_cmd_mux MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"MP3_PC_mm_interconnect_0_cmd_mux\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "cmd_mux" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 3118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_cmd_mux_003 MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"MP3_PC_mm_interconnect_0_cmd_mux_003\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 3175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_rsp_demux MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"MP3_PC_mm_interconnect_0_rsp_demux\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "rsp_demux" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 3283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_rsp_demux_002 MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"MP3_PC_mm_interconnect_0_rsp_demux_002\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_rsp_mux MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"MP3_PC_mm_interconnect_0_rsp_mux\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "rsp_mux" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 3496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_rsp_mux_001 MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"MP3_PC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 3519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_avalon_char_buffer_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_avalon_char_buffer_slave_rsp_width_adapter\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "vga_buffer_avalon_char_buffer_slave_rsp_width_adapter" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 3585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063320 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747781063329 "|MP3_PC|MP3_PC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_avalon_char_buffer_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747781063330 "|MP3_PC|MP3_PC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_avalon_char_buffer_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "MP3_PC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747781063330 "|MP3_PC|MP3_PC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_buffer_avalon_char_buffer_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_avalon_char_buffer_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_buffer_avalon_char_buffer_slave_cmd_width_adapter\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "vga_buffer_avalon_char_buffer_slave_cmd_width_adapter" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 3651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "crosser" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 3685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "MP3_PC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "MP3_PC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_avalon_st_adapter MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"MP3_PC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 3816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|MP3_PC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"MP3_PC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|MP3_PC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_avalon_st_adapter_001 MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"MP3_PC_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0.v" 3845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|MP3_PC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"MP3_PC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"MP3_PC_mm_interconnect_0:mm_interconnect_0\|MP3_PC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|MP3_PC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP3_PC_irq_mapper MP3_PC_irq_mapper:irq_mapper " "Elaborating entity \"MP3_PC_irq_mapper\" for hierarchy \"MP3_PC_irq_mapper:irq_mapper\"" {  } { { "MP3_PC/synthesis/MP3_PC.v" "irq_mapper" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/MP3_PC.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "MP3_PC/synthesis/MP3_PC.v" "rst_controller" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/MP3_PC.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "MP3_PC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "MP3_PC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "MP3_PC/synthesis/MP3_PC.v" "rst_controller_001" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/MP3_PC.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781063527 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "MP3_PC/synthesis/submodules/MP3_PC_VGA_BUFFER.v" "Char_Buffer_Memory" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_VGA_BUFFER.v" 359 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1747781064372 "|MP3_PC|MP3_PC_VGA_BUFFER:vga_buffer|altsyncram:Char_Buffer_Memory"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1747781064655 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.05.20.16:44:27 Progress: Loading sld325d2f22/alt_sld_fab_wrapper_hw.tcl " "2025.05.20.16:44:27 Progress: Loading sld325d2f22/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781067264 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781068850 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781068973 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781070305 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781070367 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781070429 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781070513 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781070516 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781070516 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1747781071202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld325d2f22/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld325d2f22/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld325d2f22/alt_sld_fab.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/ip/sld325d2f22/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781071374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781071374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781071442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781071442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781071445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781071445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781071486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781071486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781071551 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781071551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781071551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747781071597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781071597 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MP3_PC_VGA_BUFFER:vga_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[7\] " "Synthesized away node \"MP3_PC_VGA_BUFFER:vga_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/db/altsyncram_6dd2.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MP3_PC/synthesis/submodules/MP3_PC_VGA_BUFFER.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/submodules/MP3_PC_VGA_BUFFER.v" 359 0 0 } } { "MP3_PC/synthesis/MP3_PC.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/MP3_PC.v" 231 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747781072614 "|MP3_PC|MP3_PC_VGA_BUFFER:vga_buffer|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1747781072614 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1747781072614 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747781074138 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_controller_SYNC GND " "Pin \"vga_controller_SYNC\" is stuck at GND" {  } { { "MP3_PC/synthesis/MP3_PC.v" "" { Text "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/MP3_PC/synthesis/MP3_PC.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747781075098 "|MP3_PC|vga_controller_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747781075098 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781075272 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "186 " "186 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747781076298 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/output_files/NIOS_PC.map.smsg " "Generated suppressed messages file D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/output_files/NIOS_PC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781076705 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "18 0 1 0 0 " "Adding 18 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747781079000 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747781079000 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2818 " "Implemented 2818 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747781079287 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747781079287 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2594 " "Implemented 2594 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747781079287 ""} { "Info" "ICUT_CUT_TM_RAMS" "152 " "Implemented 152 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1747781079287 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1747781079287 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747781079287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5040 " "Peak virtual memory: 5040 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747781079348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 16:44:39 2025 " "Processing ended: Tue May 20 16:44:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747781079348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747781079348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747781079348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747781079348 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1747781080645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747781080650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 16:44:40 2025 " "Processing started: Tue May 20 16:44:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747781080650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1747781080650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NIOS_PC -c NIOS_PC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NIOS_PC -c NIOS_PC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1747781080650 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1747781080729 ""}
{ "Info" "0" "" "Project  = NIOS_PC" {  } {  } 0 0 "Project  = NIOS_PC" 0 0 "Fitter" 0 0 1747781080730 ""}
{ "Info" "0" "" "Revision = NIOS_PC" {  } {  } 0 0 "Revision = NIOS_PC" 0 0 "Fitter" 0 0 1747781080730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1747781080878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1747781080878 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NIOS_PC 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"NIOS_PC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747781080904 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747781080940 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747781080940 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747781081372 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747781081398 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747781081905 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1747781081979 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1747781082187 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1747781090952 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "MP3_PC_PLL_VGA:pll_vga\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 522 global CLKCTRL_G7 " "MP3_PC_PLL_VGA:pll_vga\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 522 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1747781091341 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1747781091341 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 1257 global CLKCTRL_G4 " "clk_clk~inputCLKENA0 with 1257 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1747781091341 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1747781091341 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747781091341 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1747781092414 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1747781092414 ""}
{ "Info" "ISTA_SDC_FOUND" "MP3_PC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'MP3_PC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1747781092429 ""}
{ "Info" "ISTA_SDC_FOUND" "MP3_PC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'MP3_PC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1747781092434 ""}
{ "Info" "ISTA_SDC_FOUND" "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.sdc " "Reading SDC File: 'MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1747781092435 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|W_alu_result\[3\] clk_clk " "Register MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|W_alu_result\[3\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747781092447 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1747781092447 "|MP3_PC|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1747781092483 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1747781092483 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_vga\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_vga\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747781092489 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1747781092489 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1747781092489 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747781092489 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747781092489 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747781092489 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1747781092489 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747781092566 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747781092570 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747781092582 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1747781092590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1747781092590 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747781092594 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747781092824 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1747781092829 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747781092829 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747781092977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747781096606 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1747781097231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:32 " "Fitter placement preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747781129136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747781163802 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747781167369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747781167369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747781170475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1747781174798 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747781174798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1747781180920 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1747781180920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747781180924 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.91 " "Total time spent on timing analysis during the Fitter is 1.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1747781184740 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747781184797 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747781185649 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747781185651 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747781186465 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747781192298 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/output_files/NIOS_PC.fit.smsg " "Generated suppressed messages file D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/output_files/NIOS_PC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747781192836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7415 " "Peak virtual memory: 7415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747781193926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 16:46:33 2025 " "Processing ended: Tue May 20 16:46:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747781193926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747781193926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:01 " "Total CPU time (on all processors): 00:09:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747781193926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747781193926 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1747781195040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747781195045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 16:46:34 2025 " "Processing started: Tue May 20 16:46:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747781195045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1747781195045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NIOS_PC -c NIOS_PC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off NIOS_PC -c NIOS_PC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1747781195045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1747781195912 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1747781201870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747781202311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 16:46:42 2025 " "Processing ended: Tue May 20 16:46:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747781202311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747781202311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747781202311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1747781202311 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1747781202958 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1747781203533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747781203537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 16:46:43 2025 " "Processing started: Tue May 20 16:46:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747781203537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1747781203537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NIOS_PC -c NIOS_PC " "Command: quartus_sta NIOS_PC -c NIOS_PC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747781203537 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1747781203618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1747781204495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1747781204495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781204531 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781204531 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1747781205163 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1747781205163 ""}
{ "Info" "ISTA_SDC_FOUND" "MP3_PC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'MP3_PC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747781205180 ""}
{ "Info" "ISTA_SDC_FOUND" "MP3_PC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'MP3_PC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747781205186 ""}
{ "Info" "ISTA_SDC_FOUND" "MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.sdc " "Reading SDC File: 'MP3_PC/synthesis/submodules/MP3_PC_NIOSII_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747781205192 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|W_alu_result\[3\] clk_clk " "Register MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|W_alu_result\[3\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747781205206 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747781205206 "|MP3_PC|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1747781205230 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747781205340 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_vga\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_vga\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747781205347 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747781205347 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1747781205348 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747781205362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.803 " "Worst-case setup slack is 12.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781205383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781205383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.803               0.000 altera_reserved_tck  " "   12.803               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781205383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781205383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781205387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781205387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 altera_reserved_tck  " "    0.128               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781205387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781205387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.345 " "Worst-case recovery slack is 15.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781205392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781205392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.345               0.000 altera_reserved_tck  " "   15.345               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781205392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781205392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.902 " "Worst-case removal slack is 0.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781205395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781205395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.902               0.000 altera_reserved_tck  " "    0.902               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781205395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781205395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.755 " "Worst-case minimum pulse width slack is 15.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781205401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781205401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.755               0.000 altera_reserved_tck  " "   15.755               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781205401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781205401 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781205422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781205422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781205422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781205422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781205422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.967 ns " "Worst Case Available Settling Time: 62.967 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781205422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781205422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781205422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781205422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781205422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781205422 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747781205422 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747781205425 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747781205469 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747781208745 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|W_alu_result\[3\] clk_clk " "Register MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|W_alu_result\[3\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747781208905 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747781208905 "|MP3_PC|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747781209020 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_vga\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_vga\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747781209025 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747781209025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.800 " "Worst-case setup slack is 12.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781209039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781209039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.800               0.000 altera_reserved_tck  " "   12.800               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781209039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781209039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.118 " "Worst-case hold slack is 0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781209044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781209044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 altera_reserved_tck  " "    0.118               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781209044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781209044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.450 " "Worst-case recovery slack is 15.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781209050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781209050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.450               0.000 altera_reserved_tck  " "   15.450               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781209050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781209050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.829 " "Worst-case removal slack is 0.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781209053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781209053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.829               0.000 altera_reserved_tck  " "    0.829               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781209053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781209053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.751 " "Worst-case minimum pulse width slack is 15.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781209058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781209058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.751               0.000 altera_reserved_tck  " "   15.751               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781209058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781209058 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781209078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781209078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781209078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781209078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781209078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.070 ns " "Worst Case Available Settling Time: 63.070 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781209078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781209078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781209078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781209078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781209078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781209078 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747781209078 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747781209081 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747781209261 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747781210741 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|W_alu_result\[3\] clk_clk " "Register MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|W_alu_result\[3\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747781210900 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747781210900 "|MP3_PC|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747781211030 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_vga\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_vga\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747781211035 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747781211035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.443 " "Worst-case setup slack is 14.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.443               0.000 altera_reserved_tck  " "   14.443               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781211039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.035 " "Worst-case hold slack is 0.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 altera_reserved_tck  " "    0.035               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781211047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.176 " "Worst-case recovery slack is 16.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.176               0.000 altera_reserved_tck  " "   16.176               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781211050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.415 " "Worst-case removal slack is 0.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 altera_reserved_tck  " "    0.415               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781211066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.740 " "Worst-case minimum pulse width slack is 15.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.740               0.000 altera_reserved_tck  " "   15.740               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781211067 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.187 ns " "Worst Case Available Settling Time: 64.187 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211086 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211086 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747781211086 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747781211089 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|W_alu_result\[3\] clk_clk " "Register MP3_PC_NIOSII:niosii\|MP3_PC_NIOSII_cpu:cpu\|W_alu_result\[3\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747781211332 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747781211332 "|MP3_PC|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747781211448 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_vga\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_vga\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1747781211452 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747781211452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.708 " "Worst-case setup slack is 14.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.708               0.000 altera_reserved_tck  " "   14.708               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781211456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.021 " "Worst-case hold slack is 0.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 altera_reserved_tck  " "    0.021               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781211464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.252 " "Worst-case recovery slack is 16.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.252               0.000 altera_reserved_tck  " "   16.252               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781211467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.353 " "Worst-case removal slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781211472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.758 " "Worst-case minimum pulse width slack is 15.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.758               0.000 altera_reserved_tck  " "   15.758               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747781211473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747781211473 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.329 ns " "Worst Case Available Settling Time: 64.329 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211492 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747781211492 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747781211492 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747781213155 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747781213156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5331 " "Peak virtual memory: 5331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747781213241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 16:46:53 2025 " "Processing ended: Tue May 20 16:46:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747781213241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747781213241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747781213241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747781213241 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1747781214314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747781214319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 16:46:54 2025 " "Processing started: Tue May 20 16:46:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747781214319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747781214319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off NIOS_PC -c NIOS_PC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off NIOS_PC -c NIOS_PC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747781214319 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1747781215418 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1747781215715 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NIOS_PC.vo D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/simulation/modelsim/ simulation " "Generated file NIOS_PC.vo in folder \"D:/Gits/Proyecto-MP3-Empotrados-2025/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1747781216603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747781217208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 16:46:57 2025 " "Processing ended: Tue May 20 16:46:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747781217208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747781217208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747781217208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1747781217208 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1747781217873 ""}
