rm -rf work *.wlf transcript
vlib work
vlog -sv  packages.sv
QuestaSim vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 17:10:33 on Oct 13,2020
vlog -sv packages.sv 
-- Compiling package dbg_pkg

Top level modules:
	--none--
End time: 17:10:33 on Oct 13,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv  instn_decode.sv
QuestaSim vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 17:10:33 on Oct 13,2020
vlog -sv instn_decode.sv 
-- Compiling module instn_decode

Top level modules:
	instn_decode
End time: 17:10:33 on Oct 13,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv  branch_compute.sv
QuestaSim vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 17:10:33 on Oct 13,2020
vlog -sv branch_compute.sv 
-- Compiling package branch_compute_sv_unit
-- Importing package dbg_pkg
-- Compiling module branch_compute

Top level modules:
	branch_compute
End time: 17:10:33 on Oct 13,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv  comb_stages.sv
QuestaSim vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 17:10:33 on Oct 13,2020
vlog -sv comb_stages.sv 
-- Compiling package comb_stages_sv_unit
-- Importing package dbg_pkg
-- Compiling module pc_gen
-- Compiling module IF_comb
-- Compiling module ID_comb
-- Compiling module regfile
-- Compiling module EX_comb
-- Compiling module alu
-- Compiling module MEM_comb
-- Compiling module WB_comb

Top level modules:
	pc_gen
	IF_comb
	ID_comb
	EX_comb
	MEM_comb
	WB_comb
End time: 17:10:33 on Oct 13,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv  ff_stages.sv
QuestaSim vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 17:10:33 on Oct 13,2020
vlog -sv ff_stages.sv 
-- Compiling package ff_stages_sv_unit
-- Importing package dbg_pkg
-- Compiling module pc_if
-- Compiling module if_id
-- Compiling module id_ex
-- Compiling module ex_mem
-- Compiling module mem_wb

Top level modules:
	pc_if
	if_id
	id_ex
	ex_mem
	mem_wb
End time: 17:10:33 on Oct 13,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv  controller.sv
QuestaSim vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 17:10:33 on Oct 13,2020
vlog -sv controller.sv 
-- Compiling package controller_sv_unit
-- Importing package dbg_pkg
-- Compiling module controller
-- Compiling module maindec
-- Compiling module aludec

Top level modules:
	controller
End time: 17:10:33 on Oct 13,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv  hazard_unit.sv
QuestaSim vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 17:10:33 on Oct 13,2020
vlog -sv hazard_unit.sv 
-- Compiling package hazard_unit_sv_unit
-- Importing package dbg_pkg
-- Compiling module hazard_unit

Top level modules:
	hazard_unit
End time: 17:10:33 on Oct 13,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv  BTB.sv
QuestaSim vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 17:10:33 on Oct 13,2020
vlog -sv BTB.sv 
-- Compiling package BTB_sv_unit
-- Importing package dbg_pkg
-- Compiling module BTB

Top level modules:
	BTB
End time: 17:10:33 on Oct 13,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv  Bpred.sv
QuestaSim vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 17:10:33 on Oct 13,2020
vlog -sv Bpred.sv 
-- Compiling package Bpred_sv_unit
-- Importing package dbg_pkg
-- Compiling module Bpred

Top level modules:
	Bpred
End time: 17:10:33 on Oct 13,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv  main.sv
QuestaSim vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 17:10:33 on Oct 13,2020
vlog -sv main.sv 
-- Compiling package main_sv_unit
-- Importing package dbg_pkg
-- Compiling module riscv_32i

Top level modules:
	riscv_32i
End time: 17:10:33 on Oct 13,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv  L1_cache.sv
QuestaSim vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 17:10:33 on Oct 13,2020
vlog -sv L1_cache.sv 
-- Compiling package L1_cache_sv_unit
-- Importing package dbg_pkg
-- Compiling interface mem_bus
-- Compiling module dmem
-- Compiling module imem
-- Compiling module unified_L1_cache

Top level modules:
	dmem
	imem
	unified_L1_cache
End time: 17:10:33 on Oct 13,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv  top_test.sv
QuestaSim vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 17:10:33 on Oct 13,2020
vlog -sv top_test.sv 
-- Compiling package top_test_sv_unit
-- Importing package dbg_pkg
-- Compiling module top

Top level modules:
	top
End time: 17:10:33 on Oct 13,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv  testbench.sv
QuestaSim vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 17:10:33 on Oct 13,2020
vlog -sv testbench.sv 
-- Compiling package testbench_sv_unit
-- Importing package dbg_pkg
-- Compiling module testbench

Top level modules:
	testbench
End time: 17:10:34 on Oct 13,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vsim -c -do "run -all; exit" +EXEC=./memfile.dat testbench
Reading pref.tcl

# 10.7c

# vsim -c -do "run -all; exit" "+EXEC=./memfile.dat" testbench 
# Start time: 17:10:34 on Oct 13,2020
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.7c linux Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.dbg_pkg(fast)
# Loading work.L1_cache_sv_unit(fast)
# Loading work.Bpred_sv_unit(fast)
# Loading work.BTB_sv_unit(fast)
# Loading work.hazard_unit_sv_unit(fast)
# Loading work.branch_compute_sv_unit(fast)
# Loading work.controller_sv_unit(fast)
# Loading work.ff_stages_sv_unit(fast)
# Loading work.comb_stages_sv_unit(fast)
# Loading work.main_sv_unit(fast)
# Loading work.top_test_sv_unit(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.testbench(fast)
# run -all
# testbench.dut.L1_cache found +EXEC=./memfile.dat
#  
#  
# ==> Console [0x00010004] print - writes to the addr treated as a console print msg <==
#  
#  
# Hello World :) => 0000000a 
#  
# ** Note: $stop    : testbench.sv(32)
#    Time: 200 us  Iteration: 0  Instance: /testbench
# Break at testbench.sv line 32
# Stopped at testbench.sv line 32
#  exit
# End time: 17:10:35 on Oct 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
