<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MAX3263X API: flc_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX3263X API
   &#160;<span id="projectnumber">2.6</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('flc__regs_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">flc_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/* ****************************************************************************</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * to deal in the Software without restriction, including without limitation</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * and/or sell copies of the Software, and to permit persons to whom the</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Software is furnished to do so, subject to the following conditions:</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * in all copies or substantial portions of the Software.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OTHER DEALINGS IN THE SOFTWARE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Except as contained in this notice, the name of Maxim Integrated</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Products, Inc. shall not be used except as stated in the Maxim Integrated</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * Products, Inc. Branding Policy.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * The mere transfer of this software does not imply any licenses</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * of trade secrets, proprietary technology, copyrights, patents,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * trademarks, Maskwork rights, or any other form of intellectual</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * property whatsoever. Maxim Integrated Products, Inc. retains all</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * ownership rights.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * $Date: 2017-02-14 18:12:18 -0600 (Tue, 14 Feb 2017) $</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * $Revision: 26422 $</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *************************************************************************** */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* Define to prevent redundant inclusion */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef _MXC_FLC_REGS_H_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define _MXC_FLC_REGS_H_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__flc__special__codes.html#ga8fcf2b266642599349a49d004c7c27ac">   85</a></span>&#160;<span class="preprocessor">#define MXC_V_FLC_ERASE_CODE_PAGE_ERASE   ((uint8_t)0x55)           </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__flc__special__codes.html#ga988592dcf49d890562d492a59a58881a">   86</a></span>&#160;<span class="preprocessor">#define MXC_V_FLC_ERASE_CODE_MASS_ERASE   ((uint8_t)0xAA)           </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__flc__special__codes.html#gac303925fc4d55009dc27a1983676f5d0">   87</a></span>&#160;<span class="preprocessor">#define MXC_V_FLC_FLSH_UNLOCK_KEY         ((uint8_t)0x2)            </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">   Typedefed structure(s) for module registers (per instance or section) with direct 32-bit</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">   access to each register in module.</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html">  101</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a3a0222ae908d2317b3a77f3f8d4ace18">  102</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a3a0222ae908d2317b3a77f3f8d4ace18">faddr</a>;                   </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a12d3f8a983b63f8b2c56814e2033ad17">  103</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a12d3f8a983b63f8b2c56814e2033ad17">fckdiv</a>;                  </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#abed1216d1e6173f1496e28540ed79cae">  104</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#abed1216d1e6173f1496e28540ed79cae">ctrl</a>;                    </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a9305b241536fdce70f2c89469e343d3c">  105</a></span>&#160;    __R  uint32_t rsv00C[6];               </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#ae9c80a4b74e3ad442406f52c094a8a7d">  106</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#ae9c80a4b74e3ad442406f52c094a8a7d">intr</a>;                    </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a5e069d15ce4793c1cc241c1339662768">  107</a></span>&#160;    __R  uint32_t rsv028[2];               </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a2c4b4afe0afbf945c1a8af72fc6869fa">  108</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a2c4b4afe0afbf945c1a8af72fc6869fa">fdata</a>;                   </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a88b772b7c5f70fdd89f0dd31782882e4">  109</a></span>&#160;    __R  uint32_t rsv034[7];               </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a93af1ccb572988b72068c71afcbe8eb7">  110</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a93af1ccb572988b72068c71afcbe8eb7">perform</a>;                 </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a0b2e42e4d8d346b2be388776eca2f7e1">  111</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a0b2e42e4d8d346b2be388776eca2f7e1">tacc</a>;                    </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a98e96e2a6c3b4e7cb7dd58d1287cf38e">  112</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a98e96e2a6c3b4e7cb7dd58d1287cf38e">tprog</a>;                   </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#aa28a74a9f2e24ea732530f92af7c17d4">  113</a></span>&#160;    __R  uint32_t rsv05C[9];               </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#ab2012b504622ea97c86958f7ff540fe6">  114</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#ab2012b504622ea97c86958f7ff540fe6">status</a>;                  </div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#ad45a47a2400377e1cc3e4db8d43a069a">  115</a></span>&#160;    __R  uint32_t <a class="code" href="structmxc__flc__regs__t.html#ad45a47a2400377e1cc3e4db8d43a069a">rsv084</a>;                  </div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#afeaef02d1679963ec4129d6ec2b9e2da">  116</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#afeaef02d1679963ec4129d6ec2b9e2da">security</a>;                </div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a3321d6cdd6473d399f82d9241b003137">  117</a></span>&#160;    __R  uint32_t rsv08C[4];               </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a51e089335cc52318d63df7b5b0aee506">  118</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a51e089335cc52318d63df7b5b0aee506">bypass</a>;                  </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a331580cc6eae299daad0684127de9c09">  119</a></span>&#160;    __R  uint32_t rsv0A0[24];              </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a47c4ab17dffa61cfcb86f30e7f23676e">  120</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a47c4ab17dffa61cfcb86f30e7f23676e">user_option</a>;             </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a3a64e6f3c4429bb73e0ee7df16eaf7aa">  121</a></span>&#160;    __R  uint32_t rsv104[15];              </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#aad83265ba292807e256a29c47eb6634b">  122</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#aad83265ba292807e256a29c47eb6634b">ctrl2</a>;                   </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a84423e6dfd07f11971ee5ea12eaf61b6">  123</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a84423e6dfd07f11971ee5ea12eaf61b6">intfl1</a>;                  </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#ac8402f44359a3cec40097d73c5cf758a">  124</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#ac8402f44359a3cec40097d73c5cf758a">inten1</a>;                  </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a68c21699cb0aa182616a769edff22380">  125</a></span>&#160;    __R  uint32_t rsv14C[9];               </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a050208fd97dc22be27fa024c3920a9d8">  126</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a050208fd97dc22be27fa024c3920a9d8">bl_ctrl</a>;                 </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a2c3e4a3d5aac9c50819e25ecc8807b9e">  127</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a2c3e4a3d5aac9c50819e25ecc8807b9e">twk</a>;                     </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a6f285f0913ca0e3aec94d47f2c13a5f7">  128</a></span>&#160;    __R  uint32_t <a class="code" href="structmxc__flc__regs__t.html#a6f285f0913ca0e3aec94d47f2c13a5f7">rsv178</a>;                  </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#aa3f0873c3b78df93c3bd542781ce8b7e">  129</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#aa3f0873c3b78df93c3bd542781ce8b7e">slm</a>;                     </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#ad9b5a3dc6f608d182e086b80061ea524">  130</a></span>&#160;    __R  uint32_t rsv180[32];              </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a7013043b01e199a70dd6a558a2f1e5a1">  131</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a7013043b01e199a70dd6a558a2f1e5a1">disable_xr0</a>;             </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a17a0cef37c7909aba54774ea4bec8af3">  132</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a17a0cef37c7909aba54774ea4bec8af3">disable_xr1</a>;             </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#acdc62e282ecf217898e8f8df2995301c">  133</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#acdc62e282ecf217898e8f8df2995301c">disable_xr2</a>;             </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a44a2c72393db915541bbaf7d36a08482">  134</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a44a2c72393db915541bbaf7d36a08482">disable_xr3</a>;             </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a242cfe67eed258b32c376ca30b65863c">  135</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a242cfe67eed258b32c376ca30b65863c">disable_xr4</a>;             </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#ae7c166772fe8682d6fa6c3fd1d5c436e">  136</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#ae7c166772fe8682d6fa6c3fd1d5c436e">disable_xr5</a>;             </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a1a493d52ef7f0b7cca4a89ed3ce74eda">  137</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a1a493d52ef7f0b7cca4a89ed3ce74eda">disable_xr6</a>;             </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a044201c1a84ff807a35d422af47c166d">  138</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a044201c1a84ff807a35d422af47c166d">disable_xr7</a>;             </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a9c45c8dd9b72506b18f4bf1237aa0198">  139</a></span>&#160;    __R  uint32_t rsv220[56];              </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a4de14bd295219ed1e84746b4081dd84f">  140</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a4de14bd295219ed1e84746b4081dd84f">disable_we0</a>;             </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#add8e76f56349fa07d9c3e250dc57f03b">  141</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#add8e76f56349fa07d9c3e250dc57f03b">disable_we1</a>;             </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#ac3379ea16dfdc43a7e159c0897d829b1">  142</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#ac3379ea16dfdc43a7e159c0897d829b1">disable_we2</a>;             </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a0c5c20c7de4cb9ce33e8cb304a8a4817">  143</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a0c5c20c7de4cb9ce33e8cb304a8a4817">disable_we3</a>;             </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#adc1ab9489c5fde5b71df390bff8d9c0a">  144</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#adc1ab9489c5fde5b71df390bff8d9c0a">disable_we4</a>;             </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#aad8b781e13b3312af64047d547c88200">  145</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#aad8b781e13b3312af64047d547c88200">disable_we5</a>;             </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a1d730d8b4069eeae1ce115c7ee1800dd">  146</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a1d730d8b4069eeae1ce115c7ee1800dd">disable_we6</a>;             </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="structmxc__flc__regs__t.html#a3428f276cee16bef03a1a9da9e0014a3">  147</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__flc__regs__t.html#a3428f276cee16bef03a1a9da9e0014a3">disable_we7</a>;             </div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;} <a class="code" href="structmxc__flc__regs__t.html">mxc_flc_regs_t</a>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">   Register offsets for module FLC.</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#ga98d9f6c3e0ceb8dc38507881cf9bf879">  159</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_FADDR                                ((uint32_t)0x00000000UL)            </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#gaa336a2b19baf701ae730795694810c23">  160</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_FCKDIV                               ((uint32_t)0x00000004UL)            </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#gac2d9a3ada0420d40fe907277412d6187">  161</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_CTRL                                 ((uint32_t)0x00000008UL)            </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#ga161a53131c4a1022015daa84dbeb56b3">  162</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_INTR                                 ((uint32_t)0x00000024UL)            </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#gaa24867d4a0528dd9bd70cfadf533cf87">  163</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_FDATA                                ((uint32_t)0x00000030UL)            </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#ga882ea9b35a84859f7c684a9ef6b39faf">  164</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_PERFORM                              ((uint32_t)0x00000050UL)            </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#ga3e05a437399f05f0b4e52783a8af7fea">  165</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_TACC                                 ((uint32_t)0x00000054UL)            </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#gafc39d1437e35f4ae94ef82c4f20af78e">  166</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_TPROG                                ((uint32_t)0x00000058UL)            </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#ga5a12f1189bc294e146c9e9c1a7cfb8fc">  167</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_STATUS                               ((uint32_t)0x00000080UL)            </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#ga1e65ac41477a4020a70e3524f3e6b323">  168</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_SECURITY                             ((uint32_t)0x00000088UL)            </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#ga235514cfd99f24a7cef5863adefd99f0">  169</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_BYPASS                               ((uint32_t)0x0000009CUL)            </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#ga07611f25b445fbea9af43b5ae9189360">  170</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_USER_OPTION                          ((uint32_t)0x00000100UL)            </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#gaf2b92d79d85ccddaa6893748146119bb">  171</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_CTRL2                                ((uint32_t)0x00000140UL)            </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#ga2f6596c1db406ac8b224581528a7e254">  172</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_INTFL1                               ((uint32_t)0x00000144UL)            </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#gaf3cfa5d7dd26906ec0f83b7c80faa992">  173</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_INTEN1                               ((uint32_t)0x00000148UL)            </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#ga3d3f87d0bc07117dada3b2ae97e4977a">  174</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_BL_CTRL                              ((uint32_t)0x00000170UL)            </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#gab738ba9272200846055d6a7a7d706f95">  175</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_TWK                                  ((uint32_t)0x00000174UL)            </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#ga9461c3cd1be0212ffe8c50f361feec36">  176</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_SLM                                  ((uint32_t)0x0000017CUL)            </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#gacb3e2ab7250522a38fa0900afeab2832">  177</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_DISABLE_XR0                          ((uint32_t)0x00000200UL)            </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#ga5df434e4eef51e9f5269233b669e25df">  178</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_DISABLE_XR1                          ((uint32_t)0x00000204UL)            </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#ga5e50b2acb1fe85c96a33743a88b7a46d">  179</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_DISABLE_XR2                          ((uint32_t)0x00000208UL)            </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#gafc038b200168fa3e2efeaea8d649af44">  180</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_DISABLE_XR3                          ((uint32_t)0x0000020CUL)            </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#ga5569a5e064e637761e6eaeaa93ca92dd">  181</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_DISABLE_XR4                          ((uint32_t)0x00000210UL)            </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#gad65506d0fd136fe6259bda1db2c4e80e">  182</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_DISABLE_XR5                          ((uint32_t)0x00000214UL)            </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#gaf350e035ca7055681d5d48011a331b7f">  183</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_DISABLE_XR6                          ((uint32_t)0x00000218UL)            </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#ga869288d3559ce35c32fe1c5f7a3fe986">  184</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_DISABLE_XR7                          ((uint32_t)0x0000021CUL)            </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#ga48da851eaea60a75da80d2179bb73686">  185</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_DISABLE_WE0                          ((uint32_t)0x00000300UL)            </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#ga8008cebe2490509012c86c61ae93dfdf">  186</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_DISABLE_WE1                          ((uint32_t)0x00000304UL)            </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#ga4d3078294d608979e00e17b43abcc5d1">  187</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_DISABLE_WE2                          ((uint32_t)0x00000308UL)            </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#gafd56c5468ac2236d1ba8f47d38577da9">  188</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_DISABLE_WE3                          ((uint32_t)0x0000030CUL)            </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#gaf2aaf6ff1c19058b9a25ee172c657290">  189</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_DISABLE_WE4                          ((uint32_t)0x00000310UL)            </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#gab60fe1b0a5bc44444804ad16b7fc9060">  190</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_DISABLE_WE5                          ((uint32_t)0x00000314UL)            </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#ga211011ded38aecb0efebc73cd064dbf8">  191</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_DISABLE_WE6                          ((uint32_t)0x00000318UL)            </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__FLC__Register__Offsets.html#gad622ee3eeffa668e529bb803a81e86ac">  192</a></span>&#160;<span class="preprocessor">#define MXC_R_FLC_OFFS_DISABLE_WE7                          ((uint32_t)0x0000031CUL)            </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__FLC__FADDR__Register.html#ga7d2e4ad9284c1d59e3692369e6822277">  201</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_FADDR_FADDR_POS                           0                                                                                       </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__FLC__FADDR__Register.html#ga349fd8e23858174568bf6c4e1d67bdc2">  202</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_FADDR_FADDR                               ((uint32_t)(0x003FFFFFUL &lt;&lt; MXC_F_FLC_FADDR_FADDR_POS))                                 </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__FLC__FCKDIV__Register.html#ga3e069e8a231d6d8dde4f810017ff8041">  210</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_FCKDIV_FCKDIV_POS                                                                                                                 </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group__FLC__FCKDIV__Register.html#gaf37d06fb0f579f56bc80fee45f04eaad">  211</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_FCKDIV_FCKDIV                             ((uint32_t)(0x0000007FUL &lt;&lt; MXC_F_FLC_FCKDIV_FCKDIV_POS))                               </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__FLC__FCKDIV__Register.html#gad36a4dcc338770df389c724e89f3da94">  212</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_FCKDIV_AUTO_FCKDIV_RESULT_POS             16                                                                                      </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__FLC__FCKDIV__Register.html#ga0ca917ad371807312ef99f0c3434ae1f">  213</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_FCKDIV_AUTO_FCKDIV_RESULT                 ((uint32_t)(0x0000FFFFUL &lt;&lt; MXC_F_FLC_FCKDIV_AUTO_FCKDIV_RESULT_POS))                   </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__FLC__CTRL__Register.html#ga660899ca49b66b9022f9c3e68f673a18">  221</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL_WRITE_POS                            0                                                                                       </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__FLC__CTRL__Register.html#ga5ffe7dbfe4caca35234ac53accf48cc3">  222</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL_WRITE                                ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_CTRL_WRITE_POS))                                  </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group__FLC__CTRL__Register.html#ga3157a1e49964e11abcdefc396db331eb">  223</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL_MASS_ERASE_POS                       1                                                                                       </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__FLC__CTRL__Register.html#ga671ceebe7b20849700b6e67c3c27aace">  224</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL_MASS_ERASE                           ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_CTRL_MASS_ERASE_POS))                             </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__FLC__CTRL__Register.html#ga332c983a1a532e4499194fd0b1a936c2">  225</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL_PAGE_ERASE_POS                       2                                                                                       </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__FLC__CTRL__Register.html#gacbbd0439add7536ff8166135943e752a">  226</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL_PAGE_ERASE                           ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_CTRL_PAGE_ERASE_POS))                             </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__FLC__CTRL__Register.html#ga839dce1dc91ba45cc5736e265fbefe9d">  227</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL_ERASE_CODE_POS                       8                                                                                       </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__FLC__CTRL__Register.html#ga0dcf0cbee0f27d6efc8e69a5c49be8de">  228</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL_ERASE_CODE                           ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_FLC_CTRL_ERASE_CODE_POS))                             </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__FLC__CTRL__Register.html#gab3ae4e76adbf6f6966bebe55a2454905">  229</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL_INFO_BLOCK_UNLOCK_POS                16                                                                                      </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__FLC__CTRL__Register.html#ga3a088cccf4d37b9770fe2037a4ff0963">  230</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL_INFO_BLOCK_UNLOCK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_CTRL_INFO_BLOCK_UNLOCK_POS))                      </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__FLC__CTRL__Register.html#gadd9c9e3b8ec90e6702d87a7082bf28a6">  231</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL_WRITE_ENABLE_POS                     17                                                                                      </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group__FLC__CTRL__Register.html#ga5c23df97e3ab49b5890c28e7e58a1812">  232</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL_WRITE_ENABLE                         ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_CTRL_WRITE_ENABLE_POS))                           </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__FLC__CTRL__Register.html#ga4eeb2217f155400ca6281ea2e6ddecf8">  233</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL_PENDING_POS                          24                                                                                      </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__FLC__CTRL__Register.html#ga8ec807600006934e36f477ec6d4ab2ed">  234</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL_PENDING                              ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_CTRL_PENDING_POS))                                </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group__FLC__CTRL__Register.html#ga9457b779b297accd258318bb50002c74">  235</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL_INFO_BLOCK_VALID_POS                 25                                                                                      </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__FLC__CTRL__Register.html#ga6c1b296ae859159fe0b5221846dbb5f8">  236</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL_INFO_BLOCK_VALID                     ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_CTRL_INFO_BLOCK_VALID_POS))                       </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__FLC__CTRL__Register.html#ga319685d5d1f33a4c60877091b4ef3328">  237</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL_AUTO_INCRE_MODE_POS                  27                                                                                      </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__FLC__CTRL__Register.html#ga171dd0e68f77d276fcb648d564d5a9e7">  238</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL_AUTO_INCRE_MODE                      ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_CTRL_AUTO_INCRE_MODE_POS))                        </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group__FLC__CTRL__Register.html#ga2ffc771195029b0eec3a90b6ae1ceff2">  239</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL_FLSH_UNLOCK_POS                      28                                                                                      </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__FLC__CTRL__Register.html#gaeb36f5986f967459edfaace50e1d59b5">  240</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL_FLSH_UNLOCK                          ((uint32_t)(0x0000000FUL &lt;&lt; MXC_F_FLC_CTRL_FLSH_UNLOCK_POS))                            </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__FLC__INTR__Register.html#gae70703c4f5e585ab4ca5b66d4a070208">  248</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTR_FINISHED_IF_POS                      0                                                                                       </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__FLC__INTR__Register.html#ga68dcf35b7fdfd5917ce7cc9458282f6f">  249</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTR_FINISHED_IF                          ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_INTR_FINISHED_IF_POS))                            </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__FLC__INTR__Register.html#ga1a1ab3a94743e17ffd7bfe72f8c2f4ef">  250</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTR_FAILED_IF_POS                        1                                                                                       </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__FLC__INTR__Register.html#gaa28fc642e6c1e2030e6c5119d8fef43e">  251</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTR_FAILED_IF                            ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_INTR_FAILED_IF_POS))                              </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__FLC__INTR__Register.html#gad0a2776bb9eaecb5c4ae9afc99746db0">  252</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTR_FINISHED_IE_POS                      8                                                                                       </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__FLC__INTR__Register.html#ga8b091f6b63122018276a0d5c705e0075">  253</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTR_FINISHED_IE                          ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_INTR_FINISHED_IE_POS))                            </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__FLC__INTR__Register.html#ga00a35af7e00332956b639dcba9a62611">  254</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTR_FAILED_IE_POS                        9                                                                                       </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__FLC__INTR__Register.html#ga9ee3f3bac5528c3b33b7f08da64cb2c5">  255</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTR_FAILED_IE                            ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_INTR_FAILED_IE_POS))                              </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__FLC__INTR__Register.html#gadfdc4d55ce358467bf688cbec42d94d1">  256</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTR_FAIL_FLAGS_POS                       16                                                                                      </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__FLC__INTR__Register.html#ga0b82cecf04d7438dd588376deb907229">  257</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTR_FAIL_FLAGS                           ((uint32_t)(0x0000FFFFUL &lt;&lt; MXC_F_FLC_INTR_FAIL_FLAGS_POS))                             </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__FLC__PERFORM__Register.html#ga45661c4f12791dcf667475c8ad1a9f90">  265</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_PERFORM_DELAY_SE_EN_POS                   0                                                                                       </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__FLC__PERFORM__Register.html#ga3d80d3f176ba661ea18a58b8ea8d7809">  266</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_PERFORM_DELAY_SE_EN                       ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_PERFORM_DELAY_SE_EN_POS))                         </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__FLC__PERFORM__Register.html#ga6cd02be8f2e8cc25d5789c792391ac20">  267</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_PERFORM_FAST_READ_MODE_EN_POS             8                                                                                       </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__FLC__PERFORM__Register.html#ga088d39f48b253c788b3dc24bc4267a45">  268</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_PERFORM_FAST_READ_MODE_EN                 ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_PERFORM_FAST_READ_MODE_EN_POS))                   </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__FLC__PERFORM__Register.html#gac860ce58e566a14190b74b83b1b34190">  269</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_PERFORM_EN_PREVENT_FAIL_POS               12                                                                                      </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group__FLC__PERFORM__Register.html#ga813f922be13a477f4ddc33116360d9b8">  270</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_PERFORM_EN_PREVENT_FAIL                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_PERFORM_EN_PREVENT_FAIL_POS))                     </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group__FLC__PERFORM__Register.html#gaf4115abfa9dd841334c7b2e07ea8af1a">  271</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_PERFORM_EN_BACK2BACK_RDS_POS              16                                                                                      </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group__FLC__PERFORM__Register.html#ga360be268f789165d3d3c38d385835587">  272</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_PERFORM_EN_BACK2BACK_RDS                  ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_PERFORM_EN_BACK2BACK_RDS_POS))                    </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group__FLC__PERFORM__Register.html#ga029120d05fdcf2fe5b9aea39f5642dbe">  273</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_PERFORM_EN_BACK2BACK_WRS_POS              20                                                                                      </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group__FLC__PERFORM__Register.html#ga2ea05c64497d01893f1554a6377cc2f0">  274</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_PERFORM_EN_BACK2BACK_WRS                  ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_PERFORM_EN_BACK2BACK_WRS_POS))                    </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group__FLC__PERFORM__Register.html#gad0fba96a4b8e75a589130db13e29b201">  275</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_PERFORM_EN_MERGE_GRAB_GNT_POS             24                                                                                      </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__FLC__PERFORM__Register.html#gaf307f2faab3915f34cd061e96e7d213a">  276</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_PERFORM_EN_MERGE_GRAB_GNT                 ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_PERFORM_EN_MERGE_GRAB_GNT_POS))                   </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__FLC__PERFORM__Register.html#gac17329941db7b8186fc6963a637f3cfc">  277</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_PERFORM_AUTO_TACC_POS                     28                                                                                      </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group__FLC__PERFORM__Register.html#ga5cb100da49aab3f0a7f5b067a4efff84">  278</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_PERFORM_AUTO_TACC                         ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_PERFORM_AUTO_TACC_POS))                           </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__FLC__PERFORM__Register.html#gaa7cecf6eb893be03cec22739466a33b0">  279</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_PERFORM_AUTO_CLKDIV_POS                   29                                                                                      </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__FLC__PERFORM__Register.html#ga57f5892693937d9fa626f08cbb1a1efa">  280</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_PERFORM_AUTO_CLKDIV                       ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_PERFORM_AUTO_CLKDIV_POS))                         </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__FLC__STATUS__Register.html#ga7b800021c3c6114dab363c7864e8b364">  288</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_STATUS_JTAG_LOCK_WINDOW_POS               0                                                                                       </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__FLC__STATUS__Register.html#ga87a560c360afe967968dd00b2b546be7">  289</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_STATUS_JTAG_LOCK_WINDOW                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_STATUS_JTAG_LOCK_WINDOW_POS))                     </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group__FLC__STATUS__Register.html#ga221619021da5391b4df42c07ee91f775">  290</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_STATUS_JTAG_LOCK_STATIC_POS               1                                                                                       </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__FLC__STATUS__Register.html#gad99b343e203fe53a620502b6aee6da8f">  291</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_STATUS_JTAG_LOCK_STATIC                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_STATUS_JTAG_LOCK_STATIC_POS))                     </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__FLC__STATUS__Register.html#ga3cb7db49a40d20707fa096a4cc22218b">  292</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_STATUS_AUTO_LOCK_POS                      3                                                                                       </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__FLC__STATUS__Register.html#gaa599fd1a5f2e4651a27a039baebb6651">  293</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_STATUS_AUTO_LOCK                          ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_STATUS_AUTO_LOCK_POS))                            </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__FLC__STATUS__Register.html#ga591005971bd4113446c96dd5675379e7">  294</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_STATUS_TRIM_UPDATE_DONE_POS               29                                                                                      </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__FLC__STATUS__Register.html#ga6988b64a4bbcd274900a20b3f63aa3be">  295</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_STATUS_TRIM_UPDATE_DONE                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_STATUS_TRIM_UPDATE_DONE_POS))                     </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__FLC__STATUS__Register.html#gaa2e210f1f67faa33159717ee691bb920">  296</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_STATUS_INFO_BLOCK_VALID_POS               30                                                                                      </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__FLC__STATUS__Register.html#gab5a9767c8e3c895e75a6c1a932b9abc3">  297</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_STATUS_INFO_BLOCK_VALID                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_STATUS_INFO_BLOCK_VALID_POS))                     </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group__FLC__SECURITY__Register.html#ga3f272586e59df41e636d96b782b08bcf">  305</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_SECURITY_DEBUG_DISABLE_POS                0                                                                                       </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__FLC__SECURITY__Register.html#gaea9345835b8a6a8f3c3df78425cf1f23">  306</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_SECURITY_DEBUG_DISABLE                    ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_FLC_SECURITY_DEBUG_DISABLE_POS))                      </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__FLC__SECURITY__Register.html#ga413b8da11ae1009f84446424a0d787d2">  307</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_SECURITY_MASS_ERASE_LOCK_POS              8                                                                                       </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group__FLC__SECURITY__Register.html#gaffa981c45e2ea0f67dacd7ebfbe67eb8">  308</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_SECURITY_MASS_ERASE_LOCK                  ((uint32_t)(0x0000000FUL &lt;&lt; MXC_F_FLC_SECURITY_MASS_ERASE_LOCK_POS))                    </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__FLC__SECURITY__Register.html#ga770ea6f61e3a4ad930f4729475797957">  309</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_SECURITY_DISABLE_AHB_WR_POS               16                                                                                      </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__FLC__SECURITY__Register.html#ga47a90a04ea5479a55f310a0da10aee2b">  310</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_SECURITY_DISABLE_AHB_WR                   ((uint32_t)(0x0000000FUL &lt;&lt; MXC_F_FLC_SECURITY_DISABLE_AHB_WR_POS))                     </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__FLC__SECURITY__Register.html#ga5a39cc39b6989345ef8e0531a8fc72fb">  311</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_SECURITY_FLC_SETTINGS_LOCK_POS            24                                                                                      </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__FLC__SECURITY__Register.html#ga48a97f6334adaf3865e885613ffe2f57">  312</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_SECURITY_FLC_SETTINGS_LOCK                ((uint32_t)(0x0000000FUL &lt;&lt; MXC_F_FLC_SECURITY_FLC_SETTINGS_LOCK_POS))                  </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__FLC__SECURITY__Register.html#gabdef735cec44dcab165d9ab82adba15b">  313</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_SECURITY_SECURITY_LOCK_POS                28                                                                                      </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__FLC__SECURITY__Register.html#ga76332130ca88f0a36167665ad50eedac">  314</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_SECURITY_SECURITY_LOCK                    ((uint32_t)(0x0000000FUL &lt;&lt; MXC_F_FLC_SECURITY_SECURITY_LOCK_POS))                      </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__FLC__BYPASS__Register.html#ga77c3ee9df792dee610c809ed1da66a31">  322</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_BYPASS_DESTRUCT_BYPASS_ERASE_POS          0                                                                                       </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__FLC__BYPASS__Register.html#gaf6160d27284adcbdfaad7b87db265883">  323</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_BYPASS_DESTRUCT_BYPASS_ERASE              ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_BYPASS_DESTRUCT_BYPASS_ERASE_POS))                </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__FLC__BYPASS__Register.html#ga06465c84e8243d518708a9cda4161639">  324</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_BYPASS_SUPERWIPE_ERASE_POS                1                                                                                       </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__FLC__BYPASS__Register.html#gaefd818b280ceac5277b4a5d70cba3503">  325</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_BYPASS_SUPERWIPE_ERASE                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_BYPASS_SUPERWIPE_ERASE_POS))                      </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__FLC__BYPASS__Register.html#ga5fa19ab26b91cf95375464220454c8d0">  326</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_BYPASS_DESTRUCT_BYPASS_COMPLETE_POS       2                                                                                       </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__FLC__BYPASS__Register.html#ga57738f1f59aab5f29062f0f37ccc3354">  327</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_BYPASS_DESTRUCT_BYPASS_COMPLETE           ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_BYPASS_DESTRUCT_BYPASS_COMPLETE_POS))             </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__FLC__BYPASS__Register.html#gae3f5ecb934fd5644e7e088c2cd5137e6">  328</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_BYPASS_SUPERWIPE_COMPLETE_POS             3                                                                                       </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__FLC__BYPASS__Register.html#gaaa3c0d092e65e6586c2d2d566331e346">  329</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_BYPASS_SUPERWIPE_COMPLETE                 ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_BYPASS_SUPERWIPE_COMPLETE_POS))                   </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group__FLC__CTRL2__Register.html#ga46cd6a9b38539684c8b70213a1ecdc65">  337</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL2_FLASH_LVE_POS                       0                                                                                       </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__FLC__CTRL2__Register.html#ga6a176c0db7ce5d7b15ecc5e22f4cf7e8">  338</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL2_FLASH_LVE                           ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_CTRL2_FLASH_LVE_POS))                             </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__FLC__CTRL2__Register.html#ga22e9b7057d5a78bfbd26612b7cde21eb">  339</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL2_FRC_FCLK1_ON_POS                    1                                                                                       </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__FLC__CTRL2__Register.html#ga734fad299326655065e362461397301f">  340</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL2_FRC_FCLK1_ON                        ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_CTRL2_FRC_FCLK1_ON_POS))                          </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group__FLC__CTRL2__Register.html#ga52f7856e52a942f16324f43e8fab6008">  341</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL2_EN_WRITE_ALL_ZEROES_POS             3                                                                                       </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__FLC__CTRL2__Register.html#ga1010e72b2fdff01feb81cf8c2fb7f98f">  342</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL2_EN_WRITE_ALL_ZEROES                 ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_CTRL2_EN_WRITE_ALL_ZEROES_POS))                   </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__FLC__CTRL2__Register.html#gaffaf9e0bf095c5ae153dd2347218e0c7">  343</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL2_EN_CHANGE_POS                       4                                                                                       </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__FLC__CTRL2__Register.html#ga0ae3f1324653aaea243dde182517e808">  344</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL2_EN_CHANGE                           ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_CTRL2_EN_CHANGE_POS))                             </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__FLC__CTRL2__Register.html#ga0a067370578076648b9b615259bd9e29">  345</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL2_SLOW_CLK_POS                        5                                                                                       </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__FLC__CTRL2__Register.html#gafb56178ef474e9841cdc8c81a019c2f4">  346</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL2_SLOW_CLK                            ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_CTRL2_SLOW_CLK_POS))                              </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__FLC__CTRL2__Register.html#ga929d00e27295fdbe839b5b6ca5e085a9">  347</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL2_ENABLE_RAM_HRESP_POS                6                                                                                       </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group__FLC__CTRL2__Register.html#ga0313629e66754b34e77aebafccaaafcc">  348</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL2_ENABLE_RAM_HRESP                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_CTRL2_ENABLE_RAM_HRESP_POS))                      </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__FLC__CTRL2__Register.html#gacb36ed3e546114d55b62a9a84320c0b2">  349</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL2_BYPASS_AHB_FAIL_POS                 8                                                                                       </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__FLC__CTRL2__Register.html#ga676591dded19b092c2fa7188653624e9">  350</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_CTRL2_BYPASS_AHB_FAIL                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_FLC_CTRL2_BYPASS_AHB_FAIL_POS))                       </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__FLC__INTFL1__Register.html#ga4273c7a4e20e6600bb73a5cb3b236ff3">  358</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTFL1_SRAM_ADDR_WRAPPED_POS              0                                                                                       </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__FLC__INTFL1__Register.html#gabcd350f3b66e549cc8e34fe0b47e780d">  359</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTFL1_SRAM_ADDR_WRAPPED                  ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_INTFL1_SRAM_ADDR_WRAPPED_POS))                    </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__FLC__INTFL1__Register.html#gaee7db5a1e687ec660791bac11882973f">  360</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTFL1_INVALID_FLASH_ADDR_POS             1                                                                                       </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__FLC__INTFL1__Register.html#gaf36db141ca0c8101fd2a165d1349e0e2">  361</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTFL1_INVALID_FLASH_ADDR                 ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_INTFL1_INVALID_FLASH_ADDR_POS))                   </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__FLC__INTFL1__Register.html#gad703e478e5a0990ac8d8422d6e204354">  362</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTFL1_FLASH_READ_LOCKED_POS              2                                                                                       </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__FLC__INTFL1__Register.html#ga1f346d0e442a4199e12e856f788ceda5">  363</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTFL1_FLASH_READ_LOCKED                  ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_INTFL1_FLASH_READ_LOCKED_POS))                    </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__FLC__INTFL1__Register.html#ga149e75e298440c3178a6c0c4bcb9a037">  364</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTFL1_TRIM_UPDATE_DONE_POS               3                                                                                       </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__FLC__INTFL1__Register.html#ga4b4383084a37cf68927838876746466a">  365</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTFL1_TRIM_UPDATE_DONE                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_INTFL1_TRIM_UPDATE_DONE_POS))                     </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group__FLC__INTFL1__Register.html#ga62644b83172f9c0f564915fc40d40b48">  366</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTFL1_FLC_STATE_DONE_POS                 4                                                                                       </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group__FLC__INTFL1__Register.html#ga1e65124d6a7608f4faa9f96e31806f66">  367</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTFL1_FLC_STATE_DONE                     ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_INTFL1_FLC_STATE_DONE_POS))                       </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__FLC__INTFL1__Register.html#ga7a3fd6684a14f2bc1157d6d517417f38">  368</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTFL1_FLC_PROG_COMPLETE_POS              5                                                                                       </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__FLC__INTFL1__Register.html#ga2fdeaf5137d4cbca64e47ba9c1e543d6">  369</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTFL1_FLC_PROG_COMPLETE                  ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_INTFL1_FLC_PROG_COMPLETE_POS))                    </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__FLC__INTEN1__Register.html#ga382a1e8c9ae8b3be7dbd767dfa20c696">  377</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTEN1_SRAM_ADDR_WRAPPED_POS              0                                                                                       </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__FLC__INTEN1__Register.html#gaac35313cc05dcd539d80a63e14211d2a">  378</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTEN1_SRAM_ADDR_WRAPPED                  ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_INTEN1_SRAM_ADDR_WRAPPED_POS))                    </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__FLC__INTEN1__Register.html#gaa874d7e9fe784c63cedd7375ac733569">  379</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTEN1_INVALID_FLASH_ADDR_POS             1                                                                                       </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__FLC__INTEN1__Register.html#ga5e7fbeeda10fed974dbbe80b5e4d758d">  380</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTEN1_INVALID_FLASH_ADDR                 ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_INTEN1_INVALID_FLASH_ADDR_POS))                   </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group__FLC__INTEN1__Register.html#gad9a689aa6ab2b94f2e118c3d969a5090">  381</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTEN1_FLASH_READ_LOCKED_POS              2                                                                                       </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group__FLC__INTEN1__Register.html#ga0865daf936b6d1cac0166c828eaecec9">  382</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTEN1_FLASH_READ_LOCKED                  ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_INTEN1_FLASH_READ_LOCKED_POS))                    </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__FLC__INTEN1__Register.html#gaba26dfa32d3e5f87667fa4b80106db8a">  383</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTEN1_TRIM_UPDATE_DONE_POS               3                                                                                       </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__FLC__INTEN1__Register.html#ga802ba7cd53d833462983ecaee1ed0bff">  384</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTEN1_TRIM_UPDATE_DONE                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_INTEN1_TRIM_UPDATE_DONE_POS))                     </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group__FLC__INTEN1__Register.html#ga90ecc24bdce054cb5d8c8c6e7af91464">  385</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTEN1_FLC_STATE_DONE_POS                 4                                                                                       </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__FLC__INTEN1__Register.html#gac6cde9235619767ff540fb846c050051">  386</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTEN1_FLC_STATE_DONE                     ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_INTEN1_FLC_STATE_DONE_POS))                       </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__FLC__INTEN1__Register.html#ga0bd043e12893212f76add342b66f61d5">  387</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTEN1_FLC_PROG_COMPLETE_POS              5                                                                                       </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group__FLC__INTEN1__Register.html#gafa5807a88653a499fa1b7556d5d169c2">  388</a></span>&#160;<span class="preprocessor">#define MXC_F_FLC_INTEN1_FLC_PROG_COMPLETE                  ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_FLC_INTEN1_FLC_PROG_COMPLETE_POS))                    </span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;}</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#endif   </span><span class="comment">/* _MXC_FLC_REGS_H_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="ttc" id="structmxc__flc__regs__t_html_a17a0cef37c7909aba54774ea4bec8af3"><div class="ttname"><a href="structmxc__flc__regs__t.html#a17a0cef37c7909aba54774ea4bec8af3">mxc_flc_regs_t::disable_xr1</a></div><div class="ttdeci">__IO uint32_t disable_xr1</div><div class="ttdoc">0x0204: FLC_DISABLE_XR1 Register - Disable Flash Page Exec/Read Register 1 </div><div class="ttdef"><b>Definition:</b> flc_regs.h:132</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a1d730d8b4069eeae1ce115c7ee1800dd"><div class="ttname"><a href="structmxc__flc__regs__t.html#a1d730d8b4069eeae1ce115c7ee1800dd">mxc_flc_regs_t::disable_we6</a></div><div class="ttdeci">__IO uint32_t disable_we6</div><div class="ttdoc">0x0318: FLC_DISABLE_WE6 Register - Disable Flash Page Write/Erase Register 6 </div><div class="ttdef"><b>Definition:</b> flc_regs.h:146</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a3a0222ae908d2317b3a77f3f8d4ace18"><div class="ttname"><a href="structmxc__flc__regs__t.html#a3a0222ae908d2317b3a77f3f8d4ace18">mxc_flc_regs_t::faddr</a></div><div class="ttdeci">__IO uint32_t faddr</div><div class="ttdoc">0x0000: FLC_FADDR Register - Flash Operation Address </div><div class="ttdef"><b>Definition:</b> flc_regs.h:102</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_ac8402f44359a3cec40097d73c5cf758a"><div class="ttname"><a href="structmxc__flc__regs__t.html#ac8402f44359a3cec40097d73c5cf758a">mxc_flc_regs_t::inten1</a></div><div class="ttdeci">__IO uint32_t inten1</div><div class="ttdoc">0x0148: FLC_INTEN1 Register - Interrupt Enable/Disable Register 1 </div><div class="ttdef"><b>Definition:</b> flc_regs.h:124</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_ae7c166772fe8682d6fa6c3fd1d5c436e"><div class="ttname"><a href="structmxc__flc__regs__t.html#ae7c166772fe8682d6fa6c3fd1d5c436e">mxc_flc_regs_t::disable_xr5</a></div><div class="ttdeci">__IO uint32_t disable_xr5</div><div class="ttdoc">0x0214: FLC_DISABLE_XR5 Register - Disable Flash Page Exec/Read Register 5 </div><div class="ttdef"><b>Definition:</b> flc_regs.h:136</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_abed1216d1e6173f1496e28540ed79cae"><div class="ttname"><a href="structmxc__flc__regs__t.html#abed1216d1e6173f1496e28540ed79cae">mxc_flc_regs_t::ctrl</a></div><div class="ttdeci">__IO uint32_t ctrl</div><div class="ttdoc">0x0008: FLC_CTRL Register - Flash Control Register </div><div class="ttdef"><b>Definition:</b> flc_regs.h:104</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_afeaef02d1679963ec4129d6ec2b9e2da"><div class="ttname"><a href="structmxc__flc__regs__t.html#afeaef02d1679963ec4129d6ec2b9e2da">mxc_flc_regs_t::security</a></div><div class="ttdeci">__IO uint32_t security</div><div class="ttdoc">0x0088: FLC_SECURITY Register - Flash Controller Security Settings </div><div class="ttdef"><b>Definition:</b> flc_regs.h:116</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_adc1ab9489c5fde5b71df390bff8d9c0a"><div class="ttname"><a href="structmxc__flc__regs__t.html#adc1ab9489c5fde5b71df390bff8d9c0a">mxc_flc_regs_t::disable_we4</a></div><div class="ttdeci">__IO uint32_t disable_we4</div><div class="ttdoc">0x0310: FLC_DISABLE_WE4 Register - Disable Flash Page Write/Erase Register 4 </div><div class="ttdef"><b>Definition:</b> flc_regs.h:144</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a93af1ccb572988b72068c71afcbe8eb7"><div class="ttname"><a href="structmxc__flc__regs__t.html#a93af1ccb572988b72068c71afcbe8eb7">mxc_flc_regs_t::perform</a></div><div class="ttdeci">__IO uint32_t perform</div><div class="ttdoc">0x0050: FLC_PERFORM Register - Flash Performance Settings </div><div class="ttdef"><b>Definition:</b> flc_regs.h:110</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a84423e6dfd07f11971ee5ea12eaf61b6"><div class="ttname"><a href="structmxc__flc__regs__t.html#a84423e6dfd07f11971ee5ea12eaf61b6">mxc_flc_regs_t::intfl1</a></div><div class="ttdeci">__IO uint32_t intfl1</div><div class="ttdoc">0x0144: FLC_INTFL1 Register - Interrupt Flags Register 1 </div><div class="ttdef"><b>Definition:</b> flc_regs.h:123</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a6f285f0913ca0e3aec94d47f2c13a5f7"><div class="ttname"><a href="structmxc__flc__regs__t.html#a6f285f0913ca0e3aec94d47f2c13a5f7">mxc_flc_regs_t::rsv178</a></div><div class="ttdeci">__R uint32_t rsv178</div><div class="ttdoc">0x0178: RESERVED </div><div class="ttdef"><b>Definition:</b> flc_regs.h:128</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_ae9c80a4b74e3ad442406f52c094a8a7d"><div class="ttname"><a href="structmxc__flc__regs__t.html#ae9c80a4b74e3ad442406f52c094a8a7d">mxc_flc_regs_t::intr</a></div><div class="ttdeci">__IO uint32_t intr</div><div class="ttdoc">0x0024: FLC_INTR Register - Flash Controller Interrupt Flags and Enable/Disable 0 ...</div><div class="ttdef"><b>Definition:</b> flc_regs.h:106</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a050208fd97dc22be27fa024c3920a9d8"><div class="ttname"><a href="structmxc__flc__regs__t.html#a050208fd97dc22be27fa024c3920a9d8">mxc_flc_regs_t::bl_ctrl</a></div><div class="ttdeci">__IO uint32_t bl_ctrl</div><div class="ttdoc">0x0170: FLC_BL_CTRL Register - Bootloader Control Register </div><div class="ttdef"><b>Definition:</b> flc_regs.h:126</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a0b2e42e4d8d346b2be388776eca2f7e1"><div class="ttname"><a href="structmxc__flc__regs__t.html#a0b2e42e4d8d346b2be388776eca2f7e1">mxc_flc_regs_t::tacc</a></div><div class="ttdeci">__IO uint32_t tacc</div><div class="ttdoc">0x0054: FLC_TACC Register - Flash Read Cycle Config </div><div class="ttdef"><b>Definition:</b> flc_regs.h:111</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_ab2012b504622ea97c86958f7ff540fe6"><div class="ttname"><a href="structmxc__flc__regs__t.html#ab2012b504622ea97c86958f7ff540fe6">mxc_flc_regs_t::status</a></div><div class="ttdeci">__IO uint32_t status</div><div class="ttdoc">0x0080: FLC_STATUS Register - Security Status Flags </div><div class="ttdef"><b>Definition:</b> flc_regs.h:114</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a044201c1a84ff807a35d422af47c166d"><div class="ttname"><a href="structmxc__flc__regs__t.html#a044201c1a84ff807a35d422af47c166d">mxc_flc_regs_t::disable_xr7</a></div><div class="ttdeci">__IO uint32_t disable_xr7</div><div class="ttdoc">0x021C: FLC_DISABLE_XR7 Register - Disable Flash Page Exec/Read Register 7 </div><div class="ttdef"><b>Definition:</b> flc_regs.h:138</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_add8e76f56349fa07d9c3e250dc57f03b"><div class="ttname"><a href="structmxc__flc__regs__t.html#add8e76f56349fa07d9c3e250dc57f03b">mxc_flc_regs_t::disable_we1</a></div><div class="ttdeci">__IO uint32_t disable_we1</div><div class="ttdoc">0x0304: FLC_DISABLE_WE1 Register - Disable Flash Page Write/Erase Register 1 </div><div class="ttdef"><b>Definition:</b> flc_regs.h:141</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a98e96e2a6c3b4e7cb7dd58d1287cf38e"><div class="ttname"><a href="structmxc__flc__regs__t.html#a98e96e2a6c3b4e7cb7dd58d1287cf38e">mxc_flc_regs_t::tprog</a></div><div class="ttdeci">__IO uint32_t tprog</div><div class="ttdoc">0x0058: FLC_TPROG Register - Flash Write Cycle Config </div><div class="ttdef"><b>Definition:</b> flc_regs.h:112</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a1a493d52ef7f0b7cca4a89ed3ce74eda"><div class="ttname"><a href="structmxc__flc__regs__t.html#a1a493d52ef7f0b7cca4a89ed3ce74eda">mxc_flc_regs_t::disable_xr6</a></div><div class="ttdeci">__IO uint32_t disable_xr6</div><div class="ttdoc">0x0218: FLC_DISABLE_XR6 Register - Disable Flash Page Exec/Read Register 6 </div><div class="ttdef"><b>Definition:</b> flc_regs.h:137</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a2c3e4a3d5aac9c50819e25ecc8807b9e"><div class="ttname"><a href="structmxc__flc__regs__t.html#a2c3e4a3d5aac9c50819e25ecc8807b9e">mxc_flc_regs_t::twk</a></div><div class="ttdeci">__IO uint32_t twk</div><div class="ttdoc">0x0174: FLC_TWK Register - PDM33 Register </div><div class="ttdef"><b>Definition:</b> flc_regs.h:127</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html"><div class="ttname"><a href="structmxc__flc__regs__t.html">mxc_flc_regs_t</a></div><div class="ttdoc">Structure type to access the Flash Controller registers with direct 32-bit access to each...</div><div class="ttdef"><b>Definition:</b> flc_regs.h:101</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_aad83265ba292807e256a29c47eb6634b"><div class="ttname"><a href="structmxc__flc__regs__t.html#aad83265ba292807e256a29c47eb6634b">mxc_flc_regs_t::ctrl2</a></div><div class="ttdeci">__IO uint32_t ctrl2</div><div class="ttdoc">0x0140: FLC_CTRL2 Register - Flash Control Register 2 </div><div class="ttdef"><b>Definition:</b> flc_regs.h:122</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_aa3f0873c3b78df93c3bd542781ce8b7e"><div class="ttname"><a href="structmxc__flc__regs__t.html#aa3f0873c3b78df93c3bd542781ce8b7e">mxc_flc_regs_t::slm</a></div><div class="ttdeci">__IO uint32_t slm</div><div class="ttdoc">0x017C: FLC_SLM Register - Sleep Mode Register </div><div class="ttdef"><b>Definition:</b> flc_regs.h:129</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a7013043b01e199a70dd6a558a2f1e5a1"><div class="ttname"><a href="structmxc__flc__regs__t.html#a7013043b01e199a70dd6a558a2f1e5a1">mxc_flc_regs_t::disable_xr0</a></div><div class="ttdeci">__IO uint32_t disable_xr0</div><div class="ttdoc">0x0200: FLC_DISABLE_XR0 Register - Disable Flash Page Exec/Read Register 0 </div><div class="ttdef"><b>Definition:</b> flc_regs.h:131</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_aad8b781e13b3312af64047d547c88200"><div class="ttname"><a href="structmxc__flc__regs__t.html#aad8b781e13b3312af64047d547c88200">mxc_flc_regs_t::disable_we5</a></div><div class="ttdeci">__IO uint32_t disable_we5</div><div class="ttdoc">0x0314: FLC_DISABLE_WE5 Register - Disable Flash Page Write/Erase Register 5 </div><div class="ttdef"><b>Definition:</b> flc_regs.h:145</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a0c5c20c7de4cb9ce33e8cb304a8a4817"><div class="ttname"><a href="structmxc__flc__regs__t.html#a0c5c20c7de4cb9ce33e8cb304a8a4817">mxc_flc_regs_t::disable_we3</a></div><div class="ttdeci">__IO uint32_t disable_we3</div><div class="ttdoc">0x030C: FLC_DISABLE_WE3 Register - Disable Flash Page Write/Erase Register 3 </div><div class="ttdef"><b>Definition:</b> flc_regs.h:143</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a242cfe67eed258b32c376ca30b65863c"><div class="ttname"><a href="structmxc__flc__regs__t.html#a242cfe67eed258b32c376ca30b65863c">mxc_flc_regs_t::disable_xr4</a></div><div class="ttdeci">__IO uint32_t disable_xr4</div><div class="ttdoc">0x0210: FLC_DISABLE_XR4 Register - Disable Flash Page Exec/Read Register 4 </div><div class="ttdef"><b>Definition:</b> flc_regs.h:135</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a3428f276cee16bef03a1a9da9e0014a3"><div class="ttname"><a href="structmxc__flc__regs__t.html#a3428f276cee16bef03a1a9da9e0014a3">mxc_flc_regs_t::disable_we7</a></div><div class="ttdeci">__IO uint32_t disable_we7</div><div class="ttdoc">0x031C: FLC_DISABLE_WE7 Register - Disable Flash Page Write/Erase Register 7 </div><div class="ttdef"><b>Definition:</b> flc_regs.h:147</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a2c4b4afe0afbf945c1a8af72fc6869fa"><div class="ttname"><a href="structmxc__flc__regs__t.html#a2c4b4afe0afbf945c1a8af72fc6869fa">mxc_flc_regs_t::fdata</a></div><div class="ttdeci">__IO uint32_t fdata</div><div class="ttdoc">0x0030: FLC_FDATA Register - Flash Operation Data Register </div><div class="ttdef"><b>Definition:</b> flc_regs.h:108</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a12d3f8a983b63f8b2c56814e2033ad17"><div class="ttname"><a href="structmxc__flc__regs__t.html#a12d3f8a983b63f8b2c56814e2033ad17">mxc_flc_regs_t::fckdiv</a></div><div class="ttdeci">__IO uint32_t fckdiv</div><div class="ttdoc">0x0004: FLC_FCKDIV Register - Flash Clock Pulse Divisor </div><div class="ttdef"><b>Definition:</b> flc_regs.h:103</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_ac3379ea16dfdc43a7e159c0897d829b1"><div class="ttname"><a href="structmxc__flc__regs__t.html#ac3379ea16dfdc43a7e159c0897d829b1">mxc_flc_regs_t::disable_we2</a></div><div class="ttdeci">__IO uint32_t disable_we2</div><div class="ttdoc">0x0308: FLC_DISABLE_WE2 Register - Disable Flash Page Write/Erase Register 2 </div><div class="ttdef"><b>Definition:</b> flc_regs.h:142</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a4de14bd295219ed1e84746b4081dd84f"><div class="ttname"><a href="structmxc__flc__regs__t.html#a4de14bd295219ed1e84746b4081dd84f">mxc_flc_regs_t::disable_we0</a></div><div class="ttdeci">__IO uint32_t disable_we0</div><div class="ttdoc">0x0300: FLC_DISABLE_WE0 Register - Disable Flash Page Write/Erase Register 0 </div><div class="ttdef"><b>Definition:</b> flc_regs.h:140</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a47c4ab17dffa61cfcb86f30e7f23676e"><div class="ttname"><a href="structmxc__flc__regs__t.html#a47c4ab17dffa61cfcb86f30e7f23676e">mxc_flc_regs_t::user_option</a></div><div class="ttdeci">__IO uint32_t user_option</div><div class="ttdoc">0x0100: FLC_USER_OPTION Register - Used to set DSB Access code and Auto-Lock in info block ...</div><div class="ttdef"><b>Definition:</b> flc_regs.h:120</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_ad45a47a2400377e1cc3e4db8d43a069a"><div class="ttname"><a href="structmxc__flc__regs__t.html#ad45a47a2400377e1cc3e4db8d43a069a">mxc_flc_regs_t::rsv084</a></div><div class="ttdeci">__R uint32_t rsv084</div><div class="ttdoc">0x0084: RESERVED </div><div class="ttdef"><b>Definition:</b> flc_regs.h:115</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a44a2c72393db915541bbaf7d36a08482"><div class="ttname"><a href="structmxc__flc__regs__t.html#a44a2c72393db915541bbaf7d36a08482">mxc_flc_regs_t::disable_xr3</a></div><div class="ttdeci">__IO uint32_t disable_xr3</div><div class="ttdoc">0x020C: FLC_DISABLE_XR3 Register - Disable Flash Page Exec/Read Register 3 </div><div class="ttdef"><b>Definition:</b> flc_regs.h:134</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_acdc62e282ecf217898e8f8df2995301c"><div class="ttname"><a href="structmxc__flc__regs__t.html#acdc62e282ecf217898e8f8df2995301c">mxc_flc_regs_t::disable_xr2</a></div><div class="ttdeci">__IO uint32_t disable_xr2</div><div class="ttdoc">0x0208: FLC_DISABLE_XR2 Register - Disable Flash Page Exec/Read Register 2 </div><div class="ttdef"><b>Definition:</b> flc_regs.h:133</div></div>
<div class="ttc" id="structmxc__flc__regs__t_html_a51e089335cc52318d63df7b5b0aee506"><div class="ttname"><a href="structmxc__flc__regs__t.html#a51e089335cc52318d63df7b5b0aee506">mxc_flc_regs_t::bypass</a></div><div class="ttdeci">__IO uint32_t bypass</div><div class="ttdoc">0x009C: FLC_BYPASS Register - Status Flags for DSB Operations </div><div class="ttdef"><b>Definition:</b> flc_regs.h:118</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_3540c00680c2664f9f7e8f48ca1cab09.html">Libraries</a></li><li class="navelem"><a class="el" href="dir_a90765e41fb8b3d75926728d8eb0ba1f.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_51d3d3d6b5d37e3cf040ada011e6ffd2.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea8616b50ebe98e6a527573b9ab84a3e.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_a7ee03a66ebc11d8eead725b5be1f6d7.html">MAX3263X</a></li><li class="navelem"><a class="el" href="dir_0c0014c2661676507bc50a6036025844.html">Include</a></li><li class="navelem"><b>flc_regs.h</b></li>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 2.6 </li>
  </ul>
</div>
</body>
</html>
