Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Oct  4 12:56:57 2023
| Host         : BuildDesk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file or_4bits_timing_summary_routed.rpt -pb or_4bits_timing_summary_routed.pb -rpx or_4bits_timing_summary_routed.rpx -warn_on_violation
| Design       : or_4bits
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 3.655ns (52.657%)  route 3.286ns (47.343%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  a_IBUF[1]_inst/O
                         net (fo=1, routed)           1.577     2.508    a_IBUF[1]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.124     2.632 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.709     4.341    y_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         2.599     6.940 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.940    y[1]
    V15                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 3.654ns (52.654%)  route 3.286ns (47.346%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U11                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  a_IBUF[2]_inst/O
                         net (fo=1, routed)           1.577     2.507    a_IBUF[2]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.631 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.709     4.341    y_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         2.599     6.940 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.940    y[2]
    V14                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.938ns  (logic 3.652ns (52.642%)  route 3.286ns (47.358%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    T11                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  a_IBUF[3]_inst/O
                         net (fo=1, routed)           1.577     2.515    a_IBUF[3]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.124     2.639 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.709     4.348    y_OBUF[3]
    R13                  OBUF (Prop_obuf_I_O)         2.590     6.938 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.938    y[3]
    R13                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.538ns  (logic 3.633ns (55.564%)  route 2.905ns (44.436%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.906     0.906 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           1.196     2.102    a_IBUF[0]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.226 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.709     3.935    y_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         2.603     6.538 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.538    y[0]
    U12                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.313ns (63.393%)  route 0.758ns (36.607%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    T12                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  b_IBUF[2]_inst/O
                         net (fo=1, routed)           0.407     0.558    b_IBUF[2]
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.603 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.351     0.954    y_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         1.116     2.071 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.071    y[2]
    V14                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.314ns (63.409%)  route 0.758ns (36.591%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.152     0.152 r  b_IBUF[1]_inst/O
                         net (fo=1, routed)           0.407     0.559    b_IBUF[1]
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.045     0.604 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.351     0.955    y_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         1.116     2.072 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.072    y[1]
    V15                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.318ns (63.486%)  route 0.758ns (36.514%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    V13                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  b_IBUF[3]_inst/O
                         net (fo=1, routed)           0.407     0.572    b_IBUF[3]
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.045     0.617 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.351     0.969    y_OBUF[3]
    R13                  OBUF (Prop_obuf_I_O)         1.107     2.076 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.076    y[3]
    R13                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.087ns  (logic 1.329ns (63.687%)  route 0.758ns (36.313%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R11                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           0.407     0.572    b_IBUF[0]
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.045     0.617 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.351     0.968    y_OBUF[0]
    U12                  OBUF (Prop_obuf_I_O)         1.120     2.087 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.087    y[0]
    U12                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------





