Coverage Report Summary Data by instance

=================================================================================
=== Instance: /tb_adder_16bit/DUT/DUT/genblk1[15]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         6         0    100.00
    Toggle Bins                     10        10         0    100.00
    Assertions                       2         2         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/DUT/genblk1[14]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         6         0    100.00
    Toggle Bins                     10        10         0    100.00
    Assertions                       2         2         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/DUT/genblk1[13]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         5         1     83.33
    Toggle Bins                     10        10         0    100.00
    Assertions                       2         2         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/DUT/genblk1[12]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         5         1     83.33
    Toggle Bins                     10        10         0    100.00
    Assertions                       2         2         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/DUT/genblk1[11]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         5         1     83.33
    Toggle Bins                     10        10         0    100.00
    Assertions                       2         2         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/DUT/genblk1[10]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         3         3     50.00
    Toggle Bins                     10         8         2     80.00
    Assertions                       2         2         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/DUT/genblk1[9]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         3         3     50.00
    Toggle Bins                     10         8         2     80.00
    Assertions                       2         2         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/DUT/genblk1[8]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         3         3     50.00
    Toggle Bins                     10        10         0    100.00
    Assertions                       2         2         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/DUT/genblk1[7]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         5         1     83.33
    Toggle Bins                     10         8         2     80.00
    Assertions                       2         2         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/DUT/genblk1[6]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         5         1     83.33
    Toggle Bins                     10         8         2     80.00
    Assertions                       2         2         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/DUT/genblk1[5]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         5         1     83.33
    Toggle Bins                     10        10         0    100.00
    Assertions                       2         2         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/DUT/genblk1[4]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         6         0    100.00
    Toggle Bins                     10        10         0    100.00
    Assertions                       2         2         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/DUT/genblk1[3]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         5         1     83.33
    Toggle Bins                     10         8         2     80.00
    Assertions                       2         2         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/DUT/genblk1[2]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         6         0    100.00
    Toggle Bins                     10        10         0    100.00
    Assertions                       2         2         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/DUT/genblk1[1]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         6         0    100.00
    Toggle Bins                     10         9         1     90.00
    Assertions                       2         2         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/DUT/genblk1[0]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         6         0    100.00
    Toggle Bins                     10         9         1     90.00
    Assertions                       2         2         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/DUT
=== Design Unit: work.adder_nbit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           66        66         0    100.00
    Toggle Bins                    134       124        10     92.53
    Assertions                      64        64         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT
=== Design Unit: work.adder_16bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                    100        92         8     92.00

=================================================================================
=== Instance: /tb_adder_16bit
=== Design Unit: work.tb_adder_16bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           52        46         6     88.46
    Branches                         6         2         4     33.33
    FEC Condition Terms              3         0         3      0.00
    Toggle Bins                    234       185        49     79.05


TOTAL ASSERTION COVERAGE: 100.00%  ASSERTIONS: 96

Total Coverage By Instance (filtered view): 66.16%

