{"files":[{"patch":"@@ -5156,2 +5156,2 @@\n-    VectorRegister vtable_32 = v4; \/\/ group: v4, v5\n-    VectorRegister vtable_16 = v30;\n+    VectorRegister vtable_32 = (MaxVectorSize == 16) ? v26 : v4; \/\/ group: v4, v5\n+    VectorRegister vtable_16 = (MaxVectorSize == 16) ? v27 : v30;\n@@ -5182,6 +5182,8 @@\n-    \/\/ vtable_32:\n-    __ mv(temp1, 32);\n-    __ vsetvli(temp0, temp1, Assembler::e8, Assembler::m2);\n-    __ vid_v(vtemp1);\n-    __ vrsub_vx(vtable_32, vtemp1, temp1);\n-    \/\/ vtable_32 group now contains { 0x20, 0x1f, 0x1e, ..., 0x3, 0x2, 0x1 }\n+    if (MaxVectorSize > 16) {\n+      \/\/ Need to generate vtable_32 explicitly\n+      __ mv(temp1, 32);\n+      __ vsetvli(temp0, temp1, Assembler::e8, Assembler::m2);\n+      __ vid_v(vtemp1);\n+      __ vrsub_vx(vtable_32, vtemp1, temp1);\n+      \/\/ vtable_32 group now contains { 0x20, 0x1f, 0x1e, ..., 0x3, 0x2, 0x1 }\n+    }\n@@ -5189,1 +5191,0 @@\n-    \/\/ vtable_16:\n@@ -5191,4 +5192,7 @@\n-    __ mv(temp1, 16);\n-    __ vid_v(vtemp1);\n-    __ vrsub_vx(vtable_16, vtemp1, temp1);\n-    \/\/ vtable_16 group now contains { 0x10, 0xf, 0xe, ..., 0x3, 0x2, 0x1 }\n+    if (MaxVectorSize > 16) {\n+      \/\/ Need to generate vtable_16 explicitly\n+      __ mv(temp1, 16);\n+      __ vid_v(vtemp1);\n+      __ vrsub_vx(vtable_16, vtemp1, temp1);\n+      \/\/ vtable_16 group now contains { 0x10, 0xf, 0xe, ..., 0x3, 0x2, 0x1 }\n+    }\n","filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp","additions":17,"deletions":13,"binary":false,"changes":30,"status":"modified"}]}