--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf -ucf
Nexys3_master.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn<0>      |    1.759(R)|      SLOW  |   -1.100(R)|      SLOW  |clk_BUFGP         |   0.000|
btn<1>      |    1.839(R)|      SLOW  |   -1.094(R)|      FAST  |clk_BUFGP         |   0.000|
btn<2>      |    1.696(R)|      SLOW  |   -1.037(R)|      SLOW  |clk_BUFGP         |   0.000|
btn<3>      |    1.415(R)|      SLOW  |   -0.749(R)|      SLOW  |clk_BUFGP         |   0.000|
btn<4>      |    1.416(R)|      SLOW  |   -0.770(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<0>       |    2.033(R)|      SLOW  |   -1.262(R)|      FAST  |clk_BUFGP         |   0.000|
sw<1>       |    1.790(R)|      SLOW  |   -1.017(R)|      FAST  |clk_BUFGP         |   0.000|
sw<2>       |    1.619(R)|      SLOW  |   -0.939(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<3>       |    1.910(R)|      SLOW  |   -1.189(R)|      FAST  |clk_BUFGP         |   0.000|
sw<4>       |    2.694(R)|      SLOW  |   -1.492(R)|      FAST  |clk_BUFGP         |   0.000|
sw<5>       |    2.477(R)|      SLOW  |   -1.308(R)|      FAST  |clk_BUFGP         |   0.000|
sw<6>       |    1.287(R)|      SLOW  |   -0.626(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<7>       |    1.938(R)|      SLOW  |   -1.178(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |         7.751(R)|      SLOW  |         4.043(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |         8.029(R)|      SLOW  |         4.286(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |         7.564(R)|      SLOW  |         3.938(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |         6.539(R)|      SLOW  |         3.011(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |         6.468(R)|      SLOW  |         2.940(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |         6.468(R)|      SLOW  |         2.940(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |         6.518(R)|      SLOW  |         2.990(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |         6.518(R)|      SLOW  |         2.990(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.219|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Oct  4 17:32:56 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 291 MB



