<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___d_m_a___f_i_f_o__threshold__level" xml:lang="en-US">
<title>DMA_FIFO_threshold_level</title>
<indexterm><primary>DMA_FIFO_threshold_level</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___d_m_a___f_i_f_o__threshold__level_1ga4debbd5733190b61b2115613d4b3658b">DMA_FIFO_THRESHOLD_1QUARTERFULL</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___f_i_f_o__threshold__level_1gad2b071aa3a3bfc936017f12fb956c56f">DMA_FIFO_THRESHOLD_HALFFULL</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga63716e11d34bca95927671055aa63fe8">DMA_SxFCR_FTH_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___f_i_f_o__threshold__level_1gae1e4ba12bae8440421e6672795d71223">DMA_FIFO_THRESHOLD_3QUARTERSFULL</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gae3d780fc1222a183071c73e62a0524a1">DMA_SxFCR_FTH_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___f_i_f_o__threshold__level_1ga5de463bb24dc12fe7bbb300e1e4493f7">DMA_FIFO_THRESHOLD_FULL</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___f_i_f_o__threshold__level_1gaeafc0d9e327d6e5b26cd37f6744b232f">IS_DMA_FIFO_THRESHOLD</link>(THRESHOLD)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___d_m_a___f_i_f_o__threshold__level_1ga4debbd5733190b61b2115613d4b3658b"/><section>
    <title>DMA_FIFO_THRESHOLD_1QUARTERFULL</title>
<indexterm><primary>DMA_FIFO_THRESHOLD_1QUARTERFULL</primary><secondary>DMA_FIFO_threshold_level</secondary></indexterm>
<indexterm><primary>DMA_FIFO_threshold_level</primary><secondary>DMA_FIFO_THRESHOLD_1QUARTERFULL</secondary></indexterm>
<para><computeroutput>#define DMA_FIFO_THRESHOLD_1QUARTERFULL   ((uint32_t)0x00000000)</computeroutput></para>
<para>FIFO threshold 1 quart full configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__dma_8h_source_1l00327">327</link> of file <link linkend="_stm32f4xx__hal__dma_8h_source">stm32f4xx_hal_dma.h</link>.</para>
</section>
<anchor xml:id="_group___d_m_a___f_i_f_o__threshold__level_1gae1e4ba12bae8440421e6672795d71223"/><section>
    <title>DMA_FIFO_THRESHOLD_3QUARTERSFULL</title>
<indexterm><primary>DMA_FIFO_THRESHOLD_3QUARTERSFULL</primary><secondary>DMA_FIFO_threshold_level</secondary></indexterm>
<indexterm><primary>DMA_FIFO_threshold_level</primary><secondary>DMA_FIFO_THRESHOLD_3QUARTERSFULL</secondary></indexterm>
<para><computeroutput>#define DMA_FIFO_THRESHOLD_3QUARTERSFULL   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gae3d780fc1222a183071c73e62a0524a1">DMA_SxFCR_FTH_1</link>)</computeroutput></para>
<para>FIFO threshold 3 quarts full configuration </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__dma_8h_source_1l00329">329</link> of file <link linkend="_stm32f4xx__hal__dma_8h_source">stm32f4xx_hal_dma.h</link>.</para>
</section>
<anchor xml:id="_group___d_m_a___f_i_f_o__threshold__level_1ga5de463bb24dc12fe7bbb300e1e4493f7"/><section>
    <title>DMA_FIFO_THRESHOLD_FULL</title>
<indexterm><primary>DMA_FIFO_THRESHOLD_FULL</primary><secondary>DMA_FIFO_threshold_level</secondary></indexterm>
<indexterm><primary>DMA_FIFO_threshold_level</primary><secondary>DMA_FIFO_THRESHOLD_FULL</secondary></indexterm>
<para><computeroutput>#define DMA_FIFO_THRESHOLD_FULL   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</link>)</computeroutput></para>
<para>FIFO threshold full configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__dma_8h_source_1l00330">330</link> of file <link linkend="_stm32f4xx__hal__dma_8h_source">stm32f4xx_hal_dma.h</link>.</para>
</section>
<anchor xml:id="_group___d_m_a___f_i_f_o__threshold__level_1gad2b071aa3a3bfc936017f12fb956c56f"/><section>
    <title>DMA_FIFO_THRESHOLD_HALFFULL</title>
<indexterm><primary>DMA_FIFO_THRESHOLD_HALFFULL</primary><secondary>DMA_FIFO_threshold_level</secondary></indexterm>
<indexterm><primary>DMA_FIFO_threshold_level</primary><secondary>DMA_FIFO_THRESHOLD_HALFFULL</secondary></indexterm>
<para><computeroutput>#define DMA_FIFO_THRESHOLD_HALFFULL   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga63716e11d34bca95927671055aa63fe8">DMA_SxFCR_FTH_0</link>)</computeroutput></para>
<para>FIFO threshold half full configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__dma_8h_source_1l00328">328</link> of file <link linkend="_stm32f4xx__hal__dma_8h_source">stm32f4xx_hal_dma.h</link>.</para>
</section>
<anchor xml:id="_group___d_m_a___f_i_f_o__threshold__level_1gaeafc0d9e327d6e5b26cd37f6744b232f"/><section>
    <title>IS_DMA_FIFO_THRESHOLD</title>
<indexterm><primary>IS_DMA_FIFO_THRESHOLD</primary><secondary>DMA_FIFO_threshold_level</secondary></indexterm>
<indexterm><primary>DMA_FIFO_threshold_level</primary><secondary>IS_DMA_FIFO_THRESHOLD</secondary></indexterm>
<para><computeroutput>#define IS_DMA_FIFO_THRESHOLD( THRESHOLD)</computeroutput></para><emphasis role="strong">Value:</emphasis><programlisting linenumbering="unnumbered">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;(((THRESHOLD)&#32;==&#32;<link linkend="_group___d_m_a___f_i_f_o__threshold__level_1ga4debbd5733190b61b2115613d4b3658b">DMA_FIFO_THRESHOLD_1QUARTERFULL</link>&#32;)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((THRESHOLD)&#32;==&#32;<link linkend="_group___d_m_a___f_i_f_o__threshold__level_1gad2b071aa3a3bfc936017f12fb956c56f">DMA_FIFO_THRESHOLD_HALFFULL</link>)&#32;&#32;&#32;&#32;&#32;&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((THRESHOLD)&#32;==&#32;<link linkend="_group___d_m_a___f_i_f_o__threshold__level_1gae1e4ba12bae8440421e6672795d71223">DMA_FIFO_THRESHOLD_3QUARTERSFULL</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((THRESHOLD)&#32;==&#32;<link linkend="_group___d_m_a___f_i_f_o__threshold__level_1ga5de463bb24dc12fe7bbb300e1e4493f7">DMA_FIFO_THRESHOLD_FULL</link>))
</programlisting><para>
Definition at line <link linkend="_stm32f4xx__hal__dma_8h_source_1l00332">332</link> of file <link linkend="_stm32f4xx__hal__dma_8h_source">stm32f4xx_hal_dma.h</link>.</para>
</section>
</section>
</section>
