<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3251" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3251{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3251{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_3251{left:742px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3251{left:96px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t5_3251{left:96px;bottom:1071px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t6_3251{left:70px;bottom:1045px;}
#t7_3251{left:96px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t8_3251{left:96px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_3251{left:96px;bottom:1007px;}
#ta_3251{left:122px;bottom:1007px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tb_3251{left:96px;bottom:982px;}
#tc_3251{left:122px;bottom:982px;letter-spacing:-0.25px;word-spacing:-0.37px;}
#td_3251{left:96px;bottom:958px;}
#te_3251{left:122px;bottom:958px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_3251{left:122px;bottom:941px;letter-spacing:-0.15px;}
#tg_3251{left:200px;bottom:939px;}
#th_3251{left:215px;bottom:941px;letter-spacing:-0.16px;}
#ti_3251{left:96px;bottom:918px;letter-spacing:-0.15px;word-spacing:0.45px;}
#tj_3251{left:819px;bottom:925px;}
#tk_3251{left:835px;bottom:918px;letter-spacing:-0.19px;}
#tl_3251{left:96px;bottom:901px;letter-spacing:-0.16px;word-spacing:0.88px;}
#tm_3251{left:96px;bottom:885px;letter-spacing:-0.16px;word-spacing:0.06px;}
#tn_3251{left:70px;bottom:858px;}
#to_3251{left:96px;bottom:862px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#tp_3251{left:96px;bottom:845px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tq_3251{left:96px;bottom:828px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tr_3251{left:96px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_3251{left:96px;bottom:788px;letter-spacing:-0.14px;}
#tt_3251{left:164px;bottom:786px;}
#tu_3251{left:179px;bottom:788px;letter-spacing:-0.15px;}
#tv_3251{left:70px;bottom:762px;}
#tw_3251{left:96px;bottom:765px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#tx_3251{left:96px;bottom:749px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ty_3251{left:96px;bottom:726px;letter-spacing:-0.16px;word-spacing:-0.87px;}
#tz_3251{left:96px;bottom:709px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t10_3251{left:96px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t11_3251{left:96px;bottom:669px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_3251{left:790px;bottom:667px;}
#t13_3251{left:804px;bottom:669px;letter-spacing:-0.13px;}
#t14_3251{left:96px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_3251{left:70px;bottom:578px;letter-spacing:0.14px;}
#t16_3251{left:151px;bottom:578px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t17_3251{left:70px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_3251{left:70px;bottom:538px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t19_3251{left:70px;bottom:521px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#t1a_3251{left:70px;bottom:504px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1b_3251{left:70px;bottom:446px;letter-spacing:0.12px;}
#t1c_3251{left:152px;bottom:446px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1d_3251{left:70px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_3251{left:411px;bottom:421px;}
#t1f_3251{left:425px;bottom:423px;letter-spacing:-0.16px;}
#t1g_3251{left:70px;bottom:400px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#t1h_3251{left:70px;bottom:383px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1i_3251{left:70px;bottom:357px;}
#t1j_3251{left:96px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1k_3251{left:70px;bottom:334px;}
#t1l_3251{left:96px;bottom:338px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1m_3251{left:70px;bottom:311px;}
#t1n_3251{left:96px;bottom:315px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1o_3251{left:70px;bottom:288px;}
#t1p_3251{left:96px;bottom:292px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1q_3251{left:70px;bottom:265px;}
#t1r_3251{left:96px;bottom:269px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1s_3251{left:70px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1t_3251{left:70px;bottom:229px;letter-spacing:-0.13px;}
#t1u_3251{left:110px;bottom:227px;}
#t1v_3251{left:124px;bottom:229px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1w_3251{left:70px;bottom:206px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_3251{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3251{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3251{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3251{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3251{font-size:18px;font-family:Symbol_b5z;color:#000;}
.s6_3251{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3251{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3251{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3251" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3251Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3251" style="-webkit-user-select: none;"><object width="935" height="1210" data="3251/3251.svg" type="image/svg+xml" id="pdf3251" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3251" class="t s1_3251">Vol. 3A </span><span id="t2_3251" class="t s1_3251">7-3 </span>
<span id="t3_3251" class="t s2_3251">USER INTERRUPTS </span>
<span id="t4_3251" class="t s3_3251">Bit 0 of this MSR corresponds to UISTACKADJUST[0], which controls how user-interrupt delivery updates the </span>
<span id="t5_3251" class="t s3_3251">stack pointer. WRMSR may set it to either 0 or 1. </span>
<span id="t6_3251" class="t s4_3251">• </span><span id="t7_3251" class="t s3_3251">IA32_UINTR_MISC MSR (MSR address 988H). This MSR is an interface to the UITTSZ and UINV values. The </span>
<span id="t8_3251" class="t s3_3251">MSR has the following format: </span>
<span id="t9_3251" class="t s3_3251">— </span><span id="ta_3251" class="t s3_3251">Bits 31:0 are UITTSZ. </span>
<span id="tb_3251" class="t s3_3251">— </span><span id="tc_3251" class="t s3_3251">Bits 39:32 are UINV. </span>
<span id="td_3251" class="t s3_3251">— </span><span id="te_3251" class="t s3_3251">Bits 63:40 are reserved. WRMSR causes a #GP if it would set any of those bits (if </span>
<span id="tf_3251" class="t s3_3251">EDX[31:8] </span><span id="tg_3251" class="t s5_3251">≠ </span><span id="th_3251" class="t s3_3251">000000H). </span>
<span id="ti_3251" class="t s3_3251">Because this MSR will share an 8-byte portion of the XSAVE area with UIF (see Section 13.5.11 of Intel </span>
<span id="tj_3251" class="t s6_3251">® </span>
<span id="tk_3251" class="t s3_3251">64 </span>
<span id="tl_3251" class="t s3_3251">and IA-32 Architectures Software Developer’s Manual, Volume 1), bit 63 of the MSR will never be used and </span>
<span id="tm_3251" class="t s3_3251">will always be reserved. </span>
<span id="tn_3251" class="t s4_3251">• </span><span id="to_3251" class="t s3_3251">IA32_UINTR_PD MSR (MSR address 989H). This MSR is an interface to the UPIDADDR address. This is a linear </span>
<span id="tp_3251" class="t s3_3251">address that must be canonical relative to the maximum linear-address width supported by the processor. </span>
<span id="tq_3251" class="t s3_3251">WRMSR to this MSR causes a #GP if its source operand does not meet this requirement. </span>
<span id="tr_3251" class="t s3_3251">Bits 5:0 of this MSR are reserved. WRMSR causes a #GP if it would set any of those bits (if </span>
<span id="ts_3251" class="t s3_3251">EAX[5:0] </span><span id="tt_3251" class="t s5_3251">≠ </span><span id="tu_3251" class="t s3_3251">000000b). </span>
<span id="tv_3251" class="t s4_3251">• </span><span id="tw_3251" class="t s3_3251">IA32_UINTR_TT MSR (MSR address 98AH). This MSR is an interface to the UITTADDR address (in addition, bit </span>
<span id="tx_3251" class="t s3_3251">0 enables SENDUIPI). </span>
<span id="ty_3251" class="t s3_3251">Bit 63:4 of this MSR holds the current value of UITTADDR. This a linear address that must be canonical relative </span>
<span id="tz_3251" class="t s3_3251">to the maximum linear-address width supported by the processor. WRMSR to this MSR causes a #GP if its </span>
<span id="t10_3251" class="t s3_3251">source operand does not meet this requirement. </span>
<span id="t11_3251" class="t s3_3251">Bits 3:1 of this MSR are reserved. WRMSR causes a #GP if it would set any of those bits (if EAX[3:1] </span><span id="t12_3251" class="t s5_3251">≠ </span><span id="t13_3251" class="t s3_3251">000b). </span>
<span id="t14_3251" class="t s3_3251">Bit 0 of this MSR determines whether the SENDUIPI instruction is enabled. WRMSR may set it to either 0 or 1. </span>
<span id="t15_3251" class="t s7_3251">7.4 </span><span id="t16_3251" class="t s7_3251">EVALUATION AND DELIVERY OF USER INTERRUPTS </span>
<span id="t17_3251" class="t s3_3251">A processor determines whether there is a user interrupt to deliver based on UIRR. Section 7.4.1 describes this </span>
<span id="t18_3251" class="t s3_3251">recognition of pending user interrupts. Once a logical processor has recognized a pending user interrupt, it will </span>
<span id="t19_3251" class="t s3_3251">deliver it on a subsequent instruction boundary by causing a control-flow change asynchronous to software execu- </span>
<span id="t1a_3251" class="t s3_3251">tion. Section 7.4.2 details this process of user-interrupt delivery. </span>
<span id="t1b_3251" class="t s8_3251">7.4.1 </span><span id="t1c_3251" class="t s8_3251">User-Interrupt Recognition </span>
<span id="t1d_3251" class="t s3_3251">There is a user interrupt pending whenever UIRR </span><span id="t1e_3251" class="t s5_3251">≠ </span><span id="t1f_3251" class="t s3_3251">0. </span>
<span id="t1g_3251" class="t s3_3251">Any instruction or operation that modifies UIRR updates the logical processor’s recognition of a pending user inter- </span>
<span id="t1h_3251" class="t s3_3251">rupt. The following instructions and operations may do this: </span>
<span id="t1i_3251" class="t s4_3251">• </span><span id="t1j_3251" class="t s3_3251">WRMSR to the IA32_UINTR_RR MSR (Section 7.3). </span>
<span id="t1k_3251" class="t s4_3251">• </span><span id="t1l_3251" class="t s3_3251">XRSTORS of the user-interrupt state component. </span>
<span id="t1m_3251" class="t s4_3251">• </span><span id="t1n_3251" class="t s3_3251">User-interrupt delivery (Section 7.4.2). </span>
<span id="t1o_3251" class="t s4_3251">• </span><span id="t1p_3251" class="t s3_3251">User-interrupt notification processing (Section 7.5.2). </span>
<span id="t1q_3251" class="t s4_3251">• </span><span id="t1r_3251" class="t s3_3251">VMX transitions that load the IA32_UINTR_RR MSR. </span>
<span id="t1s_3251" class="t s3_3251">Each of these instructions or operations results in recognition of a pending user interrupt if it completes with </span>
<span id="t1t_3251" class="t s3_3251">UIRR </span><span id="t1u_3251" class="t s5_3251">≠ </span><span id="t1v_3251" class="t s3_3251">0; if it completes with UIRR = 0, no pending user interrupt is recognized. </span>
<span id="t1w_3251" class="t s3_3251">Once recognized, a pending user interrupt may be delivered to software; see Section 7.4.2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
