module tlbuffer(clk, rstn, idata1, idata2, idata3, odata);

	input clk, rstn;
	input	[7:0]	idata1, idata2, idata3;
	output	[7:0] odata;
	
	reg	[7:0]	a1, a2, a3, b1, b2, b3, c1, c2, c3;
	
	always@(posedge clk or negedge rstn)	begin
	