{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510359815974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510359815974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 18:23:35 2017 " "Processing started: Fri Nov 10 18:23:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510359815974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359815974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microp -c microp " "Command: quartus_map --read_settings_files=on --write_settings_files=off microp -c microp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359815974 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1510359816108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro68HC11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file micro68HC11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 micro68HC11-Behavioral " "Found design unit 1: micro68HC11-Behavioral" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510359823165 ""} { "Info" "ISGN_ENTITY_NAME" "1 micro68HC11 " "Found entity 1: micro68HC11" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510359823165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_programa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_programa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_programa-Behavioral " "Found design unit 1: memoria_programa-Behavioral" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510359823166 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_programa " "Found entity 1: memoria_programa" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510359823166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file microp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 microp " "Found entity 1: microp" {  } { { "microp.bdf" "" { Schematic "/home/rey/arquitectura_de_computadoras/arq_test_3/microp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510359823166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microp " "Elaborating entity \"microp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510359823212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro68HC11 micro68HC11:inst " "Elaborating entity \"micro68HC11\" for hierarchy \"micro68HC11:inst\"" {  } { { "microp.bdf" "inst" { Schematic "/home/rey/arquitectura_de_computadoras/arq_test_3/microp.bdf" { { 104 240 472 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510359823215 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "SPH micro68HC11.vhd(51) " "VHDL Variable Declaration warning at micro68HC11.vhd(51): used initial value expression for variable \"SPH\" because variable was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 51 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1510359823218 "|microp|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "microI micro68HC11.vhd(54) " "VHDL Signal Declaration warning at micro68HC11.vhd(54): used explicit default value for signal \"microI\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1510359823218 "|microp|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "microX micro68HC11.vhd(55) " "VHDL Signal Declaration warning at micro68HC11.vhd(55): used explicit default value for signal \"microX\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1510359823218 "|microp|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IntRI micro68HC11.vhd(56) " "VHDL Signal Declaration warning at micro68HC11.vhd(56): used explicit default value for signal \"IntRI\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1510359823218 "|microp|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IntRX micro68HC11.vhd(57) " "VHDL Signal Declaration warning at micro68HC11.vhd(57): used explicit default value for signal \"IntRX\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1510359823218 "|microp|micro68HC11:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "indY micro68HC11.vhd(71) " "Verilog HDL or VHDL warning at micro68HC11.vhd(71): object \"indY\" assigned a value but never read" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1510359823218 "|microp|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A micro68HC11.vhd(823) " "VHDL Process Statement warning at micro68HC11.vhd(823): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 823 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823218 "|microp|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B micro68HC11.vhd(824) " "VHDL Process Statement warning at micro68HC11.vhd(824): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 824 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823218 "|microp|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC micro68HC11.vhd(826) " "VHDL Process Statement warning at micro68HC11.vhd(826): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 826 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823218 "|microp|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XL micro68HC11.vhd(827) " "VHDL Process Statement warning at micro68HC11.vhd(827): signal \"XL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 827 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823218 "|microp|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XH micro68HC11.vhd(828) " "VHDL Process Statement warning at micro68HC11.vhd(828): signal \"XH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 828 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823218 "|microp|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "YL micro68HC11.vhd(829) " "VHDL Process Statement warning at micro68HC11.vhd(829): signal \"YL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 829 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823218 "|microp|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D micro68HC11.vhd(830) " "VHDL Process Statement warning at micro68HC11.vhd(830): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 830 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823218 "|microp|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estados micro68HC11.vhd(831) " "VHDL Process Statement warning at micro68HC11.vhd(831): signal \"estados\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 831 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823218 "|microp|micro68HC11:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "sensa_boton.vhd 2 1 " "Using design file sensa_boton.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "sensa_boton.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/sensa_boton.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510359823220 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "sensa_boton.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/sensa_boton.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510359823220 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1510359823220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:inst3 " "Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:inst3\"" {  } { { "microp.bdf" "inst3" { Schematic "/home/rey/arquitectura_de_computadoras/arq_test_3/microp.bdf" { { 0 64 224 80 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510359823220 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk sensa_boton.vhd(16) " "VHDL Process Statement warning at sensa_boton.vhd(16): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensa_boton.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/sensa_boton.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823221 "|microp|sensa_boton:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_programa memoria_programa:inst1 " "Elaborating entity \"memoria_programa\" for hierarchy \"memoria_programa:inst1\"" {  } { { "microp.bdf" "inst1" { Schematic "/home/rey/arquitectura_de_computadoras/arq_test_3/microp.bdf" { { 104 656 880 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510359823223 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in memoria_programa.vhd(91) " "VHDL Process Statement warning at memoria_programa.vhd(91): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(93) " "VHDL Process Statement warning at memoria_programa.vhd(93): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(97) " "VHDL Process Statement warning at memoria_programa.vhd(97): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(98) " "VHDL Process Statement warning at memoria_programa.vhd(98): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(99) " "VHDL Process Statement warning at memoria_programa.vhd(99): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(102) " "VHDL Process Statement warning at memoria_programa.vhd(102): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(103) " "VHDL Process Statement warning at memoria_programa.vhd(103): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(104) " "VHDL Process Statement warning at memoria_programa.vhd(104): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(105) " "VHDL Process Statement warning at memoria_programa.vhd(105): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(106) " "VHDL Process Statement warning at memoria_programa.vhd(106): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(107) " "VHDL Process Statement warning at memoria_programa.vhd(107): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(108) " "VHDL Process Statement warning at memoria_programa.vhd(108): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(109) " "VHDL Process Statement warning at memoria_programa.vhd(109): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(110) " "VHDL Process Statement warning at memoria_programa.vhd(110): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memoria memoria_programa.vhd(34) " "VHDL Process Statement warning at memoria_programa.vhd(34): inferring latch(es) for signal or variable \"memoria\", which holds its previous value in one or more paths through the process" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out memoria_programa.vhd(34) " "VHDL Process Statement warning at memoria_programa.vhd(34): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] memoria_programa.vhd(34) " "Inferred latch for \"data_out\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] memoria_programa.vhd(34) " "Inferred latch for \"data_out\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] memoria_programa.vhd(34) " "Inferred latch for \"data_out\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] memoria_programa.vhd(34) " "Inferred latch for \"data_out\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] memoria_programa.vhd(34) " "Inferred latch for \"data_out\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] memoria_programa.vhd(34) " "Inferred latch for \"data_out\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] memoria_programa.vhd(34) " "Inferred latch for \"data_out\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] memoria_programa.vhd(34) " "Inferred latch for \"data_out\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[255\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[255\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[255\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[255\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[255\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[255\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[255\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[255\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[255\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[255\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[255\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[255\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[255\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[255\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[255\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[255\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[254\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[254\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[254\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[254\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[254\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[254\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[254\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[254\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[254\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[254\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[254\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[254\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[254\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[254\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[254\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[254\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[253\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[253\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[253\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[253\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[253\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[253\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[253\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[253\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[253\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[253\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[253\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[253\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[253\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[253\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[253\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[253\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[252\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[252\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[252\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[252\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[252\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[252\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[252\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[252\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[252\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[252\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[252\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[252\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[252\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[252\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[252\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[252\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[251\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[251\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[251\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[251\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[251\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[251\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[251\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[251\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[251\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[251\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[251\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[251\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[251\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[251\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[251\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[251\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[250\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[250\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[250\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[250\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[250\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[250\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823231 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[250\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[250\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[250\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[250\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[250\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[250\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[250\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[250\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[250\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[250\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[249\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[249\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[249\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[249\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[249\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[249\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[249\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[249\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[249\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[249\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[249\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[249\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[249\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[249\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[249\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[249\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[248\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[248\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[248\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[248\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[248\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[248\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[248\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[248\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[248\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[248\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[248\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[248\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[248\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[248\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[248\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[248\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[247\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[247\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[247\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[247\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[247\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[247\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[247\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[247\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[247\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[247\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[247\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[247\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[247\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[247\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[247\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[247\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[246\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[246\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[246\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[246\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[246\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[246\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[246\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[246\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[246\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[246\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[246\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[246\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[246\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[246\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[246\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[246\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[245\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[245\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[245\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[245\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[245\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[245\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[245\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[245\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[245\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[245\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[245\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[245\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[245\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[245\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[245\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[245\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[244\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[244\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[244\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[244\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[244\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[244\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[244\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[244\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[244\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[244\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[244\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[244\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[244\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[244\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[244\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[244\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[243\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[243\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[243\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[243\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[243\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[243\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[243\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[243\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[243\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[243\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[243\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[243\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[243\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[243\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[243\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[243\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[242\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[242\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[242\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[242\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[242\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[242\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[242\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[242\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[242\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[242\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[242\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[242\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[242\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[242\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[242\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[242\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[241\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[241\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[241\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[241\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[241\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[241\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[241\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[241\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[241\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[241\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[241\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[241\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[241\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[241\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[241\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[241\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[240\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[240\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[240\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[240\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[240\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[240\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[240\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[240\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[240\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[240\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[240\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[240\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[240\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[240\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[240\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[240\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[239\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[239\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[239\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[239\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[239\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[239\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[239\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[239\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[239\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[239\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[239\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[239\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[239\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[239\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[239\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[239\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[238\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[238\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[238\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[238\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[238\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[238\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823232 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[238\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[238\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[238\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[238\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[238\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[238\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[238\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[238\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[238\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[238\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[237\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[237\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[237\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[237\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[237\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[237\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[237\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[237\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[237\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[237\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[237\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[237\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[237\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[237\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[237\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[237\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[236\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[236\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[236\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[236\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[236\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[236\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[236\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[236\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[236\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[236\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[236\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[236\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[236\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[236\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[236\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[236\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[235\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[235\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[235\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[235\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[235\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[235\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[235\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[235\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[235\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[235\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[235\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[235\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[235\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[235\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[235\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[235\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[234\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[234\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[234\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[234\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[234\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[234\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[234\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[234\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[234\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[234\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[234\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[234\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[234\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[234\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[234\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[234\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[233\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[233\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[233\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[233\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[233\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[233\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[233\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[233\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[233\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[233\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[233\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[233\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[233\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[233\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[233\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[233\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[232\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[232\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[232\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[232\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[232\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[232\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[232\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[232\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[232\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[232\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[232\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[232\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[232\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[232\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[232\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[232\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[231\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[231\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[231\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[231\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[231\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[231\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[231\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[231\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[231\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[231\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[231\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[231\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[231\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[231\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[231\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[231\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[230\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[230\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[230\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[230\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[230\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[230\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[230\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[230\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[230\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[230\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[230\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[230\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[230\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[230\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[230\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[230\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[229\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[229\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[229\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[229\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[229\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[229\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[229\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[229\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[229\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[229\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[229\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[229\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[229\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[229\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[229\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[229\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[228\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[228\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[228\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[228\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[228\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[228\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[228\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[228\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[228\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[228\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[228\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[228\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[228\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[228\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[228\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[228\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[227\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[227\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[227\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[227\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[227\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[227\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[227\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[227\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[227\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[227\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[227\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[227\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[227\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[227\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[227\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[227\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823233 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[226\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[226\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[226\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[226\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[226\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[226\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[226\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[226\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[226\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[226\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[226\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[226\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[226\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[226\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[226\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[226\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[225\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[225\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[225\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[225\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[225\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[225\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[225\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[225\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[225\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[225\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[225\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[225\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[225\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[225\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[225\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[225\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[224\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[224\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[224\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[224\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[224\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[224\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[224\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[224\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[224\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[224\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[224\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[224\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[224\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[224\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[224\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[224\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[223\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[223\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[223\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[223\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[223\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[223\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[223\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[223\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[223\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[223\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[223\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[223\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[223\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[223\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[223\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[223\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[222\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[222\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[222\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[222\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[222\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[222\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[222\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[222\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[222\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[222\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[222\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[222\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[222\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[222\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[222\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[222\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[221\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[221\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[221\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[221\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[221\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[221\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[221\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[221\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[221\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[221\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[221\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[221\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[221\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[221\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[221\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[221\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[220\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[220\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[220\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[220\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[220\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[220\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[220\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[220\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[220\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[220\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[220\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[220\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[220\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[220\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[220\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[220\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[219\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[219\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[219\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[219\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[219\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[219\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[219\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[219\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[219\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[219\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[219\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[219\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[219\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[219\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[219\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[219\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[218\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[218\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[218\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[218\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[218\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[218\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[218\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[218\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[218\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[218\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[218\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[218\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[218\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[218\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[218\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[218\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[217\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[217\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[217\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[217\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[217\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[217\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[217\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[217\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[217\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[217\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[217\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[217\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[217\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[217\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[217\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[217\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[216\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[216\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[216\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[216\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[216\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[216\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[216\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[216\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823234 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[216\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[216\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[216\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[216\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[216\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[216\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[216\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[216\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[215\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[215\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[215\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[215\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[215\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[215\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[215\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[215\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[215\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[215\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[215\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[215\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[215\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[215\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[215\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[215\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[214\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[214\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[214\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[214\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[214\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[214\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[214\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[214\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[214\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[214\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[214\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[214\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[214\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[214\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[214\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[214\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[213\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[213\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[213\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[213\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[213\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[213\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[213\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[213\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[213\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[213\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[213\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[213\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[213\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[213\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[213\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[213\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[212\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[212\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[212\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[212\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[212\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[212\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[212\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[212\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[212\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[212\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[212\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[212\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[212\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[212\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[212\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[212\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[211\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[211\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[211\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[211\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[211\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[211\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[211\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[211\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[211\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[211\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[211\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[211\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[211\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[211\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[211\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[211\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[210\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[210\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[210\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[210\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[210\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[210\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[210\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[210\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[210\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[210\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[210\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[210\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[210\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[210\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[210\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[210\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[209\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[209\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[209\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[209\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[209\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[209\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[209\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[209\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[209\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[209\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[209\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[209\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[209\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[209\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[209\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[209\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[208\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[208\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[208\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[208\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[208\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[208\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[208\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[208\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[208\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[208\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[208\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[208\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[208\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[208\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[208\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[208\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[207\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[207\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[207\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[207\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[207\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[207\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[207\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[207\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[207\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[207\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[207\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[207\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[207\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[207\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[207\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[207\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[206\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[206\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[206\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[206\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[206\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[206\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[206\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[206\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[206\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[206\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[206\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[206\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[206\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[206\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[206\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[206\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[205\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[205\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[205\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[205\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[205\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[205\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[205\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[205\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[205\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[205\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[205\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[205\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[205\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[205\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[205\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[205\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[204\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[204\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[204\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[204\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[204\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[204\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[204\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[204\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[204\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[204\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[204\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[204\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[204\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[204\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[204\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[204\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823235 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[203\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[203\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[203\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[203\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[203\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[203\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[203\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[203\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[203\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[203\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[203\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[203\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[203\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[203\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[203\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[203\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[202\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[202\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[202\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[202\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[202\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[202\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[202\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[202\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[202\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[202\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[202\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[202\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[202\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[202\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[202\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[202\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[201\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[201\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[201\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[201\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[201\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[201\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[201\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[201\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[201\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[201\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[201\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[201\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[201\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[201\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[201\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[201\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[200\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[200\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[200\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[200\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[200\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[200\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[200\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[200\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[200\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[200\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[200\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[200\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[200\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[200\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[200\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[200\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[199\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[199\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[199\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[199\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[199\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[199\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[199\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[199\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[199\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[199\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[199\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[199\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[199\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[199\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[199\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[199\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[198\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[198\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[198\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[198\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[198\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[198\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[198\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[198\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[198\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[198\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[198\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[198\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[198\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[198\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[198\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[198\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[197\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[197\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[197\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[197\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[197\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[197\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[197\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[197\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[197\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[197\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[197\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[197\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[197\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[197\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[197\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[197\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[196\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[196\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[196\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[196\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[196\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[196\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[196\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[196\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[196\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[196\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[196\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[196\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[196\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[196\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[196\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[196\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[195\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[195\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[195\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[195\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[195\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[195\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[195\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[195\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[195\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[195\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[195\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[195\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[195\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[195\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[195\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[195\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[194\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[194\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[194\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[194\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[194\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[194\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[194\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[194\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[194\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[194\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[194\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[194\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[194\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[194\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[194\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[194\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[193\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[193\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[193\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[193\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[193\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[193\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[193\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[193\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[193\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[193\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[193\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[193\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[193\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[193\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[193\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[193\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[192\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[192\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[192\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[192\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[192\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[192\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[192\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[192\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[192\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[192\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[192\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[192\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[192\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[192\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[192\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[192\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[191\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[191\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[191\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[191\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823236 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[191\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[191\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[191\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[191\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[191\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[191\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[191\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[191\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[191\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[191\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[191\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[191\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[190\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[190\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[190\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[190\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[190\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[190\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[190\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[190\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[190\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[190\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[190\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[190\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[190\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[190\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[190\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[190\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[189\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[189\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[189\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[189\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[189\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[189\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[189\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[189\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[189\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[189\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[189\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[189\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[189\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[189\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[189\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[189\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[188\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[188\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[188\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[188\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[188\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[188\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[188\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[188\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[188\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[188\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[188\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[188\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[188\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[188\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[188\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[188\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[187\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[187\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[187\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[187\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[187\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[187\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[187\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[187\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[187\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[187\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[187\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[187\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[187\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[187\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[187\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[187\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[186\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[186\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[186\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[186\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[186\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[186\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[186\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[186\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[186\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[186\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[186\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[186\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[186\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[186\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[186\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[186\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[185\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[185\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[185\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[185\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[185\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[185\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[185\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[185\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[185\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[185\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[185\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[185\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[185\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[185\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[185\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[185\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[184\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[184\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[184\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[184\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[184\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[184\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[184\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[184\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[184\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[184\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[184\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[184\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[184\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[184\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[184\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[184\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[183\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[183\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[183\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[183\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[183\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[183\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[183\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[183\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[183\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[183\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[183\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[183\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[183\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[183\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[183\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[183\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[182\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[182\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[182\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[182\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[182\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[182\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[182\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[182\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[182\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[182\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[182\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[182\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[182\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[182\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[182\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[182\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[181\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[181\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[181\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[181\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[181\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[181\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[181\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[181\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[181\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[181\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[181\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[181\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[181\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[181\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[181\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[181\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[180\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[180\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[180\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[180\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823237 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[180\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[180\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[180\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[180\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[180\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[180\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[180\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[180\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[180\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[180\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[180\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[180\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[179\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[179\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[179\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[179\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[179\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[179\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[179\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[179\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[179\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[179\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[179\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[179\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[179\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[179\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[179\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[179\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[178\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[178\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[178\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[178\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[178\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[178\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[178\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[178\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[178\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[178\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[178\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[178\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[178\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[178\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[178\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[178\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[177\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[177\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[177\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[177\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[177\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[177\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[177\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[177\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[177\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[177\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[177\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[177\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[177\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[177\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[177\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[177\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[176\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[176\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[176\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[176\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[176\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[176\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[176\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[176\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[176\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[176\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[176\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[176\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[176\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[176\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[176\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[176\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[175\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[175\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[175\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[175\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[175\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[175\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[175\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[175\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[175\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[175\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[175\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[175\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[175\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[175\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[175\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[175\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[174\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[174\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[174\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[174\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[174\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[174\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[174\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[174\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[174\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[174\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[174\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[174\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[174\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[174\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[174\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[174\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[173\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[173\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[173\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[173\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[173\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[173\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[173\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[173\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[173\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[173\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[173\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[173\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[173\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[173\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[173\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[173\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[172\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[172\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[172\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[172\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[172\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[172\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[172\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[172\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[172\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[172\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[172\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[172\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[172\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[172\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[172\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[172\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[171\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[171\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[171\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[171\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[171\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[171\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[171\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[171\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[171\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[171\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[171\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[171\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[171\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[171\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[171\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[171\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[170\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[170\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[170\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[170\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[170\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[170\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[170\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[170\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[170\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[170\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[170\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[170\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[170\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[170\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[170\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[170\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[169\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[169\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[169\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[169\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823238 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[169\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[169\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[169\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[169\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[169\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[169\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[169\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[169\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[169\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[169\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[169\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[169\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[168\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[168\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[168\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[168\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[168\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[168\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[168\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[168\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[168\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[168\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[168\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[168\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[168\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[168\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[168\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[168\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[167\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[167\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[167\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[167\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[167\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[167\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[167\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[167\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[167\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[167\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[167\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[167\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[167\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[167\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[167\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[167\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[166\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[166\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[166\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[166\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[166\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[166\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[166\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[166\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[166\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[166\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[166\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[166\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[166\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[166\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[166\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[166\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[165\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[165\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[165\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[165\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[165\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[165\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[165\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[165\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[165\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[165\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[165\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[165\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[165\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[165\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[165\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[165\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[164\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[164\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[164\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[164\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[164\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[164\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[164\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[164\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[164\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[164\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[164\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[164\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[164\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[164\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[164\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[164\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[163\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[163\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[163\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[163\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[163\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[163\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[163\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[163\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[163\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[163\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[163\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[163\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[163\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[163\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[163\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[163\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[162\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[162\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[162\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[162\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[162\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[162\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[162\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[162\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[162\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[162\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[162\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[162\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[162\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[162\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[162\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[162\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[161\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[161\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[161\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[161\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[161\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[161\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[161\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[161\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[161\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[161\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[161\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[161\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[161\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[161\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[161\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[161\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[160\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[160\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[160\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[160\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[160\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[160\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[160\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[160\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[160\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[160\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[160\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[160\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[160\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[160\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[160\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[160\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[159\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[159\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[159\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[159\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[159\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[159\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[159\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[159\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[159\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[159\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[159\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[159\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[159\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[159\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[159\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[159\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[158\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[158\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[158\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[158\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[158\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[158\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[158\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[158\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[158\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[158\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[158\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[158\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[158\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[158\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[158\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[158\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[157\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[157\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[157\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[157\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[157\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[157\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[157\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[157\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[157\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[157\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823239 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[157\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[157\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[157\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[157\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[157\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[157\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[156\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[156\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[156\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[156\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[156\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[156\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[156\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[156\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[156\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[156\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[156\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[156\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[156\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[156\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[156\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[156\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[155\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[155\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[155\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[155\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[155\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[155\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[155\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[155\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[155\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[155\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[155\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[155\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[155\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[155\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[155\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[155\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[154\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[154\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[154\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[154\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[154\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[154\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[154\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[154\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[154\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[154\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[154\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[154\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[154\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[154\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[154\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[154\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[153\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[153\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[153\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[153\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[153\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[153\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[153\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[153\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[153\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[153\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[153\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[153\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[153\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[153\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[153\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[153\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[152\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[152\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[152\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[152\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[152\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[152\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[152\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[152\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[152\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[152\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[152\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[152\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[152\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[152\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[152\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[152\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[151\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[151\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[151\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[151\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[151\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[151\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[151\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[151\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[151\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[151\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[151\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[151\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[151\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[151\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[151\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[151\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[150\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[150\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[150\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[150\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[150\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[150\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[150\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[150\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[150\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[150\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[150\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[150\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[150\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[150\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[150\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[150\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[149\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[149\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[149\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[149\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[149\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[149\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[149\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[149\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[149\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[149\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[149\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[149\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[149\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[149\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[149\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[149\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[148\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[148\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[148\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[148\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[148\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[148\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[148\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[148\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[148\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[148\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[148\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[148\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[148\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[148\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[148\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[148\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[147\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[147\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[147\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[147\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[147\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[147\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[147\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[147\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[147\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[147\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[147\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[147\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[147\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[147\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[147\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[147\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[146\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[146\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[146\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[146\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[146\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[146\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[146\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[146\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[146\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[146\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[146\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[146\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[146\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[146\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[146\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[146\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[145\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[145\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[145\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[145\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[145\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[145\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[145\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[145\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[145\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[145\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823240 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[145\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[145\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[145\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[145\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[145\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[145\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[144\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[144\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[144\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[144\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[144\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[144\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[144\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[144\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[144\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[144\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[144\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[144\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[144\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[144\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[144\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[144\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[143\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[143\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[143\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[143\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[143\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[143\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[143\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[143\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[143\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[143\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[143\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[143\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[143\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[143\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[143\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[143\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[142\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[142\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[142\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[142\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[142\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[142\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[142\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[142\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[142\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[142\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[142\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[142\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[142\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[142\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[142\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[142\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[141\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[141\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[141\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[141\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[141\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[141\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[141\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[141\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[141\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[141\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[141\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[141\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[141\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[141\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[141\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[141\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[140\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[140\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[140\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[140\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[140\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[140\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[140\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[140\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[140\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[140\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[140\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[140\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[140\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[140\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[140\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[140\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[139\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[139\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[139\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[139\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[139\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[139\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[139\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[139\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[139\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[139\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[139\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[139\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[139\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[139\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[139\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[139\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[138\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[138\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[138\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[138\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[138\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[138\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[138\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[138\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[138\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[138\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[138\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[138\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[138\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[138\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[138\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[138\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[137\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[137\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[137\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[137\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[137\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[137\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[137\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[137\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[137\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[137\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[137\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[137\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[137\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[137\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[137\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[137\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[136\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[136\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[136\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[136\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[136\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[136\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[136\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[136\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[136\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[136\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[136\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[136\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[136\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[136\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[136\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[136\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[135\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[135\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[135\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[135\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[135\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[135\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[135\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[135\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[135\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[135\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[135\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[135\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[135\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[135\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[135\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[135\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[134\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[134\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[134\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[134\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[134\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[134\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[134\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[134\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[134\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[134\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[134\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[134\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[134\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[134\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[134\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[134\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[133\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[133\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[133\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[133\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[133\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[133\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[133\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[133\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[133\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[133\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[133\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[133\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823241 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[133\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[133\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[133\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[133\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[132\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[132\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[132\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[132\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[132\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[132\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[132\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[132\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[132\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[132\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[132\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[132\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[132\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[132\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[132\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[132\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[131\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[131\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[131\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[131\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[131\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[131\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[131\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[131\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[131\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[131\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[131\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[131\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[131\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[131\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[131\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[131\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[130\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[130\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[130\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[130\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[130\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[130\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[130\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[130\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[130\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[130\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[130\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[130\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[130\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[130\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[130\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[130\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[129\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[129\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[129\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[129\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[129\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[129\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[129\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[129\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[129\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[129\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[129\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[129\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[129\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[129\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[129\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[129\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[128\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[128\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[128\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[128\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[128\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[128\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[128\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[128\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[128\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[128\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[128\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[128\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[128\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[128\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[128\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[128\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[127\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[127\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[127\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[127\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[127\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[127\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[127\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[127\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[127\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[127\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[127\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[127\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[127\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[127\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[127\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[127\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[126\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[126\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[126\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[126\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[126\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[126\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[126\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[126\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[126\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[126\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[126\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[126\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[126\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[126\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[126\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[126\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[125\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[125\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[125\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[125\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[125\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[125\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[125\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[125\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[125\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[125\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[125\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[125\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[125\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[125\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[125\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[125\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[124\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[124\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[124\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[124\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[124\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[124\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[124\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[124\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[124\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[124\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[124\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[124\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[124\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[124\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[124\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[124\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[123\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[123\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[123\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[123\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[123\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[123\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[123\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[123\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[123\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[123\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[123\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[123\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[123\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[123\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[123\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[123\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[122\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[122\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[122\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[122\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[122\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[122\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[122\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[122\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[122\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[122\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[122\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[122\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[122\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[122\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[122\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[122\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[121\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[121\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[121\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[121\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[121\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[121\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[121\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[121\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[121\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[121\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823242 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[121\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[121\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[121\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[121\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[121\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[121\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[120\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[120\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[120\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[120\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[120\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[120\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[120\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[120\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[120\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[120\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[120\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[120\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[120\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[120\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[120\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[120\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[119\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[119\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[119\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[119\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[119\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[119\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[119\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[119\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[119\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[119\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[119\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[119\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[119\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[119\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[119\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[119\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[118\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[118\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[118\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[118\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[118\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[118\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[118\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[118\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[118\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[118\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[118\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[118\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[118\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[118\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[118\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[118\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[99\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[99\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[99\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[99\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[99\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[99\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[99\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[99\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[99\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[99\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[99\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[99\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[99\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[99\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[99\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[99\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[98\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[98\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[98\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[98\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[98\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[98\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[98\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[98\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[98\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[98\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[98\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[98\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[98\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[98\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[98\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[98\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[97\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[97\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[97\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[97\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[97\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[97\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[97\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[97\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[97\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[97\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[97\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[97\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[97\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[97\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[97\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[97\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[96\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[96\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[96\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[96\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[96\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[96\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[96\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[96\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[96\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[96\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[96\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[96\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[96\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[96\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[96\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[96\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[95\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[95\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[95\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[95\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[95\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[95\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[95\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[95\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[95\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[95\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[95\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[95\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[95\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[95\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[95\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[95\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[94\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[94\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[94\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[94\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[94\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[94\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[94\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[94\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[94\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[94\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[94\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[94\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[94\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[94\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[94\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[94\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[93\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[93\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[93\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[93\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[93\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[93\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[93\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[93\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[93\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[93\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[93\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[93\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[93\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[93\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[93\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[93\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[92\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[92\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[92\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[92\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[92\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[92\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[92\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[92\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[92\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[92\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[92\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[92\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[92\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[92\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[92\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[92\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[91\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[91\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[91\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[91\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[91\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[91\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[91\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[91\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[91\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[91\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[91\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[91\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[91\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[91\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[91\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[91\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[90\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[90\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823243 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[90\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[90\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[90\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[90\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[90\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[90\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[90\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[90\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[90\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[90\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[90\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[90\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[90\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[90\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[89\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[89\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[89\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[89\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[89\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[89\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[89\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[89\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[89\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[89\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[89\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[89\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[89\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[89\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[89\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[89\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[88\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[88\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[88\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[88\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[88\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[88\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[88\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[88\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[88\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[88\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[88\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[88\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[88\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[88\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[88\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[88\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[87\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[87\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[87\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[87\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[87\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[87\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[87\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[87\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[87\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[87\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[87\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[87\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[87\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[87\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[87\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[87\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[86\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[86\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[86\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[86\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[86\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[86\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[86\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[86\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[86\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[86\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[86\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[86\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[86\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[86\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[86\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[86\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[85\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[85\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[85\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[85\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[85\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[85\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[85\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[85\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[85\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[85\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[85\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[85\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[85\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[85\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[85\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[85\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[84\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[84\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[84\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[84\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[84\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[84\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[84\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[84\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[84\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[84\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[84\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[84\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[84\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[84\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[84\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[84\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[83\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[83\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[83\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[83\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[83\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[83\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[83\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[83\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[83\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[83\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[83\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[83\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[83\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[83\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[83\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[83\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[82\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[82\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[82\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[82\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[82\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[82\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[82\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[82\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[82\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[82\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[82\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[82\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[82\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[82\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[82\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[82\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[81\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[81\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[81\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[81\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[81\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[81\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[81\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[81\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[81\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[81\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[81\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[81\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[81\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[81\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[81\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[81\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[80\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[80\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[80\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[80\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[80\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[80\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[80\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[80\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[80\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[80\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[80\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[80\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[80\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[80\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[80\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[80\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[79\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[79\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[79\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[79\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[79\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[79\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[79\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[79\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[79\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[79\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[79\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[79\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[79\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[79\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[79\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[79\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[78\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[78\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[78\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[78\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823244 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[78\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[78\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[78\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[78\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[78\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[78\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[78\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[78\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[78\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[78\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[78\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[78\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[77\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[77\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[77\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[77\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[77\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[77\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[77\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[77\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[77\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[77\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[77\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[77\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[77\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[77\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[77\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[77\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[76\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[76\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[76\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[76\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[76\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[76\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[76\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[76\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[76\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[76\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[76\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[76\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[76\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[76\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[76\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[76\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[75\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[75\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[75\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[75\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[75\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[75\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[75\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[75\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[75\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[75\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[75\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[75\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[75\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[75\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[75\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[75\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[74\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[74\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[74\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[74\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[74\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[74\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[74\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[74\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[74\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[74\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[74\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[74\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[74\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[74\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[74\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[74\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[73\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[73\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[73\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[73\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[73\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[73\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[73\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[73\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[73\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[73\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[73\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[73\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[73\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[73\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[73\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[73\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[72\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[72\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[72\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[72\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[72\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[72\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[72\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[72\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[72\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[72\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[72\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[72\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[72\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[72\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[72\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[72\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[71\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[71\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[71\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[71\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[71\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[71\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[71\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[71\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[71\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[71\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[71\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[71\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[71\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[71\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[71\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[71\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[70\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[70\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[70\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[70\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[70\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[70\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[70\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[70\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[70\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[70\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[70\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[70\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[70\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[70\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[70\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[70\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[69\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[69\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[69\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[69\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[69\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[69\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[69\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[69\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[69\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[69\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[69\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[69\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[69\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[69\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[69\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[69\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[68\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[68\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[68\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[68\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[68\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[68\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[68\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[68\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[68\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[68\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[68\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[68\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[68\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[68\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[68\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[68\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[67\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[67\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[67\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[67\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[67\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[67\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[67\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[67\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[67\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[67\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[67\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[67\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[67\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[67\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[67\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[67\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[66\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[66\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[66\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[66\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[66\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[66\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[66\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[66\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[66\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[66\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823245 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[66\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[66\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[66\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[66\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[66\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[66\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[65\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[65\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[65\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[65\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[65\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[65\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[65\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[65\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[65\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[65\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[65\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[65\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[65\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[65\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[65\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[65\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[64\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[64\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[64\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[64\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[64\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[64\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[64\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[64\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[64\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[64\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[64\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[64\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[64\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[64\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[64\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[64\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[63\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[63\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[63\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[63\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[63\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[63\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[63\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[63\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[63\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[63\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[63\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[63\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[63\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[63\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[63\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[63\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[62\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[62\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[62\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[62\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[62\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[62\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[62\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[62\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[62\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[62\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[62\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[62\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[62\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[62\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[62\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[62\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[61\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[61\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[61\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[61\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[61\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[61\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[61\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[61\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[61\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[61\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[61\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[61\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[61\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[61\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[61\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[61\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[60\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[60\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[60\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[60\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[60\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[60\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[60\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[60\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[60\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[60\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[60\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[60\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[60\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[60\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[60\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[60\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[59\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[59\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[59\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[59\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[59\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[59\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[59\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[59\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[59\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[59\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[59\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[59\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[59\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[59\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[59\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[59\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[58\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[58\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[58\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[58\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[58\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[58\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[58\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[58\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[58\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[58\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[58\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[58\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[58\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[58\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[58\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[58\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[57\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[57\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[57\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[57\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[57\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[57\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[57\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[57\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[57\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[57\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[57\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[57\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[57\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[57\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[57\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[57\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[56\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[56\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[56\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[56\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[56\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[56\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[56\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[56\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[56\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[56\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[56\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[56\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[56\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[56\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[56\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[56\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[55\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[55\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[55\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[55\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[55\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[55\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[55\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[55\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[55\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[55\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[55\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[55\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[55\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[55\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[55\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[55\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[54\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[54\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[54\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[54\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[54\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[54\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[54\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[54\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[54\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[54\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823246 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[54\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[54\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[54\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[54\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[54\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[54\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[53\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[53\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[53\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[53\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[53\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[53\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[53\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[53\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[53\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[53\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[53\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[53\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[53\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[53\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[53\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[53\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[52\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[52\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[52\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[52\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[52\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[52\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[52\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[52\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[52\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[52\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[52\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[52\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[52\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[52\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[52\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[52\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[51\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[51\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[51\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[51\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[51\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[51\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[51\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[51\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[51\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[51\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[51\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[51\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[51\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[51\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[51\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[51\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[50\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[50\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[50\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[50\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[50\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[50\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[50\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[50\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[49\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[49\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[49\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[49\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[49\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[49\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[49\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[49\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[48\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[48\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[48\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[48\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[48\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[48\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[48\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[48\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[47\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[47\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[47\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[47\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[47\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[47\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[47\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[47\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[19\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[19\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[19\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[19\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[19\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[19\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[19\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[19\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[18\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[18\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[18\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[18\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[18\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[18\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[18\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[18\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[17\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[17\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[17\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[17\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[17\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[17\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[17\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[17\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[16\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[16\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[16\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[16\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[16\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[16\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[16\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[16\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[15\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[15\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[15\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[15\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[15\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[15\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823247 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[15\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[15\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[14\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[14\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[14\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[14\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[14\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[14\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[14\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[14\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[13\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[13\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[13\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[13\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[13\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[13\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[13\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[13\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[12\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[12\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[12\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[12\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[12\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[12\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[12\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[12\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[11\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[11\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[11\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[11\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[11\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[11\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[11\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[11\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[10\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[10\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[10\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[10\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[10\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[10\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[10\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[10\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[9\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[9\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[9\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[9\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[9\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[9\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[9\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[9\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[8\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[8\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[8\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[8\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[8\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[8\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[8\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[8\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[7\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[7\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[7\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[7\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[7\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[7\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[7\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[7\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[6\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[6\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[6\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[6\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[6\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[6\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[6\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[6\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[5\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[5\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[5\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[5\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[5\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[5\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[5\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[5\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[4\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[4\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[4\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[4\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[4\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[4\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[4\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[4\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[3\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[3\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[3\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[3\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[3\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[3\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[3\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823248 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[3\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[2\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[2\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[2\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[2\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[2\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[2\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[2\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[2\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[1\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[1\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[1\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[1\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[1\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[1\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[1\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[1\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[0\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[0\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[0\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[0\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[0\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[0\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[0\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[0\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359823249 "|microp|memoria_programa:inst1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "micro68HC11:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"micro68HC11:inst\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "/home/rey/altera_lite/15.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1510359834771 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1510359834771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro68HC11:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"micro68HC11:inst\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/rey/altera_lite/15.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510359834793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro68HC11:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"micro68HC11:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510359834793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510359834793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510359834793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510359834793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510359834793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510359834793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510359834793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510359834793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510359834793 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/rey/altera_lite/15.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510359834793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/db/mult_aat.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510359834818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359834818 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 86 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1510359835042 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1510359835042 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1510359836297 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510359839821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510359840018 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510359840018 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3800 " "Implemented 3800 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510359840182 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510359840182 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3788 " "Implemented 3788 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510359840182 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1510359840182 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510359840182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1228 " "Peak virtual memory: 1228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510359840208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 18:24:00 2017 " "Processing ended: Fri Nov 10 18:24:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510359840208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510359840208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510359840208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510359840208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1510359843993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510359843993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 18:24:03 2017 " "Processing started: Fri Nov 10 18:24:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510359843993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1510359843993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off microp -c microp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off microp -c microp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1510359843994 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1510359844021 ""}
{ "Info" "0" "" "Project  = microp" {  } {  } 0 0 "Project  = microp" 0 0 "Fitter" 0 0 1510359844022 ""}
{ "Info" "0" "" "Revision = microp" {  } {  } 0 0 "Revision = microp" 0 0 "Fitter" 0 0 1510359844022 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1510359844071 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "microp EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"microp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1510359844082 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510359844105 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510359844105 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1510359844218 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1510359844221 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510359844271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510359844271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510359844271 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1510359844271 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/rey/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rey/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 4381 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1510359844278 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/rey/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rey/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 4383 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1510359844278 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/rey/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rey/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 4385 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1510359844278 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/rey/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rey/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 4387 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1510359844278 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/rey/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rey/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 4389 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1510359844278 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1510359844278 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1510359844279 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1510359844563 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1696 " "TimeQuest Timing Analyzer is analyzing 1696 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1510359844946 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microp.sdc " "Synopsys Design Constraints File file not found: 'microp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1510359844950 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1510359844950 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1510359844972 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1510359844972 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1510359844975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510359845136 ""}  } { { "microp.bdf" "" { Schematic "/home/rey/arquitectura_de_computadoras/arq_test_3/microp.bdf" { { 80 -120 48 96 "clk" "" } } } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 4376 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510359845136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensa_boton:inst3\|reloj  " "Automatically promoted node sensa_boton:inst3\|reloj " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510359845136 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro68HC11:inst\|Dir\[7\] " "Destination node micro68HC11:inst\|Dir\[7\]" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 1992 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1510359845136 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro68HC11:inst\|Dir\[6\] " "Destination node micro68HC11:inst\|Dir\[6\]" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 1993 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1510359845136 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro68HC11:inst\|Dir\[5\] " "Destination node micro68HC11:inst\|Dir\[5\]" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 1994 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1510359845136 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro68HC11:inst\|Dir\[4\] " "Destination node micro68HC11:inst\|Dir\[4\]" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 1995 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1510359845136 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro68HC11:inst\|Dir\[3\] " "Destination node micro68HC11:inst\|Dir\[3\]" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 1996 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1510359845136 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro68HC11:inst\|Dir\[0\] " "Destination node micro68HC11:inst\|Dir\[0\]" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 1999 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1510359845136 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro68HC11:inst\|Dir\[2\] " "Destination node micro68HC11:inst\|Dir\[2\]" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 1997 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1510359845136 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro68HC11:inst\|Dir\[1\] " "Destination node micro68HC11:inst\|Dir\[1\]" {  } { { "micro68HC11.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/micro68HC11.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 1998 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1510359845136 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1510359845136 ""}  } { { "sensa_boton.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/sensa_boton.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 1939 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510359845136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[0\]\[0\]~125  " "Automatically promoted node memoria_programa:inst1\|memoria\[0\]\[0\]~125 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510359845136 ""}  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 3892 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510359845136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[10\]\[0\]~115  " "Automatically promoted node memoria_programa:inst1\|memoria\[10\]\[0\]~115 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510359845136 ""}  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 3882 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510359845136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[118\]\[0\]~73  " "Automatically promoted node memoria_programa:inst1\|memoria\[118\]\[0\]~73 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510359845136 ""}  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 3824 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510359845136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[119\]\[0\]~71  " "Automatically promoted node memoria_programa:inst1\|memoria\[119\]\[0\]~71 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510359845136 ""}  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 3822 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510359845136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[11\]\[0\]~128  " "Automatically promoted node memoria_programa:inst1\|memoria\[11\]\[0\]~128 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510359845136 ""}  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 3895 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510359845136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[120\]\[0\]~68  " "Automatically promoted node memoria_programa:inst1\|memoria\[120\]\[0\]~68 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510359845137 ""}  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 3819 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510359845137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[121\]\[0\]~67  " "Automatically promoted node memoria_programa:inst1\|memoria\[121\]\[0\]~67 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510359845137 ""}  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 3818 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510359845137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[122\]\[0\]~66  " "Automatically promoted node memoria_programa:inst1\|memoria\[122\]\[0\]~66 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510359845137 ""}  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 3817 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510359845137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[123\]\[0\]~69  " "Automatically promoted node memoria_programa:inst1\|memoria\[123\]\[0\]~69 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510359845137 ""}  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 3820 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510359845137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[124\]\[0\]~76  " "Automatically promoted node memoria_programa:inst1\|memoria\[124\]\[0\]~76 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510359845137 ""}  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 3827 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510359845137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[125\]\[0\]~75  " "Automatically promoted node memoria_programa:inst1\|memoria\[125\]\[0\]~75 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510359845137 ""}  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 3826 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510359845137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[126\]\[0\]~74  " "Automatically promoted node memoria_programa:inst1\|memoria\[126\]\[0\]~74 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510359845137 ""}  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 3825 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510359845137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[127\]\[0\]~77  " "Automatically promoted node memoria_programa:inst1\|memoria\[127\]\[0\]~77 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510359845137 ""}  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 3828 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510359845137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[128\]\[0\]~189  " "Automatically promoted node memoria_programa:inst1\|memoria\[128\]\[0\]~189 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510359845137 ""}  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 3961 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510359845137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[129\]\[0\]~181  " "Automatically promoted node memoria_programa:inst1\|memoria\[129\]\[0\]~181 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510359845137 ""}  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 3953 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510359845137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[12\]\[0\]~126  " "Automatically promoted node memoria_programa:inst1\|memoria\[12\]\[0\]~126 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510359845137 ""}  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 3893 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510359845137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[130\]\[0\]~173  " "Automatically promoted node memoria_programa:inst1\|memoria\[130\]\[0\]~173 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510359845137 ""}  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 3945 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510359845137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[131\]\[0\]~165  " "Automatically promoted node memoria_programa:inst1\|memoria\[131\]\[0\]~165 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510359845137 ""}  } { { "memoria_programa.vhd" "" { Text "/home/rey/arquitectura_de_computadoras/arq_test_3/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 0 { 0 ""} 0 3937 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510359845137 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1510359845619 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510359845620 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510359845620 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510359845622 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510359845623 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1510359845624 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1510359845763 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Embedded multiplier block " "Packed 8 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1510359845765 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1510359845765 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1510359845765 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 2.5V 2 8 0 " "Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 2 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1510359845778 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1510359845778 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1510359845778 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510359845778 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510359845778 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510359845778 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510359845778 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510359845778 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510359845778 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510359845778 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510359845778 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1510359845778 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1510359845778 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510359845902 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1510359845907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1510359846777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510359847846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1510359847871 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1510359854244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510359854244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1510359854803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 4.1% " "2e+03 ns of routing delay (approximately 4.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1510359857427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/rey/arquitectura_de_computadoras/arq_test_3/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1510359859099 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1510359859099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1510359874039 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1510359874039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510359874040 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.51 " "Total time spent on timing analysis during the Fitter is 2.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1510359874104 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510359874155 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510359874824 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510359874860 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510359875447 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510359876063 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rey/arquitectura_de_computadoras/arq_test_3/output_files/microp.fit.smsg " "Generated suppressed messages file /home/rey/arquitectura_de_computadoras/arq_test_3/output_files/microp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1510359876419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1357 " "Peak virtual memory: 1357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510359876809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 18:24:36 2017 " "Processing ended: Fri Nov 10 18:24:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510359876809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510359876809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510359876809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1510359876809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1510359880534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510359880534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 18:24:40 2017 " "Processing started: Fri Nov 10 18:24:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510359880534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1510359880534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off microp -c microp " "Command: quartus_asm --read_settings_files=off --write_settings_files=off microp -c microp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1510359880534 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1510359881166 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1510359881186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1017 " "Peak virtual memory: 1017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510359881376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 18:24:41 2017 " "Processing ended: Fri Nov 10 18:24:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510359881376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510359881376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510359881376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1510359881376 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1510359881472 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1510359884994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510359884995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 18:24:44 2017 " "Processing started: Fri Nov 10 18:24:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510359884995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359884995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta microp -c microp " "Command: quartus_sta microp -c microp" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359884995 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1510359885037 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359885107 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359885133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359885133 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1696 " "TimeQuest Timing Analyzer is analyzing 1696 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359885249 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microp.sdc " "Synopsys Design Constraints File file not found: 'microp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359885296 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359885297 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sensa_boton:inst3\|reloj sensa_boton:inst3\|reloj " "create_clock -period 1.000 -name sensa_boton:inst3\|reloj sensa_boton:inst3\|reloj" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1510359885305 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1510359885305 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name micro68HC11:inst\|Dir\[0\] micro68HC11:inst\|Dir\[0\] " "create_clock -period 1.000 -name micro68HC11:inst\|Dir\[0\] micro68HC11:inst\|Dir\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1510359885305 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name micro68HC11:inst\|nRW micro68HC11:inst\|nRW " "create_clock -period 1.000 -name micro68HC11:inst\|nRW micro68HC11:inst\|nRW" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1510359885305 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359885305 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359885382 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359885384 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1510359885388 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1510359885391 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1510359885486 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359885486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.579 " "Worst-case setup slack is -8.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359885486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359885486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.579           -2825.238 micro68HC11:inst\|nRW  " "   -8.579           -2825.238 micro68HC11:inst\|nRW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359885486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.141            -741.726 sensa_boton:inst3\|reloj  " "   -8.141            -741.726 sensa_boton:inst3\|reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359885486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.743           -1665.193 micro68HC11:inst\|Dir\[0\]  " "   -2.743           -1665.193 micro68HC11:inst\|Dir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359885486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 clk  " "    0.245               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359885486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359885486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.611 " "Worst-case hold slack is -1.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359885502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359885502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.611             -50.148 micro68HC11:inst\|Dir\[0\]  " "   -1.611             -50.148 micro68HC11:inst\|Dir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359885502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 micro68HC11:inst\|nRW  " "    0.018               0.000 micro68HC11:inst\|nRW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359885502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 sensa_boton:inst3\|reloj  " "    0.344               0.000 sensa_boton:inst3\|reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359885502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 clk  " "    0.374               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359885502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359885502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359885503 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359885503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359885505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359885505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.000 clk  " "   -3.000              -5.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359885505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941            -144.528 sensa_boton:inst3\|reloj  " "   -1.941            -144.528 sensa_boton:inst3\|reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359885505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 micro68HC11:inst\|nRW  " "    0.171               0.000 micro68HC11:inst\|nRW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359885505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 micro68HC11:inst\|Dir\[0\]  " "    0.191               0.000 micro68HC11:inst\|Dir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359885505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359885505 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1510359885655 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359885672 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359886451 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359886558 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1510359886596 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359886596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.519 " "Worst-case setup slack is -7.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.519           -2496.208 micro68HC11:inst\|nRW  " "   -7.519           -2496.208 micro68HC11:inst\|nRW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.218            -659.292 sensa_boton:inst3\|reloj  " "   -7.218            -659.292 sensa_boton:inst3\|reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.451           -1410.276 micro68HC11:inst\|Dir\[0\]  " "   -2.451           -1410.276 micro68HC11:inst\|Dir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 clk  " "    0.330               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359886597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.373 " "Worst-case hold slack is -1.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.373             -38.144 micro68HC11:inst\|Dir\[0\]  " "   -1.373             -38.144 micro68HC11:inst\|Dir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 micro68HC11:inst\|nRW  " "    0.135               0.000 micro68HC11:inst\|nRW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 sensa_boton:inst3\|reloj  " "    0.298               0.000 sensa_boton:inst3\|reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk  " "    0.340               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359886614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359886615 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359886616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.000 clk  " "   -3.000              -5.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941            -144.528 sensa_boton:inst3\|reloj  " "   -1.941            -144.528 sensa_boton:inst3\|reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 micro68HC11:inst\|Dir\[0\]  " "    0.290               0.000 micro68HC11:inst\|Dir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 micro68HC11:inst\|nRW  " "    0.293               0.000 micro68HC11:inst\|nRW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359886620 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1510359886769 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359886871 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1510359886890 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359886890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.818 " "Worst-case setup slack is -4.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.818           -1208.861 micro68HC11:inst\|nRW  " "   -4.818           -1208.861 micro68HC11:inst\|nRW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.185            -364.882 sensa_boton:inst3\|reloj  " "   -4.185            -364.882 sensa_boton:inst3\|reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.415            -494.049 micro68HC11:inst\|Dir\[0\]  " "   -1.415            -494.049 micro68HC11:inst\|Dir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.579               0.000 clk  " "    0.579               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359886893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.035 " "Worst-case hold slack is -1.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.035             -43.460 micro68HC11:inst\|Dir\[0\]  " "   -1.035             -43.460 micro68HC11:inst\|Dir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 micro68HC11:inst\|nRW  " "    0.079               0.000 micro68HC11:inst\|nRW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 sensa_boton:inst3\|reloj  " "    0.095               0.000 sensa_boton:inst3\|reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 clk  " "    0.194               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359886911 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359886913 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359886915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.114 clk  " "   -3.000              -5.114 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -137.000 sensa_boton:inst3\|reloj  " "   -1.000            -137.000 sensa_boton:inst3\|reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 micro68HC11:inst\|Dir\[0\]  " "    0.107               0.000 micro68HC11:inst\|Dir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 micro68HC11:inst\|nRW  " "    0.126               0.000 micro68HC11:inst\|nRW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510359886920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359886920 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359887312 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359887312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1073 " "Peak virtual memory: 1073 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510359887360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 18:24:47 2017 " "Processing ended: Fri Nov 10 18:24:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510359887360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510359887360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510359887360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359887360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510359891053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510359891053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 18:24:50 2017 " "Processing started: Fri Nov 10 18:24:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510359891053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1510359891053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off microp -c microp " "Command: quartus_eda --read_settings_files=off --write_settings_files=off microp -c microp" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1510359891053 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "microp_6_1200mv_85c_slow.vho /home/rey/arquitectura_de_computadoras/arq_test_3/simulation/modelsim/ simulation " "Generated file microp_6_1200mv_85c_slow.vho in folder \"/home/rey/arquitectura_de_computadoras/arq_test_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510359891642 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "microp_6_1200mv_0c_slow.vho /home/rey/arquitectura_de_computadoras/arq_test_3/simulation/modelsim/ simulation " "Generated file microp_6_1200mv_0c_slow.vho in folder \"/home/rey/arquitectura_de_computadoras/arq_test_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510359891917 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "microp_min_1200mv_0c_fast.vho /home/rey/arquitectura_de_computadoras/arq_test_3/simulation/modelsim/ simulation " "Generated file microp_min_1200mv_0c_fast.vho in folder \"/home/rey/arquitectura_de_computadoras/arq_test_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510359892195 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "microp.vho /home/rey/arquitectura_de_computadoras/arq_test_3/simulation/modelsim/ simulation " "Generated file microp.vho in folder \"/home/rey/arquitectura_de_computadoras/arq_test_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510359892470 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "microp_6_1200mv_85c_vhd_slow.sdo /home/rey/arquitectura_de_computadoras/arq_test_3/simulation/modelsim/ simulation " "Generated file microp_6_1200mv_85c_vhd_slow.sdo in folder \"/home/rey/arquitectura_de_computadoras/arq_test_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510359892645 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "microp_6_1200mv_0c_vhd_slow.sdo /home/rey/arquitectura_de_computadoras/arq_test_3/simulation/modelsim/ simulation " "Generated file microp_6_1200mv_0c_vhd_slow.sdo in folder \"/home/rey/arquitectura_de_computadoras/arq_test_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510359892818 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "microp_min_1200mv_0c_vhd_fast.sdo /home/rey/arquitectura_de_computadoras/arq_test_3/simulation/modelsim/ simulation " "Generated file microp_min_1200mv_0c_vhd_fast.sdo in folder \"/home/rey/arquitectura_de_computadoras/arq_test_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510359892990 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "microp_vhd.sdo /home/rey/arquitectura_de_computadoras/arq_test_3/simulation/modelsim/ simulation " "Generated file microp_vhd.sdo in folder \"/home/rey/arquitectura_de_computadoras/arq_test_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510359893164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1286 " "Peak virtual memory: 1286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510359893198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 18:24:53 2017 " "Processing ended: Fri Nov 10 18:24:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510359893198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510359893198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510359893198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1510359893198 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus Prime Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1510359893289 ""}
