#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Dec 22 14:17:52 2022
# Process ID: 8180
# Current directory: D:/Projects/Vivado_Projects/13-CPU-backup
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21480 D:\Projects\Vivado_Projects\13-CPU-backup\13-CPU-backup.xpr
# Log file: D:/Projects/Vivado_Projects/13-CPU-backup/vivado.log
# Journal file: D:/Projects/Vivado_Projects/13-CPU-backup\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.xpr
INFO: [Project 1-313] Project file moved from 'D:/Projects/Vivado_Projects/13-CPU' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.gen/sources_1', nor could it be found using path 'D:/Projects/Vivado_Projects/13-CPU/13-CPU.gen/sources_1'.
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.ip_user_files'; using path 'D:/Projects/Vivado_Projects/13-CPU/13-CPU.ip_user_files' instead.
WARNING: [Project 1-312] File not found as 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.srcs/sources_1/new/BranchCond.v'; using path 'D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/BranchCond.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.srcs/sources_1/new/ContrGen.v'; using path 'D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/ContrGen.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.srcs/sources_1/new/riscv-cpu.v'; using path 'D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/riscv-cpu.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.srcs/sim_1/new/cpu_batch.v'; using path 'D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:01:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1088.781 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_batch_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_batch_vlg_tst_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU-backup/32barrel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelsft32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU-backup/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimplifiedAdder
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/BranchCond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCond
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/ContrGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContrGen
INFO: [VRFC 10-2458] undeclared symbol s7, assumed default net type wire [D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/ContrGen.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU-backup/InstrToImm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrToImm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU-backup/d_reg8file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_reg32file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU-backup/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mymem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sources_1/new/riscv-cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCreg
INFO: [VRFC 10-311] analyzing module rv32is
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_batch_vlg_tst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1088.781 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim'
"xelab -wto bcdf0fb9c2384142bfd317eda1cd61f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_batch_vlg_tst_behav xil_defaultlib.cpu_batch_vlg_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bcdf0fb9c2384142bfd317eda1cd61f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_batch_vlg_tst_behav xil_defaultlib.cpu_batch_vlg_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mymem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.d_reg32file
Compiling module xil_defaultlib.InstrToImm
Compiling module xil_defaultlib.ContrGen
Compiling module xil_defaultlib.PCreg
Compiling module xil_defaultlib.SimplifiedAdder
Compiling module xil_defaultlib.barrelsft32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCond
Compiling module xil_defaultlib.rv32is
Compiling module xil_defaultlib.cpu_batch_vlg_tst
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_batch_vlg_tst_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim/xsim.dir/cpu_batch_vlg_tst_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 22 14:21:05 2022...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 1088.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_batch_vlg_tst_behav -key {Behavioral:sim_1:Functional:cpu_batch_vlg_tst} -tclbatch {cpu_batch_vlg_tst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_batch_vlg_tst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File rv32ui-p-simple.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case rv32ui-p-simple ~~~
WARNING: File rv32ui-p-simple_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case rv32ui-p-simple unknown error in cycle  -1.
WARNING: File rv32ui-p-add.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-add ~~~
WARNING: File rv32ui-p-add_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-add unknown error in cycle  -1.
WARNING: File rv32ui-p-addi.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case   rv32ui-p-addi ~~~
WARNING: File rv32ui-p-addi_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case   rv32ui-p-addi unknown error in cycle  -1.
WARNING: File rv32ui-p-and.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-and ~~~
WARNING: File rv32ui-p-and_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-and unknown error in cycle  -1.
WARNING: File rv32ui-p-andi.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case   rv32ui-p-andi ~~~
WARNING: File rv32ui-p-andi_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case   rv32ui-p-andi unknown error in cycle  -1.
WARNING: File rv32ui-p-auipc.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case  rv32ui-p-auipc ~~~
WARNING: File rv32ui-p-auipc_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case  rv32ui-p-auipc unknown error in cycle  -1.
WARNING: File rv32ui-p-beq.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-beq ~~~
WARNING: File rv32ui-p-beq_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-beq unknown error in cycle  -1.
WARNING: File rv32ui-p-bge.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-bge ~~~
WARNING: File rv32ui-p-bge_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-bge unknown error in cycle  -1.
WARNING: File rv32ui-p-bgeu.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case   rv32ui-p-bgeu ~~~
WARNING: File rv32ui-p-bgeu_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case   rv32ui-p-bgeu unknown error in cycle  -1.
WARNING: File rv32ui-p-blt.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-blt ~~~
WARNING: File rv32ui-p-blt_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-blt unknown error in cycle  -1.
WARNING: File rv32ui-p-bltu.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case   rv32ui-p-bltu ~~~
WARNING: File rv32ui-p-bltu_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case   rv32ui-p-bltu unknown error in cycle  -1.
WARNING: File rv32ui-p-bne.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-bne ~~~
WARNING: File rv32ui-p-bne_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-bne unknown error in cycle  -1.
WARNING: File rv32ui-p-jal.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-jal ~~~
WARNING: File rv32ui-p-jal_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-jal unknown error in cycle  -1.
WARNING: File rv32ui-p-jalr.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case   rv32ui-p-jalr ~~~
WARNING: File rv32ui-p-jalr_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case   rv32ui-p-jalr unknown error in cycle  -1.
WARNING: File rv32ui-p-lb.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case     rv32ui-p-lb ~~~
WARNING: File rv32ui-p-lb_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case     rv32ui-p-lb unknown error in cycle  -1.
WARNING: File rv32ui-p-lbu.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-lbu ~~~
WARNING: File rv32ui-p-lbu_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-lbu unknown error in cycle  -1.
WARNING: File rv32ui-p-lh.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case     rv32ui-p-lh ~~~
WARNING: File rv32ui-p-lh_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case     rv32ui-p-lh unknown error in cycle  -1.
WARNING: File rv32ui-p-lhu.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-lhu ~~~
WARNING: File rv32ui-p-lhu_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-lhu unknown error in cycle  -1.
WARNING: File rv32ui-p-lui.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-lui ~~~
WARNING: File rv32ui-p-lui_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-lui unknown error in cycle  -1.
WARNING: File rv32ui-p-lw.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case     rv32ui-p-lw ~~~
WARNING: File rv32ui-p-lw_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case     rv32ui-p-lw unknown error in cycle  -1.
WARNING: File rv32ui-p-or.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case     rv32ui-p-or ~~~
WARNING: File rv32ui-p-or_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case     rv32ui-p-or unknown error in cycle  -1.
WARNING: File rv32ui-p-ori.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-ori ~~~
WARNING: File rv32ui-p-ori_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-ori unknown error in cycle  -1.
WARNING: File rv32ui-p-sb.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case     rv32ui-p-sb ~~~
WARNING: File rv32ui-p-sb_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case     rv32ui-p-sb unknown error in cycle  -1.
WARNING: File rv32ui-p-sh.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case     rv32ui-p-sh ~~~
WARNING: File rv32ui-p-sh_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case     rv32ui-p-sh unknown error in cycle  -1.
WARNING: File rv32ui-p-sll.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-sll ~~~
WARNING: File rv32ui-p-sll_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-sll unknown error in cycle  -1.
WARNING: File rv32ui-p-slli.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case   rv32ui-p-slli ~~~
WARNING: File rv32ui-p-slli_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case   rv32ui-p-slli unknown error in cycle  -1.
WARNING: File rv32ui-p-slt.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-slt ~~~
WARNING: File rv32ui-p-slt_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-slt unknown error in cycle  -1.
WARNING: File rv32ui-p-slti.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case   rv32ui-p-slti ~~~
WARNING: File rv32ui-p-slti_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case   rv32ui-p-slti unknown error in cycle  -1.
WARNING: File rv32ui-p-sltiu.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case  rv32ui-p-sltiu ~~~
WARNING: File rv32ui-p-sltiu_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case  rv32ui-p-sltiu unknown error in cycle  -1.
WARNING: File rv32ui-p-sltu.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case   rv32ui-p-sltu ~~~
WARNING: File rv32ui-p-sltu_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case   rv32ui-p-sltu unknown error in cycle  -1.
WARNING: File rv32ui-p-sra.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-sra ~~~
WARNING: File rv32ui-p-sra_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-sra unknown error in cycle  -1.
WARNING: File rv32ui-p-srai.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case   rv32ui-p-srai ~~~
WARNING: File rv32ui-p-srai_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case   rv32ui-p-srai unknown error in cycle  -1.
WARNING: File rv32ui-p-srl.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-srl ~~~
WARNING: File rv32ui-p-srl_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-srl unknown error in cycle  -1.
WARNING: File rv32ui-p-srli.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case   rv32ui-p-srli ~~~
WARNING: File rv32ui-p-srli_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case   rv32ui-p-srli unknown error in cycle  -1.
WARNING: File rv32ui-p-sub.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-sub ~~~
WARNING: File rv32ui-p-sub_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-sub unknown error in cycle  -1.
WARNING: File rv32ui-p-sw.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case     rv32ui-p-sw ~~~
WARNING: File rv32ui-p-sw_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case     rv32ui-p-sw unknown error in cycle  -1.
WARNING: File rv32ui-p-xor.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 93 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-xor ~~~
WARNING: File rv32ui-p-xor_d.hex referenced on D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v at line 185 cannot be opened for reading. Please ensure that this file is available in the current working directory.
xsim: Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.781 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_batch_vlg_tst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 1088.781 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1088.781 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_batch_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_batch_vlg_tst_vlog.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.781 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.781 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Vivado_Projects/13-CPU-backup/13-CPU-backup.sim/sim_1/behav/xsim'
"xelab -wto bcdf0fb9c2384142bfd317eda1cd61f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_batch_vlg_tst_behav xil_defaultlib.cpu_batch_vlg_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bcdf0fb9c2384142bfd317eda1cd61f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_batch_vlg_tst_behav xil_defaultlib.cpu_batch_vlg_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.781 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
~~~ Begin test case rv32ui-p-simple ~~~
~~~ OK:test case rv32ui-p-simple finshed OK at cycle  32.
~~~ Begin test case    rv32ui-p-add ~~~
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 1088.781 ; gain = 0.000
run all
~~~ OK:test case    rv32ui-p-add finshed OK at cycle 456.
~~~ Begin test case   rv32ui-p-addi ~~~
~~~ OK:test case   rv32ui-p-addi finshed OK at cycle 233.
~~~ Begin test case    rv32ui-p-and ~~~
~~~ OK:test case    rv32ui-p-and finshed OK at cycle 476.
~~~ Begin test case   rv32ui-p-andi ~~~
~~~ OK:test case   rv32ui-p-andi finshed OK at cycle 189.
~~~ Begin test case  rv32ui-p-auipc ~~~
~~~ OK:test case  rv32ui-p-auipc finshed OK at cycle  50.
~~~ Begin test case    rv32ui-p-beq ~~~
~~~ OK:test case    rv32ui-p-beq finshed OK at cycle 282.
~~~ Begin test case    rv32ui-p-bge ~~~
~~~ OK:test case    rv32ui-p-bge finshed OK at cycle 300.
~~~ Begin test case   rv32ui-p-bgeu ~~~
~~~ OK:test case   rv32ui-p-bgeu finshed OK at cycle 325.
~~~ Begin test case    rv32ui-p-blt ~~~
~~~ OK:test case    rv32ui-p-blt finshed OK at cycle 282.
~~~ Begin test case   rv32ui-p-bltu ~~~
~~~ OK:test case   rv32ui-p-bltu finshed OK at cycle 307.
~~~ Begin test case    rv32ui-p-bne ~~~
~~~ OK:test case    rv32ui-p-bne finshed OK at cycle 282.
~~~ Begin test case    rv32ui-p-jal ~~~
~~~ OK:test case    rv32ui-p-jal finshed OK at cycle  46.
~~~ Begin test case   rv32ui-p-jalr ~~~
~~~ OK:test case   rv32ui-p-jalr finshed OK at cycle 106.
~~~ Begin test case     rv32ui-p-lb ~~~
~~~ OK:test case     rv32ui-p-lb finshed OK at cycle 236.
~~~ Begin test case    rv32ui-p-lbu ~~~
~~~ OK:test case    rv32ui-p-lbu finshed OK at cycle 236.
~~~ Begin test case     rv32ui-p-lh ~~~
~~~ OK:test case     rv32ui-p-lh finshed OK at cycle 248.
~~~ Begin test case    rv32ui-p-lhu ~~~
~~~ OK:test case    rv32ui-p-lhu finshed OK at cycle 255.
~~~ Begin test case    rv32ui-p-lui ~~~
~~~ OK:test case    rv32ui-p-lui finshed OK at cycle  56.
~~~ Begin test case     rv32ui-p-lw ~~~
~~~ OK:test case     rv32ui-p-lw finshed OK at cycle 258.
~~~ Begin test case     rv32ui-p-or ~~~
~~~ OK:test case     rv32ui-p-or finshed OK at cycle 479.
~~~ Begin test case    rv32ui-p-ori ~~~
~~~ OK:test case    rv32ui-p-ori finshed OK at cycle 196.
~~~ Begin test case     rv32ui-p-sb ~~~
~~~ OK:test case     rv32ui-p-sb finshed OK at cycle 421.
~~~ Begin test case     rv32ui-p-sh ~~~
~~~ OK:test case     rv32ui-p-sh finshed OK at cycle 474.
~~~ Begin test case    rv32ui-p-sll ~~~
~~~ OK:test case    rv32ui-p-sll finshed OK at cycle 484.
~~~ Begin test case   rv32ui-p-slli ~~~
~~~ OK:test case   rv32ui-p-slli finshed OK at cycle 232.
~~~ Begin test case    rv32ui-p-slt ~~~
~~~ OK:test case    rv32ui-p-slt finshed OK at cycle 450.
~~~ Begin test case   rv32ui-p-slti ~~~
~~~ OK:test case   rv32ui-p-slti finshed OK at cycle 228.
~~~ Begin test case  rv32ui-p-sltiu ~~~
~~~ OK:test case  rv32ui-p-sltiu finshed OK at cycle 228.
~~~ Begin test case   rv32ui-p-sltu ~~~
~~~ OK:test case   rv32ui-p-sltu finshed OK at cycle 450.
~~~ Begin test case    rv32ui-p-sra ~~~
~~~ OK:test case    rv32ui-p-sra finshed OK at cycle 503.
~~~ Begin test case   rv32ui-p-srai ~~~
~~~ OK:test case   rv32ui-p-srai finshed OK at cycle 247.
~~~ Begin test case    rv32ui-p-srl ~~~
~~~ OK:test case    rv32ui-p-srl finshed OK at cycle 497.
~~~ Begin test case   rv32ui-p-srli ~~~
~~~ OK:test case   rv32ui-p-srli finshed OK at cycle 241.
~~~ Begin test case    rv32ui-p-sub ~~~
~~~ OK:test case    rv32ui-p-sub finshed OK at cycle 448.
~~~ Begin test case     rv32ui-p-sw ~~~
~~~ OK:test case     rv32ui-p-sw finshed OK at cycle 481.
~~~ Begin test case    rv32ui-p-xor ~~~
~~~ OK:test case    rv32ui-p-xor finshed OK at cycle 478.
~~~ Begin test case   rv32ui-p-xori ~~~
~~~ OK:test case   rv32ui-p-xori finshed OK at cycle 198.
$stop called at time : 229590 ns : File "D:/Projects/Vivado_Projects/13-CPU/13-CPU.srcs/sim_1/new/cpu_batch.v" Line 284
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1088.781 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 22 14:25:16 2022...
