{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.855042",
   "Default View_TopLeft":"-489,-132",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port M_AXIS -pg 1 -lvl 4 -x 820 -y 180 -defaultsOSRD
preplace port S_AXIS -pg 1 -lvl 0 -x -310 -y 220 -defaultsOSRD
preplace port S_AXIS_CANNEL_8 -pg 1 -lvl 0 -x -310 -y 410 -defaultsOSRD
preplace port M01_AXIS -pg 1 -lvl 4 -x 820 -y 420 -defaultsOSRD
preplace port M03_AXIS -pg 1 -lvl 4 -x 820 -y 460 -defaultsOSRD
preplace port S_AXIS1 -pg 1 -lvl 0 -x -310 -y -10 -defaultsOSRD
preplace port S_AXIS_CANNEL_3 -pg 1 -lvl 0 -x -310 -y 100 -defaultsOSRD
preplace port S_AXIS_CANNEL_4 -pg 1 -lvl 0 -x -310 -y 120 -defaultsOSRD
preplace port S_AXIS_CANNEL_5 -pg 1 -lvl 0 -x -310 -y 140 -defaultsOSRD
preplace port S_AXIS_CANNEL_6 -pg 1 -lvl 0 -x -310 -y 160 -defaultsOSRD
preplace port aclk -pg 1 -lvl 0 -x -310 -y 240 -defaultsOSRD
preplace port aresetn1 -pg 1 -lvl 0 -x -310 -y 260 -defaultsOSRD
preplace inst axis_combiner_0 -pg 1 -lvl 3 -x 630 -y 180 -defaultsOSRD
preplace inst Sample_Hold_0 -pg 1 -lvl 2 -x 240 -y 160 -defaultsOSRD
preplace inst ch1_output_dac_mem_split -pg 1 -lvl 3 -x 630 -y 430 -defaultsOSRD
preplace inst ch1_output_dac_mem_split_1 -pg 1 -lvl 1 -x -130 -y 10 -defaultsOSRD
preplace netloc pll_0_clk_out1 1 0 3 -290 240 30 320 430
preplace netloc rst_0_peripheral_aresetn 1 0 3 -280 260 20 350 440
preplace netloc Conn1 1 3 1 NJ 420
preplace netloc S_AXIS_1 1 0 2 NJ 220 N
preplace netloc S_AXIS_CANNEL_8_1 1 0 3 NJ 410 N 410 NJ
preplace netloc axis_combiner_0_M_AXIS 1 3 1 NJ 180
preplace netloc Conn2 1 3 1 NJ 460
preplace netloc ch1_output_dac_mem_split_M00_AXIS 1 1 3 40 330 NJ 330 800
preplace netloc ch1_output_dac_mem_split_M02_AXIS 1 1 3 50 340 NJ 340 790
preplace netloc Sample_Hold_0_M_AXIS_CANNEL_5 1 2 1 N 170
preplace netloc Sample_Hold_0_M_AXIS_CANNEL_3 1 2 1 N 130
preplace netloc Sample_Hold_0_M_AXIS_CANNEL_7 1 2 1 N 210
preplace netloc Sample_Hold_0_M_AXIS_CANNEL_8 1 2 1 N 230
preplace netloc Sample_Hold_0_M_AXIS_CANNEL_2 1 2 1 N 110
preplace netloc Sample_Hold_0_M_AXIS_CANNEL_6 1 2 1 N 190
preplace netloc Sample_Hold_0_M_AXIS_CANNEL_4 1 2 1 N 150
preplace netloc Sample_Hold_0_M_AXIS_CANNEL_1 1 2 1 N 90
preplace netloc ch1_output_dac_mem_split_1_M01_AXIS 1 1 1 20 20n
preplace netloc Conn5 1 0 2 NJ 120 NJ
preplace netloc Conn6 1 0 2 NJ 140 NJ
preplace netloc ch1_output_dac_mem_split_1_M00_AXIS 1 1 1 50 0n
preplace netloc S_AXIS_CANNEL_6_1 1 0 2 NJ 160 NJ
preplace netloc Conn4 1 0 2 NJ 100 NJ
preplace netloc Conn3 1 0 1 N -10
levelinfo -pg 1 -310 -130 240 630 820
pagesize -pg 1 -db -bbox -sgen -500 -70 940 540
"
}
0
