$date
	Mon Feb  3 17:57:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module lg_1_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & e $end
$var reg 1 ' f $end
$scope module DUT $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & e $end
$var wire 1 ' f $end
$var wire 1 ( t1 $end
$var wire 1 ) t2 $end
$var wire 1 * t3 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5000
0'
0&
1%
0$
0#
1"
#6000
1*
1(
#7000
0)
#8000
1!
#10000
1$
0"
#12000
1)
#13000
0!
#15000
0$
1"
#17000
0)
#18000
1!
#20000
1'
#21000
0*
#25000
