Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 13 07:12:44 2025
| Host         : LAPTOP-7B86POIG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           14 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |             163 |           44 |
| Yes          | No                    | No                     |              32 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             579 |          281 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                           Enable Signal                          |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                  | reset_cond/M_reset_cond_in            |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | game_datapath/game_cu/FSM_sequential_D_game_fsm_q[5]_i_1_n_0     | reset_cond/Q[0]                       |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | game_datapath/gen_rn/generate_next_number_clock/D_stage_q_reg[3] |                                       |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | game_datapath/gen_rn/generate_next_number_clock/D_stage_q_reg[3] | reset_cond/Q[0]                       |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | game_datapath/gen_rn/edge_detector_seed/M_edge_detector_seed_out |                                       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | btn_cond_b1/sel                                                  | btn_cond_b1/sync/clear                |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | btn_cond_b2/D_ctr_q[0]_i_2__0_n_0                                | btn_cond_b2/sync/D_pipe_q_reg[1]_0    |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | btn_cond_b3/D_ctr_q[0]_i_2__1_n_0                                | btn_cond_b3/sync/D_pipe_q_reg[1]_0    |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | btn_cond_b4/D_ctr_q[0]_i_2__9_n_0                                | btn_cond_b4/sync/D_pipe_q_reg[1]_0    |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | btn_cond_start/D_ctr_q[0]_i_2__2_n_0                             | btn_cond_start/sync/D_pipe_q_reg[1]_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                                                  | seg/ctr/D_ctr_q[0]_i_1__4_n_0         |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                                  |                                       |               14 |             21 |         1.50 |
|  clk_IBUF_BUFG | game_datapath/game_cu/D_buttonmap_d                              | reset_cond/Q[0]                       |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | game_datapath/game_cu/D_stage_q_reg[3]_6[0]                      | reset_cond/Q[0]                       |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG | game_datapath/game_cu/D_stage_q_reg[3]_12[0]                     | reset_cond/Q[0]                       |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | game_datapath/game_cu/D_stage_q_reg[3]_7[0]                      | reset_cond/Q[0]                       |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | game_datapath/game_cu/D_stage_q_reg[3]_8[0]                      | reset_cond/Q[0]                       |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | game_datapath/game_cu/D_stage_q_reg[3]_13[0]                     | reset_cond/Q[0]                       |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG | game_datapath/game_cu/D_stage_q_reg[3]_11[0]                     | reset_cond/Q[0]                       |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | game_datapath/game_cu/E[0]                                       | reset_cond/Q[0]                       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | game_datapath/game_cu/D_stage_q_reg[3]_9[0]                      | reset_cond/Q[0]                       |               25 |             40 |         1.60 |
|  clk_IBUF_BUFG | game_datapath/game_cu/D_stage_q_reg[3]_10[0]                     | reset_cond/Q[0]                       |               24 |             40 |         1.67 |
|  clk_IBUF_BUFG | game_datapath/game_cu/D_stage_q_reg[3]_14[0]                     | reset_cond/Q[0]                       |               24 |             40 |         1.67 |
|  clk_IBUF_BUFG | game_datapath/gen_rn/edge_detector_next/E[0]                     | reset_cond/Q[0]                       |               16 |             96 |         6.00 |
|  clk_IBUF_BUFG |                                                                  | reset_cond/Q[0]                       |               39 |            145 |         3.72 |
+----------------+------------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


