# Multi-Stage Pipelined RISC-V Compliant Processor
This repository is dedicated to a work-in-progress SystemVerilog design of a 4-stage RISC-V processor inspired by RI5CY.

![Block_Diagram](https://github.com/will-arden/risc-v-core/blob/main/documentation/block_diagram?raw=true)
