

================================================================
== Vitis HLS Report for 'writeBackCacheDataDR_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s'
================================================================
* Date:           Mon Nov 28 16:40:01 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.649 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       32|       33|  0.640 us|  0.660 us|   32|   32|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeBackCacheDataDR_LOverRLoop  |       32|       32|         2|          1|          1|    32|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_0_1_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_0_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%br_ln319 = br void %.split12" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 8 'br' 'br_ln319' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%r21 = phi i5 0, void, i5 %r, void %.split12, i5 0, void"   --->   Operation 9 'phi' 'r21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %r21, i32 4" [../fixed/vitis_fft/hls_ssr_fft_utilities.hpp:208]   --->   Operation 10 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln150 = trunc i5 %r21" [../fixed/vitis_fft/hls_ssr_fft_utilities.hpp:150]   --->   Operation 11 'trunc' 'trunc_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_2, i1 %trunc_ln150" [../fixed/vitis_fft/hls_ssr_fft_utilities.hpp:150]   --->   Operation 12 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %r21, i32 3, i32 0" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:342]   --->   Operation 13 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%out_r = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp_2, i4 %tmp" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:342]   --->   Operation 14 'bitconcatenate' 'out_r' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i5 %out_r" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 15 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_real_addr = getelementptr i27 %p_digitReseversedOutputBuff_M_real, i64 0, i64 %zext_ln344" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 16 'getelementptr' 'p_digitReseversedOutputBuff_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_imag_addr = getelementptr i27 %p_digitReseversedOutputBuff_M_imag, i64 0, i64 %zext_ln344" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 17 'getelementptr' 'p_digitReseversedOutputBuff_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (0.67ns)   --->   "%temp_M_real_V_0 = load i5 %p_digitReseversedOutputBuff_M_real_addr" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 18 'load' 'temp_M_real_V_0' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_2 : Operation 19 [2/2] (0.67ns)   --->   "%temp_M_imag_V_0 = load i5 %p_digitReseversedOutputBuff_M_imag_addr" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 19 'load' 'temp_M_imag_V_0' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_2 : Operation 20 [1/1] (0.28ns)   --->   "%xor_ln150 = xor i2 %or_ln, i2 2" [../fixed/vitis_fft/hls_ssr_fft_utilities.hpp:150]   --->   Operation 20 'xor' 'xor_ln150' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %r21, i32 3, i32 1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:342]   --->   Operation 21 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%out_r_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %xor_ln150, i3 %tmp_1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:342]   --->   Operation 22 'bitconcatenate' 'out_r_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln344_1 = zext i5 %out_r_1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 23 'zext' 'zext_ln344_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_real1_addr = getelementptr i27 %p_digitReseversedOutputBuff_M_real1, i64 0, i64 %zext_ln344_1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 24 'getelementptr' 'p_digitReseversedOutputBuff_M_real1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_imag2_addr = getelementptr i27 %p_digitReseversedOutputBuff_M_imag2, i64 0, i64 %zext_ln344_1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 25 'getelementptr' 'p_digitReseversedOutputBuff_M_imag2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.67ns)   --->   "%temp_M_real_V_0_1 = load i5 %p_digitReseversedOutputBuff_M_real1_addr" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 26 'load' 'temp_M_real_V_0_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_2 : Operation 27 [2/2] (0.67ns)   --->   "%temp_M_imag_V_0_1 = load i5 %p_digitReseversedOutputBuff_M_imag2_addr" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 27 'load' 'temp_M_imag_V_0_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%r = add i5 %r21, i5 1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 28 'add' 'r' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.75ns)   --->   "%icmp_ln319 = icmp_eq  i5 %r21, i5 31" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 29 'icmp' 'icmp_ln319' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln319 = br i1 %icmp_ln319, void %.split12, void" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 30 'br' 'br_ln319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln351 = br void %.split12" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:351]   --->   Operation 31 'br' 'br_ln351' <Predicate = (icmp_ln319)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.64>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln322 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:322]   --->   Operation 33 'specpipeline' 'specpipeline_ln322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln322 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:322]   --->   Operation 34 'specloopname' 'specloopname_ln322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (0.67ns)   --->   "%temp_M_real_V_0 = load i5 %p_digitReseversedOutputBuff_M_real_addr" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 35 'load' 'temp_M_real_V_0' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 36 [1/2] (0.67ns)   --->   "%temp_M_imag_V_0 = load i5 %p_digitReseversedOutputBuff_M_imag_addr" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 36 'load' 'temp_M_imag_V_0' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 37 [1/2] (0.67ns)   --->   "%temp_M_real_V_0_1 = load i5 %p_digitReseversedOutputBuff_M_real1_addr" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 37 'load' 'temp_M_real_V_0_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 38 [1/2] (0.67ns)   --->   "%temp_M_imag_V_0_1 = load i5 %p_digitReseversedOutputBuff_M_imag2_addr" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 38 'load' 'temp_M_imag_V_0_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 32> <RAM>
ST_3 : Operation 39 [1/1] (0.32ns)   --->   "%temp_M_real_V_1_2 = select i1 %tmp_2, i27 %temp_M_real_V_0, i27 %temp_M_real_V_0_1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 39 'select' 'temp_M_real_V_1_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.32ns)   --->   "%temp_M_real_V_1_3 = select i1 %tmp_2, i27 %temp_M_real_V_0_1, i27 %temp_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 40 'select' 'temp_M_real_V_1_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.32ns)   --->   "%temp_M_imag_V_1_2 = select i1 %tmp_2, i27 %temp_M_imag_V_0, i27 %temp_M_imag_V_0_1" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 41 'select' 'temp_M_imag_V_1_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.32ns)   --->   "%temp_M_imag_V_1_3 = select i1 %tmp_2, i27 %temp_M_imag_V_0_1, i27 %temp_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 42 'select' 'temp_M_imag_V_1_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.64ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A, i27 %p_outData_0_0_0_0_0, i27 %p_outData_0_1_0_0_0, i27 %temp_M_real_V_1_3, i27 %temp_M_imag_V_1_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'write' 'write_ln174' <Predicate = true> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_3 : Operation 44 [1/1] (1.64ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A, i27 %p_outData_0_0_0_0_03, i27 %p_outData_0_1_0_0_04, i27 %temp_M_real_V_1_2, i27 %temp_M_imag_V_1_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 44 'write' 'write_ln174' <Predicate = true> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 128> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%return_ln351 = return void @_ssdm_op_Return" [../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:351]   --->   Operation 45 'return' 'return_ln351' <Predicate = (icmp_ln319)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', ../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319) [15]  (0.427 ns)

 <State 2>: 0.964ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', ../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319) [15]  (0 ns)
	'xor' operation ('xor_ln150', ../fixed/vitis_fft/hls_ssr_fft_utilities.hpp:150) [29]  (0.287 ns)
	'getelementptr' operation ('p_digitReseversedOutputBuff_M_real1_addr', ../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344) [33]  (0 ns)
	'load' operation ('temp._M_real.V[0]', ../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344) on array 'p_digitReseversedOutputBuff_M_real1' [35]  (0.677 ns)

 <State 3>: 2.65ns
The critical path consists of the following:
	'load' operation ('temp._M_real.V[0]', ../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344) on array 'p_digitReseversedOutputBuff_M_real' [27]  (0.677 ns)
	'select' operation ('temp._M_real.V[1]', ../fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344) [38]  (0.324 ns)
	fifo write operation ('write_ln174', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'p_outData_0_0_0_0_0' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [41]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
