{
  "title": "Novel Transformer Model Based Clustering Method for Standard Cell Design Automation",
  "url": "https://openalex.org/W4392680688",
  "year": 2024,
  "authors": [
    {
      "id": "https://openalex.org/A4207663588",
      "name": "Chia-Tung Ho",
      "affiliations": [
        "Nvidia (United States)"
      ]
    },
    {
      "id": "https://openalex.org/A2164689590",
      "name": "Ajay Chandna",
      "affiliations": [
        "Nvidia (United States)"
      ]
    },
    {
      "id": "https://openalex.org/A2551525952",
      "name": "David Guan",
      "affiliations": [
        "Nvidia (United States)"
      ]
    },
    {
      "id": "https://openalex.org/A2565518924",
      "name": "Alvin Ho",
      "affiliations": [
        "Nvidia (United States)"
      ]
    },
    {
      "id": "https://openalex.org/A2114836216",
      "name": "Minsoo Kim",
      "affiliations": [
        "Nvidia (United States)"
      ]
    },
    {
      "id": "https://openalex.org/A2126874069",
      "name": "Yaguang Li",
      "affiliations": [
        "Nvidia (United States)"
      ]
    },
    {
      "id": "https://openalex.org/A2130725346",
      "name": "Haoxing Ren",
      "affiliations": [
        "Nvidia (United States)"
      ]
    }
  ],
  "references": [
    "https://openalex.org/W3211857759",
    "https://openalex.org/W2997716136",
    "https://openalex.org/W4353031993",
    "https://openalex.org/W1575084925",
    "https://openalex.org/W2804268694",
    "https://openalex.org/W3040394052",
    "https://openalex.org/W1988639050",
    "https://openalex.org/W3100453629",
    "https://openalex.org/W3112123566",
    "https://openalex.org/W3143696222",
    "https://openalex.org/W3174654674",
    "https://openalex.org/W3127191906",
    "https://openalex.org/W6739901393",
    "https://openalex.org/W2194775991",
    "https://openalex.org/W2527802371",
    "https://openalex.org/W3013945377",
    "https://openalex.org/W2911910392",
    "https://openalex.org/W3208261418"
  ],
  "abstract": "Standard cells are essential components of modern digital circuit designs. With process technologies advancing beyond 5nm, more routability issues have arisen due to the decreasing number of routing tracks (RTs), increasing number and complexity of design rules, and strict patterning rules. The standard cell design automation framework is able to automatically design standard cell layouts, but it is struggling to resolve the severe routability issues in advanced nodes. As a result, a better and more efficient standard cell design automation method that can not only resolve the routability issue but also scale to hundreds of transistors to shorten the development time of standard cell libraries is highly needed and essential.",
  "full_text": null,
  "topic": "Standard cell",
  "concepts": [
    {
      "name": "Standard cell",
      "score": 0.8849313259124756
    },
    {
      "name": "Electronic design automation",
      "score": 0.79522705078125
    },
    {
      "name": "Automation",
      "score": 0.7207216024398804
    },
    {
      "name": "Computer science",
      "score": 0.5911136865615845
    },
    {
      "name": "Routing (electronic design automation)",
      "score": 0.5085247755050659
    },
    {
      "name": "Cluster analysis",
      "score": 0.488180935382843
    },
    {
      "name": "Very-large-scale integration",
      "score": 0.46603530645370483
    },
    {
      "name": "Embedded system",
      "score": 0.4605805575847626
    },
    {
      "name": "Logic synthesis",
      "score": 0.4538130462169647
    },
    {
      "name": "Computer architecture",
      "score": 0.44507160782814026
    },
    {
      "name": "Integrated circuit design",
      "score": 0.4262947738170624
    },
    {
      "name": "Physical design",
      "score": 0.41591113805770874
    },
    {
      "name": "Computer engineering",
      "score": 0.37409284710884094
    },
    {
      "name": "Circuit design",
      "score": 0.33347994089126587
    },
    {
      "name": "Engineering",
      "score": 0.26581382751464844
    },
    {
      "name": "Logic gate",
      "score": 0.2600668966770172
    },
    {
      "name": "Integrated circuit",
      "score": 0.21303462982177734
    },
    {
      "name": "Algorithm",
      "score": 0.10187831521034241
    },
    {
      "name": "Artificial intelligence",
      "score": 0.07290121912956238
    },
    {
      "name": "Mechanical engineering",
      "score": 0.0
    },
    {
      "name": "Operating system",
      "score": 0.0
    }
  ],
  "institutions": [
    {
      "id": "https://openalex.org/I4210127875",
      "name": "Nvidia (United States)",
      "country": "US"
    }
  ]
}