<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4146" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4146{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4146{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4146{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_4146{left:69px;bottom:1079px;letter-spacing:0.17px;}
#t5_4146{left:150px;bottom:1079px;letter-spacing:0.22px;word-spacing:0.01px;}
#t6_4146{left:69px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t7_4146{left:69px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#t8_4146{left:723px;bottom:1037px;letter-spacing:-0.12px;word-spacing:-0.91px;}
#t9_4146{left:69px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_4146{left:69px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_4146{left:69px;bottom:979px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tc_4146{left:69px;bottom:953px;}
#td_4146{left:95px;bottom:956px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#te_4146{left:95px;bottom:940px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tf_4146{left:95px;bottom:923px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tg_4146{left:69px;bottom:896px;}
#th_4146{left:95px;bottom:900px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_4146{left:95px;bottom:883px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tj_4146{left:69px;bottom:691px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tk_4146{left:69px;bottom:674px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#tl_4146{left:69px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_4146{left:69px;bottom:451px;letter-spacing:-0.16px;word-spacing:-0.63px;}
#tn_4146{left:69px;bottom:434px;letter-spacing:-0.17px;word-spacing:-1.16px;}
#to_4146{left:69px;bottom:417px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tp_4146{left:69px;bottom:359px;letter-spacing:0.14px;}
#tq_4146{left:151px;bottom:359px;letter-spacing:0.15px;word-spacing:0.01px;}
#tr_4146{left:69px;bottom:335px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#ts_4146{left:69px;bottom:318px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tt_4146{left:69px;bottom:301px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tu_4146{left:69px;bottom:233px;letter-spacing:0.17px;}
#tv_4146{left:150px;bottom:233px;letter-spacing:0.22px;word-spacing:0.06px;}
#tw_4146{left:69px;bottom:208px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#tx_4146{left:69px;bottom:191px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ty_4146{left:69px;bottom:175px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#tz_4146{left:350px;bottom:175px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t10_4146{left:69px;bottom:158px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_4146{left:69px;bottom:141px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#t12_4146{left:332px;bottom:735px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t13_4146{left:423px;bottom:735px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t14_4146{left:311px;bottom:624px;letter-spacing:0.13px;word-spacing:0.01px;}
#t15_4146{left:397px;bottom:624px;letter-spacing:0.13px;}
#t16_4146{left:77px;bottom:601px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t17_4146{left:77px;bottom:586px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t18_4146{left:216px;bottom:601px;letter-spacing:-0.12px;}
#t19_4146{left:216px;bottom:586px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1a_4146{left:382px;bottom:601px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1b_4146{left:77px;bottom:561px;}
#t1c_4146{left:77px;bottom:540px;}
#t1d_4146{left:77px;bottom:518px;}
#t1e_4146{left:77px;bottom:497px;}
#t1f_4146{left:216px;bottom:561px;}
#t1g_4146{left:216px;bottom:540px;}
#t1h_4146{left:216px;bottom:518px;}
#t1i_4146{left:216px;bottom:497px;}
#t1j_4146{left:382px;bottom:561px;letter-spacing:-0.11px;}
#t1k_4146{left:382px;bottom:540px;letter-spacing:-0.12px;}
#t1l_4146{left:382px;bottom:518px;letter-spacing:-0.11px;}
#t1m_4146{left:382px;bottom:497px;letter-spacing:-0.12px;}
#t1n_4146{left:399px;bottom:769px;letter-spacing:0.02px;word-spacing:0.09px;}
#t1o_4146{left:520px;bottom:838px;}
#t1p_4146{left:310px;bottom:838px;letter-spacing:0.11px;}
#t1q_4146{left:381px;bottom:818px;letter-spacing:0.13px;}
#t1r_4146{left:539px;bottom:826px;letter-spacing:0.08px;word-spacing:0.02px;}
#t1s_4146{left:539px;bottom:812px;letter-spacing:0.14px;}
#t1t_4146{left:507px;bottom:838px;}

.s1_4146{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4146{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4146{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4146{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4146{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4146{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4146{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4146{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_4146{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_4146{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4146" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4146Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4146" style="-webkit-user-select: none;"><object width="935" height="1210" data="4146/4146.svg" type="image/svg+xml" id="pdf4146" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4146" class="t s1_4146">32-14 </span><span id="t2_4146" class="t s1_4146">Vol. 3C </span>
<span id="t3_4146" class="t s2_4146">SYSTEM MANAGEMENT MODE </span>
<span id="t4_4146" class="t s3_4146">32.10 </span><span id="t5_4146" class="t s3_4146">AUTO HALT RESTART </span>
<span id="t6_4146" class="t s4_4146">If the processor is in a HALT state (due to the prior execution of a HLT instruction) when it receives an SMI, the </span>
<span id="t7_4146" class="t s4_4146">processor records the fact in the auto HALT restart flag in the saved processor state (see Figure </span><span id="t8_4146" class="t s4_4146">32-3). (This flag is </span>
<span id="t9_4146" class="t s4_4146">located at offset 7F02H and bit 0 in the state save area of the SMRAM.) </span>
<span id="ta_4146" class="t s4_4146">If the processor sets the auto HALT restart flag upon entering SMM (indicating that the SMI occurred when the </span>
<span id="tb_4146" class="t s4_4146">processor was in the HALT state), the SMI handler has two options: </span>
<span id="tc_4146" class="t s5_4146">• </span><span id="td_4146" class="t s4_4146">It can leave the auto HALT restart flag set, which instructs the RSM instruction to return program control to the </span>
<span id="te_4146" class="t s4_4146">HLT instruction. This option in effect causes the processor to re-enter the HALT state after handling the SMI. </span>
<span id="tf_4146" class="t s4_4146">(This is the default operation.) </span>
<span id="tg_4146" class="t s5_4146">• </span><span id="th_4146" class="t s4_4146">It can clear the auto HALT restart flag, which instructs the RSM instruction to return program control to the </span>
<span id="ti_4146" class="t s4_4146">instruction following the HLT instruction. </span>
<span id="tj_4146" class="t s4_4146">These options are summarized in Table 32-7. If the processor was not in a HALT state when the SMI was received </span>
<span id="tk_4146" class="t s4_4146">(the auto HALT restart flag is cleared), setting the flag to 1 will cause unpredictable behavior when the RSM instruc- </span>
<span id="tl_4146" class="t s4_4146">tion is executed. </span>
<span id="tm_4146" class="t s4_4146">If the HLT instruction is restarted, the processor will generate a memory access to fetch the HLT instruction (if it is </span>
<span id="tn_4146" class="t s4_4146">not in the internal cache), and execute a HLT bus transaction. This behavior results in multiple HLT bus transactions </span>
<span id="to_4146" class="t s4_4146">for the same HLT instruction. </span>
<span id="tp_4146" class="t s6_4146">32.10.1 </span><span id="tq_4146" class="t s6_4146">Executing the HLT Instruction in SMM </span>
<span id="tr_4146" class="t s4_4146">The HLT instruction should not be executed during SMM, unless interrupts have been enabled by setting the IF flag </span>
<span id="ts_4146" class="t s4_4146">in the EFLAGS register. If the processor is halted in SMM, the only event that can remove the processor from this </span>
<span id="tt_4146" class="t s4_4146">state is a maskable hardware interrupt or a hardware reset. </span>
<span id="tu_4146" class="t s3_4146">32.11 </span><span id="tv_4146" class="t s3_4146">SMBASE RELOCATION </span>
<span id="tw_4146" class="t s4_4146">The default base address for the SMRAM is 30000H. This value is contained in an internal processor register called </span>
<span id="tx_4146" class="t s4_4146">the SMBASE register. Software can relocate the SMRAM by setting the SMBASE field in the saved state map (at </span>
<span id="ty_4146" class="t s4_4146">offset 7EF8H) to a new value (see Figure </span><span id="tz_4146" class="t s4_4146">32-4). The RSM instruction reloads the internal SMBASE register with the </span>
<span id="t10_4146" class="t s4_4146">value in the SMBASE field each time it exits SMM. All subsequent SMI requests will use the new SMBASE value to </span>
<span id="t11_4146" class="t s4_4146">find the starting address for the SMI handler (at SMBASE + 8000H) and the SMRAM state save area (from SMBASE </span>
<span id="t12_4146" class="t s7_4146">Figure 32-3. </span><span id="t13_4146" class="t s7_4146">Auto HALT Restart Field </span>
<span id="t14_4146" class="t s7_4146">Table 32-7. </span><span id="t15_4146" class="t s7_4146">Auto HALT Restart Flag Values </span>
<span id="t16_4146" class="t s8_4146">Value of Flag After </span>
<span id="t17_4146" class="t s8_4146">Entry to SMM </span>
<span id="t18_4146" class="t s8_4146">Value of Flag When </span>
<span id="t19_4146" class="t s8_4146">Exiting SMM </span>
<span id="t1a_4146" class="t s8_4146">Action of Processor When Exiting SMM </span>
<span id="t1b_4146" class="t s9_4146">0 </span>
<span id="t1c_4146" class="t s9_4146">0 </span>
<span id="t1d_4146" class="t s9_4146">1 </span>
<span id="t1e_4146" class="t s9_4146">1 </span>
<span id="t1f_4146" class="t s9_4146">0 </span>
<span id="t1g_4146" class="t s9_4146">1 </span>
<span id="t1h_4146" class="t s9_4146">0 </span>
<span id="t1i_4146" class="t s9_4146">1 </span>
<span id="t1j_4146" class="t s9_4146">Returns to next instruction in interrupted program or task. </span>
<span id="t1k_4146" class="t s9_4146">Unpredictable. </span>
<span id="t1l_4146" class="t s9_4146">Returns to next instruction after HLT instruction. </span>
<span id="t1m_4146" class="t s9_4146">Returns to HALT state. </span>
<span id="t1n_4146" class="t sa_4146">Auto HALT Restart </span>
<span id="t1o_4146" class="t sa_4146">0 </span><span id="t1p_4146" class="t sa_4146">15 </span>
<span id="t1q_4146" class="t sa_4146">Reserved </span>
<span id="t1r_4146" class="t sa_4146">Register Offset </span>
<span id="t1s_4146" class="t sa_4146">7F02H </span>
<span id="t1t_4146" class="t sa_4146">1 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
