<stg><name>PE_wrapper_5_3_x1</name>


<trans_list>

<trans id="372" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="9" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_145" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_145" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="13" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="30" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_3_x1193, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_3_x1125, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_3_x1124, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_4_x169, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_3_x168, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_3_x1193, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_3_x1125, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_3_x1124, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_4_x169, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_3_x168, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="64">
<![CDATA[
:10 %local_A_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="64">
<![CDATA[
:11 %local_B_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
:12 %local_C = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:13 %specmemcore_ln29311 = specmemcore void @_ssdm_op_SpecMemCore, i16 %local_C, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln29311"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %local_B_0_addr = getelementptr i16 %local_B_0, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="local_B_0_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %local_B_0_addr_661 = getelementptr i16 %local_B_0, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="local_B_0_addr_661"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %local_B_0_addr_662 = getelementptr i16 %local_B_0, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="local_B_0_addr_662"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %local_B_0_addr_663 = getelementptr i16 %local_B_0, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="local_B_0_addr_663"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %local_B_0_addr_664 = getelementptr i16 %local_B_0, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="local_B_0_addr_664"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %local_B_0_addr_665 = getelementptr i16 %local_B_0, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="local_B_0_addr_665"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %local_B_0_addr_666 = getelementptr i16 %local_B_0, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="local_B_0_addr_666"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %local_B_0_addr_667 = getelementptr i16 %local_B_0, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="local_B_0_addr_667"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %local_B_0_addr_668 = getelementptr i16 %local_B_0, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="local_B_0_addr_668"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %local_B_0_addr_669 = getelementptr i16 %local_B_0, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="local_B_0_addr_669"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %local_B_0_addr_670 = getelementptr i16 %local_B_0, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="local_B_0_addr_670"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %local_B_0_addr_671 = getelementptr i16 %local_B_0, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="local_B_0_addr_671"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %local_B_0_addr_672 = getelementptr i16 %local_B_0, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="local_B_0_addr_672"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %local_B_0_addr_673 = getelementptr i16 %local_B_0, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="local_B_0_addr_673"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %local_B_0_addr_674 = getelementptr i16 %local_B_0, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="local_B_0_addr_674"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %local_B_0_addr_675 = getelementptr i16 %local_B_0, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="local_B_0_addr_675"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %local_B_0_addr_676 = getelementptr i16 %local_B_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="local_B_0_addr_676"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %local_B_0_addr_677 = getelementptr i16 %local_B_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="local_B_0_addr_677"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %local_B_0_addr_678 = getelementptr i16 %local_B_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="local_B_0_addr_678"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %local_B_0_addr_679 = getelementptr i16 %local_B_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="local_B_0_addr_679"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %local_B_0_addr_680 = getelementptr i16 %local_B_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="local_B_0_addr_680"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %local_B_0_addr_681 = getelementptr i16 %local_B_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="local_B_0_addr_681"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %local_B_0_addr_682 = getelementptr i16 %local_B_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="local_B_0_addr_682"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37 %local_B_0_addr_683 = getelementptr i16 %local_B_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="local_B_0_addr_683"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38 %local_B_0_addr_684 = getelementptr i16 %local_B_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="local_B_0_addr_684"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %local_B_0_addr_685 = getelementptr i16 %local_B_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="local_B_0_addr_685"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40 %local_B_0_addr_686 = getelementptr i16 %local_B_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="local_B_0_addr_686"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41 %local_B_0_addr_687 = getelementptr i16 %local_B_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="local_B_0_addr_687"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %local_B_0_addr_688 = getelementptr i16 %local_B_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="local_B_0_addr_688"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43 %local_B_0_addr_689 = getelementptr i16 %local_B_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="local_B_0_addr_689"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44 %local_B_0_addr_690 = getelementptr i16 %local_B_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="local_B_0_addr_690"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45 %local_B_0_addr_691 = getelementptr i16 %local_B_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="local_B_0_addr_691"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46 %local_A_0_addr = getelementptr i16 %local_A_0, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="local_A_0_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47 %local_A_0_addr_661 = getelementptr i16 %local_A_0, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="local_A_0_addr_661"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %local_A_0_addr_662 = getelementptr i16 %local_A_0, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="local_A_0_addr_662"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49 %local_A_0_addr_663 = getelementptr i16 %local_A_0, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="local_A_0_addr_663"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50 %local_A_0_addr_664 = getelementptr i16 %local_A_0, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="local_A_0_addr_664"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51 %local_A_0_addr_665 = getelementptr i16 %local_A_0, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="local_A_0_addr_665"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52 %local_A_0_addr_666 = getelementptr i16 %local_A_0, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="local_A_0_addr_666"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53 %local_A_0_addr_667 = getelementptr i16 %local_A_0, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="local_A_0_addr_667"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %local_A_0_addr_668 = getelementptr i16 %local_A_0, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="local_A_0_addr_668"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55 %local_A_0_addr_669 = getelementptr i16 %local_A_0, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="local_A_0_addr_669"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56 %local_A_0_addr_670 = getelementptr i16 %local_A_0, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="local_A_0_addr_670"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57 %local_A_0_addr_671 = getelementptr i16 %local_A_0, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="local_A_0_addr_671"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58 %local_A_0_addr_672 = getelementptr i16 %local_A_0, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="local_A_0_addr_672"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59 %local_A_0_addr_673 = getelementptr i16 %local_A_0, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="local_A_0_addr_673"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60 %local_A_0_addr_674 = getelementptr i16 %local_A_0, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="local_A_0_addr_674"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61 %local_A_0_addr_675 = getelementptr i16 %local_A_0, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="local_A_0_addr_675"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62 %local_A_0_addr_676 = getelementptr i16 %local_A_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="local_A_0_addr_676"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63 %local_A_0_addr_677 = getelementptr i16 %local_A_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="local_A_0_addr_677"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64 %local_A_0_addr_678 = getelementptr i16 %local_A_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="local_A_0_addr_678"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65 %local_A_0_addr_679 = getelementptr i16 %local_A_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="local_A_0_addr_679"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66 %local_A_0_addr_680 = getelementptr i16 %local_A_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="local_A_0_addr_680"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67 %local_A_0_addr_681 = getelementptr i16 %local_A_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="local_A_0_addr_681"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68 %local_A_0_addr_682 = getelementptr i16 %local_A_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="local_A_0_addr_682"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69 %local_A_0_addr_683 = getelementptr i16 %local_A_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="local_A_0_addr_683"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70 %local_A_0_addr_684 = getelementptr i16 %local_A_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="local_A_0_addr_684"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71 %local_A_0_addr_685 = getelementptr i16 %local_A_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="local_A_0_addr_685"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72 %local_A_0_addr_686 = getelementptr i16 %local_A_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="local_A_0_addr_686"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73 %local_A_0_addr_687 = getelementptr i16 %local_A_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="local_A_0_addr_687"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74 %local_A_0_addr_688 = getelementptr i16 %local_A_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="local_A_0_addr_688"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75 %local_A_0_addr_689 = getelementptr i16 %local_A_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="local_A_0_addr_689"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76 %local_A_0_addr_690 = getelementptr i16 %local_A_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="local_A_0_addr_690"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77 %local_A_0_addr_691 = getelementptr i16 %local_A_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="local_A_0_addr_691"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:78 %br_ln29315 = br void

]]></Node>
<StgValue><ssdm name="br_ln29315"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten73 = phi i20 0, void, i20 %add_ln890_123, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="indvar_flatten73"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1 %indvar_flatten39 = phi i17 0, void, i17 %select_ln890_205, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="indvar_flatten39"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten13 = phi i13 0, void, i13 %select_ln890_204, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:3 %c2_V = phi i6 0, void, i6 %select_ln890, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4 %indvar_flatten = phi i8 0, void, i8 %select_ln890_203, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:5 %c6_V = phi i4 0, void, i4 %select_ln890_202, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:6 %c7_V = phi i4 0, void, i4 %add_ln691_145, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:7 %add_ln890_123 = add i20 %indvar_flatten73, i20 1

]]></Node>
<StgValue><ssdm name="add_ln890_123"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:8 %icmp_ln890 = icmp_eq  i20 %indvar_flatten73, i20 524288

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln890 = br i1 %icmp_ln890, void %.split201, void

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split201:2 %icmp_ln890_142 = icmp_eq  i17 %indvar_flatten39, i17 32768

]]></Node>
<StgValue><ssdm name="icmp_ln890_142"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:5 %xor_ln29315 = xor i1 %icmp_ln890_142, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln29315"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split201:10 %icmp_ln890_143 = icmp_eq  i8 %indvar_flatten, i8 64

]]></Node>
<StgValue><ssdm name="icmp_ln890_143"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split201:12 %icmp_ln890_144 = icmp_eq  i13 %indvar_flatten13, i13 2048

]]></Node>
<StgValue><ssdm name="icmp_ln890_144"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:18 %xor_ln29316 = xor i1 %icmp_ln890_144, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln29316"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:19 %or_ln29316_2 = or i1 %icmp_ln890_142, i1 %xor_ln29316

]]></Node>
<StgValue><ssdm name="or_ln29316_2"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0">
<![CDATA[
:0 %ret_ln29449 = ret

]]></Node>
<StgValue><ssdm name="ret_ln29449"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split201:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_5_3_x1_loop_1_PE_wrapper_5_3_x1_loop_3_PE_wrapper_5_3_x1_loop_4_PE_wrapper_5_3_x1_loop_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split201:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 524288, i64 524288, i64 524288

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split201:3 %cmp_i_i1359506 = icmp_eq  i6 %c2_V, i6 0

]]></Node>
<StgValue><ssdm name="cmp_i_i1359506"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:4 %or_ln29315 = or i1 %icmp_ln890_142, i1 %cmp_i_i1359506

]]></Node>
<StgValue><ssdm name="or_ln29315"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split201:6 %cmp_i_i505 = icmp_eq  i6 %c2_V, i6 31

]]></Node>
<StgValue><ssdm name="cmp_i_i505"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:7 %and_ln29315 = and i1 %cmp_i_i505, i1 %xor_ln29315

]]></Node>
<StgValue><ssdm name="and_ln29315"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split201:8 %icmp_ln890509 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890509"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:9 %and_ln29315_1 = and i1 %icmp_ln890509, i1 %xor_ln29315

]]></Node>
<StgValue><ssdm name="and_ln29315_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:11 %and_ln29315_2 = and i1 %icmp_ln890_143, i1 %xor_ln29315

]]></Node>
<StgValue><ssdm name="and_ln29315_2"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:13 %and_ln29315_3 = and i1 %icmp_ln890_144, i1 %xor_ln29315

]]></Node>
<StgValue><ssdm name="and_ln29315_3"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split201:14 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_5_3_x1_loop_2_PE_wrapper_5_3_x1_loop_4_PE_wrapper_5_3_x1_loop_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:15 %or_ln29316 = or i1 %and_ln29315_3, i1 %icmp_ln890_142

]]></Node>
<StgValue><ssdm name="or_ln29316"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split201:16 %select_ln29316 = select i1 %or_ln29316, i6 0, i6 %c2_V

]]></Node>
<StgValue><ssdm name="select_ln29316"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:17 %or_ln29316_1 = or i1 %and_ln29315_3, i1 %or_ln29315

]]></Node>
<StgValue><ssdm name="or_ln29316_1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:20 %and_ln29316 = and i1 %and_ln29315, i1 %or_ln29316_2

]]></Node>
<StgValue><ssdm name="and_ln29316"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:21 %and_ln29316_1 = and i1 %and_ln29315_1, i1 %or_ln29316_2

]]></Node>
<StgValue><ssdm name="and_ln29316_1"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:22 %and_ln29316_2 = and i1 %and_ln29315_2, i1 %or_ln29316_2

]]></Node>
<StgValue><ssdm name="and_ln29316_2"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split201:23 %add_ln691 = add i6 %select_ln29316, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split201:24 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_5_3_x1_loop_3_PE_wrapper_5_3_x1_loop_4_PE_wrapper_5_3_x1_loop_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:25 %or_ln29317 = or i1 %and_ln29316_2, i1 %and_ln29315_3

]]></Node>
<StgValue><ssdm name="or_ln29317"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:26 %or_ln29317_1 = or i1 %or_ln29317, i1 %icmp_ln890_142

]]></Node>
<StgValue><ssdm name="or_ln29317_1"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split201:27 %select_ln29317 = select i1 %or_ln29317_1, i4 0, i4 %c6_V

]]></Node>
<StgValue><ssdm name="select_ln29317"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split201:28 %cmp_i_i1359_mid1 = icmp_eq  i6 %add_ln691, i6 0

]]></Node>
<StgValue><ssdm name="cmp_i_i1359_mid1"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split201:29 %select_ln29317_1 = select i1 %and_ln29316_2, i1 %cmp_i_i1359_mid1, i1 %or_ln29316_1

]]></Node>
<StgValue><ssdm name="select_ln29317_1"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split201:30 %cmp_i_i_mid1 = icmp_eq  i6 %add_ln691, i6 31

]]></Node>
<StgValue><ssdm name="cmp_i_i_mid1"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split201:31 %select_ln29317_2 = select i1 %and_ln29316_2, i1 %cmp_i_i_mid1, i1 %and_ln29316

]]></Node>
<StgValue><ssdm name="select_ln29317_2"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:32 %xor_ln29317 = xor i1 %and_ln29316_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln29317"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:33 %and_ln29317 = and i1 %and_ln29316_1, i1 %xor_ln29317

]]></Node>
<StgValue><ssdm name="and_ln29317"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split201:34 %select_ln890 = select i1 %and_ln29316_2, i6 %add_ln691, i6 %select_ln29316

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split201:35 %add_ln691_141 = add i4 %select_ln29317, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_141"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split201:36 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_5_3_x1_loop_4_PE_wrapper_5_3_x1_loop_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:37 %or_ln890 = or i1 %and_ln29317, i1 %and_ln29316_2

]]></Node>
<StgValue><ssdm name="or_ln890"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split201:38 %or_ln890_41 = or i1 %or_ln890, i1 %or_ln29316

]]></Node>
<StgValue><ssdm name="or_ln890_41"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split201:39 %select_ln890_201 = select i1 %or_ln890_41, i4 0, i4 %c7_V

]]></Node>
<StgValue><ssdm name="select_ln890_201"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split201:40 %select_ln890_202 = select i1 %and_ln29317, i4 %add_ln691_141, i4 %select_ln29317

]]></Node>
<StgValue><ssdm name="select_ln890_202"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="4">
<![CDATA[
.split201:41 %zext_ln890 = zext i4 %select_ln890_202

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="4">
<![CDATA[
.split201:42 %empty_2806 = trunc i4 %select_ln890_201

]]></Node>
<StgValue><ssdm name="empty_2806"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split201:43 %tmp_83_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty_2806, i3 0

]]></Node>
<StgValue><ssdm name="tmp_83_cast"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split201:44 %empty_2807 = add i6 %tmp_83_cast, i6 %zext_ln890

]]></Node>
<StgValue><ssdm name="empty_2807"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="6">
<![CDATA[
.split201:45 %p_cast = zext i6 %empty_2807

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split201:46 %local_C_addr = getelementptr i16 %local_C, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="local_C_addr"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split201:47 %specloopname_ln29368 = specloopname void @_ssdm_op_SpecLoopName, void @empty_675

]]></Node>
<StgValue><ssdm name="specloopname_ln29368"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split201:48 %tmp_27 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_5_3_x168

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
.split201:49 %br_ln29328 = br void

]]></Node>
<StgValue><ssdm name="br_ln29328"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %n_V = phi i6 %add_ln691_142, void %.split, i6 0, void %.split201

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_s = phi i512 %zext_ln1497, void %.split, i512 %tmp_27, void %.split201

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln691_142 = add i6 %n_V, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_142"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %icmp_ln878 = icmp_eq  i6 %n_V, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln29328 = br i1 %icmp_ln878, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln29328"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="6">
<![CDATA[
.split:0 %zext_ln878 = zext i6 %n_V

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:1 %specpipeline_ln708 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_62

]]></Node>
<StgValue><ssdm name="specpipeline_ln708"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_678

]]></Node>
<StgValue><ssdm name="specloopname_ln708"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="512">
<![CDATA[
.split:3 %trunc_ln708 = trunc i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln708"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %local_A_0_addr_692 = getelementptr i16 %local_A_0, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="local_A_0_addr_692"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
.split:5 %store_ln29334 = store i16 %trunc_ln708, i5 %local_A_0_addr_692

]]></Node>
<StgValue><ssdm name="store_ln29334"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="496" op_0_bw="496" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:6 %r = partselect i496 @_ssdm_op_PartSelect.i496.i512.i32.i32, i512 %p_Val2_s, i32 16, i32 511

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="512" op_0_bw="496">
<![CDATA[
.split:7 %zext_ln1497 = zext i496 %r

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
.split:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="186" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:0 %tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_5_3_x1124

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln29341 = br void

]]></Node>
<StgValue><ssdm name="br_ln29341"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %n_V_21 = phi i6 %add_ln691_143, void %.split189, i6 0, void

]]></Node>
<StgValue><ssdm name="n_V_21"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_21 = phi i512 %zext_ln1497_21, void %.split189, i512 %tmp, void

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln691_143 = add i6 %n_V_21, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_143"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %icmp_ln878_21 = icmp_eq  i6 %n_V_21, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln878_21"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln29341 = br i1 %icmp_ln878_21, void %.split189, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln29341"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="6">
<![CDATA[
.split189:0 %zext_ln878_21 = zext i6 %n_V_21

]]></Node>
<StgValue><ssdm name="zext_ln878_21"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split189:1 %specpipeline_ln708 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_62

]]></Node>
<StgValue><ssdm name="specpipeline_ln708"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split189:2 %specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_456

]]></Node>
<StgValue><ssdm name="specloopname_ln708"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="512">
<![CDATA[
.split189:3 %trunc_ln708_21 = trunc i512 %p_Val2_21

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split189:4 %local_B_0_addr_692 = getelementptr i16 %local_B_0, i64 0, i64 %zext_ln878_21

]]></Node>
<StgValue><ssdm name="local_B_0_addr_692"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
.split189:5 %store_ln29347 = store i16 %trunc_ln708_21, i5 %local_B_0_addr_692

]]></Node>
<StgValue><ssdm name="store_ln29347"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="496" op_0_bw="496" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split189:6 %r_21 = partselect i496 @_ssdm_op_PartSelect.i496.i512.i32.i32, i512 %p_Val2_21, i32 16, i32 511

]]></Node>
<StgValue><ssdm name="r_21"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="512" op_0_bw="496">
<![CDATA[
.split189:7 %zext_ln1497_21 = zext i496 %r_21

]]></Node>
<StgValue><ssdm name="zext_ln1497_21"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
.split189:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="203" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln29317_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="6">
<![CDATA[
._crit_edge:0 %local_C_load = load i6 %local_C_addr

]]></Node>
<StgValue><ssdm name="local_C_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="204" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln29317_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="6">
<![CDATA[
._crit_edge:0 %local_C_load = load i6 %local_C_addr

]]></Node>
<StgValue><ssdm name="local_C_load"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:1 %select_ln29353 = select i1 %select_ln29317_1, i16 0, i16 %local_C_load

]]></Node>
<StgValue><ssdm name="select_ln29353"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:2 %br_ln29357 = br void

]]></Node>
<StgValue><ssdm name="br_ln29357"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c8_V = phi i6 %add_ln691_144, void %.split191, i6 0, void %._crit_edge

]]></Node>
<StgValue><ssdm name="c8_V"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1 %empty = phi i16 %add_ln29358, void %.split191, i16 %select_ln29353, void %._crit_edge

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln691_144 = add i6 %c8_V, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_144"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %icmp_ln890_145 = icmp_eq  i6 %c8_V, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_145"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln29357 = br i1 %icmp_ln890_145, void %.split191, void %mergeST

]]></Node>
<StgValue><ssdm name="br_ln29357"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="6">
<![CDATA[
.split191:0 %zext_ln890_21 = zext i6 %c8_V

]]></Node>
<StgValue><ssdm name="zext_ln890_21"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split191:3 %local_A_0_addr_693 = getelementptr i16 %local_A_0, i64 0, i64 %zext_ln890_21

]]></Node>
<StgValue><ssdm name="local_A_0_addr_693"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="5">
<![CDATA[
.split191:4 %local_A_0_load = load i5 %local_A_0_addr_693

]]></Node>
<StgValue><ssdm name="local_A_0_load"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split191:5 %local_B_0_addr_693 = getelementptr i16 %local_B_0, i64 0, i64 %zext_ln890_21

]]></Node>
<StgValue><ssdm name="local_B_0_addr_693"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="5">
<![CDATA[
.split191:6 %local_B_0_load = load i5 %local_B_0_addr_693

]]></Node>
<StgValue><ssdm name="local_B_0_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="218" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="5">
<![CDATA[
.split191:4 %local_A_0_load = load i5 %local_A_0_addr_693

]]></Node>
<StgValue><ssdm name="local_A_0_load"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="5">
<![CDATA[
.split191:6 %local_B_0_load = load i5 %local_B_0_addr_693

]]></Node>
<StgValue><ssdm name="local_B_0_load"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split191:7 %mul_ln29358 = mul i16 %local_B_0_load, i16 %local_A_0_load

]]></Node>
<StgValue><ssdm name="mul_ln29358"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="221" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split191:7 %mul_ln29358 = mul i16 %local_B_0_load, i16 %local_A_0_load

]]></Node>
<StgValue><ssdm name="mul_ln29358"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="222" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split191:7 %mul_ln29358 = mul i16 %local_B_0_load, i16 %local_A_0_load

]]></Node>
<StgValue><ssdm name="mul_ln29358"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split191:8 %add_ln29358 = add i16 %mul_ln29358, i16 %empty

]]></Node>
<StgValue><ssdm name="add_ln29358"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split191:1 %specpipeline_ln29357 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_62

]]></Node>
<StgValue><ssdm name="specpipeline_ln29357"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split191:2 %specloopname_ln29357 = specloopname void @_ssdm_op_SpecLoopName, void @empty_624

]]></Node>
<StgValue><ssdm name="specloopname_ln29357"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split191:8 %add_ln29358 = add i16 %mul_ln29358, i16 %empty

]]></Node>
<StgValue><ssdm name="add_ln29358"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
.split191:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="228" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
mergeST:0 %store_ln29355 = store i16 %empty, i6 %local_C_addr

]]></Node>
<StgValue><ssdm name="store_ln29355"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
mergeST:1 %br_ln29361 = br i1 %select_ln29317_2, void %._crit_edge1, void

]]></Node>
<StgValue><ssdm name="br_ln29361"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln29317_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_5_3_x1193, i16 %empty

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln29317_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln29362 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln29362"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:0 %v1_V = load i5 %local_B_0_addr

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:1 %v2_V_4930 = load i5 %local_B_0_addr_661

]]></Node>
<StgValue><ssdm name="v2_V_4930"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:34 %v1_V_41 = load i5 %local_A_0_addr

]]></Node>
<StgValue><ssdm name="v1_V_41"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:35 %v2_V_4961 = load i5 %local_A_0_addr_661

]]></Node>
<StgValue><ssdm name="v2_V_4961"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge1:68 %add_ln691_145 = add i4 %select_ln890_201, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_145"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln29317_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1:69 %add_ln890 = add i8 %indvar_flatten, i8 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge1:70 %select_ln890_203 = select i1 %or_ln29317_1, i8 1, i8 %add_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_203"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln29316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge1:71 %add_ln890_121 = add i13 %indvar_flatten13, i13 1

]]></Node>
<StgValue><ssdm name="add_ln890_121"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge1:72 %select_ln890_204 = select i1 %or_ln29316, i13 1, i13 %add_ln890_121

]]></Node>
<StgValue><ssdm name="select_ln890_204"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1:73 %add_ln890_122 = add i17 %indvar_flatten39, i17 1

]]></Node>
<StgValue><ssdm name="add_ln890_122"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1:74 %select_ln890_205 = select i1 %icmp_ln890_142, i17 1, i17 %add_ln890_122

]]></Node>
<StgValue><ssdm name="select_ln890_205"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="243" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:0 %v1_V = load i5 %local_B_0_addr

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:1 %v2_V_4930 = load i5 %local_B_0_addr_661

]]></Node>
<StgValue><ssdm name="v2_V_4930"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:2 %v2_V_4929 = load i5 %local_B_0_addr_662

]]></Node>
<StgValue><ssdm name="v2_V_4929"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:3 %v2_V_4928 = load i5 %local_B_0_addr_663

]]></Node>
<StgValue><ssdm name="v2_V_4928"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:34 %v1_V_41 = load i5 %local_A_0_addr

]]></Node>
<StgValue><ssdm name="v1_V_41"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:35 %v2_V_4961 = load i5 %local_A_0_addr_661

]]></Node>
<StgValue><ssdm name="v2_V_4961"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:36 %v2_V_4960 = load i5 %local_A_0_addr_662

]]></Node>
<StgValue><ssdm name="v2_V_4960"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:37 %v2_V_4959 = load i5 %local_A_0_addr_663

]]></Node>
<StgValue><ssdm name="v2_V_4959"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="251" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:2 %v2_V_4929 = load i5 %local_B_0_addr_662

]]></Node>
<StgValue><ssdm name="v2_V_4929"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:3 %v2_V_4928 = load i5 %local_B_0_addr_663

]]></Node>
<StgValue><ssdm name="v2_V_4928"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:4 %v2_V_4927 = load i5 %local_B_0_addr_664

]]></Node>
<StgValue><ssdm name="v2_V_4927"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:5 %v2_V_4926 = load i5 %local_B_0_addr_665

]]></Node>
<StgValue><ssdm name="v2_V_4926"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:36 %v2_V_4960 = load i5 %local_A_0_addr_662

]]></Node>
<StgValue><ssdm name="v2_V_4960"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:37 %v2_V_4959 = load i5 %local_A_0_addr_663

]]></Node>
<StgValue><ssdm name="v2_V_4959"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:38 %v2_V_4958 = load i5 %local_A_0_addr_664

]]></Node>
<StgValue><ssdm name="v2_V_4958"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:39 %v2_V_4957 = load i5 %local_A_0_addr_665

]]></Node>
<StgValue><ssdm name="v2_V_4957"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="259" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:4 %v2_V_4927 = load i5 %local_B_0_addr_664

]]></Node>
<StgValue><ssdm name="v2_V_4927"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:5 %v2_V_4926 = load i5 %local_B_0_addr_665

]]></Node>
<StgValue><ssdm name="v2_V_4926"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:6 %v2_V_4925 = load i5 %local_B_0_addr_666

]]></Node>
<StgValue><ssdm name="v2_V_4925"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:7 %v2_V_4924 = load i5 %local_B_0_addr_667

]]></Node>
<StgValue><ssdm name="v2_V_4924"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:38 %v2_V_4958 = load i5 %local_A_0_addr_664

]]></Node>
<StgValue><ssdm name="v2_V_4958"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:39 %v2_V_4957 = load i5 %local_A_0_addr_665

]]></Node>
<StgValue><ssdm name="v2_V_4957"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:40 %v2_V_4956 = load i5 %local_A_0_addr_666

]]></Node>
<StgValue><ssdm name="v2_V_4956"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:41 %v2_V_4955 = load i5 %local_A_0_addr_667

]]></Node>
<StgValue><ssdm name="v2_V_4955"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="267" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:6 %v2_V_4925 = load i5 %local_B_0_addr_666

]]></Node>
<StgValue><ssdm name="v2_V_4925"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:7 %v2_V_4924 = load i5 %local_B_0_addr_667

]]></Node>
<StgValue><ssdm name="v2_V_4924"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:8 %v2_V_4923 = load i5 %local_B_0_addr_668

]]></Node>
<StgValue><ssdm name="v2_V_4923"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:9 %v2_V_4922 = load i5 %local_B_0_addr_669

]]></Node>
<StgValue><ssdm name="v2_V_4922"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:40 %v2_V_4956 = load i5 %local_A_0_addr_666

]]></Node>
<StgValue><ssdm name="v2_V_4956"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:41 %v2_V_4955 = load i5 %local_A_0_addr_667

]]></Node>
<StgValue><ssdm name="v2_V_4955"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:42 %v2_V_4954 = load i5 %local_A_0_addr_668

]]></Node>
<StgValue><ssdm name="v2_V_4954"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:43 %v2_V_4953 = load i5 %local_A_0_addr_669

]]></Node>
<StgValue><ssdm name="v2_V_4953"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="275" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:8 %v2_V_4923 = load i5 %local_B_0_addr_668

]]></Node>
<StgValue><ssdm name="v2_V_4923"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:9 %v2_V_4922 = load i5 %local_B_0_addr_669

]]></Node>
<StgValue><ssdm name="v2_V_4922"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:10 %v2_V_4921 = load i5 %local_B_0_addr_670

]]></Node>
<StgValue><ssdm name="v2_V_4921"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:11 %v2_V_4920 = load i5 %local_B_0_addr_671

]]></Node>
<StgValue><ssdm name="v2_V_4920"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:42 %v2_V_4954 = load i5 %local_A_0_addr_668

]]></Node>
<StgValue><ssdm name="v2_V_4954"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:43 %v2_V_4953 = load i5 %local_A_0_addr_669

]]></Node>
<StgValue><ssdm name="v2_V_4953"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:44 %v2_V_4952 = load i5 %local_A_0_addr_670

]]></Node>
<StgValue><ssdm name="v2_V_4952"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:45 %v2_V_4951 = load i5 %local_A_0_addr_671

]]></Node>
<StgValue><ssdm name="v2_V_4951"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="283" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:10 %v2_V_4921 = load i5 %local_B_0_addr_670

]]></Node>
<StgValue><ssdm name="v2_V_4921"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:11 %v2_V_4920 = load i5 %local_B_0_addr_671

]]></Node>
<StgValue><ssdm name="v2_V_4920"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:12 %v2_V_4919 = load i5 %local_B_0_addr_672

]]></Node>
<StgValue><ssdm name="v2_V_4919"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:13 %v2_V_4918 = load i5 %local_B_0_addr_673

]]></Node>
<StgValue><ssdm name="v2_V_4918"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:44 %v2_V_4952 = load i5 %local_A_0_addr_670

]]></Node>
<StgValue><ssdm name="v2_V_4952"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:45 %v2_V_4951 = load i5 %local_A_0_addr_671

]]></Node>
<StgValue><ssdm name="v2_V_4951"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:46 %v2_V_4950 = load i5 %local_A_0_addr_672

]]></Node>
<StgValue><ssdm name="v2_V_4950"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:47 %v2_V_4949 = load i5 %local_A_0_addr_673

]]></Node>
<StgValue><ssdm name="v2_V_4949"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="291" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:12 %v2_V_4919 = load i5 %local_B_0_addr_672

]]></Node>
<StgValue><ssdm name="v2_V_4919"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:13 %v2_V_4918 = load i5 %local_B_0_addr_673

]]></Node>
<StgValue><ssdm name="v2_V_4918"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:14 %v2_V_4917 = load i5 %local_B_0_addr_674

]]></Node>
<StgValue><ssdm name="v2_V_4917"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:15 %v2_V_4916 = load i5 %local_B_0_addr_675

]]></Node>
<StgValue><ssdm name="v2_V_4916"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:46 %v2_V_4950 = load i5 %local_A_0_addr_672

]]></Node>
<StgValue><ssdm name="v2_V_4950"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:47 %v2_V_4949 = load i5 %local_A_0_addr_673

]]></Node>
<StgValue><ssdm name="v2_V_4949"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:48 %v2_V_4948 = load i5 %local_A_0_addr_674

]]></Node>
<StgValue><ssdm name="v2_V_4948"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:49 %v2_V_4947 = load i5 %local_A_0_addr_675

]]></Node>
<StgValue><ssdm name="v2_V_4947"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="299" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:14 %v2_V_4917 = load i5 %local_B_0_addr_674

]]></Node>
<StgValue><ssdm name="v2_V_4917"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:15 %v2_V_4916 = load i5 %local_B_0_addr_675

]]></Node>
<StgValue><ssdm name="v2_V_4916"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:16 %v2_V_4915 = load i5 %local_B_0_addr_676

]]></Node>
<StgValue><ssdm name="v2_V_4915"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:17 %v2_V_4914 = load i5 %local_B_0_addr_677

]]></Node>
<StgValue><ssdm name="v2_V_4914"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:48 %v2_V_4948 = load i5 %local_A_0_addr_674

]]></Node>
<StgValue><ssdm name="v2_V_4948"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:49 %v2_V_4947 = load i5 %local_A_0_addr_675

]]></Node>
<StgValue><ssdm name="v2_V_4947"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:50 %v2_V_4946 = load i5 %local_A_0_addr_676

]]></Node>
<StgValue><ssdm name="v2_V_4946"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:51 %v2_V_4945 = load i5 %local_A_0_addr_677

]]></Node>
<StgValue><ssdm name="v2_V_4945"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="307" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:16 %v2_V_4915 = load i5 %local_B_0_addr_676

]]></Node>
<StgValue><ssdm name="v2_V_4915"/></StgValue>
</operation>

<operation id="308" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:17 %v2_V_4914 = load i5 %local_B_0_addr_677

]]></Node>
<StgValue><ssdm name="v2_V_4914"/></StgValue>
</operation>

<operation id="309" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:18 %v2_V_4913 = load i5 %local_B_0_addr_678

]]></Node>
<StgValue><ssdm name="v2_V_4913"/></StgValue>
</operation>

<operation id="310" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:19 %v2_V_4912 = load i5 %local_B_0_addr_679

]]></Node>
<StgValue><ssdm name="v2_V_4912"/></StgValue>
</operation>

<operation id="311" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:50 %v2_V_4946 = load i5 %local_A_0_addr_676

]]></Node>
<StgValue><ssdm name="v2_V_4946"/></StgValue>
</operation>

<operation id="312" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:51 %v2_V_4945 = load i5 %local_A_0_addr_677

]]></Node>
<StgValue><ssdm name="v2_V_4945"/></StgValue>
</operation>

<operation id="313" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:52 %v2_V_4944 = load i5 %local_A_0_addr_678

]]></Node>
<StgValue><ssdm name="v2_V_4944"/></StgValue>
</operation>

<operation id="314" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:53 %v2_V_4943 = load i5 %local_A_0_addr_679

]]></Node>
<StgValue><ssdm name="v2_V_4943"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="315" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:18 %v2_V_4913 = load i5 %local_B_0_addr_678

]]></Node>
<StgValue><ssdm name="v2_V_4913"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:19 %v2_V_4912 = load i5 %local_B_0_addr_679

]]></Node>
<StgValue><ssdm name="v2_V_4912"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:20 %v2_V_4911 = load i5 %local_B_0_addr_680

]]></Node>
<StgValue><ssdm name="v2_V_4911"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:21 %v2_V_4910 = load i5 %local_B_0_addr_681

]]></Node>
<StgValue><ssdm name="v2_V_4910"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:52 %v2_V_4944 = load i5 %local_A_0_addr_678

]]></Node>
<StgValue><ssdm name="v2_V_4944"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:53 %v2_V_4943 = load i5 %local_A_0_addr_679

]]></Node>
<StgValue><ssdm name="v2_V_4943"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:54 %v2_V_4942 = load i5 %local_A_0_addr_680

]]></Node>
<StgValue><ssdm name="v2_V_4942"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:55 %v2_V_4941 = load i5 %local_A_0_addr_681

]]></Node>
<StgValue><ssdm name="v2_V_4941"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="323" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:20 %v2_V_4911 = load i5 %local_B_0_addr_680

]]></Node>
<StgValue><ssdm name="v2_V_4911"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:21 %v2_V_4910 = load i5 %local_B_0_addr_681

]]></Node>
<StgValue><ssdm name="v2_V_4910"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:22 %v2_V_4909 = load i5 %local_B_0_addr_682

]]></Node>
<StgValue><ssdm name="v2_V_4909"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:23 %v2_V_4908 = load i5 %local_B_0_addr_683

]]></Node>
<StgValue><ssdm name="v2_V_4908"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:54 %v2_V_4942 = load i5 %local_A_0_addr_680

]]></Node>
<StgValue><ssdm name="v2_V_4942"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:55 %v2_V_4941 = load i5 %local_A_0_addr_681

]]></Node>
<StgValue><ssdm name="v2_V_4941"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:56 %v2_V_4940 = load i5 %local_A_0_addr_682

]]></Node>
<StgValue><ssdm name="v2_V_4940"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:57 %v2_V_4939 = load i5 %local_A_0_addr_683

]]></Node>
<StgValue><ssdm name="v2_V_4939"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="331" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:22 %v2_V_4909 = load i5 %local_B_0_addr_682

]]></Node>
<StgValue><ssdm name="v2_V_4909"/></StgValue>
</operation>

<operation id="332" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:23 %v2_V_4908 = load i5 %local_B_0_addr_683

]]></Node>
<StgValue><ssdm name="v2_V_4908"/></StgValue>
</operation>

<operation id="333" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:24 %v2_V_4907 = load i5 %local_B_0_addr_684

]]></Node>
<StgValue><ssdm name="v2_V_4907"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:25 %v2_V_4906 = load i5 %local_B_0_addr_685

]]></Node>
<StgValue><ssdm name="v2_V_4906"/></StgValue>
</operation>

<operation id="335" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:56 %v2_V_4940 = load i5 %local_A_0_addr_682

]]></Node>
<StgValue><ssdm name="v2_V_4940"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:57 %v2_V_4939 = load i5 %local_A_0_addr_683

]]></Node>
<StgValue><ssdm name="v2_V_4939"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:58 %v2_V_4938 = load i5 %local_A_0_addr_684

]]></Node>
<StgValue><ssdm name="v2_V_4938"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:59 %v2_V_4937 = load i5 %local_A_0_addr_685

]]></Node>
<StgValue><ssdm name="v2_V_4937"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="339" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:24 %v2_V_4907 = load i5 %local_B_0_addr_684

]]></Node>
<StgValue><ssdm name="v2_V_4907"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:25 %v2_V_4906 = load i5 %local_B_0_addr_685

]]></Node>
<StgValue><ssdm name="v2_V_4906"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:26 %v2_V_4905 = load i5 %local_B_0_addr_686

]]></Node>
<StgValue><ssdm name="v2_V_4905"/></StgValue>
</operation>

<operation id="342" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:27 %v2_V_4904 = load i5 %local_B_0_addr_687

]]></Node>
<StgValue><ssdm name="v2_V_4904"/></StgValue>
</operation>

<operation id="343" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:58 %v2_V_4938 = load i5 %local_A_0_addr_684

]]></Node>
<StgValue><ssdm name="v2_V_4938"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:59 %v2_V_4937 = load i5 %local_A_0_addr_685

]]></Node>
<StgValue><ssdm name="v2_V_4937"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:60 %v2_V_4936 = load i5 %local_A_0_addr_686

]]></Node>
<StgValue><ssdm name="v2_V_4936"/></StgValue>
</operation>

<operation id="346" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:61 %v2_V_4935 = load i5 %local_A_0_addr_687

]]></Node>
<StgValue><ssdm name="v2_V_4935"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="347" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:26 %v2_V_4905 = load i5 %local_B_0_addr_686

]]></Node>
<StgValue><ssdm name="v2_V_4905"/></StgValue>
</operation>

<operation id="348" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:27 %v2_V_4904 = load i5 %local_B_0_addr_687

]]></Node>
<StgValue><ssdm name="v2_V_4904"/></StgValue>
</operation>

<operation id="349" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:28 %v2_V_4903 = load i5 %local_B_0_addr_688

]]></Node>
<StgValue><ssdm name="v2_V_4903"/></StgValue>
</operation>

<operation id="350" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:29 %v2_V_4902 = load i5 %local_B_0_addr_689

]]></Node>
<StgValue><ssdm name="v2_V_4902"/></StgValue>
</operation>

<operation id="351" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:60 %v2_V_4936 = load i5 %local_A_0_addr_686

]]></Node>
<StgValue><ssdm name="v2_V_4936"/></StgValue>
</operation>

<operation id="352" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:61 %v2_V_4935 = load i5 %local_A_0_addr_687

]]></Node>
<StgValue><ssdm name="v2_V_4935"/></StgValue>
</operation>

<operation id="353" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:62 %v2_V_4934 = load i5 %local_A_0_addr_688

]]></Node>
<StgValue><ssdm name="v2_V_4934"/></StgValue>
</operation>

<operation id="354" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:63 %v2_V_4933 = load i5 %local_A_0_addr_689

]]></Node>
<StgValue><ssdm name="v2_V_4933"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="355" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:28 %v2_V_4903 = load i5 %local_B_0_addr_688

]]></Node>
<StgValue><ssdm name="v2_V_4903"/></StgValue>
</operation>

<operation id="356" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:29 %v2_V_4902 = load i5 %local_B_0_addr_689

]]></Node>
<StgValue><ssdm name="v2_V_4902"/></StgValue>
</operation>

<operation id="357" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:30 %v2_V_4901 = load i5 %local_B_0_addr_690

]]></Node>
<StgValue><ssdm name="v2_V_4901"/></StgValue>
</operation>

<operation id="358" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:31 %v2_V = load i5 %local_B_0_addr_691

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="359" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:62 %v2_V_4934 = load i5 %local_A_0_addr_688

]]></Node>
<StgValue><ssdm name="v2_V_4934"/></StgValue>
</operation>

<operation id="360" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:63 %v2_V_4933 = load i5 %local_A_0_addr_689

]]></Node>
<StgValue><ssdm name="v2_V_4933"/></StgValue>
</operation>

<operation id="361" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:64 %v2_V_4932 = load i5 %local_A_0_addr_690

]]></Node>
<StgValue><ssdm name="v2_V_4932"/></StgValue>
</operation>

<operation id="362" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:65 %v2_V_4931 = load i5 %local_A_0_addr_691

]]></Node>
<StgValue><ssdm name="v2_V_4931"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="363" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:30 %v2_V_4901 = load i5 %local_B_0_addr_690

]]></Node>
<StgValue><ssdm name="v2_V_4901"/></StgValue>
</operation>

<operation id="364" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:31 %v2_V = load i5 %local_B_0_addr_691

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="365" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16">
<![CDATA[
._crit_edge1:32 %p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %v1_V, i16 %v2_V_4930, i16 %v2_V_4929, i16 %v2_V_4928, i16 %v2_V_4927, i16 %v2_V_4926, i16 %v2_V_4925, i16 %v2_V_4924, i16 %v2_V_4923, i16 %v2_V_4922, i16 %v2_V_4921, i16 %v2_V_4920, i16 %v2_V_4919, i16 %v2_V_4918, i16 %v2_V_4917, i16 %v2_V_4916, i16 %v2_V_4915, i16 %v2_V_4914, i16 %v2_V_4913, i16 %v2_V_4912, i16 %v2_V_4911, i16 %v2_V_4910, i16 %v2_V_4909, i16 %v2_V_4908, i16 %v2_V_4907, i16 %v2_V_4906, i16 %v2_V_4905, i16 %v2_V_4904, i16 %v2_V_4903, i16 %v2_V_4902, i16 %v2_V_4901, i16 %v2_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="366" st_id="30" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
._crit_edge1:33 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_6_3_x1125, i512 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="367" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:64 %v2_V_4932 = load i5 %local_A_0_addr_690

]]></Node>
<StgValue><ssdm name="v2_V_4932"/></StgValue>
</operation>

<operation id="368" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge1:65 %v2_V_4931 = load i5 %local_A_0_addr_691

]]></Node>
<StgValue><ssdm name="v2_V_4931"/></StgValue>
</operation>

<operation id="369" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16">
<![CDATA[
._crit_edge1:66 %p_Result_41 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %v1_V_41, i16 %v2_V_4961, i16 %v2_V_4960, i16 %v2_V_4959, i16 %v2_V_4958, i16 %v2_V_4957, i16 %v2_V_4956, i16 %v2_V_4955, i16 %v2_V_4954, i16 %v2_V_4953, i16 %v2_V_4952, i16 %v2_V_4951, i16 %v2_V_4950, i16 %v2_V_4949, i16 %v2_V_4948, i16 %v2_V_4947, i16 %v2_V_4946, i16 %v2_V_4945, i16 %v2_V_4944, i16 %v2_V_4943, i16 %v2_V_4942, i16 %v2_V_4941, i16 %v2_V_4940, i16 %v2_V_4939, i16 %v2_V_4938, i16 %v2_V_4937, i16 %v2_V_4936, i16 %v2_V_4935, i16 %v2_V_4934, i16 %v2_V_4933, i16 %v2_V_4932, i16 %v2_V_4931

]]></Node>
<StgValue><ssdm name="p_Result_41"/></StgValue>
</operation>

<operation id="370" st_id="30" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
._crit_edge1:67 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_5_4_x169, i512 %p_Result_41

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="371" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1:75 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
