First Layout: /run/media/malay/6be2233d-18c3-46f3-acec-b4e06d2e1a6a/ManjaroWork/VLSI/MPW-2/caravel_comparator/checks/user_analog_project_wrapper_empty_erased.gds
Second Layout: /run/media/malay/6be2233d-18c3-46f3-acec-b4e06d2e1a6a/ManjaroWork/VLSI/MPW-2/caravel_comparator/checks/user_analog_project_wrapper_erased.gds
Design Name: user_analog_project_wrapper
Output GDS will be: /run/media/malay/6be2233d-18c3-46f3-acec-b4e06d2e1a6a/ManjaroWork/VLSI/MPW-2/caravel_comparator/checks/user_analog_project_wrapper.xor.gds
Reading /run/media/malay/6be2233d-18c3-46f3-acec-b4e06d2e1a6a/ManjaroWork/VLSI/MPW-2/caravel_comparator/checks/user_analog_project_wrapper_empty_erased.gds ..
Reading /run/media/malay/6be2233d-18c3-46f3-acec-b4e06d2e1a6a/ManjaroWork/VLSI/MPW-2/caravel_comparator/checks/user_analog_project_wrapper_erased.gds ..
--- Running XOR for 235/4 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 0
"_output" in: xor.drc:41
Elapsed: 0.000s
--- Running XOR for 69/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 0
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 70/20 ---
"_input" in: xor.drc:38
Elapsed: 0.000s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.000s
XOR differences: 0
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 81/14 ---
"_input" in: xor.drc:38
Elapsed: 0.000s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.000s
XOR differences: 0
"_output" in: xor.drc:41
Elapsed: 0.010s
Writing layout file: /run/media/malay/6be2233d-18c3-46f3-acec-b4e06d2e1a6a/ManjaroWork/VLSI/MPW-2/caravel_comparator/checks/user_analog_project_wrapper.xor.gds ..
Total run time: 0.100s
