# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../cnn2.srcs/sources_1/ip/blk_mem_gen_5/sim/blk_mem_gen_5.v" \
"../../../../cnn2.srcs/sources_1/ip/blk_mem_gen_4/sim/blk_mem_gen_4.v" \
"../../../../cnn2.srcs/sources_1/ip/blk_mem_gen_3/sim/blk_mem_gen_3.v" \
"../../../../cnn2.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" \
"../../../../cnn2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \

sv xil_defaultlib  \
"../../../../cnn2.srcs/sources_1/new/top_module.sv" \
"../../../../cnn2.srcs/sim_1/new/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
