// Seed: 453017429
module module_0 (
    id_1,
    id_2,
    module_0
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1'b0 == 1'h0;
endmodule
module module_1 (
    output wand id_0,
    output uwire id_1,
    input tri0 id_2,
    output logic id_3,
    input wand id_4,
    input tri id_5,
    input tri0 id_6,
    output wire id_7,
    input supply1 id_8,
    output wand id_9,
    output logic id_10,
    output wand id_11,
    output supply0 id_12,
    input tri1 id_13,
    input wire id_14,
    input logic id_15,
    input wor id_16
);
  wire id_18;
  initial begin : LABEL_0
    id_10 <= 1;
    id_3  <= id_15;
  end
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18
  );
  assign modCall_1.id_2 = 0;
endmodule
