////==================================================
//// This file contains the Excluded objects
//// Generated By User: aradan
//// Format Version: 2
//// Date: Fri Jan 21 11:19:22 2022
//// ExclMode: default
////==================================================
//CHECKSUM: "3556520689 3205186690"
//INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dlpc.udlpc.udlpc_cbus_slave.udlpc_bphyc_basecfg
//ANNOTATION: " dft_bypassArb_cfgclk is tied to 0 "
//Condition 8 "2145347065" "(dft_bypassArb_cfgclk ? 8'b0 : ((((rdEn_cntr[2] & (~rdEn_cntr[1])) & (~rdEn_cntr[0]))) ? rdData_hold[31:24] : ((((rdEn_cntr[2] & (~rdEn_cntr[1])) & rdEn_cntr[0])) ? rdData_hold[23:16] : ((((rdEn_cntr[2] & rdEn_cntr[1]) & (~rdEn_cntr[0]))) ? rdData_hold[15:8] : ((((rdEn_cntr[2] & rdEn_cntr[1]) & rdEn_cntr[0])) ? rdData_hold[7:0] : 8'b0))))) 1 -1" (2 "1")
//ANNOTATION: " dft_req_cfgclk is tied to 0, so FSM does not change state "
//Condition 7 "61768663" "(((regArbFsm_state[1] & (~regArbFsm_state[0]))) ? (((((~dft_cycle_cntr[2]) & (~dft_cycle_cntr[1])) & dft_cycle_cntr[0]) & (~dft_reg_op))) : 1'b0) 1 -1" (2 "1")
//ANNOTATION: " dft_req_cfgclk is tied to 0, so FSM does not change state "
//Condition 7 "61768663" "(((regArbFsm_state[1] & (~regArbFsm_state[0]))) ? (((((~dft_cycle_cntr[2]) & (~dft_cycle_cntr[1])) & dft_cycle_cntr[0]) & (~dft_reg_op))) : 1'b0) 1 -1" (1 "0")
//ANNOTATION: " dft_req_cfgclk is tied to 0, so FSM does not change state "
//Condition 6 "989662965" "((((~regArbFsm_state[1]) & (~regArbFsm_state[0]))) ? ((((~rdEn_cntr[2]) & rdEn_cntr[1]) & (~rdEn_cntr[0]))) : (((regArbFsm_state[1] & (~regArbFsm_state[0]))) ? (((((~dft_cycle_cntr[2]) & (~dft_cycle_cntr[1])) & dft_cycle_cntr[0]) & (~dft_reg_op))) : 1'b0)) 1 -1" (1 "0")
//ANNOTATION: " dft_req_cfgclk is tied to 0, so FSM does not change state "
//Condition 5 "2828924640" "(((regArbFsm_state[1] & (~regArbFsm_state[0]))) ? (((((~dft_cycle_cntr[2]) & (~dft_cycle_cntr[1])) & dft_cycle_cntr[0]) & dft_reg_op)) : 1'b0) 1 -1" (2 "1")
//ANNOTATION: " dft_req_cfgclk is tied to 0, so FSM does not change state "
//Condition 5 "2828924640" "(((regArbFsm_state[1] & (~regArbFsm_state[0]))) ? (((((~dft_cycle_cntr[2]) & (~dft_cycle_cntr[1])) & dft_cycle_cntr[0]) & dft_reg_op)) : 1'b0) 1 -1" (1 "0")
//ANNOTATION: " dft_req_cfgclk is tied to 0, so FSM does not change state "
//Condition 4 "3092008340" "((((~regArbFsm_state[1]) & (~regArbFsm_state[0]))) ? (((wrEn_cntr[2] & wrEn_cntr[1]) & (~wrEn_cntr[0]))) : (((regArbFsm_state[1] & (~regArbFsm_state[0]))) ? (((((~dft_cycle_cntr[2]) & (~dft_cycle_cntr[1])) & dft_cycle_cntr[0]) & dft_reg_op)) : 1'b0)) 1 -1" (1 "0")
//ANNOTATION: " def_req_pending is always 0 "
//Condition 3 "1041119802" "((((core_req_pending & (rdEn_cntr == 3'b011)) & reg_rdData_ready)) || ((dft_req_pending & (dft_cycle_cntr == 3'b010)))) 1 -1" (2 "01")
//Condition 7 "61768663" "(((regArbFsm_state[1] & (~regArbFsm_state[0]))) ? (((((~dft_cycle_cntr[2]) & (~dft_cycle_cntr[1])) & dft_cycle_cntr[0]) & (~dft_reg_op))) : 1'b0) 1 -1"
//Condition 5 "2828924640" "(((regArbFsm_state[1] & (~regArbFsm_state[0]))) ? (((((~dft_cycle_cntr[2]) & (~dft_cycle_cntr[1])) & dft_cycle_cntr[0]) & dft_reg_op)) : 1'b0) 1 -1"
//CHECKSUM: "3556520689 1266748792"
//INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dlpc.udlpc.udlpc_cbus_slave.udlpc_bphyc_basecfg
//Fsm regArbFsm_state "1266748792"
//ANNOTATION: " FSM never goes to DFT mstr state so it cannot go to this state as well. "
//State REGARB_FSM_DFT_REQ_ARB "1"
//Fsm regArbFsm_state "1266748792"
//ANNOTATION: " dft_req_cfgclk is tied to 0, so FSM cannot go to this state "
//State REGARB_FSM_DFT_RELINQ_ARB "3"
//Fsm regArbFsm_state "1266748792"
//ANNOTATION: " dft_req_cfgclk is tied to 0, so FSM cannot go to this state "
//State REGARB_FSM_DFT_MSTR "2"
//Fsm regArbFsm_state "1266748792"
//ANNOTATION: " no arbitaration in DLPC "
//Transition REGARB_FSM_DFT_REQ_ARB->REGARB_FSM_DFT_MSTR "1->2"
//Fsm regArbFsm_state "1266748792"
//ANNOTATION: " When FSM is in this state, reset should happen so it goes to CORE_MSTR, but arbitaration never happens in dlpc "
//Transition REGARB_FSM_DFT_REQ_ARB->REGARB_FSM_CORE_MSTR "1->0"
//Fsm regArbFsm_state "1266748792"
//ANNOTATION: " When FSM is in this state, reset should happen so it goes to CORE_MSTR, but arbitaration never happens in dlpc "
//Transition REGARB_FSM_DFT_RELINQ_ARB->REGARB_FSM_CORE_MSTR "3->0"
//Fsm regArbFsm_state "1266748792"
//ANNOTATION: " FSM should be in DFT_MSTR state that this happen, but FSM never goes to this state "
//Transition REGARB_FSM_DFT_MSTR->REGARB_FSM_DFT_RELINQ_ARB "2->3"
//Fsm regArbFsm_state "1266748792"
//ANNOTATION: " FSM should be in DFT_MSTR state that this happen, but FSM never goes to this state "
//Transition REGARB_FSM_DFT_MSTR->REGARB_FSM_CORE_MSTR "2->0"
//Fsm regArbFsm_state "1266748792"
//ANNOTATION: " dft_req_cfgclk is tied to 0, condition cannot happen "
//Transition REGARB_FSM_CORE_MSTR->REGARB_FSM_DFT_REQ_ARB "0->1"
//Fsm regArbFsm_state "1266748792"
//ANNOTATION: " DFT_BPHYC_reg_bypassArb tied to 0, condition never happens "
//Transition REGARB_FSM_CORE_MSTR->REGARB_FSM_DFT_MSTR "0->2"
//CHECKSUM: "3556520689 4154921103"
//INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dlpc.udlpc.udlpc_cbus_slave.udlpc_bphyc_basecfg
//ANNOTATION: " tied to 1 "
//Toggle dft_reg_op "reg dft_reg_op"
//ANNOTATION: " tied to 1 "
//Toggle DFT_BPHYC_reg_op "net DFT_BPHYC_reg_op"
//ANNOTATION: " tied to 0 "
//Toggle dft_holdArb_cfgclk "net dft_holdArb_cfgclk"
//ANNOTATION: " tied to 0 "
//Toggle zero_core_rdEn "net zero_core_rdEn"
//ANNOTATION: " tied to 0 "
//Toggle dft_bypassArb_deassert "net dft_bypassArb_deassert"
//ANNOTATION: " tied to 0 "
//Toggle d1_dft_req_cfgclk "reg d1_dft_req_cfgclk"
//ANNOTATION: " tied to 0 "
//Toggle dft_reg_wrData "reg dft_reg_wrData[31:0]"
//ANNOTATION: " tied to 0 "
//Toggle dft_reg_addr "reg dft_reg_addr[15:0]"
//ANNOTATION: " tied to 0 "
//Toggle dft_cycle_cntr "reg dft_cycle_cntr[2:0]"
//ANNOTATION: " tied to 0 "
//Toggle d1_dft_bypassArb_cfgclk "reg d1_dft_bypassArb_cfgclk"
//ANNOTATION: " tied to 0 "
//Toggle dft_rst_cfgclk "net dft_rst_cfgclk"
//ANNOTATION: " tied to 0 "
//Toggle dft_req_cfgclk "net dft_req_cfgclk"
//ANNOTATION: " tied to 0 "
//Toggle dft_bypassArb_cfgclk "net dft_bypassArb_cfgclk"
//ANNOTATION: " tied to 0 "
//Toggle dft_reg_holdArb "reg dft_reg_holdArb"
//ANNOTATION: " tied to 0 "
//Toggle zeroRd_cntr_en "reg zeroRd_cntr_en"
//ANNOTATION: " tied to 0 "
//Toggle dft_req_pending "net dft_req_pending"
//ANNOTATION: " tied to 0 "
//Toggle dft_cycle_cntr_en "reg dft_cycle_cntr_en"
//ANNOTATION: " tied to 0 "
//Toggle BPHYC_DFT_reg_ack "reg BPHYC_DFT_reg_ack"
//ANNOTATION: " tied to 0 "
//Toggle DFT_BPHYC_reg_wrData "net DFT_BPHYC_reg_wrData[31:0]"
//ANNOTATION: " tied to 0 "
//Toggle DFT_BPHYC_reg_req "net DFT_BPHYC_reg_req"
//ANNOTATION: " tied to 0 "
//Toggle DFT_BPHYC_reg_addr "net DFT_BPHYC_reg_addr[15:0]"
//ANNOTATION: " tied to 0 "
//Toggle DFT_BPHYC_reg_rst "net DFT_BPHYC_reg_rst"
//ANNOTATION: " tied to 0 "
//Toggle DFT_BPHYC_reg_bypassArb "net DFT_BPHYC_reg_bypassArb"
//ANNOTATION: " tied to 0 "
//Toggle DFT_BPHYC_reg_holdArb "net DFT_BPHYC_reg_holdArb"
//ANNOTATION: " no backpressure in DLPC "
//Toggle BPHY_CORE_cfg_mstrReq "reg BPHY_CORE_cfg_mstrReq"
//ANNOTATION: " no backpressure in DLPC "
//Toggle CORE_BPHY_cfg_mstrAck "net CORE_BPHY_cfg_mstrAck"
//ANNOTATION: " No Backpressure so no arbitaration functionality "
//Toggle regArbFsm_state "reg regArbFsm_state[1:0]"
//ANNOTATION: " No Backpressure so no arbitaration functionality "
//Toggle regArbFsm_next_state "reg regArbFsm_next_state[1:0]"
//ANNOTATION: " No Backpressure so no arbitaration functionality "
//Toggle reg_msflag "net reg_msflag"
//ANNOTATION: " There are only 7 registers in dlpc "
//Toggle reg_addr [4] "reg reg_addr[15:0]"
//ANNOTATION: " There are only 7 registers in dlpc "
//Toggle reg_addr [5] "reg reg_addr[15:0]"
//ANNOTATION: " There are only 7 registers in dlpc "
//Toggle reg_addr [6] "reg reg_addr[15:0]"
//ANNOTATION: " There are only 7 registers in dlpc "
//Toggle reg_addr [7] "reg reg_addr[15:0]"
//ANNOTATION: " There are only 7 registers in dlpc "
//Toggle reg_addr [8] "reg reg_addr[15:0]"
//ANNOTATION: " There are only 7 registers in dlpc "
//Toggle reg_addr [9] "reg reg_addr[15:0]"
//ANNOTATION: " There are only 7 registers in dlpc "
//Toggle reg_addr [10] "reg reg_addr[15:0]"
//ANNOTATION: " There are only 7 registers in dlpc "
//Toggle reg_addr [11] "reg reg_addr[15:0]"
//ANNOTATION: " There are only 7 registers in dlpc "
//Toggle reg_addr [12] "reg reg_addr[15:0]"
//ANNOTATION: " There are only 7 registers in dlpc "
//Toggle reg_addr [13] "reg reg_addr[15:0]"
//ANNOTATION: " There are only 7 registers in dlpc "
//Toggle reg_addr [14] "reg reg_addr[15:0]"
//ANNOTATION: " There are only 7 registers in dlpc "
//Toggle reg_addr [15] "reg reg_addr[15:0]"
//Toggle 0to1 rdData_hold [11] "reg rdData_hold[31:0]"
//Toggle 1to0 rdData_hold [11] "reg rdData_hold[31:0]"
//Toggle 0to1 rdData_hold [15] "reg rdData_hold[31:0]"
//Toggle 1to0 rdData_hold [15] "reg rdData_hold[31:0]"
//Toggle 0to1 rdData_hold [16] "reg rdData_hold[31:0]"
//Toggle 1to0 rdData_hold [16] "reg rdData_hold[31:0]"
//Toggle 0to1 rdData_hold [17] "reg rdData_hold[31:0]"
//Toggle 1to0 rdData_hold [17] "reg rdData_hold[31:0]"
//Toggle 0to1 rdData_hold [18] "reg rdData_hold[31:0]"
//Toggle 1to0 rdData_hold [18] "reg rdData_hold[31:0]"
//Toggle 0to1 rdData_hold [19] "reg rdData_hold[31:0]"
//Toggle 1to0 rdData_hold [19] "reg rdData_hold[31:0]"
//Toggle 0to1 rdData_hold [20] "reg rdData_hold[31:0]"
//Toggle 1to0 rdData_hold [20] "reg rdData_hold[31:0]"
//Toggle 0to1 rdData_hold [21] "reg rdData_hold[31:0]"
//Toggle 1to0 rdData_hold [21] "reg rdData_hold[31:0]"
//Toggle 0to1 rdData_hold [22] "reg rdData_hold[31:0]"
//Toggle 1to0 rdData_hold [22] "reg rdData_hold[31:0]"
//Toggle 0to1 rdData_hold [23] "reg rdData_hold[31:0]"
//Toggle 1to0 rdData_hold [23] "reg rdData_hold[31:0]"
//Toggle 0to1 rdData_hold [24] "reg rdData_hold[31:0]"
//Toggle 1to0 rdData_hold [24] "reg rdData_hold[31:0]"
//Toggle 0to1 rdData_hold [25] "reg rdData_hold[31:0]"
//Toggle 1to0 rdData_hold [25] "reg rdData_hold[31:0]"
//Toggle 0to1 rdData_hold [26] "reg rdData_hold[31:0]"
//Toggle 1to0 rdData_hold [26] "reg rdData_hold[31:0]"
//Toggle 0to1 rdData_hold [27] "reg rdData_hold[31:0]"
//Toggle 1to0 rdData_hold [27] "reg rdData_hold[31:0]"
//Toggle 0to1 rdData_hold [28] "reg rdData_hold[31:0]"
//Toggle 1to0 rdData_hold [28] "reg rdData_hold[31:0]"
//Toggle 0to1 rdData_hold [29] "reg rdData_hold[31:0]"
//Toggle 1to0 rdData_hold [29] "reg rdData_hold[31:0]"
//Toggle 0to1 rdData_hold [30] "reg rdData_hold[31:0]"
//Toggle 1to0 rdData_hold [30] "reg rdData_hold[31:0]"
//Toggle 0to1 rdData_hold [31] "reg rdData_hold[31:0]"
//Toggle 1to0 rdData_hold [31] "reg rdData_hold[31:0]"
//Toggle 0to1 rdData_hold [13] "reg rdData_hold[31:0]"
//Toggle 1to0 rdData_hold [13] "reg rdData_hold[31:0]"
//Toggle 0to1 reg_rdData [11] "net reg_rdData[31:0]"
//Toggle 1to0 reg_rdData [11] "net reg_rdData[31:0]"
//Toggle 0to1 reg_rdData [15] "net reg_rdData[31:0]"
//Toggle 1to0 reg_rdData [15] "net reg_rdData[31:0]"
//Toggle 0to1 reg_rdData [16] "net reg_rdData[31:0]"
//Toggle 1to0 reg_rdData [16] "net reg_rdData[31:0]"
//Toggle 0to1 reg_rdData [17] "net reg_rdData[31:0]"
//Toggle 1to0 reg_rdData [17] "net reg_rdData[31:0]"
//Toggle 0to1 reg_rdData [18] "net reg_rdData[31:0]"
//Toggle 1to0 reg_rdData [18] "net reg_rdData[31:0]"
//Toggle 0to1 reg_rdData [19] "net reg_rdData[31:0]"
//Toggle 1to0 reg_rdData [19] "net reg_rdData[31:0]"
//Toggle 0to1 reg_rdData [20] "net reg_rdData[31:0]"
//Toggle 1to0 reg_rdData [20] "net reg_rdData[31:0]"
//Toggle 0to1 reg_rdData [21] "net reg_rdData[31:0]"
//Toggle 1to0 reg_rdData [21] "net reg_rdData[31:0]"
//Toggle 0to1 reg_rdData [22] "net reg_rdData[31:0]"
//Toggle 1to0 reg_rdData [22] "net reg_rdData[31:0]"
//Toggle 0to1 reg_rdData [23] "net reg_rdData[31:0]"
//Toggle 1to0 reg_rdData [23] "net reg_rdData[31:0]"
//Toggle 0to1 reg_rdData [24] "net reg_rdData[31:0]"
//Toggle 1to0 reg_rdData [24] "net reg_rdData[31:0]"
//Toggle 0to1 reg_rdData [25] "net reg_rdData[31:0]"
//Toggle 1to0 reg_rdData [25] "net reg_rdData[31:0]"
//Toggle 0to1 reg_rdData [26] "net reg_rdData[31:0]"
//Toggle 1to0 reg_rdData [26] "net reg_rdData[31:0]"
//Toggle 0to1 reg_rdData [27] "net reg_rdData[31:0]"
//Toggle 1to0 reg_rdData [27] "net reg_rdData[31:0]"
//Toggle 0to1 reg_rdData [28] "net reg_rdData[31:0]"
//Toggle 1to0 reg_rdData [28] "net reg_rdData[31:0]"
//Toggle 0to1 reg_rdData [29] "net reg_rdData[31:0]"
//Toggle 1to0 reg_rdData [29] "net reg_rdData[31:0]"
//Toggle 0to1 reg_rdData [30] "net reg_rdData[31:0]"
//Toggle 1to0 reg_rdData [30] "net reg_rdData[31:0]"
//Toggle 0to1 reg_rdData [31] "net reg_rdData[31:0]"
//Toggle 1to0 reg_rdData [31] "net reg_rdData[31:0]"
//Toggle 0to1 reg_rdData [13] "net reg_rdData[31:0]"
//Toggle 1to0 reg_rdData [13] "net reg_rdData[31:0]"
//Toggle 0to1 BPHYC_DFT_reg_rdData [11] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 1to0 BPHYC_DFT_reg_rdData [11] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 0to1 BPHYC_DFT_reg_rdData [15] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 1to0 BPHYC_DFT_reg_rdData [15] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 0to1 BPHYC_DFT_reg_rdData [16] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 1to0 BPHYC_DFT_reg_rdData [16] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 0to1 BPHYC_DFT_reg_rdData [17] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 1to0 BPHYC_DFT_reg_rdData [17] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 0to1 BPHYC_DFT_reg_rdData [18] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 1to0 BPHYC_DFT_reg_rdData [18] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 0to1 BPHYC_DFT_reg_rdData [19] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 1to0 BPHYC_DFT_reg_rdData [19] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 0to1 BPHYC_DFT_reg_rdData [20] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 1to0 BPHYC_DFT_reg_rdData [20] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 0to1 BPHYC_DFT_reg_rdData [21] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 1to0 BPHYC_DFT_reg_rdData [21] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 0to1 BPHYC_DFT_reg_rdData [22] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 1to0 BPHYC_DFT_reg_rdData [22] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 0to1 BPHYC_DFT_reg_rdData [23] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 1to0 BPHYC_DFT_reg_rdData [23] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 0to1 BPHYC_DFT_reg_rdData [24] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 1to0 BPHYC_DFT_reg_rdData [24] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 0to1 BPHYC_DFT_reg_rdData [25] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 1to0 BPHYC_DFT_reg_rdData [25] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 0to1 BPHYC_DFT_reg_rdData [26] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 1to0 BPHYC_DFT_reg_rdData [26] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 0to1 BPHYC_DFT_reg_rdData [27] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 1to0 BPHYC_DFT_reg_rdData [27] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 0to1 BPHYC_DFT_reg_rdData [28] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 1to0 BPHYC_DFT_reg_rdData [28] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 0to1 BPHYC_DFT_reg_rdData [29] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 1to0 BPHYC_DFT_reg_rdData [29] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 0to1 BPHYC_DFT_reg_rdData [30] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 1to0 BPHYC_DFT_reg_rdData [30] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 0to1 BPHYC_DFT_reg_rdData [31] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 1to0 BPHYC_DFT_reg_rdData [31] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 0to1 BPHYC_DFT_reg_rdData [13] "net BPHYC_DFT_reg_rdData[31:0]"
//Toggle 1to0 BPHYC_DFT_reg_rdData [13] "net BPHYC_DFT_reg_rdData[31:0]"
//CHECKSUM: "3556520689 388173188"
//INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dlpc.udlpc.udlpc_cbus_slave.udlpc_bphyc_basecfg
//ANNOTATION: "zero_core_rdEn is always 0"
//Block 30 "154676454" "zeroRd_cntr_en <= 1'b1;"
//ANNOTATION: "dft_req_cfgclk is tied to 0, so FSM cannot go to DFT_MSTR state"
//Block 51 "2882269161" "reg_addr[15:0] <= dft_reg_addr[15:0];"
//ANNOTATION: "dft_cycle_cntr does not run since FSM does not change states"
//Block 62 "1898142756" "BPHYC_DFT_reg_ack <= 1'b1;"
//ANNOTATION: "dft_reg_op remains 0"
//Block 67 "4179821470" "if ((dft_cycle_cntr[2:0] == 3'b110))"
//ANNOTATION: "dft_reg_op remains 0"
//Block 68 "82448501" "BPHYC_DFT_reg_ack <= 1'b1;"
//ANNOTATION: "dft_reg_op remains 0"
//Block 69 "3428333655" "if ((~dft_req_cfgclk))"
//ANNOTATION: "dft_reg_op remains 0"
//Block 70 "2639362186" "BPHYC_DFT_reg_ack <= 1'b0;"
//ANNOTATION: "dft_req_cfgclk is tied to 0"
//Block 79 "2023663539" "dft_reg_addr[15:0] <= DFT_BPHYC_reg_addr[15:0];"
//ANNOTATION: "dft_req_cfgclk is tied to 0"
//Block 93 "3035501786" "regArbFsm_next_state[1:0] = REGARB_FSM_DFT_REQ_ARB;"
//ANNOTATION: "dft_req_cfgclk is tied to 0"
//Block 95 "3475478413" "regArbFsm_next_state[1:0] = REGARB_FSM_DFT_MSTR;"
//ANNOTATION: "dft_req_cfgclk is tied to 0"
//Block 118 "4158541572" "BPHY_CORE_cfg_mstrReq <= 1'b1;"
//ANNOTATION: "dft_req_cfgclk is tied to 0 so dft_cycle_cntr_en is always 0"
//Block 84 "4129298744" "dft_cycle_cntr <= (dft_cycle_cntr + 1);"
//ANNOTATION: "dft_req_cfgclk is tied to 0 so dft_cycle_cntr_en is always 0"
//Block 89 "2532626021" "dft_cycle_cntr_en <= 1'b1;"
//ANNOTATION: "dft_req_cfgclk is tied to 0, so FSM cannot go to this state"
//Block 97 "2203349642" "if (CORE_BPHY_cfg_mstrAck)"
//ANNOTATION: "dft_req_cfgclk is tied to 0, so FSM cannot go to this state"
//Block 98 "350400004" "regArbFsm_next_state[1:0] = REGARB_FSM_DFT_MSTR;"
//ANNOTATION: "dft_req_cfgclk is tied to 0, so FSM cannot go to this state"
//Block 99 "1099436065" "if (core_req_pending)"
//ANNOTATION: "dft_req_cfgclk is tied to 0, so FSM cannot go to this state"
//Block 100 "1059274198" "regArbFsm_next_state[1:0] = REGARB_FSM_CORE_MSTR;"
//ANNOTATION: "dft_req_cfgclk is tied to 0, so FSM cannot go to this state"
//Block 101 "2245089703" "regArbFsm_next_state[1:0] = REGARB_FSM_DFT_REQ_ARB;"
//ANNOTATION: "dft_req_cfgclk is tied to 0, so FSM cannot go to this state"
//Block 102 "125245475" "if ((dft_bypassArb_cfgclk | dft_bypassArb_deassert))"
//ANNOTATION: "dft_req_cfgclk is tied to 0, so FSM cannot go to this state"
//Block 103 "1227820056" "if (((~dft_req_pending) & dft_bypassArb_deassert))"
//ANNOTATION: "dft_req_cfgclk is tied to 0, so FSM cannot go to this state"
//Block 104 "1178237071" "regArbFsm_next_state[1:0] = REGARB_FSM_CORE_MSTR;"
//ANNOTATION: "dft_req_cfgclk is tied to 0, so FSM cannot go to this state"
//Block 105 "7064496" "if ((((~dft_req_pending) & (~dft_reg_holdArb)) & (~dft_bypassArb_cfgclk)))"
//ANNOTATION: "dft_req_cfgclk is tied to 0, so FSM cannot go to this state"
//Block 106 "304824924" "regArbFsm_next_state[1:0] = REGARB_FSM_DFT_RELINQ_ARB;"
//ANNOTATION: "dft_req_cfgclk is tied to 0, so FSM cannot go to this state"
//Block 107 "218755757" "regArbFsm_next_state[1:0] = REGARB_FSM_DFT_MSTR;"
//ANNOTATION: "FSM never goes to DFT mstr state so it cannot go to this state as well."
//Block 108 "3720036844" "if ((~CORE_BPHY_cfg_mstrAck))"
//ANNOTATION: "FSM never goes to DFT mstr state so it cannot go to this state as well."
//Block 109 "3928905711" "regArbFsm_next_state[1:0] = REGARB_FSM_CORE_MSTR;"
//ANNOTATION: "FSM never goes to DFT mstr state so it cannot go to this state as well."
//Block 110 "3401269289" "regArbFsm_next_state[1:0] = REGARB_FSM_DFT_RELINQ_ARB;"
