INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-756] identifier RegWriteAddr_mem is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:106]
WARNING: [VRFC 10-756] identifier RegWriteAddr_mem is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
