  Setting attribute of root '/': 'stdout_log' = genus.log.23-01-26_22-01
  Setting attribute of root '/': 'command_log' = genus.cmd.23-01-26_22-01
WARNING: This version of the tool is 1150 days old.
@genus:root: 1> set top_design fifo1_sramb
fifo1_sramb
@genus:root: 2> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Thu Jan 26 22:04:18 PST 2023)...
#@ Begin verbose source scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sramb.design_config.tcl' (Thu Jan 26 22:04:18 PST 2023)...
#@ Begin verbose source fifo1_sramb.design_config.tcl
@file(fifo1_sramb.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(fifo1_sramb.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sramb.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sramb.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sramb.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sramb.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sramb.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sramb.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sramb.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sramb.design_config.tcl) 33: set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
@file(fifo1_sramb.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sramb.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sramb.design_config.tcl) 36: set synth_corners_target "ss0p95v125c" 
set synth_corners_target "ss0p95v125c" 
@file(fifo1_sramb.design_config.tcl) 38: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sramb.design_config.tcl) 39: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sramb.design_config.tcl) 40: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 41: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 42: set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
@file(fifo1_sramb.design_config.tcl) 43: set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(fifo1_sramb.design_config.tcl) 44: set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
@file(fifo1_sramb.design_config.tcl) 46: set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
@file(fifo1_sramb.design_config.tcl) 47: set sub_lib_type_target "saed32rvt_"
set sub_lib_type_target "saed32rvt_"
@file(fifo1_sramb.design_config.tcl) 49: set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(fifo1_sramb.design_config.tcl) 57: set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
@file(fifo1_sramb.design_config.tcl) 58: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
@file(fifo1_sramb.design_config.tcl) 64: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(fifo1_sramb.design_config.tcl) 67: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sramb.design_config.tcl) 68: set FCL 0
set FCL 0
@file(fifo1_sramb.design_config.tcl) 69: set split_constraints 0
set split_constraints 0
#@ End verbose source fifo1_sramb.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Thu Jan 26 22:04:18 PST 2023)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus.tcl) 15: set_db library $link_library

Threads Configured:8
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 15915 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW1024x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 1446)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW1024x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 1884)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 2760)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 2322)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 3636)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4074)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 3198)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4512)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4950)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW32x50' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 5388)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW32x50'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 6264)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 6702)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 24300 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 24301 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 24302 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 5826)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 7578)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 7140)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x34' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8016)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x34'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8454)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x16' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8892)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x16'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 9748)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x4' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 10604)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x4'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 1766 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 1767 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 1768 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)

  Message Summary for Library all 4 libraries:
  ********************************************
  Missing sequential block in the sequential cell. [LBR-526]: 36
  Missing clock pin in the sequential cell. [LBR-525]: 38
  Missing a function attribute in the output pin definition. [LBR-518]: 76
  An attribute is used before it is defined. [LBR-511]: 12
  An unsupported construct was detected in this library. [LBR-40]: 52
  ********************************************
 
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32io_wb_ss0p95v125c_2p25v' and 'saed32sramlp_ss0p75v125c_i0p75v'.
        : This is a common source of delay calculation confusion and should be avoided.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32sramlp_ss0p75v125c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_RVT'.  Ignoring the test_cell.
        : Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_RVT'.  Ignoring the test_cell.
  Setting attribute of root '/': 'library' = saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
        : The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with sequential arcs in a sequential cell.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_RVT' is a sequential timing arc.
        : The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_RVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
        : Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sramb' from file '../rtl/fifo1_sramb.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sramb' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sramb'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Thu Jan 26 22:04:19 PST 2023)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Thu Jan 26 22:04:19 PST 2023)...
#@ Begin verbose source fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sramb.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
@file(fifo1_sramb.add_ios.tcl) 14: foreach i [ get_port_names [ get_ports wdata* ] ] {
  insert_io  $i r 
}
@file(fifo1_sramb.add_ios.tcl) 17: foreach i { rempty wfull }  {
  insert_io  $i t 
}
@file(fifo1_sramb.add_ios.tcl) 20: foreach i { rrst_n rclk rinc wrst_n wclk2x wclk winc }  {
  insert_io  $i b 
}
#@ End verbose source fifo1_sramb.add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
        : If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
        : The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
        : Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui) to allow name changes on preserved objects.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sramb.sdc' (Thu Jan 26 22:04:19 PST 2023)...
#@ Begin verbose source constraints/fifo1_sramb.sdc
@file(fifo1_sramb.sdc) 1: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
@file(fifo1_sramb.sdc) 18: set wclk_period 0.85
set wclk_period 0.85
@file(fifo1_sramb.sdc) 19: set rclk_period 0.75
set rclk_period 0.75
@file(fifo1_sramb.sdc) 20: set wclk2x_period [ expr $wclk_period / 2 ]
set wclk2x_period [ expr $wclk_period / 2 ]
@file(fifo1_sramb.sdc) 22: create_clock -name "wclk" -period $wclk_period  wclk
create_clock -name "wclk" -period $wclk_period  wclk
@file(fifo1_sramb.sdc) 23: set_clock_uncertainty -setup 0.008 wclk
set_clock_uncertainty -setup 0.008 wclk
@file(fifo1_sramb.sdc) 24: set_clock_uncertainty -hold 0.005 wclk
set_clock_uncertainty -hold 0.005 wclk
@file(fifo1_sramb.sdc) 25: set_clock_transition 0.05 wclk
set_clock_transition 0.05 wclk
@file(fifo1_sramb.sdc) 26: set_clock_latency 0.05 wclk
set_clock_latency 0.05 wclk
@file(fifo1_sramb.sdc) 28: create_clock -name "rclk" -period $rclk_period rclk
create_clock -name "rclk" -period $rclk_period rclk
@file(fifo1_sramb.sdc) 29: set_clock_uncertainty -setup 0.008 rclk
set_clock_uncertainty -setup 0.008 rclk
@file(fifo1_sramb.sdc) 30: set_clock_uncertainty -hold 0.005 rclk
set_clock_uncertainty -hold 0.005 rclk
@file(fifo1_sramb.sdc) 31: set_clock_transition 0.05 rclk
set_clock_transition 0.05 rclk
@file(fifo1_sramb.sdc) 32: set_clock_latency 0.05 rclk
set_clock_latency 0.05 rclk
@file(fifo1_sramb.sdc) 36: create_clock -name "wclk2x" -period $wclk2x_period wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
@file(fifo1_sramb.sdc) 37: set_clock_uncertainty 0.008 -setup wclk2x
set_clock_uncertainty 0.008 -setup wclk2x
@file(fifo1_sramb.sdc) 38: set_clock_uncertainty 0.005 -hold wclk2x
set_clock_uncertainty 0.005 -hold wclk2x
@file(fifo1_sramb.sdc) 39: set_clock_transition 0.05 wclk2x
set_clock_transition 0.05 wclk2x
@file(fifo1_sramb.sdc) 40: set_clock_latency 0.05 wclk2x
set_clock_latency 0.05 wclk2x
@file(fifo1_sramb.sdc) 42: set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 43: set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
@file(fifo1_sramb.sdc) 49: set_input_delay -0.1 wdata_in* -clock wclk2x 
set_input_delay -0.1 wdata_in* -clock wclk2x 
@file(fifo1_sramb.sdc) 50: set_input_delay -0.1 winc -clock wclk
set_input_delay -0.1 winc -clock wclk
@file(fifo1_sramb.sdc) 51: set_input_delay -0.1 rinc -clock rclk
set_input_delay -0.1 rinc -clock rclk
@file(fifo1_sramb.sdc) 52: set_output_delay -0.8 rdata* -clock rclk
set_output_delay -0.8 rdata* -clock rclk
@file(fifo1_sramb.sdc) 53: set_output_delay -0.8 {rempty } -clock rclk
set_output_delay -0.8 {rempty } -clock rclk
@file(fifo1_sramb.sdc) 54: set_output_delay -0.8 {wfull} -clock wclk
set_output_delay -0.8 {wfull} -clock wclk
@file(fifo1_sramb.sdc) 55: set_input_delay 0.0 rrst_n -clock rclk
set_input_delay 0.0 rrst_n -clock rclk
@file(fifo1_sramb.sdc) 56: set_input_delay 0.0 rrst_n -clock wclk -add_delay
set_input_delay 0.0 rrst_n -clock wclk -add_delay
@file(fifo1_sramb.sdc) 57: set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
@file(fifo1_sramb.sdc) 60: set_drive 0.00001 [all_inputs ]
set_drive 0.00001 [all_inputs ]
@file(fifo1_sramb.sdc) 62: set_driving_cell -lib_cell NBUFFX4_RVT [get_ports -filter "direction==n"]
set_driving_cell -lib_cell NBUFFX4_RVT [get_ports -filter "direction==n"]
Error   : Invalid value for object attribute. [TUI-194] [get_ports_fast]
        : Invalid value 'n' is provided for 'direction' attribute.
        : Refer to the Command Reference for details.
Error   : Invalid SDC command option combination. [SDC-204] [get_ports]
        : The 'get_ports' command contains an invalid filter expression that cannot be used with object type 'port'.
        : This option is not valid for the indicated SDC command. Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
#@ End verbose source constraints/fifo1_sramb.sdc
#@ End verbose source scripts/genus.tcl
@genus:root: 3> pwd
/home/reethika/common/Downloads/lab2-reethika07-master/syn/work
@genus:root: 4> set top_design fifo1_sramb
fifo1_sramb
@genus:root: 5> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Thu Jan 26 22:06:17 PST 2023)...
#@ Begin verbose source scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sramb.design_config.tcl' (Thu Jan 26 22:06:17 PST 2023)...
#@ Begin verbose source fifo1_sramb.design_config.tcl
@file(fifo1_sramb.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(fifo1_sramb.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sramb.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sramb.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sramb.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sramb.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sramb.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sramb.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sramb.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sramb.design_config.tcl) 33: set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
@file(fifo1_sramb.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sramb.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sramb.design_config.tcl) 36: set synth_corners_target "ss0p95v125c" 
set synth_corners_target "ss0p95v125c" 
@file(fifo1_sramb.design_config.tcl) 38: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sramb.design_config.tcl) 39: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sramb.design_config.tcl) 40: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 41: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 42: set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
@file(fifo1_sramb.design_config.tcl) 43: set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(fifo1_sramb.design_config.tcl) 44: set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
@file(fifo1_sramb.design_config.tcl) 46: set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
@file(fifo1_sramb.design_config.tcl) 47: set sub_lib_type_target "saed32rvt_"
set sub_lib_type_target "saed32rvt_"
@file(fifo1_sramb.design_config.tcl) 49: set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(fifo1_sramb.design_config.tcl) 57: set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
@file(fifo1_sramb.design_config.tcl) 58: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
@file(fifo1_sramb.design_config.tcl) 64: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(fifo1_sramb.design_config.tcl) 67: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sramb.design_config.tcl) 68: set FCL 0
set FCL 0
@file(fifo1_sramb.design_config.tcl) 69: set split_constraints 0
set split_constraints 0
#@ End verbose source fifo1_sramb.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Thu Jan 26 22:06:17 PST 2023)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .'
        : You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus.tcl) 15: set_db library $link_library
Freeing libraries in memory (saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib)

Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32io_wb_ss0p95v125c_2p25v' and 'saed32sramlp_ss0p75v125c_i0p75v'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32sramlp_ss0p75v125c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_RVT'.  Ignoring the test_cell.
  Setting attribute of root '/': 'library' = saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_RVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sramb' from file '../rtl/fifo1_sramb.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sramb' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sramb'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Thu Jan 26 22:06:18 PST 2023)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Thu Jan 26 22:06:18 PST 2023)...
#@ Begin verbose source fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sramb.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
@file(fifo1_sramb.add_ios.tcl) 14: foreach i [ get_port_names [ get_ports wdata* ] ] {
  insert_io  $i r 
}
@file(fifo1_sramb.add_ios.tcl) 17: foreach i { rempty wfull }  {
  insert_io  $i t 
}
@file(fifo1_sramb.add_ios.tcl) 20: foreach i { rrst_n rclk rinc wrst_n wclk2x wclk winc }  {
  insert_io  $i b 
}
#@ End verbose source fifo1_sramb.add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sramb.sdc' (Thu Jan 26 22:06:18 PST 2023)...
#@ Begin verbose source constraints/fifo1_sramb.sdc
@file(fifo1_sramb.sdc) 1: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
@file(fifo1_sramb.sdc) 18: set wclk_period 0.85
set wclk_period 0.85
@file(fifo1_sramb.sdc) 19: set rclk_period 0.75
set rclk_period 0.75
@file(fifo1_sramb.sdc) 20: set wclk2x_period [ expr $wclk_period / 2 ]
set wclk2x_period [ expr $wclk_period / 2 ]
@file(fifo1_sramb.sdc) 22: create_clock -name "wclk" -period $wclk_period  wclk
create_clock -name "wclk" -period $wclk_period  wclk
@file(fifo1_sramb.sdc) 23: set_clock_uncertainty -setup 0.008 wclk
set_clock_uncertainty -setup 0.008 wclk
@file(fifo1_sramb.sdc) 24: set_clock_uncertainty -hold 0.005 wclk
set_clock_uncertainty -hold 0.005 wclk
@file(fifo1_sramb.sdc) 25: set_clock_transition 0.05 wclk
set_clock_transition 0.05 wclk
@file(fifo1_sramb.sdc) 26: set_clock_latency 0.05 wclk
set_clock_latency 0.05 wclk
@file(fifo1_sramb.sdc) 28: create_clock -name "rclk" -period $rclk_period rclk
create_clock -name "rclk" -period $rclk_period rclk
@file(fifo1_sramb.sdc) 29: set_clock_uncertainty -setup 0.008 rclk
set_clock_uncertainty -setup 0.008 rclk
@file(fifo1_sramb.sdc) 30: set_clock_uncertainty -hold 0.005 rclk
set_clock_uncertainty -hold 0.005 rclk
@file(fifo1_sramb.sdc) 31: set_clock_transition 0.05 rclk
set_clock_transition 0.05 rclk
@file(fifo1_sramb.sdc) 32: set_clock_latency 0.05 rclk
set_clock_latency 0.05 rclk
@file(fifo1_sramb.sdc) 36: create_clock -name "wclk2x" -period $wclk2x_period wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
@file(fifo1_sramb.sdc) 37: set_clock_uncertainty 0.008 -setup wclk2x
set_clock_uncertainty 0.008 -setup wclk2x
@file(fifo1_sramb.sdc) 38: set_clock_uncertainty 0.005 -hold wclk2x
set_clock_uncertainty 0.005 -hold wclk2x
@file(fifo1_sramb.sdc) 39: set_clock_transition 0.05 wclk2x
set_clock_transition 0.05 wclk2x
@file(fifo1_sramb.sdc) 40: set_clock_latency 0.05 wclk2x
set_clock_latency 0.05 wclk2x
@file(fifo1_sramb.sdc) 42: set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 43: set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
@file(fifo1_sramb.sdc) 49: set_input_delay -0.1 wdata_in* -clock wclk2x 
set_input_delay -0.1 wdata_in* -clock wclk2x 
@file(fifo1_sramb.sdc) 50: set_input_delay -0.1 winc -clock wclk
set_input_delay -0.1 winc -clock wclk
@file(fifo1_sramb.sdc) 51: set_input_delay -0.1 rinc -clock rclk
set_input_delay -0.1 rinc -clock rclk
@file(fifo1_sramb.sdc) 52: set_output_delay -0.8 rdata* -clock rclk
set_output_delay -0.8 rdata* -clock rclk
@file(fifo1_sramb.sdc) 53: set_output_delay -0.8 {rempty } -clock rclk
set_output_delay -0.8 {rempty } -clock rclk
@file(fifo1_sramb.sdc) 54: set_output_delay -0.8 {wfull} -clock wclk
set_output_delay -0.8 {wfull} -clock wclk
@file(fifo1_sramb.sdc) 55: set_input_delay 0.0 rrst_n -clock rclk
set_input_delay 0.0 rrst_n -clock rclk
@file(fifo1_sramb.sdc) 56: set_input_delay 0.0 rrst_n -clock wclk -add_delay
set_input_delay 0.0 rrst_n -clock wclk -add_delay
@file(fifo1_sramb.sdc) 57: set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
@file(fifo1_sramb.sdc) 60: set_drive 0.00001 [all_inputs ]
set_drive 0.00001 [all_inputs ]
@file(fifo1_sramb.sdc) 62: set_driving_cell -lib_cell NBUFFX4_RVT [get_ports -filter "direction==in"]
set_driving_cell -lib_cell NBUFFX4_RVT [get_ports -filter "direction==in"]
@file(fifo1_sramb.sdc) 63: set_load 0.5 [all_outputs]
set_load 0.5 [all_outputs]
@file(fifo1_sramb.sdc) 66: group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
@file(fifo1_sramb.sdc) 67: group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
#@ End verbose source constraints/fifo1_sramb.sdc
@file(genus.tcl) 66: set_dont_use [get_lib_cells */DELLN* ]
@file(genus.tcl) 68: syn_gen
  Libraries have 127 usable logic and 108 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo1_sramb' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'fifo1_sramb':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo1_sramb'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_16'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_16'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo1_sramb'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo1_sramb, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.030s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                             Message Text                                                               |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-362    |Info    |    4 |Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list.                                        |
| CDFG-372    |Info    |   10 |Bitwidth mismatch in assignment.                                                                                                        |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present |
|             |        |      | in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will |
|             |        |      | implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit      |
|             |        |      | assignment.                                                                                                                            |
| CDFG-472    |Warning |    4 |Unreachable statements for case item.                                                                                                   |
| CDFG-500    |Info    |    2 |Unused module input port.                                                                                                               |
|             |        |      |In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision   |
|             |        |      | statements.                                                                                                                            |
| CDFG-769    |Info    |    4 |Identified sum-of-products logic to be optimized during syn_generic.                                                                    |
| CDFG-818    |Warning |    2 |Using default parameter value for module elaboration.                                                                                   |
| CDFG2G-622  |Warning |   16 |Signal or variable has multiple drivers.                                                                                                |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                      |
| CHNM-102    |Info    |  936 |Changed names successfully.                                                                                                             |
| CHNM-107    |Warning |    4 |Option 'convert_string' is obsolete.                                                                                                    |
|             |        |      |The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update     |
|             |        |      | your script to use new option.                                                                                                         |
| CHNM-108    |Warning |   12 |Port names affected by change_names do not automatically get updated in written out SV wrapper module.                                  |
|             |        |      |If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the |
|             |        |      | written out SV wrapper module.                                                                                                         |
| CHNM-110    |Warning |  132 |Failed to change names.                                                                                                                 |
|             |        |      |Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui)                            |
|             |        |      | to allow name changes on preserved objects.                                                                                            |
| CWD-19      |Info    |   18 |An implementation was inferred.                                                                                                         |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                              |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                         |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.                                                                                                   |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.                                                                                              |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                           |
| ELAB-1      |Info    |    2 |Elaborating Design.                                                                                                                     |
| ELAB-2      |Info    |   10 |Elaborating Subdesign.                                                                                                                  |
| ELAB-3      |Info    |    2 |Done Elaborating Design.                                                                                                                |
| ELABUTL-132 |Info    |   16 |Unused instance port.                                                                                                                   |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                            |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary outputs.                                                                                     |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive |
|             |        |      | any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above.   |
|             |        |      | If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set  |
|             |        |      | the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                            |
| GLO-42      |Info    |    2 |Equivalent sequential instances have been merged.                                                                                       |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or   |
|             |        |      | the 'optimize_merge_seq' instance attribute to 'false'.                                                                                |
| LBR-126     |Warning |    6 |Found a combinational arc in a sequential cell.                                                                                         |
|             |        |      |The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with   |
|             |        |      | sequential arcs in a sequential cell.                                                                                                  |
| LBR-155     |Info    |  120 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                         |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                              |
| LBR-162     |Info    |   60 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                 |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                |
| LBR-170     |Info    |   16 |Ignoring specified timing sense.                                                                                                        |
|             |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                      |
| LBR-30      |Info    |    4 |Promoting a setup arc to recovery.                                                                                                      |
|             |        |      |Setup arcs to asynchronous input pins are not supported.                                                                                |
| LBR-31      |Info    |    4 |Promoting a hold arc to removal.                                                                                                        |
|             |        |      |Hold arcs to asynchronous input pins are not supported.                                                                                 |
| LBR-34      |Warning |   20 |Missing an incoming setup timing arc for next_state library pin.                                                                        |
|             |        |      |Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing       |
|             |        |      | model.                                                                                                                                 |
| LBR-38      |Warning |    2 |Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process  |
|             |        |      | and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ.                                  |
|             |        |      |This is a common source of delay calculation confusion and should be avoided.                                                           |
| LBR-40      |Info    |   52 |An unsupported construct was detected in this library.                                                                                  |
|             |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                       |
| LBR-41      |Info    | 2848 |An output library pin lacks a function attribute.                                                                                       |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                         |
|             |        |      | (because one of its outputs does not have a valid function.                                                                            |
| LBR-412     |Info    |    8 |Created nominal operating condition.                                                                                                    |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                        |
|             |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                            |
| LBR-511     |Warning |   12 |An attribute is used before it is defined.                                                                                              |
| LBR-518     |Info    |   76 |Missing a function attribute in the output pin definition.                                                                              |
| LBR-525     |Warning |   38 |Missing clock pin in the sequential cell.                                                                                               |
|             |        |      |Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' |
|             |        |      | attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.                                        |
| LBR-526     |Warning |   36 |Missing sequential block in the sequential cell.                                                                                        |
| LBR-64      |Warning |   32 |Malformed test_cell.                                                                                                                    |
|             |        |      |Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.   |
| LBR-76      |Warning |   24 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for          |
|             |        |      | technology mapping. The tool will treat it as unusable.                                                                                |
|             |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if   |
|             |        |      | the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.                                          |
| LBR-9       |Warning |  164 |Library cell has no output pins defined.                                                                                                |
|             |        |      |Add the missing output pin(s)                                                                                                           |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does   |
|             |        |      | not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be |
|             |        |      | marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for        |
|             |        |      | synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The    |
|             |        |      | message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in    |
|             |        |      | the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.                          |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                            |
| SDC-204     |Error   |    1 |Invalid SDC command option combination.                                                                                                 |
|             |        |      |This option is not valid for the indicated SDC command. Check the SDC command and contact Cadence customer support if you believe this  |
|             |        |      | option combination should be supported.                                                                                                |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                           |
| TUI-194     |Error   |    1 |Invalid value for object attribute.                                                                                                     |
|             |        |      |Refer to the Command Reference for details.                                                                                             |
| TUI-31      |Warning |    2 |Obsolete command.                                                                                                                       |
|             |        |      |This command is no longer supported.                                                                                                    |
| TUI-58      |Info    |    1 |Removed object.                                                                                                                         |
| TUI-83      |Warning |    1 |Cannot modify library search path after reading library(s).                                                                             |
|             |        |      |You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.                                               |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads, 8 of 60 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    2 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:   -94 ps
Target path end-point (Port: fifo1_sramb/rempty)

Cost Group 'INPUTS' target slack: -4416 ps
Target path end-point (Pin: wdata_reg_7_/d)

Cost Group 'wclk' target slack:   -91 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'rclk' target slack:  -139 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

PBS_Generic_Opt-Post - Elapsed_Time 3, CPU_Time 3.1975179999999988
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) | 100.0(100.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) | 100.0(100.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       462    511883       295
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       711    512304       295
##>G:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        3
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo1_sramb' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(genus.tcl) 73: uniquify $top_design
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:fifo1_sramb.
        : Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any.
@file(genus.tcl) 75: if { [info exists enable_dft] &&  $enable_dft  } {

   check_dft_rules
   # Need to have test_mode port defined to run this command. 
   fix_dft_violations -clock -async_set -async_reset -test_control test_mode  
   report dft_registers

}
@file(genus.tcl) 85: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo1_sramb' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) | 100.0(100.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) | 100.0(100.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 60 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:   -94 ps
Target path end-point (Port: fifo1_sramb/rempty)

Cost Group 'wclk' target slack:   -37 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'INPUTS' target slack: -4416 ps
Target path end-point (Pin: wdata_reg_7_/d)

Cost Group 'rclk' target slack:  -122 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 60 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               511520    -4812 
            Worst cost_group: INPUTS, WNS: -4452.6
            Path: rinc --> rptr_empty/rptr_reg_5_/SI

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        INPUTS             -4416    -4453      -1%      750     (launch clock period: 425)
          rclk              -122     -204      -9%      750 
       OUTPUTS               -94      -94      +0%      750 
          wclk               -37      -62      -3%      850 

 
Global incremental target info
==============================
Cost Group 'OUTPUTS' target slack:   -71 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack: -4453 ps
Target path end-point (Pin: rptr_empty/rptr_reg_6_/SI (SDFFARX1_RVT/SI))

Cost Group 'rclk' target slack:  -191 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX2_RVT/D))

Cost Group 'wclk' target slack:   -53 ps
Target path end-point (Pin: wptr_full/wfull_reg/D (DFFARX2_RVT/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                                                  Message Text                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------
| PA-7     |Info |   16 |Resetting power analysis results.                                                                                 |
|          |     |      |All computed switching activities are removed.                                                                    |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                                                                      |
| SYNTH-2  |Info |    1 |Done synthesizing.                                                                                                |
| SYNTH-4  |Info |    1 |Mapping.                                                                                                          |
| TUI-296  |Info |    1 |The given (sub)design is already uniquified.                                                                      |
|          |     |      |Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any. |
--------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              511514    -4749 
            Worst cost_group: INPUTS, WNS: -4424.8
            Path: rinc --> rptr_empty/rptr_reg_9_/SE

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        INPUTS             -4453    -4425      +1%      750 
          rclk              -191     -192      +0%      750 
       OUTPUTS               -71      -89      -2%      750 
          wclk               -53      -44      +1%      850 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 7, CPU_Time 7.504200000000001
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) |  29.9( 30.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:02:38) |  00:00:07(00:00:07) |  70.1( 70.0) |   22:06:28 (Jan26) |  315.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/fifo1_sramb/fv_map.fv.json' for netlist 'fv/fifo1_sramb/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo1_sramb/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) |  27.3( 27.3) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:02:38) |  00:00:07(00:00:07) |  64.1( 63.6) |   22:06:28 (Jan26) |  315.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:01(00:00:01) |   8.5(  9.1) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.014310999999999297
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) |  27.4( 27.3) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:02:38) |  00:00:07(00:00:07) |  64.2( 63.6) |   22:06:28 (Jan26) |  315.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:01(00:00:01) |   8.6(  9.1) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:00(00:00:00) |  -0.1(  0.0) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:fifo1_sramb ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) |  27.4( 25.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:02:38) |  00:00:07(00:00:07) |  64.2( 58.3) |   22:06:28 (Jan26) |  315.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:01(00:00:01) |   8.6(  8.3) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:00(00:00:00) |  -0.1(  0.0) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:40) |  00:00:00(00:00:01) |   0.0(  8.3) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                511514    -4749   -395740    120152    38221
            Worst cost_group: INPUTS, WNS: -4424.8
            Path: rinc --> rptr_empty/rptr_reg_9_/SE

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511514    -4749   -395740    120152    38221
            Worst cost_group: INPUTS, WNS: -4424.8
            Path: rinc --> rptr_empty/rptr_reg_9_/SE
 incr_delay               511515    -4740   -395655    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511516    -4709   -395640    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511520    -4665   -395596    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        60  (        9 /        9 )  0.08
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        49  (        0 /        0 )  0.00
    plc_st_fence        49  (        0 /        0 )  0.00
        plc_star        49  (        0 /        0 )  0.00
      plc_laf_st        49  (        0 /        0 )  0.00
 plc_laf_st_fence        49  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        40  (        4 /        6 )  0.04
   plc_laf_lo_st        31  (        0 /        0 )  0.00
       plc_lo_st        31  (        0 /        0 )  0.00
        mb_split        31  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 511520    -4665   -395596    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_tns                 511523    -4653   -395560    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_tns                 511523    -4653   -395560    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       190  (        2 /        5 )  0.13
   plc_laf_lo_st       188  (        0 /        0 )  0.00
       plc_lo_st       188  (        0 /        0 )  0.00
            fopt       188  (        0 /        0 )  0.01
       crit_dnsz       171  (       10 /       14 )  0.18
             dup       178  (        1 /        1 )  0.04
        setup_dn       177  (        0 /        0 )  0.00
        mb_split       177  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.9849740000000011
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) |  25.2( 25.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:02:38) |  00:00:07(00:00:07) |  59.2( 58.3) |   22:06:28 (Jan26) |  315.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:01(00:00:01) |   7.9(  8.3) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:00(00:00:00) |  -0.1(  0.0) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:40) |  00:00:00(00:00:01) |   0.0(  8.3) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   7.8(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) |  25.2( 25.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:02:38) |  00:00:07(00:00:07) |  59.2( 58.3) |   22:06:28 (Jan26) |  315.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:01(00:00:01) |   7.9(  8.3) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:00(00:00:00) |  -0.1(  0.0) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:40) |  00:00:00(00:00:01) |   0.0(  8.3) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   7.8(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       711    512304       295
##>M:Pre Cleanup                        0         -         -       711    512304       295
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       492    511514       315
##>M:Const Prop                         0     -4424    395479       492    511514       315
##>M:Cleanup                            0     -4415    395394       494    511522       315
##>M:MBCI                               0         -         -       494    511522       315
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               8
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        9
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(genus.tcl) 87: if { [info exists enable_dft] &&  $enable_dft  } {
   if { [file exists ../../${top_design}.reg_eco.tcl] == 1 } {
      # Make eco changes to registers.
      source -echo -verbose ../../${top_design}.reg_eco.tcl
   } 

   check_dft_rules
   # Connect the scan chain. 
   connect_scan_chains -auto_create_chains 
   report_scan_chains
}
@file(genus.tcl) 99: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo1_sramb' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                511523    -4653   -395560    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
-------------------------------------------------------------------------------
 const_prop               511523    -4653   -395560    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 simp_cc_inputs           511520    -4653   -395556    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
-------------------------------------------------------------------------------
 hi_fo_buf                511520    -4653   -395556    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511520    -4653   -395556    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511539    -4601   -395506    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511544    -4587   -395485    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511564    -4584   -395487    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511568    -4584   -395487    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511567    -4584   -395486    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511569    -4581   -395484    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       105  (        8 /       10 )  0.22
       crit_upsz        85  (        3 /        3 )  0.08
       crit_slew        80  (        1 /        2 )  0.06
        setup_dn        79  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        79  (        0 /        0 )  0.00
    plc_st_fence        79  (        0 /        0 )  0.00
        plc_star        79  (        0 /        0 )  0.00
      plc_laf_st        79  (        0 /        0 )  0.00
 plc_laf_st_fence        79  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        79  (        0 /        0 )  0.00
       plc_lo_st        79  (        0 /        0 )  0.00
            fopt        79  (        0 /        0 )  0.00
       crit_swap        79  (        0 /        0 )  0.06
       mux2_swap        79  (        0 /        0 )  0.02
       crit_dnsz        89  (        0 /        0 )  0.10
       load_swap        79  (        0 /        0 )  0.05
            fopt        82  (        2 /        4 )  0.04
        setup_dn        80  (        0 /        0 )  0.01
       load_isol        94  (        6 /        6 )  0.28
       load_isol        80  (        0 /        0 )  0.02
        move_for        80  (        0 /        0 )  0.02
        move_for        80  (        0 /        0 )  0.00
          rem_bi        80  (        0 /        0 )  0.00
         offload        80  (        0 /        0 )  0.00
          rem_bi        82  (        1 /        6 )  0.06
         offload        95  (        5 /        5 )  0.07
           phase        80  (        0 /        0 )  0.00
        in_phase        80  (        0 /        0 )  0.00
       merge_bit        80  (        0 /        0 )  0.00
     merge_idrvr        80  (        0 /        0 )  0.00
     merge_iload        80  (        0 /        0 )  0.00
    merge_idload        80  (        0 /        0 )  0.00
      merge_drvr        86  (        1 /        2 )  0.03
      merge_load        79  (        0 /        1 )  0.02
          decomp        79  (        0 /        0 )  0.12
        p_decomp        79  (        0 /        0 )  0.02
        levelize        87  (        1 /        5 )  0.03
        mb_split        79  (        0 /        0 )  0.00
             dup        86  (        5 /        6 )  0.13
      mux_retime        78  (        0 /        2 )  0.01
         buf2inv        78  (        0 /        0 )  0.00
             exp        35  (        1 /       10 )  0.01
       gate_deco        49  (        0 /        0 )  0.34
       gcomp_tim        12  (        2 /        4 )  0.06
  inv_pair_2_buf        84  (        0 /        0 )  0.00

 incr_delay               511575    -4568   -395531    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511599    -4558   -395550    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511599    -4558   -395551    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511600    -4554   -395557    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511611    -4552   -395569    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511632    -4543   -395578    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511641    -4525   -395704    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511650    -4522   -395689    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511652    -4521   -395679    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511663    -4516   -394993    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511662    -4514   -394992    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511665    -4511   -394953    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511666    -4511   -394953    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511666    -4511   -394953    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511673    -4511   -394952    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511685    -4508   -395005    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511685    -4508   -395004    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511687    -4508   -395004    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511687    -4506   -394903    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511687    -4506   -394903    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        54  (       15 /       40 )  4.79
        crr_glob        77  (       13 /       15 )  0.22
         crr_200        60  (       20 /       49 )  1.40
        crr_glob       114  (       15 /       20 )  0.12
         crr_300        32  (        1 /       23 )  0.79
        crr_glob        57  (        1 /        1 )  0.04
         crr_400        27  (        0 /       18 )  0.63
        crr_glob        50  (        0 /        0 )  0.03
         crr_111        53  (        7 /       41 )  2.14
        crr_glob        59  (        2 /        7 )  0.13
         crr_210        58  (       13 /       42 )  2.50
        crr_glob       101  (       11 /       13 )  0.14
         crr_110        53  (        6 /       39 )  1.60
        crr_glob        62  (        3 /        6 )  0.10
         crr_101        91  (       17 /       71 )  2.15
        crr_glob       119  (       16 /       17 )  0.15
         crr_201        35  (        0 /       26 )  0.70
        crr_glob        52  (        0 /        0 )  0.04
         crr_211        74  (       20 /       57 )  5.24
        crr_glob       134  (       18 /       20 )  0.23
        crit_msz        85  (       10 /       11 )  0.19
       crit_upsz       105  (        9 /        9 )  0.12
       crit_slew        69  (        2 /        3 )  0.05
        setup_dn       135  (        0 /        0 )  0.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        67  (        0 /        0 )  0.00
    plc_st_fence        67  (        0 /        0 )  0.00
        plc_star        67  (        0 /        0 )  0.00
      plc_laf_st        67  (        0 /        0 )  0.00
 plc_laf_st_fence        67  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        67  (        0 /        0 )  0.00
            fopt       136  (        1 /        2 )  0.03
       crit_swap        67  (        0 /        0 )  0.08
       mux2_swap        67  (        0 /        0 )  0.00
       crit_dnsz       101  (        1 /        1 )  0.11
       load_swap        69  (        0 /        0 )  0.06
            fopt       136  (        1 /        2 )  0.03
        setup_dn       135  (        0 /        0 )  0.02
       load_isol       138  (        1 /        1 )  0.35
       load_isol       138  (        1 /        1 )  0.35
        move_for       142  (        1 /        1 )  0.03
        move_for       142  (        1 /        1 )  0.03
          rem_bi       148  (        0 /        3 )  0.04
         offload       148  (        0 /        0 )  0.05
          rem_bi       148  (        0 /        3 )  0.04
         offload       148  (        0 /        0 )  0.05
       merge_bit        70  (        2 /        2 )  0.01
     merge_idrvr        67  (        0 /        0 )  0.00
     merge_iload        67  (        0 /        0 )  0.00
    merge_idload        67  (        0 /        0 )  0.00
      merge_drvr        68  (        1 /        6 )  0.08
      merge_load        67  (        0 /        5 )  0.07
           phase        67  (        0 /        0 )  0.00
          decomp        67  (        0 /        0 )  0.09
        p_decomp        67  (        0 /        0 )  0.03
        levelize        67  (        0 /        4 )  0.03
        mb_split        67  (        0 /        0 )  0.00
        in_phase        67  (        0 /        0 )  0.00
             dup        73  (        3 /        3 )  0.06
      mux_retime        68  (        0 /        1 )  0.00
         buf2inv        68  (        0 /        0 )  0.00
             exp        31  (        2 /       12 )  0.02
       gate_deco        38  (        0 /        0 )  0.24
       gcomp_tim        30  (        1 /        1 )  0.10
  inv_pair_2_buf        67  (        0 /        0 )  0.00
 init_drc                 511687    -4506   -394903    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        15  (        0 /        0 )  0.00
        plc_star        15  (        0 /        0 )  0.00
        drc_bufs        15  (        0 /        0 )  0.00
        drc_fopt        15  (        0 /        0 )  0.00
        drc_bufb        15  (        0 /        0 )  0.00
      simple_buf        15  (        0 /        0 )  0.00
             dup        15  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        15  (        0 /        0 )  0.00
       crit_slew        15  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        79  (        0 /        0 )  0.00
        plc_star        79  (        0 /        0 )  0.00
      drc_buf_sp       143  (        0 /       64 )  0.00
        drc_bufs       143  (        0 /       64 )  0.00
        drc_fopt        79  (        0 /        0 )  0.01
        drc_bufb        79  (        0 /        0 )  0.00
      simple_buf        79  (        0 /        0 )  0.00
             dup        79  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        79  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511687    -4506   -394903    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_tns                 511678    -4506   -393855    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       219  (        0 /        1 )  0.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       219  (        8 /       27 )  0.47
       crit_upsz       211  (        1 /       13 )  0.17
   plc_laf_lo_st       210  (        0 /        0 )  0.00
       plc_lo_st       210  (        0 /        0 )  0.00
       crit_swap       210  (        1 /        3 )  0.10
       mux2_swap       209  (        0 /        0 )  0.01
       crit_dnsz       201  (        5 /        9 )  0.22
       load_swap       204  (        0 /        1 )  0.09
            fopt       204  (        2 /        6 )  0.13
        setup_dn       202  (        0 /        0 )  0.00
       load_isol       202  (        0 /        0 )  0.43
       load_isol       202  (        0 /        0 )  0.04
        move_for       202  (        0 /        0 )  0.00
        move_for       202  (        0 /        0 )  0.00
          rem_bi       202  (        0 /        0 )  0.00
         offload       202  (        0 /        0 )  0.00
          rem_bi       202  (        1 /        2 )  0.02
         offload       201  (        0 /        0 )  0.01
       merge_bit       201  (        0 /        0 )  0.00
     merge_idrvr       201  (        0 /        0 )  0.00
     merge_iload       201  (        0 /        0 )  0.00
    merge_idload       201  (        0 /        0 )  0.00
      merge_drvr       201  (        0 /        0 )  0.04
      merge_load       201  (        1 /        1 )  0.04
           phase       200  (        0 /        0 )  0.00
          decomp       200  (        0 /        0 )  0.28
        p_decomp       200  (        0 /        0 )  0.17
        levelize       200  (        0 /        0 )  0.02
        mb_split       200  (        0 /        0 )  0.00
             dup       200  (        0 /        0 )  0.22
      mux_retime       200  (        0 /        0 )  0.00
       crr_local       200  (       16 /       23 )  2.50
         buf2inv       184  (        0 /        0 )  0.00

 init_area                511678    -4506   -393855    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 undup                    511672    -4506   -393848    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_buf                  511665    -4506   -393848    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_inv                  511648    -4506   -393864    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 merge_bi                 511641    -4506   -393864    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_inv_qb               511626    -4506   -393865    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 io_phase                 511620    -4506   -393867    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 gate_comp                511613    -4506   -393865    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 glob_area                511609    -4506   -393865    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 area_down                511603    -4506   -393772    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_buf                  511602    -4506   -393772    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_inv_qb               511600    -4506   -393772    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         9  (        3 /        6 )  0.04
         rem_buf        18  (        2 /        3 )  0.03
         rem_inv        24  (       15 /       17 )  0.07
        merge_bi        12  (        6 /        6 )  0.03
      rem_inv_qb        26  (        2 /        2 )  0.05
    seq_res_area        10  (        0 /        2 )  0.72
        io_phase        22  (        4 /        6 )  0.05
       gate_comp        43  (        3 /       15 )  0.21
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        18  (        8 /       18 )  0.06
       area_down        21  (        6 /        8 )  0.11
      size_n_buf         2  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        16  (        1 /        2 )  0.03
         rem_inv         9  (        0 /        1 )  0.02
        merge_bi         4  (        0 /        0 )  0.01
      rem_inv_qb        15  (        1 /        1 )  0.03

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511600    -4506   -393772    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511600    -4506   -393772    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511600    -4506   -393772    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        12  (        0 /        6 )  0.93
        crr_glob        16  (        0 /        0 )  0.02
         crr_200        12  (        0 /        6 )  0.12
        crr_glob        16  (        0 /        0 )  0.01
         crr_300        12  (        0 /        6 )  0.14
        crr_glob        16  (        0 /        0 )  0.01
         crr_400        11  (        0 /        5 )  0.14
        crr_glob        16  (        0 /        0 )  0.01
         crr_111        15  (        1 /       11 )  0.39
        crr_glob        16  (        0 /        1 )  0.02
         crr_210        12  (        0 /        6 )  0.31
        crr_glob        16  (        0 /        0 )  0.02
         crr_110        15  (        0 /        9 )  0.28
        crr_glob        16  (        0 /        0 )  0.02
         crr_101        19  (        4 /       13 )  0.33
        crr_glob        22  (        1 /        4 )  0.03
         crr_201        11  (        3 /        7 )  0.20
        crr_glob        15  (        0 /        3 )  0.02
         crr_211        11  (        3 /        7 )  0.41
        crr_glob        15  (        0 /        3 )  0.03
        crit_msz        29  (        0 /        0 )  0.03
       crit_upsz        29  (        0 /        1 )  0.02
       crit_slew        29  (        0 /        1 )  0.01
        setup_dn        58  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        29  (        0 /        0 )  0.00
    plc_st_fence        29  (        0 /        0 )  0.00
        plc_star        29  (        0 /        0 )  0.00
      plc_laf_st        29  (        0 /        0 )  0.00
 plc_laf_st_fence        29  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        29  (        0 /        0 )  0.00
            fopt        58  (        0 /        1 )  0.01
       crit_swap        29  (        0 /        0 )  0.02
       mux2_swap        29  (        0 /        0 )  0.00
       crit_dnsz         9  (        0 /        0 )  0.01
       load_swap        29  (        0 /        0 )  0.00
            fopt        58  (        0 /        1 )  0.01
        setup_dn        58  (        0 /        0 )  0.00
       load_isol        58  (        0 /        0 )  0.04
       load_isol        58  (        0 /        0 )  0.04
        move_for        58  (        0 /        0 )  0.00
        move_for        58  (        0 /        0 )  0.00
          rem_bi        58  (        0 /        2 )  0.02
         offload        58  (        0 /        0 )  0.01
          rem_bi        58  (        0 /        2 )  0.02
         offload        58  (        0 /        0 )  0.01
       merge_bit        29  (        0 /        0 )  0.00
     merge_idrvr        29  (        0 /        0 )  0.00
     merge_iload        29  (        0 /        0 )  0.00
    merge_idload        29  (        0 /        0 )  0.00
      merge_drvr        29  (        0 /        1 )  0.01
      merge_load        29  (        0 /        1 )  0.01
           phase        29  (        0 /        0 )  0.00
          decomp        29  (        0 /        0 )  0.01
        p_decomp        29  (        0 /        0 )  0.01
        levelize        29  (        0 /        2 )  0.01
        mb_split        29  (        0 /        0 )  0.00
        in_phase        29  (        0 /        0 )  0.00
             dup        29  (        0 /        0 )  0.00
      mux_retime        29  (        0 /        1 )  0.00
         buf2inv        29  (        0 /        0 )  0.00
             exp         5  (        0 /        3 )  0.00
       gate_deco         4  (        0 /        0 )  0.03
       gcomp_tim         5  (        0 /        0 )  0.01
  inv_pair_2_buf        29  (        0 /        0 )  0.00
 init_drc                 511600    -4506   -393772    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        15  (        0 /        0 )  0.00
        plc_star        15  (        0 /        0 )  0.00
        drc_bufs        15  (        0 /        0 )  0.00
        drc_fopt        15  (        0 /        0 )  0.00
        drc_bufb        15  (        0 /        0 )  0.00
      simple_buf        15  (        0 /        0 )  0.00
             dup        15  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        15  (        0 /        0 )  0.00
       crit_slew        15  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        79  (        0 /        0 )  0.00
        plc_star        79  (        0 /        0 )  0.00
        drc_bufs       143  (        0 /       64 )  0.00
        drc_fopt        79  (        0 /        0 )  0.01
        drc_bufb        79  (        0 /        0 )  0.00
      simple_buf        79  (        0 /        0 )  0.00
             dup        79  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        79  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511600    -4506   -393772    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_tns                 511604    -4506   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        18  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        18  (        0 /        1 )  0.04
       crit_upsz        18  (        1 /        3 )  0.03
   plc_laf_lo_st        17  (        0 /        0 )  0.00
       plc_lo_st        17  (        0 /        0 )  0.00
       crit_swap        17  (        1 /        1 )  0.02
       mux2_swap        16  (        0 /        0 )  0.01
       crit_dnsz        17  (        1 /        1 )  0.02
       load_swap        15  (        0 /        0 )  0.01
            fopt        15  (        0 /        1 )  0.01
        setup_dn        15  (        0 /        0 )  0.00
       load_isol        15  (        0 /        0 )  0.07
       load_isol        15  (        0 /        0 )  0.02
        move_for        15  (        0 /        1 )  0.02
        move_for        15  (        0 /        0 )  0.00
          rem_bi        15  (        0 /        0 )  0.00
         offload        15  (        0 /        0 )  0.00
          rem_bi        15  (        0 /        0 )  0.01
         offload        15  (        0 /        0 )  0.03
       merge_bit        15  (        0 /        0 )  0.00
     merge_idrvr        15  (        0 /        0 )  0.00
     merge_iload        15  (        0 /        0 )  0.00
    merge_idload        15  (        0 /        0 )  0.00
      merge_drvr        15  (        0 /        0 )  0.01
      merge_load        15  (        0 /        0 )  0.00
           phase        15  (        0 /        0 )  0.00
          decomp        15  (        0 /        0 )  0.03
        p_decomp        15  (        0 /        0 )  0.04
        levelize        15  (        0 /        0 )  0.00
        mb_split        15  (        0 /        0 )  0.00
             dup        15  (        1 /        1 )  0.02
      mux_retime        14  (        0 /        1 )  0.00
       crr_local        14  (        2 /        6 )  0.39
         buf2inv        12  (        0 /        0 )  0.00

 init_area                511604    -4506   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 undup                    511599    -4506   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 merge_bi                 511597    -4506   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 io_phase                 511596    -4506   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 gate_comp                511595    -4506   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 area_down                511594    -4506   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         8  (        2 /        4 )  0.04
         rem_buf        14  (        0 /        0 )  0.02
         rem_inv         9  (        0 /        0 )  0.01
        merge_bi         6  (        2 /        2 )  0.01
      rem_inv_qb        15  (        0 /        0 )  0.03
        io_phase        17  (        1 /        3 )  0.03
       gate_comp        42  (        1 /       14 )  0.19
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        13  (        0 /       13 )  0.07
       area_down        21  (        1 /        5 )  0.10
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511594    -4506   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511594    -4506   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511594    -4505   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        54  (        1 /        2 )  0.10
       crit_upsz        52  (        1 /        1 )  0.05
       crit_slew        45  (        0 /        1 )  0.02
        setup_dn        45  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        45  (        0 /        0 )  0.00
    plc_st_fence        45  (        0 /        0 )  0.00
        plc_star        45  (        0 /        0 )  0.00
      plc_laf_st        45  (        0 /        0 )  0.00
 plc_laf_st_fence        45  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        45  (        0 /        0 )  0.00
       plc_lo_st        45  (        0 /        0 )  0.00
            fopt        45  (        0 /        0 )  0.00
       crit_swap        45  (        0 /        0 )  0.04
       mux2_swap        45  (        0 /        0 )  0.00
       crit_dnsz        43  (        0 /        0 )  0.05
       load_swap        45  (        0 /        0 )  0.03
            fopt        45  (        0 /        1 )  0.01
        setup_dn        45  (        0 /        0 )  0.00
       load_isol        45  (        0 /        0 )  0.12
       load_isol        45  (        0 /        0 )  0.03
        move_for        43  (        1 /        1 )  0.02
        move_for        38  (        0 /        0 )  0.00
          rem_bi        38  (        0 /        0 )  0.00
         offload        38  (        0 /        0 )  0.00
          rem_bi        38  (        0 /        2 )  0.02
         offload        38  (        0 /        0 )  0.01
           phase        38  (        0 /        0 )  0.00
        in_phase        38  (        0 /        0 )  0.00
       merge_bit        38  (        0 /        0 )  0.00
     merge_idrvr        38  (        0 /        0 )  0.00
     merge_iload        38  (        0 /        0 )  0.00
    merge_idload        38  (        0 /        0 )  0.01
      merge_drvr        38  (        0 /        0 )  0.00
      merge_load        38  (        0 /        0 )  0.00
          decomp        38  (        0 /        0 )  0.03
        p_decomp        38  (        0 /        0 )  0.02
        levelize        38  (        0 /        0 )  0.00
        mb_split        38  (        0 /        0 )  0.00
             dup        38  (        0 /        0 )  0.01
      mux_retime        38  (        0 /        0 )  0.00
         buf2inv        38  (        0 /        0 )  0.00
             exp         7  (        0 /        3 )  0.01
       gate_deco        16  (        0 /        0 )  0.13
       gcomp_tim         5  (        0 /        0 )  0.02
  inv_pair_2_buf        38  (        0 /        0 )  0.00

 init_drc                 511594    -4505   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        15  (        0 /        0 )  0.00
        plc_star        15  (        0 /        0 )  0.00
        drc_bufs        15  (        0 /        0 )  0.00
        drc_fopt        15  (        0 /        0 )  0.00
        drc_bufb        15  (        0 /        0 )  0.00
      simple_buf        15  (        0 /        0 )  0.00
             dup        15  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        15  (        0 /        0 )  0.00
       crit_slew        15  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        79  (        0 /        0 )  0.00
        plc_star        79  (        0 /        0 )  0.00
        drc_bufs       143  (        0 /       64 )  0.00
        drc_fopt        79  (        0 /        0 )  0.01
        drc_bufb        79  (        0 /        0 )  0.00
      simple_buf        79  (        0 /        0 )  0.00
             dup        79  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        79  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| CFM-5   |Info |    1 |Wrote formal verification information.         |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(genus.tcl) 102: set stage genus
@file(genus.tcl) 103: report_qor > ../reports/${top_design}.$stage.qor.rpt
@file(genus.tcl) 105: report_timing -max_path 1000 > ../reports/${top_design}.$stage.timing.max.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
@file(genus.tcl) 106: check_timing_intent -verbose  > ../reports/${top_design}.$stage.check_timing.rpt
@file(genus.tcl) 107: check_design  > ../reports/${top_design}.$stage.check_design.rpt


 No LEF file read in.
@file(genus.tcl) 111: write_hdl $top_design > ../outputs/${top_design}.$stage.vg
@file(genus.tcl) 112: if { [info exists enable_dft] &&  $enable_dft  } {
   # output scan def. 
   write_scandef $top_design > ../outputs/${top_design}.$stage.scan.def
   write_sdc $top_design > ../outputs/${top_design}.$stage.sdc
}
@file(genus.tcl) 118: write_db -all_root_attributes -verbose ../outputs/${top_design}.$stage.db
Finished exporting design database to file '../outputs/fifo1_sramb.genus.db' for 'fifo1_sramb' (command execution time mm:ss cpu = 00:00, real = 00:00).
#@ End verbose source scripts/genus.tcl
@genus:root: 6> report_timing
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  10:08:04 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-4415 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     425            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     475         3836     
                                              
             Setup:-      91                  
       Uncertainty:-       8                  
     Required Time:=     376                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1055                  
             Slack:=   -4415                  

Exceptions/Constraints:
  input_delay             -100            in_del_26_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   wdata_in[2]           
   1055    4791   161      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    4791     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved

@genus:root: 7> report_qor
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  10:09:07 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

 Clock Period 
--------------
rclk    750.0 
wclk    850.0 
wclk2x  425.0 


  Cost    Critical               Violating 
 Group   Path Slack     TNS        Paths   
-------------------------------------------
default    No paths         0.0            
INPUTS      -4415.3   -393350.3         92 
OUTPUTS       -78.0      -402.5         10 
rclk          -12.6       -12.6          1 
wclk            1.2         0.0          0 
wclk2x     No paths         0.0            
-------------------------------------------
Total                 -393752.8        103 

Instance Count
--------------
Leaf Instance Count             527 
Physical Instance count           0 
Sequential Instance Count       104 
Combinational Instance Count    423 
Hierarchical Instance Count       5 

Area
----
Cell Area                          511594.336
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    511594.336
Net Area                           0.000
Total Area (Cell+Physical+Net)     511594.336

Max Fanout                         72 (fifomem/n_27)
Min Fanout                         0 (io_b_wrst_n_net)
Average Fanout                     2.8
Terms to net ratio                 4.2411
Terms to instance ratio            4.5389
Runtime                            82.315432 seconds
Elapsed Runtime                    323 seconds
Genus peak memory usage            1417.74 
Innovus peak memory usage          no_value 
Hostname                           auto.ece.pdx.edu
@genus:root: 8> pwd
/home/reethika/common/Downloads/lab2-reethika07-master/syn/work
@genus:root: 9> set top_design fifo1_sramb
fifo1_sramb
@genus:root: 10> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Thu Jan 26 22:18:26 PST 2023)...
#@ Begin verbose source scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sramb.design_config.tcl' (Thu Jan 26 22:18:26 PST 2023)...
#@ Begin verbose source fifo1_sramb.design_config.tcl
@file(fifo1_sramb.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(fifo1_sramb.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sramb.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sramb.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sramb.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sramb.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sramb.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sramb.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sramb.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sramb.design_config.tcl) 33: set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
@file(fifo1_sramb.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sramb.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sramb.design_config.tcl) 36: set synth_corners_target "ss0p95v125c" 
set synth_corners_target "ss0p95v125c" 
@file(fifo1_sramb.design_config.tcl) 38: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sramb.design_config.tcl) 39: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sramb.design_config.tcl) 40: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 41: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 42: set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
@file(fifo1_sramb.design_config.tcl) 43: set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(fifo1_sramb.design_config.tcl) 44: set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
@file(fifo1_sramb.design_config.tcl) 46: set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
@file(fifo1_sramb.design_config.tcl) 47: set sub_lib_type_target "saed32rvt_"
set sub_lib_type_target "saed32rvt_"
@file(fifo1_sramb.design_config.tcl) 49: set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(fifo1_sramb.design_config.tcl) 57: set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
@file(fifo1_sramb.design_config.tcl) 58: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
@file(fifo1_sramb.design_config.tcl) 64: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(fifo1_sramb.design_config.tcl) 67: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sramb.design_config.tcl) 68: set FCL 0
set FCL 0
@file(fifo1_sramb.design_config.tcl) 69: set split_constraints 0
set split_constraints 0
#@ End verbose source fifo1_sramb.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Thu Jan 26 22:18:26 PST 2023)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .'
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus.tcl) 15: set_db library $link_library
Freeing libraries in memory (saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib)

Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32io_wb_ss0p95v125c_2p25v' and 'saed32sramlp_ss0p75v125c_i0p75v'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32sramlp_ss0p75v125c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CAPCORNER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CAPCORNER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CIOVDDIOVSS_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CIOVDDIOVSS_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CORNER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CORNER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CVDDVSS_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CVDDVSS_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CVDDVSS_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CVDDVSS_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DIOVSSVSS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DIOVSSVSS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'VDD_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'VDD_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'VSS_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'VSS_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'VDD_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'VDD_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'VSS_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'VSS_NS' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_RVT'.  Ignoring the test_cell.
  Setting attribute of root '/': 'library' = saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_RVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sramb' from file '../rtl/fifo1_sramb.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sramb' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sramb'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Thu Jan 26 22:18:27 PST 2023)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Thu Jan 26 22:18:27 PST 2023)...
#@ Begin verbose source fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sramb.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
@file(fifo1_sramb.add_ios.tcl) 14: foreach i [ get_port_names [ get_ports wdata* ] ] {
  insert_io  $i r 
}
@file(fifo1_sramb.add_ios.tcl) 17: foreach i { rempty wfull }  {
  insert_io  $i t 
}
@file(fifo1_sramb.add_ios.tcl) 20: foreach i { rrst_n rclk rinc wrst_n wclk2x wclk winc }  {
  insert_io  $i b 
}
#@ End verbose source fifo1_sramb.add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sramb.sdc' (Thu Jan 26 22:18:27 PST 2023)...
#@ Begin verbose source constraints/fifo1_sramb.sdc
@file(fifo1_sramb.sdc) 1: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
@file(fifo1_sramb.sdc) 18: set wclk_period 0.85
set wclk_period 0.85
@file(fifo1_sramb.sdc) 19: set rclk_period 0.75
set rclk_period 0.75
@file(fifo1_sramb.sdc) 20: set wclk2x_period [ expr $wclk_period / 2 ]
set wclk2x_period [ expr $wclk_period / 2 ]
@file(fifo1_sramb.sdc) 22: create_clock -name "wclk" -period $wclk_period  wclk
create_clock -name "wclk" -period $wclk_period  wclk
@file(fifo1_sramb.sdc) 23: set_clock_uncertainty -setup 0.008 wclk
set_clock_uncertainty -setup 0.008 wclk
@file(fifo1_sramb.sdc) 24: set_clock_uncertainty -hold 0.005 wclk
set_clock_uncertainty -hold 0.005 wclk
@file(fifo1_sramb.sdc) 25: set_clock_transition 0.05 wclk
set_clock_transition 0.05 wclk
@file(fifo1_sramb.sdc) 26: set_clock_latency 0.05 wclk
set_clock_latency 0.05 wclk
@file(fifo1_sramb.sdc) 28: create_clock -name "rclk" -period $rclk_period rclk
create_clock -name "rclk" -period $rclk_period rclk
@file(fifo1_sramb.sdc) 29: set_clock_uncertainty -setup 0.008 rclk
set_clock_uncertainty -setup 0.008 rclk
@file(fifo1_sramb.sdc) 30: set_clock_uncertainty -hold 0.005 rclk
set_clock_uncertainty -hold 0.005 rclk
@file(fifo1_sramb.sdc) 31: set_clock_transition 0.05 rclk
set_clock_transition 0.05 rclk
@file(fifo1_sramb.sdc) 32: set_clock_latency 0.05 rclk
set_clock_latency 0.05 rclk
@file(fifo1_sramb.sdc) 36: create_clock -name "wclk2x" -period $wclk2x_period wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
@file(fifo1_sramb.sdc) 37: set_clock_uncertainty 0.008 -setup wclk2x
set_clock_uncertainty 0.008 -setup wclk2x
@file(fifo1_sramb.sdc) 38: set_clock_uncertainty 0.005 -hold wclk2x
set_clock_uncertainty 0.005 -hold wclk2x
@file(fifo1_sramb.sdc) 39: set_clock_transition 0.05 wclk2x
set_clock_transition 0.05 wclk2x
@file(fifo1_sramb.sdc) 40: set_clock_latency 0.05 wclk2x
set_clock_latency 0.05 wclk2x
@file(fifo1_sramb.sdc) 42: set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 43: set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
@file(fifo1_sramb.sdc) 49: set_input_delay -0.1 wdata_in* -clock wclk2x 
set_input_delay -0.1 wdata_in* -clock wclk2x 
@file(fifo1_sramb.sdc) 50: set_input_delay -0.1 winc -clock wclk
set_input_delay -0.1 winc -clock wclk
@file(fifo1_sramb.sdc) 51: set_input_delay -0.1 rinc -clock rclk
set_input_delay -0.1 rinc -clock rclk
@file(fifo1_sramb.sdc) 52: set_output_delay -0.8 rdata* -clock rclk
set_output_delay -0.8 rdata* -clock rclk
@file(fifo1_sramb.sdc) 53: set_output_delay -0.8 {rempty } -clock rclk
set_output_delay -0.8 {rempty } -clock rclk
@file(fifo1_sramb.sdc) 54: set_output_delay -0.8 {wfull} -clock wclk
set_output_delay -0.8 {wfull} -clock wclk
@file(fifo1_sramb.sdc) 55: set_input_delay 0.0 rrst_n -clock rclk
set_input_delay 0.0 rrst_n -clock rclk
@file(fifo1_sramb.sdc) 56: set_input_delay 0.0 rrst_n -clock wclk -add_delay
set_input_delay 0.0 rrst_n -clock wclk -add_delay
@file(fifo1_sramb.sdc) 57: set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
@file(fifo1_sramb.sdc) 60: set_drive 0.00001 [all_inputs ]
set_drive 0.00001 [all_inputs ]
@file(fifo1_sramb.sdc) 62: set_driving_cell -lib_cell NBUFFX4_RVT [get_ports -filter "direction==in"]
set_driving_cell -lib_cell NBUFFX4_RVT [get_ports -filter "direction==in"]
@file(fifo1_sramb.sdc) 63: set_load 0.5 [all_outputs]
set_load 0.5 [all_outputs]
@file(fifo1_sramb.sdc) 66: group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
@file(fifo1_sramb.sdc) 67: group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
#@ End verbose source constraints/fifo1_sramb.sdc
@file(genus.tcl) 66: set_dont_use [get_lib_cells */DELLN* ]
@file(genus.tcl) 68: syn_gen
  Libraries have 127 usable logic and 108 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo1_sramb' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) |   3.1(  0.4) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:02:38) |  00:00:07(00:00:07) |   7.3(  1.0) |   22:06:28 (Jan26) |  315.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:01(00:00:01) |   1.0(  0.1) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:40) |  00:00:00(00:00:01) |   0.0(  0.1) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   1.0(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:03(00:14:38) |  00:01:29(00:11:58) |  87.6( 98.4) |   22:18:28 (Jan26) |  304.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'fifo1_sramb':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo1_sramb'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_16'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_16'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo1_sramb'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo1_sramb, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.027s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                             Message Text                                                               |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-362    |Info    |    2 |Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list.                                        |
| CDFG-372    |Info    |    5 |Bitwidth mismatch in assignment.                                                                                                        |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present |
|             |        |      | in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will |
|             |        |      | implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit      |
|             |        |      | assignment.                                                                                                                            |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.                                                                                                   |
| CDFG-500    |Info    |    1 |Unused module input port.                                                                                                               |
|             |        |      |In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision   |
|             |        |      | statements.                                                                                                                            |
| CDFG-769    |Info    |    2 |Identified sum-of-products logic to be optimized during syn_generic.                                                                    |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                                                   |
| CDFG2G-622  |Warning |    8 |Signal or variable has multiple drivers.                                                                                                |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                      |
| CHNM-102    |Info    |  468 |Changed names successfully.                                                                                                             |
| CHNM-107    |Warning |    2 |Option 'convert_string' is obsolete.                                                                                                    |
|             |        |      |The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update     |
|             |        |      | your script to use new option.                                                                                                         |
| CHNM-108    |Warning |    6 |Port names affected by change_names do not automatically get updated in written out SV wrapper module.                                  |
|             |        |      |If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the |
|             |        |      | written out SV wrapper module.                                                                                                         |
| CHNM-110    |Warning |   66 |Failed to change names.                                                                                                                 |
|             |        |      |Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui)                            |
|             |        |      | to allow name changes on preserved objects.                                                                                            |
| CWD-19      |Info    |   14 |An implementation was inferred.                                                                                                         |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                              |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                         |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.                                                                                                   |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.                                                                                              |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                           |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                     |
| ELAB-2      |Info    |    5 |Elaborating Subdesign.                                                                                                                  |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                |
| ELABUTL-132 |Info    |    8 |Unused instance port.                                                                                                                   |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                            |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary outputs.                                                                                     |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive |
|             |        |      | any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above.   |
|             |        |      | If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set  |
|             |        |      | the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                            |
| GLO-42      |Info    |    2 |Equivalent sequential instances have been merged.                                                                                       |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or   |
|             |        |      | the 'optimize_merge_seq' instance attribute to 'false'.                                                                                |
| LBR-126     |Warning |    3 |Found a combinational arc in a sequential cell.                                                                                         |
|             |        |      |The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with   |
|             |        |      | sequential arcs in a sequential cell.                                                                                                  |
| LBR-155     |Info    |   60 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                         |
| LBR-162     |Info    |   30 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                 |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                |
| LBR-170     |Info    |    8 |Ignoring specified timing sense.                                                                                                        |
|             |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                      |
| LBR-30      |Info    |    2 |Promoting a setup arc to recovery.                                                                                                      |
|             |        |      |Setup arcs to asynchronous input pins are not supported.                                                                                |
| LBR-31      |Info    |    2 |Promoting a hold arc to removal.                                                                                                        |
|             |        |      |Hold arcs to asynchronous input pins are not supported.                                                                                 |
| LBR-34      |Warning |   10 |Missing an incoming setup timing arc for next_state library pin.                                                                        |
|             |        |      |Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing       |
|             |        |      | model.                                                                                                                                 |
| LBR-38      |Warning |    1 |Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process  |
|             |        |      | and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ.                                  |
|             |        |      |This is a common source of delay calculation confusion and should be avoided.                                                           |
| LBR-41      |Info    | 1424 |An output library pin lacks a function attribute.                                                                                       |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                         |
|             |        |      | (because one of its outputs does not have a valid function.                                                                            |
| LBR-412     |Info    |    4 |Created nominal operating condition.                                                                                                    |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                        |
|             |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                            |
| LBR-64      |Warning |   16 |Malformed test_cell.                                                                                                                    |
|             |        |      |Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.   |
| LBR-76      |Warning |   12 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for          |
|             |        |      | technology mapping. The tool will treat it as unusable.                                                                                |
|             |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if   |
|             |        |      | the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.                                          |
| LBR-9       |Warning |   82 |Library cell has no output pins defined.                                                                                                |
|             |        |      |Add the missing output pin(s)                                                                                                           |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does   |
|             |        |      | not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be |
|             |        |      | marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for        |
|             |        |      | synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The    |
|             |        |      | message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in    |
|             |        |      | the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.                          |
| MESG-10     |Warning |    4 |Unknown message ID.                                                                                                                     |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                            |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                           |
| SYNTH-8     |Info    |    1 |Done incrementally optimizing.                                                                                                          |
| TIM-11      |Warning |    8 |Timing problems have been detected in this design.                                                                                      |
|             |        |      |Use 'check_timing_intent' or 'report timing -lint' to report more information.                                                          |
| TUI-58      |Info    |    1 |Removed object.                                                                                                                         |
| TUI-61      |Error   |    1 |A required object parameter could not be found.                                                                                         |
|             |        |      |Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an    |
|             |        |      | object.                                                                                                                                |
| TUI-83      |Warning |    1 |Cannot modify library search path after reading library(s).                                                                             |
|             |        |      |You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.                                               |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads, 8 of 60 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    2 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:   -94 ps
Target path end-point (Port: fifo1_sramb/rempty)

Cost Group 'INPUTS' target slack: -4416 ps
Target path end-point (Pin: wdata_reg_7_/d)

Cost Group 'wclk' target slack:   -91 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'rclk' target slack:  -139 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

PBS_Generic_Opt-Post - Elapsed_Time 3, CPU_Time 3.2159950000000066
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) |   3.0(  0.4) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:02:38) |  00:00:07(00:00:07) |   7.1(  1.0) |   22:06:28 (Jan26) |  315.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:01(00:00:01) |   0.9(  0.1) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:40) |  00:00:00(00:00:01) |   0.0(  0.1) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.9(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:03(00:14:38) |  00:01:29(00:11:58) |  84.9( 98.0) |   22:18:28 (Jan26) |  304.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:03(00:00:03) |   3.0(  0.4) |   22:18:31 (Jan26) |  304.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) |   3.0(  0.4) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:02:38) |  00:00:07(00:00:07) |   7.1(  1.0) |   22:06:28 (Jan26) |  315.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:01(00:00:01) |   0.9(  0.1) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:40) |  00:00:00(00:00:01) |   0.0(  0.1) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.9(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:03(00:14:38) |  00:01:29(00:11:58) |  84.9( 98.0) |   22:18:28 (Jan26) |  304.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:03(00:00:03) |   3.0(  0.4) |   22:18:31 (Jan26) |  304.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       462    511883       304
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       711    512304       304
##>G:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        3
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo1_sramb' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(genus.tcl) 73: uniquify $top_design
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:fifo1_sramb.
@file(genus.tcl) 75: if { [info exists enable_dft] &&  $enable_dft  } {

   check_dft_rules
   # Need to have test_mode port defined to run this command. 
   fix_dft_violations -clock -async_set -async_reset -test_control test_mode  
   report dft_registers

}
@file(genus.tcl) 85: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo1_sramb' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) |   3.0(  0.4) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:02:38) |  00:00:07(00:00:07) |   7.1(  1.0) |   22:06:28 (Jan26) |  315.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:01(00:00:01) |   0.9(  0.1) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:40) |  00:00:00(00:00:01) |   0.0(  0.1) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.9(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:03(00:14:38) |  00:01:29(00:11:58) |  84.9( 98.0) |   22:18:28 (Jan26) |  304.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:03(00:00:03) |   3.0(  0.4) |   22:18:31 (Jan26) |  304.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) |   3.0(  0.4) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:02:38) |  00:00:07(00:00:07) |   7.1(  1.0) |   22:06:28 (Jan26) |  315.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:01(00:00:01) |   0.9(  0.1) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:40) |  00:00:00(00:00:01) |   0.0(  0.1) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.9(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:03(00:14:38) |  00:01:29(00:11:58) |  84.9( 98.0) |   22:18:28 (Jan26) |  304.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:03(00:00:03) |   3.0(  0.4) |   22:18:31 (Jan26) |  304.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 60 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:   -94 ps
Target path end-point (Port: fifo1_sramb/rempty)

Cost Group 'wclk' target slack:   -37 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'INPUTS' target slack: -4416 ps
Target path end-point (Pin: wdata_reg_7_/d)

Cost Group 'rclk' target slack:  -122 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 60 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               511520    -4812 
            Worst cost_group: INPUTS, WNS: -4452.6
            Path: rinc --> rptr_empty/rptr_reg_5_/SI

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        INPUTS             -4416    -4453      -1%      750     (launch clock period: 425)
          rclk              -122     -204      -9%      750 
       OUTPUTS               -94      -94      +0%      750 
          wclk               -37      -62      -3%      850 

 
Global incremental target info
==============================
Cost Group 'OUTPUTS' target slack:   -71 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack: -4453 ps
Target path end-point (Pin: rptr_empty/rptr_reg_6_/SI (SDFFARX1_RVT/SI))

Cost Group 'rclk' target slack:  -191 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX2_RVT/D))

Cost Group 'wclk' target slack:   -53 ps
Target path end-point (Pin: wptr_full/wfull_reg/D (DFFARX2_RVT/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                                                  Message Text                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------
| PA-7     |Info |   16 |Resetting power analysis results.                                                                                 |
|          |     |      |All computed switching activities are removed.                                                                    |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                                                                      |
| SYNTH-2  |Info |    1 |Done synthesizing.                                                                                                |
| SYNTH-4  |Info |    1 |Mapping.                                                                                                          |
| TUI-296  |Info |    1 |The given (sub)design is already uniquified.                                                                      |
|          |     |      |Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any. |
--------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              511514    -4749 
            Worst cost_group: INPUTS, WNS: -4424.8
            Path: rinc --> rptr_empty/rptr_reg_9_/SE

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        INPUTS             -4453    -4425      +1%      750 
          rclk              -191     -192      +0%      750 
       OUTPUTS               -71      -89      -2%      750 
          wclk               -53      -44      +1%      850 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 7, CPU_Time 7.584051999999986
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) |   2.8(  0.4) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:02:38) |  00:00:07(00:00:07) |   6.6(  0.9) |   22:06:28 (Jan26) |  315.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:01(00:00:01) |   0.9(  0.1) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:40) |  00:00:00(00:00:01) |   0.0(  0.1) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.9(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:03(00:14:38) |  00:01:29(00:11:58) |  79.2( 97.0) |   22:18:28 (Jan26) |  304.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:03(00:00:03) |   2.8(  0.4) |   22:18:31 (Jan26) |  304.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:48) |  00:00:07(00:00:07) |   6.7(  0.9) |   22:18:38 (Jan26) |  323.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Existing dofile found. Copied as fv/fifo1_sramb/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo1_sramb/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) |   2.8(  0.4) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:02:38) |  00:00:07(00:00:07) |   6.6(  0.9) |   22:06:28 (Jan26) |  315.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:01(00:00:01) |   0.9(  0.1) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:40) |  00:00:00(00:00:01) |   0.0(  0.1) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.9(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:03(00:14:38) |  00:01:29(00:11:58) |  79.2( 97.0) |   22:18:28 (Jan26) |  304.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:03(00:00:03) |   2.8(  0.4) |   22:18:31 (Jan26) |  304.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:48) |  00:00:07(00:00:07) |   6.7(  0.9) |   22:18:38 (Jan26) |  323.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:38 (Jan26) |  323.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.011649000000005572
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) |   2.8(  0.4) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:02:38) |  00:00:07(00:00:07) |   6.6(  0.9) |   22:06:28 (Jan26) |  315.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:01(00:00:01) |   0.9(  0.1) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:40) |  00:00:00(00:00:01) |   0.0(  0.1) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.9(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:03(00:14:38) |  00:01:29(00:11:58) |  79.3( 97.0) |   22:18:28 (Jan26) |  304.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:03(00:00:03) |   2.8(  0.4) |   22:18:31 (Jan26) |  304.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:48) |  00:00:07(00:00:07) |   6.7(  0.9) |   22:18:38 (Jan26) |  323.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:38 (Jan26) |  323.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:48) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:18:38 (Jan26) |  323.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:fifo1_sramb ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) |   2.8(  0.4) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:02:38) |  00:00:07(00:00:07) |   6.6(  0.9) |   22:06:28 (Jan26) |  315.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:01(00:00:01) |   0.9(  0.1) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:40) |  00:00:00(00:00:01) |   0.0(  0.1) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.9(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:03(00:14:38) |  00:01:29(00:11:58) |  79.3( 97.0) |   22:18:28 (Jan26) |  304.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:03(00:00:03) |   2.8(  0.4) |   22:18:31 (Jan26) |  304.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:48) |  00:00:07(00:00:07) |   6.7(  0.9) |   22:18:38 (Jan26) |  323.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:38 (Jan26) |  323.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:48) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:18:38 (Jan26) |  323.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:38 (Jan26) |  323.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                511514    -4749   -395740    120152    38221
            Worst cost_group: INPUTS, WNS: -4424.8
            Path: rinc --> rptr_empty/rptr_reg_9_/SE

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511514    -4749   -395740    120152    38221
            Worst cost_group: INPUTS, WNS: -4424.8
            Path: rinc --> rptr_empty/rptr_reg_9_/SE
 incr_delay               511515    -4740   -395655    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511516    -4709   -395640    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511520    -4665   -395596    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        60  (        9 /        9 )  0.07
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        49  (        0 /        0 )  0.00
    plc_st_fence        49  (        0 /        0 )  0.00
        plc_star        49  (        0 /        0 )  0.00
      plc_laf_st        49  (        0 /        0 )  0.00
 plc_laf_st_fence        49  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        40  (        4 /        6 )  0.04
   plc_laf_lo_st        31  (        0 /        0 )  0.00
       plc_lo_st        31  (        0 /        0 )  0.00
        mb_split        31  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 511520    -4665   -395596    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_tns                 511523    -4653   -395560    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_tns                 511523    -4653   -395560    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       190  (        2 /        5 )  0.12
   plc_laf_lo_st       188  (        0 /        0 )  0.00
       plc_lo_st       188  (        0 /        0 )  0.00
            fopt       188  (        0 /        0 )  0.01
       crit_dnsz       171  (       10 /       14 )  0.17
             dup       178  (        1 /        1 )  0.04
        setup_dn       177  (        0 /        0 )  0.00
        mb_split       177  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time 0.984435000000019
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) |   2.8(  0.4) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:02:38) |  00:00:07(00:00:07) |   6.6(  0.9) |   22:06:28 (Jan26) |  315.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:01(00:00:01) |   0.9(  0.1) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:40) |  00:00:00(00:00:01) |   0.0(  0.1) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.9(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:03(00:14:38) |  00:01:29(00:11:58) |  78.6( 96.9) |   22:18:28 (Jan26) |  304.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:03(00:00:03) |   2.8(  0.4) |   22:18:31 (Jan26) |  304.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:48) |  00:00:07(00:00:07) |   6.6(  0.9) |   22:18:38 (Jan26) |  323.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:38 (Jan26) |  323.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:48) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:18:38 (Jan26) |  323.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:38 (Jan26) |  323.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:15(00:14:49) |  00:00:00(00:00:01) |   0.9(  0.1) |   22:18:39 (Jan26) |  323.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:02:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:18 (Jan26) |  295.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:03(00:00:03) |   2.8(  0.4) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:21 (Jan26) |  295.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:02:38) |  00:00:07(00:00:07) |   6.6(  0.9) |   22:06:28 (Jan26) |  315.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:01(00:00:01) |   0.9(  0.1) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:39) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:06:29 (Jan26) |  315.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:02:40) |  00:00:00(00:00:01) |   0.0(  0.1) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.9(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:02:40) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:06:30 (Jan26) |  315.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:03(00:14:38) |  00:01:29(00:11:58) |  78.6( 96.9) |   22:18:28 (Jan26) |  304.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:03(00:00:03) |   2.8(  0.4) |   22:18:31 (Jan26) |  304.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:14:41) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:31 (Jan26) |  304.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:48) |  00:00:07(00:00:07) |   6.6(  0.9) |   22:18:38 (Jan26) |  323.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:38 (Jan26) |  323.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:48) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:18:38 (Jan26) |  323.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:14(00:14:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:38 (Jan26) |  323.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:15(00:14:49) |  00:00:00(00:00:01) |   0.9(  0.1) |   22:18:39 (Jan26) |  323.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:15(00:14:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:18:39 (Jan26) |  323.8 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       711    512304       304
##>M:Pre Cleanup                        0         -         -       711    512304       304
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      0         -         -       492    511514       323
##>M:Const Prop                         0     -4424    395479       492    511514       323
##>M:Cleanup                            1     -4415    395394       494    511522       323
##>M:MBCI                               0         -         -       494    511522       323
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               7
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        8
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(genus.tcl) 87: if { [info exists enable_dft] &&  $enable_dft  } {
   if { [file exists ../../${top_design}.reg_eco.tcl] == 1 } {
      # Make eco changes to registers.
      source -echo -verbose ../../${top_design}.reg_eco.tcl
   } 

   check_dft_rules
   # Connect the scan chain. 
   connect_scan_chains -auto_create_chains 
   report_scan_chains
}
@file(genus.tcl) 99: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo1_sramb' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                511523    -4653   -395560    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
-------------------------------------------------------------------------------
 const_prop               511523    -4653   -395560    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 simp_cc_inputs           511520    -4653   -395556    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
-------------------------------------------------------------------------------
 hi_fo_buf                511520    -4653   -395556    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511520    -4653   -395556    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511539    -4601   -395506    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511544    -4587   -395485    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511564    -4584   -395487    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511568    -4584   -395487    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511567    -4584   -395486    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511569    -4581   -395484    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       105  (        8 /       10 )  0.23
       crit_upsz        85  (        3 /        3 )  0.08
       crit_slew        80  (        1 /        2 )  0.06
        setup_dn        79  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        79  (        0 /        0 )  0.00
    plc_st_fence        79  (        0 /        0 )  0.00
        plc_star        79  (        0 /        0 )  0.00
      plc_laf_st        79  (        0 /        0 )  0.00
 plc_laf_st_fence        79  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        79  (        0 /        0 )  0.00
       plc_lo_st        79  (        0 /        0 )  0.00
            fopt        79  (        0 /        0 )  0.00
       crit_swap        79  (        0 /        0 )  0.06
       mux2_swap        79  (        0 /        0 )  0.02
       crit_dnsz        89  (        0 /        0 )  0.10
       load_swap        79  (        0 /        0 )  0.05
            fopt        82  (        2 /        4 )  0.04
        setup_dn        80  (        0 /        0 )  0.01
       load_isol        94  (        6 /        6 )  0.28
       load_isol        80  (        0 /        0 )  0.02
        move_for        80  (        0 /        0 )  0.02
        move_for        80  (        0 /        0 )  0.00
          rem_bi        80  (        0 /        0 )  0.00
         offload        80  (        0 /        0 )  0.00
          rem_bi        82  (        1 /        6 )  0.06
         offload        95  (        5 /        5 )  0.08
           phase        80  (        0 /        0 )  0.00
        in_phase        80  (        0 /        0 )  0.00
       merge_bit        80  (        0 /        0 )  0.00
     merge_idrvr        80  (        0 /        0 )  0.00
     merge_iload        80  (        0 /        0 )  0.00
    merge_idload        80  (        0 /        0 )  0.00
      merge_drvr        86  (        1 /        2 )  0.03
      merge_load        79  (        0 /        1 )  0.03
          decomp        79  (        0 /        0 )  0.12
        p_decomp        79  (        0 /        0 )  0.02
        levelize        87  (        1 /        5 )  0.03
        mb_split        79  (        0 /        0 )  0.00
             dup        86  (        5 /        6 )  0.12
      mux_retime        78  (        0 /        2 )  0.01
         buf2inv        78  (        0 /        0 )  0.00
             exp        35  (        1 /       10 )  0.02
       gate_deco        49  (        0 /        0 )  0.35
       gcomp_tim        12  (        2 /        4 )  0.06
  inv_pair_2_buf        84  (        0 /        0 )  0.00

 incr_delay               511575    -4568   -395531    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511599    -4558   -395550    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511599    -4558   -395551    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511600    -4554   -395557    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511611    -4552   -395569    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511632    -4543   -395578    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511641    -4525   -395704    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511650    -4522   -395689    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511652    -4521   -395679    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511663    -4516   -394993    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511662    -4514   -394992    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511665    -4511   -394953    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511666    -4511   -394953    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511666    -4511   -394953    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511673    -4511   -394952    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511685    -4508   -395005    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511685    -4508   -395004    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511687    -4508   -395004    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511687    -4506   -394903    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511687    -4506   -394903    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        54  (       15 /       40 )  4.80
        crr_glob        77  (       13 /       15 )  0.22
         crr_200        60  (       20 /       49 )  1.42
        crr_glob       114  (       15 /       20 )  0.12
         crr_300        32  (        1 /       23 )  0.77
        crr_glob        57  (        1 /        1 )  0.05
         crr_400        27  (        0 /       18 )  0.68
        crr_glob        50  (        0 /        0 )  0.03
         crr_111        53  (        7 /       41 )  2.20
        crr_glob        59  (        2 /        7 )  0.13
         crr_210        58  (       13 /       42 )  2.56
        crr_glob       101  (       11 /       13 )  0.14
         crr_110        53  (        6 /       39 )  1.63
        crr_glob        62  (        3 /        6 )  0.09
         crr_101        91  (       17 /       71 )  2.13
        crr_glob       119  (       16 /       17 )  0.15
         crr_201        35  (        0 /       26 )  0.72
        crr_glob        52  (        0 /        0 )  0.04
         crr_211        74  (       20 /       57 )  5.37
        crr_glob       134  (       18 /       20 )  0.23
        crit_msz        85  (       10 /       11 )  0.19
       crit_upsz       105  (        9 /        9 )  0.12
       crit_slew        69  (        2 /        3 )  0.05
        setup_dn       135  (        0 /        0 )  0.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        67  (        0 /        0 )  0.00
    plc_st_fence        67  (        0 /        0 )  0.00
        plc_star        67  (        0 /        0 )  0.00
      plc_laf_st        67  (        0 /        0 )  0.00
 plc_laf_st_fence        67  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        67  (        0 /        0 )  0.00
            fopt       136  (        1 /        2 )  0.03
       crit_swap        67  (        0 /        0 )  0.08
       mux2_swap        67  (        0 /        0 )  0.00
       crit_dnsz       101  (        1 /        1 )  0.11
       load_swap        69  (        0 /        0 )  0.06
            fopt       136  (        1 /        2 )  0.03
        setup_dn       135  (        0 /        0 )  0.02
       load_isol       138  (        1 /        1 )  0.36
       load_isol       138  (        1 /        1 )  0.36
        move_for       142  (        1 /        1 )  0.04
        move_for       142  (        1 /        1 )  0.04
          rem_bi       148  (        0 /        3 )  0.05
         offload       148  (        0 /        0 )  0.06
          rem_bi       148  (        0 /        3 )  0.05
         offload       148  (        0 /        0 )  0.06
       merge_bit        70  (        2 /        2 )  0.01
     merge_idrvr        67  (        0 /        0 )  0.00
     merge_iload        67  (        0 /        0 )  0.00
    merge_idload        67  (        0 /        0 )  0.00
      merge_drvr        68  (        1 /        6 )  0.08
      merge_load        67  (        0 /        5 )  0.07
           phase        67  (        0 /        0 )  0.00
          decomp        67  (        0 /        0 )  0.09
        p_decomp        67  (        0 /        0 )  0.03
        levelize        67  (        0 /        4 )  0.03
        mb_split        67  (        0 /        0 )  0.00
        in_phase        67  (        0 /        0 )  0.00
             dup        73  (        3 /        3 )  0.06
      mux_retime        68  (        0 /        1 )  0.00
         buf2inv        68  (        0 /        0 )  0.00
             exp        31  (        2 /       12 )  0.02
       gate_deco        38  (        0 /        0 )  0.26
       gcomp_tim        30  (        1 /        1 )  0.10
  inv_pair_2_buf        67  (        0 /        0 )  0.00
 init_drc                 511687    -4506   -394903    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        15  (        0 /        0 )  0.00
        plc_star        15  (        0 /        0 )  0.00
        drc_bufs        15  (        0 /        0 )  0.00
        drc_fopt        15  (        0 /        0 )  0.00
        drc_bufb        15  (        0 /        0 )  0.00
      simple_buf        15  (        0 /        0 )  0.00
             dup        15  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        15  (        0 /        0 )  0.00
       crit_slew        15  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        79  (        0 /        0 )  0.00
        plc_star        79  (        0 /        0 )  0.00
      drc_buf_sp       143  (        0 /       64 )  0.01
        drc_bufs       143  (        0 /       64 )  0.00
        drc_fopt        79  (        0 /        0 )  0.00
        drc_bufb        79  (        0 /        0 )  0.00
      simple_buf        79  (        0 /        0 )  0.00
             dup        79  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        79  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511687    -4506   -394903    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_tns                 511678    -4506   -393855    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       219  (        0 /        1 )  0.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       219  (        8 /       27 )  0.43
       crit_upsz       211  (        1 /       13 )  0.17
   plc_laf_lo_st       210  (        0 /        0 )  0.00
       plc_lo_st       210  (        0 /        0 )  0.00
       crit_swap       210  (        1 /        3 )  0.10
       mux2_swap       209  (        0 /        0 )  0.01
       crit_dnsz       201  (        5 /        9 )  0.22
       load_swap       204  (        0 /        1 )  0.09
            fopt       204  (        2 /        6 )  0.13
        setup_dn       202  (        0 /        0 )  0.00
       load_isol       202  (        0 /        0 )  0.41
       load_isol       202  (        0 /        0 )  0.04
        move_for       202  (        0 /        0 )  0.00
        move_for       202  (        0 /        0 )  0.00
          rem_bi       202  (        0 /        0 )  0.00
         offload       202  (        0 /        0 )  0.00
          rem_bi       202  (        1 /        2 )  0.02
         offload       201  (        0 /        0 )  0.01
       merge_bit       201  (        0 /        0 )  0.00
     merge_idrvr       201  (        0 /        0 )  0.00
     merge_iload       201  (        0 /        0 )  0.00
    merge_idload       201  (        0 /        0 )  0.00
      merge_drvr       201  (        0 /        0 )  0.04
      merge_load       201  (        1 /        1 )  0.04
           phase       200  (        0 /        0 )  0.00
          decomp       200  (        0 /        0 )  0.27
        p_decomp       200  (        0 /        0 )  0.17
        levelize       200  (        0 /        0 )  0.01
        mb_split       200  (        0 /        0 )  0.00
             dup       200  (        0 /        0 )  0.21
      mux_retime       200  (        0 /        0 )  0.00
       crr_local       200  (       16 /       23 )  2.37
         buf2inv       184  (        0 /        0 )  0.00

 init_area                511678    -4506   -393855    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 undup                    511672    -4506   -393848    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_buf                  511665    -4506   -393848    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_inv                  511648    -4506   -393864    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 merge_bi                 511641    -4506   -393864    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_inv_qb               511626    -4506   -393865    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 io_phase                 511620    -4506   -393867    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 gate_comp                511613    -4506   -393865    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 glob_area                511609    -4506   -393865    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 area_down                511603    -4506   -393772    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_buf                  511602    -4506   -393772    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_inv_qb               511600    -4506   -393772    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         9  (        3 /        6 )  0.04
         rem_buf        18  (        2 /        3 )  0.03
         rem_inv        24  (       15 /       17 )  0.07
        merge_bi        12  (        6 /        6 )  0.03
      rem_inv_qb        26  (        2 /        2 )  0.05
    seq_res_area        10  (        0 /        2 )  0.68
        io_phase        22  (        4 /        6 )  0.05
       gate_comp        43  (        3 /       15 )  0.20
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        18  (        8 /       18 )  0.06
       area_down        21  (        6 /        8 )  0.10
      size_n_buf         2  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        16  (        1 /        2 )  0.03
         rem_inv         9  (        0 /        1 )  0.01
        merge_bi         4  (        0 /        0 )  0.01
      rem_inv_qb        15  (        1 /        1 )  0.03

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511600    -4506   -393772    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511600    -4506   -393772    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511600    -4506   -393772    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        12  (        0 /        6 )  0.87
        crr_glob        16  (        0 /        0 )  0.02
         crr_200        12  (        0 /        6 )  0.12
        crr_glob        16  (        0 /        0 )  0.01
         crr_300        12  (        0 /        6 )  0.15
        crr_glob        16  (        0 /        0 )  0.01
         crr_400        11  (        0 /        5 )  0.14
        crr_glob        16  (        0 /        0 )  0.01
         crr_111        15  (        1 /       11 )  0.39
        crr_glob        16  (        0 /        1 )  0.02
         crr_210        12  (        0 /        6 )  0.31
        crr_glob        16  (        0 /        0 )  0.01
         crr_110        15  (        0 /        9 )  0.28
        crr_glob        16  (        0 /        0 )  0.02
         crr_101        19  (        4 /       13 )  0.32
        crr_glob        22  (        1 /        4 )  0.03
         crr_201        11  (        3 /        7 )  0.19
        crr_glob        15  (        0 /        3 )  0.02
         crr_211        11  (        3 /        7 )  0.40
        crr_glob        15  (        0 /        3 )  0.03
        crit_msz        29  (        0 /        0 )  0.04
       crit_upsz        29  (        0 /        1 )  0.02
       crit_slew        29  (        0 /        1 )  0.01
        setup_dn        58  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        29  (        0 /        0 )  0.00
    plc_st_fence        29  (        0 /        0 )  0.00
        plc_star        29  (        0 /        0 )  0.00
      plc_laf_st        29  (        0 /        0 )  0.00
 plc_laf_st_fence        29  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        29  (        0 /        0 )  0.00
            fopt        58  (        0 /        1 )  0.01
       crit_swap        29  (        0 /        0 )  0.02
       mux2_swap        29  (        0 /        0 )  0.00
       crit_dnsz         9  (        0 /        0 )  0.01
       load_swap        29  (        0 /        0 )  0.00
            fopt        58  (        0 /        1 )  0.01
        setup_dn        58  (        0 /        0 )  0.00
       load_isol        58  (        0 /        0 )  0.04
       load_isol        58  (        0 /        0 )  0.04
        move_for        58  (        0 /        0 )  0.00
        move_for        58  (        0 /        0 )  0.00
          rem_bi        58  (        0 /        2 )  0.02
         offload        58  (        0 /        0 )  0.01
          rem_bi        58  (        0 /        2 )  0.02
         offload        58  (        0 /        0 )  0.01
       merge_bit        29  (        0 /        0 )  0.00
     merge_idrvr        29  (        0 /        0 )  0.00
     merge_iload        29  (        0 /        0 )  0.00
    merge_idload        29  (        0 /        0 )  0.00
      merge_drvr        29  (        0 /        1 )  0.01
      merge_load        29  (        0 /        1 )  0.01
           phase        29  (        0 /        0 )  0.00
          decomp        29  (        0 /        0 )  0.01
        p_decomp        29  (        0 /        0 )  0.01
        levelize        29  (        0 /        2 )  0.01
        mb_split        29  (        0 /        0 )  0.00
        in_phase        29  (        0 /        0 )  0.00
             dup        29  (        0 /        0 )  0.00
      mux_retime        29  (        0 /        1 )  0.00
         buf2inv        29  (        0 /        0 )  0.00
             exp         5  (        0 /        3 )  0.00
       gate_deco         4  (        0 /        0 )  0.03
       gcomp_tim         5  (        0 /        0 )  0.01
  inv_pair_2_buf        29  (        0 /        0 )  0.00
 init_drc                 511600    -4506   -393772    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        15  (        0 /        0 )  0.00
        plc_star        15  (        0 /        0 )  0.00
        drc_bufs        15  (        0 /        0 )  0.00
        drc_fopt        15  (        0 /        0 )  0.00
        drc_bufb        15  (        0 /        0 )  0.00
      simple_buf        15  (        0 /        0 )  0.00
             dup        15  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        15  (        0 /        0 )  0.00
       crit_slew        15  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        79  (        0 /        0 )  0.00
        plc_star        79  (        0 /        0 )  0.00
        drc_bufs       143  (        0 /       64 )  0.00
        drc_fopt        79  (        0 /        0 )  0.01
        drc_bufb        79  (        0 /        0 )  0.00
      simple_buf        79  (        0 /        0 )  0.00
             dup        79  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        79  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511600    -4506   -393772    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_tns                 511604    -4506   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        18  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        18  (        0 /        1 )  0.05
       crit_upsz        18  (        1 /        3 )  0.03
   plc_laf_lo_st        17  (        0 /        0 )  0.00
       plc_lo_st        17  (        0 /        0 )  0.00
       crit_swap        17  (        1 /        1 )  0.02
       mux2_swap        16  (        0 /        0 )  0.01
       crit_dnsz        17  (        1 /        1 )  0.02
       load_swap        15  (        0 /        0 )  0.01
            fopt        15  (        0 /        1 )  0.01
        setup_dn        15  (        0 /        0 )  0.00
       load_isol        15  (        0 /        0 )  0.07
       load_isol        15  (        0 /        0 )  0.02
        move_for        15  (        0 /        1 )  0.02
        move_for        15  (        0 /        0 )  0.00
          rem_bi        15  (        0 /        0 )  0.00
         offload        15  (        0 /        0 )  0.00
          rem_bi        15  (        0 /        0 )  0.01
         offload        15  (        0 /        0 )  0.03
       merge_bit        15  (        0 /        0 )  0.00
     merge_idrvr        15  (        0 /        0 )  0.00
     merge_iload        15  (        0 /        0 )  0.00
    merge_idload        15  (        0 /        0 )  0.00
      merge_drvr        15  (        0 /        0 )  0.01
      merge_load        15  (        0 /        0 )  0.00
           phase        15  (        0 /        0 )  0.00
          decomp        15  (        0 /        0 )  0.03
        p_decomp        15  (        0 /        0 )  0.04
        levelize        15  (        0 /        0 )  0.00
        mb_split        15  (        0 /        0 )  0.00
             dup        15  (        1 /        1 )  0.02
      mux_retime        14  (        0 /        1 )  0.00
       crr_local        14  (        2 /        6 )  0.36
         buf2inv        12  (        0 /        0 )  0.00

 init_area                511604    -4506   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 undup                    511599    -4506   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 merge_bi                 511597    -4506   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 io_phase                 511596    -4506   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 gate_comp                511595    -4506   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 area_down                511594    -4506   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         8  (        2 /        4 )  0.04
         rem_buf        14  (        0 /        0 )  0.02
         rem_inv         9  (        0 /        0 )  0.02
        merge_bi         6  (        2 /        2 )  0.01
      rem_inv_qb        15  (        0 /        0 )  0.03
        io_phase        17  (        1 /        3 )  0.04
       gate_comp        42  (        1 /       14 )  0.20
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        13  (        0 /       13 )  0.07
       area_down        21  (        1 /        5 )  0.10
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511594    -4506   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511594    -4506   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               511594    -4505   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        54  (        1 /        2 )  0.10
       crit_upsz        52  (        1 /        1 )  0.05
       crit_slew        45  (        0 /        1 )  0.02
        setup_dn        45  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        45  (        0 /        0 )  0.00
    plc_st_fence        45  (        0 /        0 )  0.00
        plc_star        45  (        0 /        0 )  0.00
      plc_laf_st        45  (        0 /        0 )  0.00
 plc_laf_st_fence        45  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        45  (        0 /        0 )  0.00
       plc_lo_st        45  (        0 /        0 )  0.00
            fopt        45  (        0 /        0 )  0.00
       crit_swap        45  (        0 /        0 )  0.04
       mux2_swap        45  (        0 /        0 )  0.00
       crit_dnsz        43  (        0 /        0 )  0.05
       load_swap        45  (        0 /        0 )  0.03
            fopt        45  (        0 /        1 )  0.01
        setup_dn        45  (        0 /        0 )  0.00
       load_isol        45  (        0 /        0 )  0.12
       load_isol        45  (        0 /        0 )  0.03
        move_for        43  (        1 /        1 )  0.02
        move_for        38  (        0 /        0 )  0.00
          rem_bi        38  (        0 /        0 )  0.00
         offload        38  (        0 /        0 )  0.00
          rem_bi        38  (        0 /        2 )  0.02
         offload        38  (        0 /        0 )  0.01
           phase        38  (        0 /        0 )  0.00
        in_phase        38  (        0 /        0 )  0.00
       merge_bit        38  (        0 /        0 )  0.00
     merge_idrvr        38  (        0 /        0 )  0.00
     merge_iload        38  (        0 /        0 )  0.00
    merge_idload        38  (        0 /        0 )  0.01
      merge_drvr        38  (        0 /        0 )  0.00
      merge_load        38  (        0 /        0 )  0.00
          decomp        38  (        0 /        0 )  0.04
        p_decomp        38  (        0 /        0 )  0.02
        levelize        38  (        0 /        0 )  0.00
        mb_split        38  (        0 /        0 )  0.00
             dup        38  (        0 /        0 )  0.01
      mux_retime        38  (        0 /        0 )  0.00
         buf2inv        38  (        0 /        0 )  0.00
             exp         7  (        0 /        3 )  0.01
       gate_deco        16  (        0 /        0 )  0.13
       gcomp_tim         5  (        0 /        0 )  0.02
  inv_pair_2_buf        38  (        0 /        0 )  0.00

 init_drc                 511594    -4505   -393765    120152    38221
            Worst cost_group: INPUTS, WNS: -4415.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        15  (        0 /        0 )  0.00
        plc_star        15  (        0 /        0 )  0.00
        drc_bufs        15  (        0 /        0 )  0.00
        drc_fopt        15  (        0 /        0 )  0.00
        drc_bufb        15  (        0 /        0 )  0.00
      simple_buf        15  (        0 /        0 )  0.00
             dup        15  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        15  (        0 /        0 )  0.00
       crit_slew        15  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        79  (        0 /        0 )  0.00
        plc_star        79  (        0 /        0 )  0.00
        drc_bufs       143  (        0 /       64 )  0.00
        drc_fopt        79  (        0 /        0 )  0.01
        drc_bufb        79  (        0 /        0 )  0.00
      simple_buf        79  (        0 /        0 )  0.00
             dup        79  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        79  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(genus.tcl) 102: set stage genus
@file(genus.tcl) 103: report_qor > ../reports/${top_design}.$stage.qor.rpt
@file(genus.tcl) 105: report_timing -max_path 1000 > ../reports/${top_design}.$stage.timing.max.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
@file(genus.tcl) 106: check_timing_intent -verbose  > ../reports/${top_design}.$stage.check_timing.rpt
@file(genus.tcl) 107: check_design  > ../reports/${top_design}.$stage.check_design.rpt


 No LEF file read in.
@file(genus.tcl) 111: write_hdl $top_design > ../outputs/${top_design}.$stage.vg
@file(genus.tcl) 112: if { [info exists enable_dft] &&  $enable_dft  } {
   # output scan def. 
   write_scandef $top_design > ../outputs/${top_design}.$stage.scan.def
   write_sdc $top_design > ../outputs/${top_design}.$stage.sdc
}
@file(genus.tcl) 118: write_db -all_root_attributes -verbose ../outputs/${top_design}.$stage.db
Finished exporting design database to file '../outputs/fifo1_sramb.genus.db' for 'fifo1_sramb' (command execution time mm:ss cpu = 00:00, real = 00:00).
#@ End verbose source scripts/genus.tcl
@genus:root: 11> report_qor
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  10:19:27 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

 Clock Period 
--------------
rclk    750.0 
wclk    850.0 
wclk2x  425.0 


  Cost    Critical               Violating 
 Group   Path Slack     TNS        Paths   
-------------------------------------------
default    No paths         0.0            
INPUTS      -4415.3   -393350.3         92 
OUTPUTS       -78.0      -402.5         10 
rclk          -12.6       -12.6          1 
wclk            1.2         0.0          0 
wclk2x     No paths         0.0            
-------------------------------------------
Total                 -393752.8        103 

Instance Count
--------------
Leaf Instance Count             527 
Physical Instance count           0 
Sequential Instance Count       104 
Combinational Instance Count    423 
Hierarchical Instance Count       5 

Area
----
Cell Area                          511594.336
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    511594.336
Net Area                           0.000
Total Area (Cell+Physical+Net)     511594.336

Max Fanout                         72 (fifomem/n_27)
Min Fanout                         0 (io_b_wrst_n_net)
Average Fanout                     2.8
Terms to net ratio                 4.2411
Terms to instance ratio            4.5389
Runtime                            176.703184 seconds
Elapsed Runtime                    943 seconds
Genus peak memory usage            1417.74 
Innovus peak memory usage          no_value 
Hostname                           auto.ece.pdx.edu
@genus:root: 12> exit
Normal exit.