IP Generator (Version 2020.3-SP4 build 69652)
Check out license ...
Start generating at 2021-12-16 13:16
Instance: FIFO_128x512x16 (E:\Demo_Project\DDR_HDMI_Loop_Demo\ipcore\FIFO_128x512x16\FIFO_128x512x16.idf)
Model: Logos DRM Based FIFO (1.5)
Part: Logos-PGL50H-FBG484--6
Create directory 'rtl' ...
Copy 'rtl\ipml_fifo_ctrl_v1_3.v' to 'rtl' ...
Copy 'rtl\ipml_fifo_v1_5.v.xml' to 'rtl' ...
Copy 'rtl\ipml_prefetch_fifo_v1_5.v.xml' to 'rtl' ...
Copy 'rtl\ipml_reg_fifo_v1_0.v' to 'rtl' ...
Copy 'rtl\ipml_sdpram_v1_5.v.xml' to 'rtl' ...
Compile file 'rtl\ipml_sdpram_v1_5.v.xml' to 'rtl\ipml_sdpram_v1_5_FIFO_128x512x16.v' ...
Compile file 'rtl\ipml_fifo_v1_5.v.xml' to 'rtl\ipml_fifo_v1_5_FIFO_128x512x16.v' ...
Compile file 'rtl\ipml_prefetch_fifo_v1_5.v.xml' to 'rtl\ipml_prefetch_fifo_v1_5_FIFO_128x512x16.v' ...
Copy 'ipml_fifo_wrapper_v1_5.v.xml' ...
Compile file 'ipml_fifo_wrapper_v1_5.v.xml' to 'FIFO_128x512x16.v' ...
Found top module 'FIFO_128x512x16' in file 'FIFO_128x512x16.v'.
Copy 'ipml_prefetch_fifo_wrapper_v1_5.v.xml' ...
Compile file 'ipml_prefetch_fifo_wrapper_v1_5.v.xml' to 'FIFO_128x512x16_prefetch.v' ...
Copy 'ipml_fifo_wrapper_v1_3_tb.v.xml' ...
Compile file 'ipml_fifo_wrapper_v1_3_tb.v.xml' to 'FIFO_128x512x16_tb.v' ...
Create template file 'FIFO_128x512x16_tmpl.v' ...
Create template file 'FIFO_128x512x16_tmpl.vhdl' ...
There are 4 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
