// Seed: 253533737
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output id_4,
    input logic id_5,
    output id_6,
    input id_7,
    input id_8
);
  logic id_9;
  type_15(
      id_1, id_0
  );
  logic id_10 = id_9;
  assign id_9 = id_8;
  logic id_11;
endmodule
