<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MdePkg/Include/Register/Intel/Msr/PentiumMMsr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_pentium_m_msr_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">PentiumMMsr.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_M_EBL_CR_POWERON_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_M_BBL_CR_CTL3_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___t_h_e_r_m2___c_t_l___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_M_THERM2_CTL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a2e1a3294af0cfd4558acfa950cb1d9f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#a2e1a3294af0cfd4558acfa950cb1d9f1">IS_PENTIUM_M_PROCESSOR</a>(DisplayFamily, DisplayModel)</td></tr>
<tr class="separator:a2e1a3294af0cfd4558acfa950cb1d9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac90faac6493b942d9546ecb8bcd263ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#ac90faac6493b942d9546ecb8bcd263ed">MSR_PENTIUM_M_P5_MC_ADDR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ac90faac6493b942d9546ecb8bcd263ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65b48318c0c460e336b6dc00315ebef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#ab65b48318c0c460e336b6dc00315ebef">MSR_PENTIUM_M_P5_MC_TYPE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ab65b48318c0c460e336b6dc00315ebef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a01cc31b9f9269b2df5e86a29e1422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#a20a01cc31b9f9269b2df5e86a29e1422">MSR_PENTIUM_M_EBL_CR_POWERON</a>&#160;&#160;&#160;0x0000002A</td></tr>
<tr class="separator:a20a01cc31b9f9269b2df5e86a29e1422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5c2ca67dc4eda8a693958440a8fea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#a3d5c2ca67dc4eda8a693958440a8fea7">MSR_PENTIUM_M_BBL_CR_CTL</a>&#160;&#160;&#160;0x00000119</td></tr>
<tr class="separator:a3d5c2ca67dc4eda8a693958440a8fea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affbe6d2aa17a80647b04d0291d0aa604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#affbe6d2aa17a80647b04d0291d0aa604">MSR_PENTIUM_M_BBL_CR_CTL3</a>&#160;&#160;&#160;0x0000011E</td></tr>
<tr class="separator:affbe6d2aa17a80647b04d0291d0aa604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d29052cbce25f3d0902f141d5f8430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#af6d29052cbce25f3d0902f141d5f8430">MSR_PENTIUM_M_THERM2_CTL</a>&#160;&#160;&#160;0x0000019D</td></tr>
<tr class="separator:af6d29052cbce25f3d0902f141d5f8430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd5de698f502984241c48497b607e494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#afd5de698f502984241c48497b607e494">MSR_PENTIUM_M_IA32_MISC_ENABLE</a>&#160;&#160;&#160;0x000001A0</td></tr>
<tr class="separator:afd5de698f502984241c48497b607e494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad53f406cab9366e7fc5d872b7bd5bd9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#ad53f406cab9366e7fc5d872b7bd5bd9e">MSR_PENTIUM_M_LASTBRANCH_TOS</a>&#160;&#160;&#160;0x000001C9</td></tr>
<tr class="separator:ad53f406cab9366e7fc5d872b7bd5bd9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a127892e681b6cefa2437ac7979c8e999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#a127892e681b6cefa2437ac7979c8e999">MSR_PENTIUM_M_DEBUGCTLB</a>&#160;&#160;&#160;0x000001D9</td></tr>
<tr class="separator:a127892e681b6cefa2437ac7979c8e999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9bfc4d5c77785c10c7c11287f6f40af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#af9bfc4d5c77785c10c7c11287f6f40af">MSR_PENTIUM_M_LER_TO_LIP</a>&#160;&#160;&#160;0x000001DD</td></tr>
<tr class="separator:af9bfc4d5c77785c10c7c11287f6f40af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80f3e90d38bd808734a6fc86634f307b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#a80f3e90d38bd808734a6fc86634f307b">MSR_PENTIUM_M_LER_FROM_LIP</a>&#160;&#160;&#160;0x000001DE</td></tr>
<tr class="separator:a80f3e90d38bd808734a6fc86634f307b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaab666a311431b42a55c63bd008f2e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#aeaab666a311431b42a55c63bd008f2e7">MSR_PENTIUM_M_MC4_CTL</a>&#160;&#160;&#160;0x0000040C</td></tr>
<tr class="separator:aeaab666a311431b42a55c63bd008f2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ca72f0746f953ac026623ecfc12361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#a97ca72f0746f953ac026623ecfc12361">MSR_PENTIUM_M_MC4_STATUS</a>&#160;&#160;&#160;0x0000040D</td></tr>
<tr class="separator:a97ca72f0746f953ac026623ecfc12361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f3e406c640b6cf1f69b81070bd7805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#a05f3e406c640b6cf1f69b81070bd7805">MSR_PENTIUM_M_MC4_ADDR</a>&#160;&#160;&#160;0x0000040E</td></tr>
<tr class="separator:a05f3e406c640b6cf1f69b81070bd7805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f70ead25832a69e551e9dbbe5305f58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#a3f70ead25832a69e551e9dbbe5305f58">MSR_PENTIUM_M_MC3_CTL</a>&#160;&#160;&#160;0x00000410</td></tr>
<tr class="separator:a3f70ead25832a69e551e9dbbe5305f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25b429431bfa12534c47a7359fb30a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#af25b429431bfa12534c47a7359fb30a3">MSR_PENTIUM_M_MC3_STATUS</a>&#160;&#160;&#160;0x00000411</td></tr>
<tr class="separator:af25b429431bfa12534c47a7359fb30a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d127f47e2d51ea524a09f03034bb273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#a5d127f47e2d51ea524a09f03034bb273">MSR_PENTIUM_M_MC3_ADDR</a>&#160;&#160;&#160;0x00000412</td></tr>
<tr class="separator:a5d127f47e2d51ea524a09f03034bb273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:afb49847cac17a5ec3163d09f9059c9d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#afb49847cac17a5ec3163d09f9059c9d8">MSR_PENTIUM_M_LASTBRANCH_0</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:afb49847cac17a5ec3163d09f9059c9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f298e5a6fe363f368ee4ee69b18b8a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#a0f298e5a6fe363f368ee4ee69b18b8a4">MSR_PENTIUM_M_LASTBRANCH_1</a>&#160;&#160;&#160;0x00000041</td></tr>
<tr class="separator:a0f298e5a6fe363f368ee4ee69b18b8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c32c5fd9f52e73c927a4420a862724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#ad6c32c5fd9f52e73c927a4420a862724">MSR_PENTIUM_M_LASTBRANCH_2</a>&#160;&#160;&#160;0x00000042</td></tr>
<tr class="separator:ad6c32c5fd9f52e73c927a4420a862724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13679cadca7d627b720c6f9f9453ccb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#a13679cadca7d627b720c6f9f9453ccb9">MSR_PENTIUM_M_LASTBRANCH_3</a>&#160;&#160;&#160;0x00000043</td></tr>
<tr class="separator:a13679cadca7d627b720c6f9f9453ccb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bd8f5d47add74bb048496ad5bb68d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#a0bd8f5d47add74bb048496ad5bb68d56">MSR_PENTIUM_M_LASTBRANCH_4</a>&#160;&#160;&#160;0x00000044</td></tr>
<tr class="separator:a0bd8f5d47add74bb048496ad5bb68d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6debf6c4d377e92819942f20f937c62a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#a6debf6c4d377e92819942f20f937c62a">MSR_PENTIUM_M_LASTBRANCH_5</a>&#160;&#160;&#160;0x00000045</td></tr>
<tr class="separator:a6debf6c4d377e92819942f20f937c62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7ece5af1e26a8887554a6aea23baae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#ae7ece5af1e26a8887554a6aea23baae7">MSR_PENTIUM_M_LASTBRANCH_6</a>&#160;&#160;&#160;0x00000046</td></tr>
<tr class="separator:ae7ece5af1e26a8887554a6aea23baae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0af38ae89c97ad719c9f312356baae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium_m_msr_8h.html#ae0af38ae89c97ad719c9f312356baae3">MSR_PENTIUM_M_LASTBRANCH_7</a>&#160;&#160;&#160;0x00000047</td></tr>
<tr class="separator:ae0af38ae89c97ad719c9f312356baae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR Definitions for Pentium M Processors.</p>
<p>Provides defines for Machine Specific Registers(MSR) indexes. Data structures are provided for MSRs that contain one or more bit fields. If the MSR value returned is a single 32-bit or 64-bit value, then a data structure is not provided for that MSR.</p>
<p>Copyright (c) 2016 - 2019, Intel Corporation. All rights reserved.<br/>
 SPDX-License-Identifier: BSD-2-Clause-Patent</p>
<dl class="section user"><dt>Specification Reference:</dt><dd>Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 4, May 2018, Volume 4: Model-Specific-Registers (MSR) </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a2e1a3294af0cfd4558acfa950cb1d9f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_PENTIUM_M_PROCESSOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayFamily, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayModel&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(DisplayFamily == 0x06 &amp;&amp; \</div>
<div class="line">   ( \</div>
<div class="line">    DisplayModel == 0x0D \</div>
<div class="line">    ) \</div>
<div class="line">   )</div>
</div><!-- fragment --><p>Is Pentium M Processors?</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DisplayFamily</td><td>Display Family ID </td></tr>
    <tr><td class="paramname">DisplayModel</td><td>Display Model ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">TRUE</td><td>Yes, it is. </td></tr>
    <tr><td class="paramname">FALSE</td><td>No, it isn't. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a3d5c2ca67dc4eda8a693958440a8fea7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_BBL_CR_CTL&#160;&#160;&#160;0x00000119</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_BBL_CR_CTL (0x00000119) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#a3d5c2ca67dc4eda8a693958440a8fea7">MSR_PENTIUM_M_BBL_CR_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#a3d5c2ca67dc4eda8a693958440a8fea7">MSR_PENTIUM_M_BBL_CR_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_BBL_CR_CTL is defined as MSR_BBL_CR_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="affbe6d2aa17a80647b04d0291d0aa604"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_BBL_CR_CTL3&#160;&#160;&#160;0x0000011E</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_BBL_CR_CTL3 (0x0000011E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_M_BBL_CR_CTL3_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_M_BBL_CR_CTL3_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p_e_n_t_i_u_m___m___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_M_BBL_CR_CTL3_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m___m___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#ab5c7454bd724a1e582e90a70e715583a">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#affbe6d2aa17a80647b04d0291d0aa604">MSR_PENTIUM_M_BBL_CR_CTL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#affbe6d2aa17a80647b04d0291d0aa604">MSR_PENTIUM_M_BBL_CR_CTL3</a>, Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m___m___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#ab5c7454bd724a1e582e90a70e715583a">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_BBL_CR_CTL3 is defined as MSR_BBL_CR_CTL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a127892e681b6cefa2437ac7979c8e999"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_DEBUGCTLB&#160;&#160;&#160;0x000001D9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug Control (R/W) Controls how several debug features are used. Bit definitions are discussed in the referenced section. See Section 17.15, "Last Branch, Interrupt, and Exception Recording (Pentium M Processors).".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_DEBUGCTLB (0x000001D9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#a127892e681b6cefa2437ac7979c8e999">MSR_PENTIUM_M_DEBUGCTLB</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#a127892e681b6cefa2437ac7979c8e999">MSR_PENTIUM_M_DEBUGCTLB</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_DEBUGCTLB is defined as MSR_DEBUGCTLB in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a20a01cc31b9f9269b2df5e86a29e1422"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_EBL_CR_POWERON&#160;&#160;&#160;0x0000002A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Processor Hard Power-On Configuration (R/W) Enables and disables processor features. (R) Indicates current processor configuration.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_EBL_CR_POWERON (0x0000002A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_M_EBL_CR_POWERON_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_M_EBL_CR_POWERON_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p_e_n_t_i_u_m___m___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_M_EBL_CR_POWERON_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m___m___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#aa90fc255903c4f8030de6257e8553f50">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#a20a01cc31b9f9269b2df5e86a29e1422">MSR_PENTIUM_M_EBL_CR_POWERON</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#a20a01cc31b9f9269b2df5e86a29e1422">MSR_PENTIUM_M_EBL_CR_POWERON</a>, Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m___m___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#aa90fc255903c4f8030de6257e8553f50">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_EBL_CR_POWERON is defined as MSR_EBL_CR_POWERON in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afd5de698f502984241c48497b607e494"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_IA32_MISC_ENABLE&#160;&#160;&#160;0x000001A0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Miscellaneous Processor Features (R/W) Allows a variety of processor functions to be enabled and disabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_IA32_MISC_ENABLE (0x000001A0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_M_IA32_MISC_ENABLE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ae2654f5c0f37c7d6fc921d90f633ce0c">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#afd5de698f502984241c48497b607e494">MSR_PENTIUM_M_IA32_MISC_ENABLE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#afd5de698f502984241c48497b607e494">MSR_PENTIUM_M_IA32_MISC_ENABLE</a>, Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m___m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ae2654f5c0f37c7d6fc921d90f633ce0c">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_IA32_MISC_ENABLE is defined as IA32_MISC_ENABLE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afb49847cac17a5ec3163d09f9059c9d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_LASTBRANCH_0&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last Branch Record n (R/W) One of 8 last branch record registers on the last branch record stack: bits 31-0 hold the 'from' address and bits 63-32 hold the to address. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.15, "Last Branch, Interrupt, and Exception Recording (Pentium M
Processors)".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_LASTBRANCH_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#afb49847cac17a5ec3163d09f9059c9d8">MSR_PENTIUM_M_LASTBRANCH_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#afb49847cac17a5ec3163d09f9059c9d8">MSR_PENTIUM_M_LASTBRANCH_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_LASTBRANCH_0 is defined as MSR_LASTBRANCH_0 in SDM. MSR_PENTIUM_M_LASTBRANCH_1 is defined as MSR_LASTBRANCH_1 in SDM. MSR_PENTIUM_M_LASTBRANCH_2 is defined as MSR_LASTBRANCH_2 in SDM. MSR_PENTIUM_M_LASTBRANCH_3 is defined as MSR_LASTBRANCH_3 in SDM. MSR_PENTIUM_M_LASTBRANCH_4 is defined as MSR_LASTBRANCH_4 in SDM. MSR_PENTIUM_M_LASTBRANCH_5 is defined as MSR_LASTBRANCH_5 in SDM. MSR_PENTIUM_M_LASTBRANCH_6 is defined as MSR_LASTBRANCH_6 in SDM. MSR_PENTIUM_M_LASTBRANCH_7 is defined as MSR_LASTBRANCH_7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0f298e5a6fe363f368ee4ee69b18b8a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_LASTBRANCH_1&#160;&#160;&#160;0x00000041</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last Branch Record n (R/W) One of 8 last branch record registers on the last branch record stack: bits 31-0 hold the 'from' address and bits 63-32 hold the to address. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.15, "Last Branch, Interrupt, and Exception Recording (Pentium M
Processors)".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_LASTBRANCH_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#afb49847cac17a5ec3163d09f9059c9d8">MSR_PENTIUM_M_LASTBRANCH_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#afb49847cac17a5ec3163d09f9059c9d8">MSR_PENTIUM_M_LASTBRANCH_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_LASTBRANCH_0 is defined as MSR_LASTBRANCH_0 in SDM. MSR_PENTIUM_M_LASTBRANCH_1 is defined as MSR_LASTBRANCH_1 in SDM. MSR_PENTIUM_M_LASTBRANCH_2 is defined as MSR_LASTBRANCH_2 in SDM. MSR_PENTIUM_M_LASTBRANCH_3 is defined as MSR_LASTBRANCH_3 in SDM. MSR_PENTIUM_M_LASTBRANCH_4 is defined as MSR_LASTBRANCH_4 in SDM. MSR_PENTIUM_M_LASTBRANCH_5 is defined as MSR_LASTBRANCH_5 in SDM. MSR_PENTIUM_M_LASTBRANCH_6 is defined as MSR_LASTBRANCH_6 in SDM. MSR_PENTIUM_M_LASTBRANCH_7 is defined as MSR_LASTBRANCH_7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad6c32c5fd9f52e73c927a4420a862724"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_LASTBRANCH_2&#160;&#160;&#160;0x00000042</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last Branch Record n (R/W) One of 8 last branch record registers on the last branch record stack: bits 31-0 hold the 'from' address and bits 63-32 hold the to address. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.15, "Last Branch, Interrupt, and Exception Recording (Pentium M
Processors)".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_LASTBRANCH_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#afb49847cac17a5ec3163d09f9059c9d8">MSR_PENTIUM_M_LASTBRANCH_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#afb49847cac17a5ec3163d09f9059c9d8">MSR_PENTIUM_M_LASTBRANCH_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_LASTBRANCH_0 is defined as MSR_LASTBRANCH_0 in SDM. MSR_PENTIUM_M_LASTBRANCH_1 is defined as MSR_LASTBRANCH_1 in SDM. MSR_PENTIUM_M_LASTBRANCH_2 is defined as MSR_LASTBRANCH_2 in SDM. MSR_PENTIUM_M_LASTBRANCH_3 is defined as MSR_LASTBRANCH_3 in SDM. MSR_PENTIUM_M_LASTBRANCH_4 is defined as MSR_LASTBRANCH_4 in SDM. MSR_PENTIUM_M_LASTBRANCH_5 is defined as MSR_LASTBRANCH_5 in SDM. MSR_PENTIUM_M_LASTBRANCH_6 is defined as MSR_LASTBRANCH_6 in SDM. MSR_PENTIUM_M_LASTBRANCH_7 is defined as MSR_LASTBRANCH_7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a13679cadca7d627b720c6f9f9453ccb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_LASTBRANCH_3&#160;&#160;&#160;0x00000043</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last Branch Record n (R/W) One of 8 last branch record registers on the last branch record stack: bits 31-0 hold the 'from' address and bits 63-32 hold the to address. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.15, "Last Branch, Interrupt, and Exception Recording (Pentium M
Processors)".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_LASTBRANCH_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#afb49847cac17a5ec3163d09f9059c9d8">MSR_PENTIUM_M_LASTBRANCH_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#afb49847cac17a5ec3163d09f9059c9d8">MSR_PENTIUM_M_LASTBRANCH_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_LASTBRANCH_0 is defined as MSR_LASTBRANCH_0 in SDM. MSR_PENTIUM_M_LASTBRANCH_1 is defined as MSR_LASTBRANCH_1 in SDM. MSR_PENTIUM_M_LASTBRANCH_2 is defined as MSR_LASTBRANCH_2 in SDM. MSR_PENTIUM_M_LASTBRANCH_3 is defined as MSR_LASTBRANCH_3 in SDM. MSR_PENTIUM_M_LASTBRANCH_4 is defined as MSR_LASTBRANCH_4 in SDM. MSR_PENTIUM_M_LASTBRANCH_5 is defined as MSR_LASTBRANCH_5 in SDM. MSR_PENTIUM_M_LASTBRANCH_6 is defined as MSR_LASTBRANCH_6 in SDM. MSR_PENTIUM_M_LASTBRANCH_7 is defined as MSR_LASTBRANCH_7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0bd8f5d47add74bb048496ad5bb68d56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_LASTBRANCH_4&#160;&#160;&#160;0x00000044</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last Branch Record n (R/W) One of 8 last branch record registers on the last branch record stack: bits 31-0 hold the 'from' address and bits 63-32 hold the to address. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.15, "Last Branch, Interrupt, and Exception Recording (Pentium M
Processors)".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_LASTBRANCH_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#afb49847cac17a5ec3163d09f9059c9d8">MSR_PENTIUM_M_LASTBRANCH_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#afb49847cac17a5ec3163d09f9059c9d8">MSR_PENTIUM_M_LASTBRANCH_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_LASTBRANCH_0 is defined as MSR_LASTBRANCH_0 in SDM. MSR_PENTIUM_M_LASTBRANCH_1 is defined as MSR_LASTBRANCH_1 in SDM. MSR_PENTIUM_M_LASTBRANCH_2 is defined as MSR_LASTBRANCH_2 in SDM. MSR_PENTIUM_M_LASTBRANCH_3 is defined as MSR_LASTBRANCH_3 in SDM. MSR_PENTIUM_M_LASTBRANCH_4 is defined as MSR_LASTBRANCH_4 in SDM. MSR_PENTIUM_M_LASTBRANCH_5 is defined as MSR_LASTBRANCH_5 in SDM. MSR_PENTIUM_M_LASTBRANCH_6 is defined as MSR_LASTBRANCH_6 in SDM. MSR_PENTIUM_M_LASTBRANCH_7 is defined as MSR_LASTBRANCH_7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6debf6c4d377e92819942f20f937c62a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_LASTBRANCH_5&#160;&#160;&#160;0x00000045</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last Branch Record n (R/W) One of 8 last branch record registers on the last branch record stack: bits 31-0 hold the 'from' address and bits 63-32 hold the to address. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.15, "Last Branch, Interrupt, and Exception Recording (Pentium M
Processors)".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_LASTBRANCH_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#afb49847cac17a5ec3163d09f9059c9d8">MSR_PENTIUM_M_LASTBRANCH_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#afb49847cac17a5ec3163d09f9059c9d8">MSR_PENTIUM_M_LASTBRANCH_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_LASTBRANCH_0 is defined as MSR_LASTBRANCH_0 in SDM. MSR_PENTIUM_M_LASTBRANCH_1 is defined as MSR_LASTBRANCH_1 in SDM. MSR_PENTIUM_M_LASTBRANCH_2 is defined as MSR_LASTBRANCH_2 in SDM. MSR_PENTIUM_M_LASTBRANCH_3 is defined as MSR_LASTBRANCH_3 in SDM. MSR_PENTIUM_M_LASTBRANCH_4 is defined as MSR_LASTBRANCH_4 in SDM. MSR_PENTIUM_M_LASTBRANCH_5 is defined as MSR_LASTBRANCH_5 in SDM. MSR_PENTIUM_M_LASTBRANCH_6 is defined as MSR_LASTBRANCH_6 in SDM. MSR_PENTIUM_M_LASTBRANCH_7 is defined as MSR_LASTBRANCH_7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae7ece5af1e26a8887554a6aea23baae7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_LASTBRANCH_6&#160;&#160;&#160;0x00000046</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last Branch Record n (R/W) One of 8 last branch record registers on the last branch record stack: bits 31-0 hold the 'from' address and bits 63-32 hold the to address. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.15, "Last Branch, Interrupt, and Exception Recording (Pentium M
Processors)".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_LASTBRANCH_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#afb49847cac17a5ec3163d09f9059c9d8">MSR_PENTIUM_M_LASTBRANCH_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#afb49847cac17a5ec3163d09f9059c9d8">MSR_PENTIUM_M_LASTBRANCH_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_LASTBRANCH_0 is defined as MSR_LASTBRANCH_0 in SDM. MSR_PENTIUM_M_LASTBRANCH_1 is defined as MSR_LASTBRANCH_1 in SDM. MSR_PENTIUM_M_LASTBRANCH_2 is defined as MSR_LASTBRANCH_2 in SDM. MSR_PENTIUM_M_LASTBRANCH_3 is defined as MSR_LASTBRANCH_3 in SDM. MSR_PENTIUM_M_LASTBRANCH_4 is defined as MSR_LASTBRANCH_4 in SDM. MSR_PENTIUM_M_LASTBRANCH_5 is defined as MSR_LASTBRANCH_5 in SDM. MSR_PENTIUM_M_LASTBRANCH_6 is defined as MSR_LASTBRANCH_6 in SDM. MSR_PENTIUM_M_LASTBRANCH_7 is defined as MSR_LASTBRANCH_7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae0af38ae89c97ad719c9f312356baae3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_LASTBRANCH_7&#160;&#160;&#160;0x00000047</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last Branch Record n (R/W) One of 8 last branch record registers on the last branch record stack: bits 31-0 hold the 'from' address and bits 63-32 hold the to address. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.15, "Last Branch, Interrupt, and Exception Recording (Pentium M
Processors)".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_LASTBRANCH_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#afb49847cac17a5ec3163d09f9059c9d8">MSR_PENTIUM_M_LASTBRANCH_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#afb49847cac17a5ec3163d09f9059c9d8">MSR_PENTIUM_M_LASTBRANCH_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_LASTBRANCH_0 is defined as MSR_LASTBRANCH_0 in SDM. MSR_PENTIUM_M_LASTBRANCH_1 is defined as MSR_LASTBRANCH_1 in SDM. MSR_PENTIUM_M_LASTBRANCH_2 is defined as MSR_LASTBRANCH_2 in SDM. MSR_PENTIUM_M_LASTBRANCH_3 is defined as MSR_LASTBRANCH_3 in SDM. MSR_PENTIUM_M_LASTBRANCH_4 is defined as MSR_LASTBRANCH_4 in SDM. MSR_PENTIUM_M_LASTBRANCH_5 is defined as MSR_LASTBRANCH_5 in SDM. MSR_PENTIUM_M_LASTBRANCH_6 is defined as MSR_LASTBRANCH_6 in SDM. MSR_PENTIUM_M_LASTBRANCH_7 is defined as MSR_LASTBRANCH_7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad53f406cab9366e7fc5d872b7bd5bd9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_LASTBRANCH_TOS&#160;&#160;&#160;0x000001C9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last Branch Record Stack TOS (R/W) Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See also: - MSR_LASTBRANCH_0_FROM_IP (at 40H) - Section 17.13, "Last Branch, Interrupt,
and Exception Recording (Pentium M Processors)".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_LASTBRANCH_TOS (0x000001C9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#ad53f406cab9366e7fc5d872b7bd5bd9e">MSR_PENTIUM_M_LASTBRANCH_TOS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#ad53f406cab9366e7fc5d872b7bd5bd9e">MSR_PENTIUM_M_LASTBRANCH_TOS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_LASTBRANCH_TOS is defined as MSR_LASTBRANCH_TOS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a80f3e90d38bd808734a6fc86634f307b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_LER_FROM_LIP&#160;&#160;&#160;0x000001DE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last Exception Record From Linear IP (R) Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled. See Section 17.15, "Last Branch, Interrupt, and Exception Recording (Pentium M
Processors)" and Section 17.16.2, "Last Branch and Last Exception MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_LER_FROM_LIP (0x000001DE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#a80f3e90d38bd808734a6fc86634f307b">MSR_PENTIUM_M_LER_FROM_LIP</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_LER_FROM_LIP is defined as MSR_LER_FROM_LIP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af9bfc4d5c77785c10c7c11287f6f40af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_LER_TO_LIP&#160;&#160;&#160;0x000001DD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Last Exception Record To Linear IP (R) This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled. See Section 17.15, "Last Branch, Interrupt, and Exception Recording
(Pentium M Processors)" and Section 17.16.2, "Last Branch and Last Exception
MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_LER_TO_LIP (0x000001DD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#af9bfc4d5c77785c10c7c11287f6f40af">MSR_PENTIUM_M_LER_TO_LIP</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_LER_TO_LIP is defined as MSR_LER_TO_LIP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5d127f47e2d51ea524a09f03034bb273"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_MC3_ADDR&#160;&#160;&#160;0x00000412</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_MC3_ADDR (0x00000412) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#a5d127f47e2d51ea524a09f03034bb273">MSR_PENTIUM_M_MC3_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#a5d127f47e2d51ea524a09f03034bb273">MSR_PENTIUM_M_MC3_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_MC3_ADDR is defined as MSR_MC3_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3f70ead25832a69e551e9dbbe5305f58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_MC3_CTL&#160;&#160;&#160;0x00000410</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See Section 15.3.2.1, "IA32_MCi_CTL MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_MC3_CTL (0x00000410) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#a3f70ead25832a69e551e9dbbe5305f58">MSR_PENTIUM_M_MC3_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#a3f70ead25832a69e551e9dbbe5305f58">MSR_PENTIUM_M_MC3_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_MC3_CTL is defined as MSR_MC3_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af25b429431bfa12534c47a7359fb30a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_MC3_STATUS&#160;&#160;&#160;0x00000411</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See Section 15.3.2.2, "IA32_MCi_STATUS MSRS.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_MC3_STATUS (0x00000411) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#af25b429431bfa12534c47a7359fb30a3">MSR_PENTIUM_M_MC3_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#af25b429431bfa12534c47a7359fb30a3">MSR_PENTIUM_M_MC3_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_MC3_STATUS is defined as MSR_MC3_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a05f3e406c640b6cf1f69b81070bd7805"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_MC4_ADDR&#160;&#160;&#160;0x0000040E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The MSR_MC4_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC4_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_MC4_ADDR (0x0000040E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#a05f3e406c640b6cf1f69b81070bd7805">MSR_PENTIUM_M_MC4_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#a05f3e406c640b6cf1f69b81070bd7805">MSR_PENTIUM_M_MC4_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_MC4_ADDR is defined as MSR_MC4_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aeaab666a311431b42a55c63bd008f2e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_MC4_CTL&#160;&#160;&#160;0x0000040C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See Section 15.3.2.1, "IA32_MCi_CTL MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_MC4_CTL (0x0000040C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#aeaab666a311431b42a55c63bd008f2e7">MSR_PENTIUM_M_MC4_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#aeaab666a311431b42a55c63bd008f2e7">MSR_PENTIUM_M_MC4_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_MC4_CTL is defined as MSR_MC4_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a97ca72f0746f953ac026623ecfc12361"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_MC4_STATUS&#160;&#160;&#160;0x0000040D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See Section 15.3.2.2, "IA32_MCi_STATUS MSRS.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_MC4_STATUS (0x0000040D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#a97ca72f0746f953ac026623ecfc12361">MSR_PENTIUM_M_MC4_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#a97ca72f0746f953ac026623ecfc12361">MSR_PENTIUM_M_MC4_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_MC4_STATUS is defined as MSR_MC4_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac90faac6493b942d9546ecb8bcd263ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_P5_MC_ADDR&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See Section 2.22, "MSRs in Pentium Processors.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_P5_MC_ADDR (0x00000000) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#ac90faac6493b942d9546ecb8bcd263ed">MSR_PENTIUM_M_P5_MC_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#ac90faac6493b942d9546ecb8bcd263ed">MSR_PENTIUM_M_P5_MC_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_P5_MC_ADDR is defined as P5_MC_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab65b48318c0c460e336b6dc00315ebef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_P5_MC_TYPE&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See Section 2.22, "MSRs in Pentium Processors.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_P5_MC_TYPE (0x00000001) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#ab65b48318c0c460e336b6dc00315ebef">MSR_PENTIUM_M_P5_MC_TYPE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#ab65b48318c0c460e336b6dc00315ebef">MSR_PENTIUM_M_P5_MC_TYPE</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_P5_MC_TYPE is defined as P5_MC_TYPE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af6d29052cbce25f3d0902f141d5f8430"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_M_THERM2_CTL&#160;&#160;&#160;0x0000019D</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_M_THERM2_CTL (0x0000019D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___t_h_e_r_m2___c_t_l___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_M_THERM2_CTL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m___m___t_h_e_r_m2___c_t_l___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_M_THERM2_CTL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p_e_n_t_i_u_m___m___t_h_e_r_m2___c_t_l___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_M_THERM2_CTL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m___m___t_h_e_r_m2___c_t_l___r_e_g_i_s_t_e_r.html#a0710fbfa1739d68882889054676d7793">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#af6d29052cbce25f3d0902f141d5f8430">MSR_PENTIUM_M_THERM2_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium_m_msr_8h.html#af6d29052cbce25f3d0902f141d5f8430">MSR_PENTIUM_M_THERM2_CTL</a>, Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m___m___t_h_e_r_m2___c_t_l___r_e_g_i_s_t_e_r.html#a0710fbfa1739d68882889054676d7793">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_M_THERM2_CTL is defined as MSR_THERM2_CTL in SDM. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c048fdeadf06364e9318d2cbb3390051.html">MdePkg</a></li><li class="navelem"><a class="el" href="dir_525332e2e2b2ed96fb8f8316b580bf1e.html">Include</a></li><li class="navelem"><a class="el" href="dir_4926bea4d687c1b7ad5cb654162a97f8.html">Register</a></li><li class="navelem"><a class="el" href="dir_604a5b88e314d275dbc7aa59af9d0dd7.html">Intel</a></li><li class="navelem"><a class="el" href="dir_f6ac9f15c3cc694be683fac191e80c35.html">Msr</a></li><li class="navelem"><a class="el" href="_pentium_m_msr_8h.html">PentiumMMsr.h</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 02:59:37 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
