/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   /home/crem/zephyrproject/send_pressure_CANFD/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /memory@20400000
 *   4   /cpus
 *   5   /cpus/cpu@0
 *   6   /cpus/cpu@0/mpu@e000ed90
 *   7   /gpio_keys
 *   8   /soc
 *   9   /soc/interrupt-controller@e000e100
 *   10  /soc/pinctrl@400e0e00
 *   11  /soc/pinctrl@400e0e00/gpio@400e0e00
 *   12  /gpio_keys/button_1
 *   13  /leds
 *   14  /leds/led_0
 *   15  /soc/pinctrl@400e0e00/pa8b_afec0_adtrg
 *   16  /soc/adc@4003c000
 *   17  /soc/pinctrl@400e0e00/gpio@400e1400
 *   18  /soc/pinctrl@400e0e00/pd9c_afec1_adtrg
 *   19  /soc/adc@40064000
 *   20  /soc/dacc@40040000
 *   21  /soc/pinctrl@400e0e00/gpio@400e1000
 *   22  /soc/pinctrl@400e0e00/pb4a_twihs1_twd1
 *   23  /soc/pinctrl@400e0e00/pb5a_twihs1_twck1
 *   24  /soc/i2c@4001c000
 *   25  /soc/pinctrl@400e0e00/pd27c_twihs2_twd2
 *   26  /soc/pinctrl@400e0e00/pd28c_twihs2_twck2
 *   27  /soc/i2c@40060000
 *   28  /soc/pwm0@40020000
 *   29  /soc/pwm1@4005c000
 *   30  /soc/random@40070000
 *   31  /soc/pinctrl@400e0e00/gpio@400e1200
 *   32  /soc/pinctrl@400e0e00/pc24c_spi1_spck
 *   33  /soc/pinctrl@400e0e00/pc26c_spi1_miso
 *   34  /soc/pinctrl@400e0e00/pc27c_spi1_mosi
 *   35  /soc/pinctrl@400e0e00/pd27b_spi0_npcs3
 *   36  /soc/spi@40008000
 *   37  /soc/spi@40058000
 *   38  /soc/dma-controller@40078000
 *   39  /soc/pinctrl@400e0e00/pa10c_ssc_rd
 *   40  /soc/pinctrl@400e0e00/pa22a_ssc_rk
 *   41  /soc/pinctrl@400e0e00/pb0d_ssc_tf
 *   42  /soc/pinctrl@400e0e00/pb1d_ssc_tk
 *   43  /soc/pinctrl@400e0e00/pb5d_ssc_td
 *   44  /soc/pinctrl@400e0e00/pd24b_ssc_rf
 *   45  /soc/ssc@40004000
 *   46  /soc/tc@4000c000
 *   47  /soc/tc@40010000
 *   48  /soc/tc@40014000
 *   49  /soc/tc@40054000
 *   50  /soc/timer@e000e010
 *   51  /soc/pinctrl@400e0e00/pa10a_uart0_utxd0
 *   52  /soc/pinctrl@400e0e00/pa9a_uart0_urxd0
 *   53  /soc/uart@400e0800
 *   54  /soc/uart@400e0a00
 *   55  /soc/uart@400e1a00
 *   56  /soc/uart@400e1c00
 *   57  /soc/uart@400e1e00
 *   58  /soc/pinctrl@400e0e00/pb0c_usart0_rxd0
 *   59  /soc/pinctrl@400e0e00/pb1c_usart0_txd0
 *   60  /soc/usart@40024000
 *   61  /soc/pinctrl@400e0e00/pa21a_usart1_rxd1
 *   62  /soc/pinctrl@400e0e00/pb4d_usart1_txd1
 *   63  /soc/usart@40028000
 *   64  /soc/pinctrl@400e0e00/pd15b_usart2_rxd2
 *   65  /soc/pinctrl@400e0e00/pd16b_usart2_txd2
 *   66  /soc/usart@4002c000
 *   67  /soc/usbd@40038000
 *   68  /soc/watchdog@400e1850
 *   69  /soc/can
 *   70  /soc/pinctrl@400e0e00/pb2a_can0_tx0
 *   71  /soc/pinctrl@400e0e00/pb3a_can0_rx0
 *   72  /soc/can/can@40030000
 *   73  /soc/can/can@40034000
 *   74  /soc/pinctrl@400e0e00/pd0a_gmac_gtxck
 *   75  /soc/pinctrl@400e0e00/pd1a_gmac_gtxen
 *   76  /soc/pinctrl@400e0e00/pd2a_gmac_gtx0
 *   77  /soc/pinctrl@400e0e00/pd3a_gmac_gtx1
 *   78  /soc/pinctrl@400e0e00/pd4a_gmac_grxdv
 *   79  /soc/pinctrl@400e0e00/pd5a_gmac_grx0
 *   80  /soc/pinctrl@400e0e00/pd6a_gmac_grx1
 *   81  /soc/pinctrl@400e0e00/pd7a_gmac_grxer
 *   82  /soc/ethernet@40050000
 *   83  /soc/pinctrl@400e0e00/pd8a_gmac_gmdc
 *   84  /soc/pinctrl@400e0e00/pd9a_gmac_gmdio
 *   85  /soc/ethernet@40050000/mdio
 *   86  /soc/ethernet@40050000/phy
 *   87  /soc/flash-controller@400e0c00
 *   88  /soc/flash-controller@400e0c00/flash@400000
 *   89  /soc/flash-controller@400e0c00/flash@400000/partitions
 *   90  /soc/flash-controller@400e0c00/flash@400000/partitions/partition@0
 *   91  /soc/flash-controller@400e0c00/flash@400000/partitions/partition@20000
 *   92  /soc/flash-controller@400e0c00/flash@400000/partitions/partition@100000
 *   93  /soc/flash-controller@400e0c00/flash@400000/partitions/partition@1e0000
 *   94  /soc/pinctrl@400e0e00/pa3a_twihs0_twd0
 *   95  /soc/pinctrl@400e0e00/pa4a_twihs0_twck0
 *   96  /soc/i2c@40018000
 *   97  /soc/i2c@40018000/ag416@38
 *   98  /soc/pinctrl@400e0e00/pa0b_tc0_tioa0
 *   99  /soc/pinctrl@400e0e00/pa15b_tc0_tioa1
 *   100 /soc/pinctrl@400e0e00/pa16b_tc0_tiob1
 *   101 /soc/pinctrl@400e0e00/pa1b_tc0_tiob0
 *   102 /soc/pinctrl@400e0e00/pa23a_usart1_sck1
 *   103 /soc/pinctrl@400e0e00/pa24a_usart1_rts1
 *   104 /soc/pinctrl@400e0e00/pa25a_usart1_cts1
 *   105 /soc/pinctrl@400e0e00/pa26a_usart1_dcd1
 *   106 /soc/pinctrl@400e0e00/pa26b_tc0_tioa2
 *   107 /soc/pinctrl@400e0e00/pa27a_usart1_dtr1
 *   108 /soc/pinctrl@400e0e00/pa27b_tc0_tiob2
 *   109 /soc/pinctrl@400e0e00/pa28a_usart1_dsr1
 *   110 /soc/pinctrl@400e0e00/pa28b_tc0_tclk1
 *   111 /soc/pinctrl@400e0e00/pa29a_usart1_ri1
 *   112 /soc/pinctrl@400e0e00/pa29b_tc0_tclk2
 *   113 /soc/pinctrl@400e0e00/pa31a_spi0_npcs1
 *   114 /soc/pinctrl@400e0e00/pa3b_usart1_loncol1
 *   115 /soc/pinctrl@400e0e00/pa4b_tc0_tclk0
 *   116 /soc/pinctrl@400e0e00/pa4c_uart1_utxd1
 *   117 /soc/pinctrl@400e0e00/pa5c_uart1_urxd1
 *   118 /soc/pinctrl@400e0e00/pa6c_uart1_utxd1
 *   119 /soc/pinctrl@400e0e00/pb12b_gmac_gtsucomp
 *   120 /soc/pinctrl@400e0e00/pb13c_usart0_sck0
 *   121 /soc/pinctrl@400e0e00/pb1b_gmac_gtsucomp
 *   122 /soc/pinctrl@400e0e00/pb2c_usart0_cts0
 *   123 /soc/pinctrl@400e0e00/pb2d_spi0_npcs0
 *   124 /soc/pinctrl@400e0e00/pb3c_usart0_rts0
 *   125 /soc/pinctrl@400e0e00/pc10b_tc2_tclk7
 *   126 /soc/pinctrl@400e0e00/pc11b_tc2_tioa8
 *   127 /soc/pinctrl@400e0e00/pc12b_tc2_tiob8
 *   128 /soc/pinctrl@400e0e00/pc12c_can1_rx1
 *   129 /soc/pinctrl@400e0e00/pc14b_tc2_tclk8
 *   130 /soc/pinctrl@400e0e00/pc14c_can1_tx1
 *   131 /soc/pinctrl@400e0e00/pc23b_tc1_tioa3
 *   132 /soc/pinctrl@400e0e00/pc24b_tc1_tiob3
 *   133 /soc/pinctrl@400e0e00/pc25b_tc1_tclk3
 *   134 /soc/pinctrl@400e0e00/pc25c_spi1_npcs0
 *   135 /soc/pinctrl@400e0e00/pc26b_tc1_tioa4
 *   136 /soc/pinctrl@400e0e00/pc27b_tc1_tiob4
 *   137 /soc/pinctrl@400e0e00/pc28b_tc1_tclk4
 *   138 /soc/pinctrl@400e0e00/pc28c_spi1_npcs1
 *   139 /soc/pinctrl@400e0e00/pc29b_tc1_tioa5
 *   140 /soc/pinctrl@400e0e00/pc29c_spi1_npcs2
 *   141 /soc/pinctrl@400e0e00/pc30b_tc1_tiob5
 *   142 /soc/pinctrl@400e0e00/pc30c_spi1_npcs3
 *   143 /soc/pinctrl@400e0e00/pc31b_tc1_tclk5
 *   144 /soc/pinctrl@400e0e00/pc5b_tc2_tioa6
 *   145 /soc/pinctrl@400e0e00/pc6b_tc2_tiob6
 *   146 /soc/pinctrl@400e0e00/pc7b_tc2_tclk6
 *   147 /soc/pinctrl@400e0e00/pc8b_tc2_tioa7
 *   148 /soc/pinctrl@400e0e00/pc9b_tc2_tiob7
 *   149 /soc/pinctrl@400e0e00/pd0c_spi1_npcs1
 *   150 /soc/pinctrl@400e0e00/pd0d_usart0_dcd0
 *   151 /soc/pinctrl@400e0e00/pd10a_gmac_gcrs
 *   152 /soc/pinctrl@400e0e00/pd10c_ssc_td
 *   153 /soc/pinctrl@400e0e00/pd11a_gmac_grx2
 *   154 /soc/pinctrl@400e0e00/pd11c_gmac_gtsucomp
 *   155 /soc/pinctrl@400e0e00/pd12a_gmac_grx3
 *   156 /soc/pinctrl@400e0e00/pd12c_spi0_npcs2
 *   157 /soc/pinctrl@400e0e00/pd13a_gmac_gcol
 *   158 /soc/pinctrl@400e0e00/pd14a_gmac_grxck
 *   159 /soc/pinctrl@400e0e00/pd15a_gmac_gtx2
 *   160 /soc/pinctrl@400e0e00/pd16a_gmac_gtx3
 *   161 /soc/pinctrl@400e0e00/pd17a_gmac_gtxer
 *   162 /soc/pinctrl@400e0e00/pd17b_usart2_sck2
 *   163 /soc/pinctrl@400e0e00/pd18b_usart2_rts2
 *   164 /soc/pinctrl@400e0e00/pd18c_uart4_urxd4
 *   165 /soc/pinctrl@400e0e00/pd19b_usart2_cts2
 *   166 /soc/pinctrl@400e0e00/pd19c_uart4_utxd4
 *   167 /soc/pinctrl@400e0e00/pd1c_spi1_npcs2
 *   168 /soc/pinctrl@400e0e00/pd1d_usart0_dtr0
 *   169 /soc/pinctrl@400e0e00/pd20b_spi0_miso
 *   170 /soc/pinctrl@400e0e00/pd20c_gmac_gtsucomp
 *   171 /soc/pinctrl@400e0e00/pd21b_spi0_mosi
 *   172 /soc/pinctrl@400e0e00/pd21c_tc3_tioa11
 *   173 /soc/pinctrl@400e0e00/pd22b_spi0_spck
 *   174 /soc/pinctrl@400e0e00/pd22c_tc3_tiob11
 *   175 /soc/pinctrl@400e0e00/pd24c_tc3_tclk11
 *   176 /soc/pinctrl@400e0e00/pd25b_spi0_npcs1
 *   177 /soc/pinctrl@400e0e00/pd25c_uart2_urxd2
 *   178 /soc/pinctrl@400e0e00/pd26b_ssc_td
 *   179 /soc/pinctrl@400e0e00/pd26c_uart2_utxd2
 *   180 /soc/pinctrl@400e0e00/pd26d_uart1_utxd1
 *   181 /soc/pinctrl@400e0e00/pd28a_uart3_urxd3
 *   182 /soc/pinctrl@400e0e00/pd2c_spi1_npcs3
 *   183 /soc/pinctrl@400e0e00/pd2d_usart0_dsr0
 *   184 /soc/pinctrl@400e0e00/pd30a_uart3_utxd3
 *   185 /soc/pinctrl@400e0e00/pd31b_uart3_utxd3
 *   186 /soc/pinctrl@400e0e00/pd3c_uart4_utxd4
 *   187 /soc/pinctrl@400e0e00/pd3d_usart0_ri0
 *   188 /soc/pinctrl@400e0e00/pd4d_usart2_dcd2
 *   189 /soc/pinctrl@400e0e00/pd5d_usart2_dtr2
 *   190 /soc/pinctrl@400e0e00/pd6d_usart2_dsr2
 *   191 /soc/pinctrl@400e0e00/pd7d_usart2_ri2
 *   192 /soc/pinctrl@400e0e00/gpio@400e1600
 *   193 /soc/pinctrl@400e0e00/pe0b_tc3_tioa9
 *   194 /soc/pinctrl@400e0e00/pe1b_tc3_tiob9
 *   195 /soc/pinctrl@400e0e00/pe2b_tc3_tclk9
 *   196 /soc/pinctrl@400e0e00/pe3b_tc3_tioa10
 *   197 /soc/pinctrl@400e0e00/pe4b_tc3_tiob10
 *   198 /soc/pinctrl@400e0e00/pe5b_tc3_tclk10
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_20400000) fn(DT_N_S_leds) fn(DT_N_S_gpio_keys)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_memory_20400000, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_20400000) fn(DT_N_S_leds) fn(DT_N_S_gpio_keys) 
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_memory_20400000, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_ORD 0

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /memory@20400000 */ \
	4, /* /cpus */ \
	7, /* /gpio_keys */ \
	8, /* /soc */ \
	13, /* /leds */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_atmel_psn_jlink DT_N
#define DT_N_INST_0_atmel_same70q21 DT_N
#define DT_N_INST_0_atmel_same70    DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_COMPAT_MATCHES_atmel_psn_jlink 1
#define DT_N_COMPAT_MATCHES_atmel_same70q21 1
#define DT_N_COMPAT_MATCHES_atmel_same70 1
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"atmel,psn_jlink", "atmel,same70q21", "atmel,same70"}
#define DT_N_P_compatible_IDX_0 "atmel,psn_jlink"
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_1 "atmel,same70q21"
#define DT_N_P_compatible_IDX_1_EXISTS 1
#define DT_N_P_compatible_IDX_2 "atmel,same70"
#define DT_N_P_compatible_IDX_2_EXISTS 1
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0) \
	fn(DT_N, compatible, 1) \
	fn(DT_N, compatible, 2)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__) \
	fn(DT_N, compatible, 1, __VA_ARGS__) \
	fn(DT_N, compatible, 2, __VA_ARGS__)
#define DT_N_P_compatible_LEN 3
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /memory@20400000
 *
 * Node identifier: DT_N_S_memory_20400000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_20400000_PATH "/memory@20400000"

/* Node's name with unit-address: */
#define DT_N_S_memory_20400000_FULL_NAME "memory@20400000"

/* Node parent (/) identifier: */
#define DT_N_S_memory_20400000_PARENT DT_N
#define DT_N_S_memory_20400000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_20400000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_20400000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_20400000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_20400000_ORD 3

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_20400000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_20400000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_20400000_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_memory_20400000
#define DT_N_NODELABEL_sram0  DT_N_S_memory_20400000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_20400000_REG_NUM 1
#define DT_N_S_memory_20400000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_20400000_REG_IDX_0_VAL_ADDRESS 541065216 /* 0x20400000 */
#define DT_N_S_memory_20400000_REG_IDX_0_VAL_SIZE 393216 /* 0x60000 */
#define DT_N_S_memory_20400000_RANGES_NUM 0
#define DT_N_S_memory_20400000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_20400000_IRQ_NUM 0
#define DT_N_S_memory_20400000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_20400000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_20400000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_20400000_P_reg {541065216 /* 0x20400000 */, 393216 /* 0x60000 */}
#define DT_N_S_memory_20400000_P_reg_IDX_0 541065216
#define DT_N_S_memory_20400000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_20400000_P_reg_IDX_1 393216
#define DT_N_S_memory_20400000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_20400000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_20400000, reg, 0) \
	fn(DT_N_S_memory_20400000, reg, 1)
#define DT_N_S_memory_20400000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_20400000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_20400000, reg, 1, __VA_ARGS__)
#define DT_N_S_memory_20400000_P_reg_EXISTS 1
#define DT_N_S_memory_20400000_P_compatible {"mmio-sram"}
#define DT_N_S_memory_20400000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_memory_20400000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_20400000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_20400000, compatible, 0)
#define DT_N_S_memory_20400000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_20400000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_20400000_P_compatible_LEN 1
#define DT_N_S_memory_20400000_P_compatible_EXISTS 1
#define DT_N_S_memory_20400000_P_wakeup_source 0
#define DT_N_S_memory_20400000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0) 
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 4

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	5, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m7):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m7.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 5

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	4, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS \
	6, /* /cpus/cpu@0/mpu@e000ed90 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m7 DT_N_S_cpus_S_cpu_0
#define DT_N_NODELABEL_cpu0       DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m7 1
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_clock_frequency 300000000
#define DT_N_S_cpus_S_cpu_0_P_clock_frequency_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m7"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m7"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, reg, 0)
#define DT_N_S_cpus_S_cpu_0_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, reg, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0/mpu@e000ed90
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
 *
 * Binding (compatible = arm,armv7m-mpu):
 *   $ZEPHYR_BASE/dts/bindings/mmu_mpu/arm,armv7m-mpu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PATH "/cpus/cpu@0/mpu@e000ed90"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME "mpu@e000ed90"

/* Node parent (/cpus/cpu@0) identifier: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PARENT DT_N_S_cpus_S_cpu_0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD 6

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REQUIRES_ORDS \
	5, /* /cpus/cpu@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_EXISTS 1
#define DT_N_INST_0_arm_armv7m_mpu DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
#define DT_N_NODELABEL_mpu         DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_ADDRESS 3758157200 /* 0xe000ed90 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MATCHES_arm_armv7m_mpu 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg {3758157200 /* 0xe000ed90 */, 64 /* 0x40 */}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, reg, 0) \
	fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, reg, 1)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, reg, 1, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_arm_num_mpu_regions 16
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_arm_num_mpu_regions_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible {"arm,armv7m-mpu"}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0 "arm,armv7m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /gpio_keys
 *
 * Node identifier: DT_N_S_gpio_keys
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_PATH "/gpio_keys"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_FULL_NAME "gpio_keys"

/* Node parent (/) identifier: */
#define DT_N_S_gpio_keys_PARENT DT_N
#define DT_N_S_gpio_keys_FOREACH_CHILD(fn) fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_gpio_keys_S_button_1) 
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_ORD 7

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_SUPPORTS_ORDS \
	12, /* /gpio_keys/button_1 */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_gpio_keys

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_REG_NUM 0
#define DT_N_S_gpio_keys_RANGES_NUM 0
#define DT_N_S_gpio_keys_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_IRQ_NUM 0
#define DT_N_S_gpio_keys_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_gpio_keys_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_P_compatible {"gpio-keys"}
#define DT_N_S_gpio_keys_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_gpio_keys_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_LEN 1
#define DT_N_S_gpio_keys_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_pinctrl_400e0e00) fn(DT_N_S_soc_S_flash_controller_400e0c00) fn(DT_N_S_soc_S_watchdog_400e1850) fn(DT_N_S_soc_S_i2c_40018000) fn(DT_N_S_soc_S_i2c_4001c000) fn(DT_N_S_soc_S_i2c_40060000) fn(DT_N_S_soc_S_spi_40008000) fn(DT_N_S_soc_S_spi_40058000) fn(DT_N_S_soc_S_uart_400e0800) fn(DT_N_S_soc_S_uart_400e0a00) fn(DT_N_S_soc_S_uart_400e1a00) fn(DT_N_S_soc_S_uart_400e1c00) fn(DT_N_S_soc_S_uart_400e1e00) fn(DT_N_S_soc_S_usart_40024000) fn(DT_N_S_soc_S_usart_40028000) fn(DT_N_S_soc_S_usart_4002c000) fn(DT_N_S_soc_S_adc_4003c000) fn(DT_N_S_soc_S_adc_40064000) fn(DT_N_S_soc_S_dacc_40040000) fn(DT_N_S_soc_S_pwm0_40020000) fn(DT_N_S_soc_S_pwm1_4005c000) fn(DT_N_S_soc_S_usbd_40038000) fn(DT_N_S_soc_S_ethernet_40050000) fn(DT_N_S_soc_S_tc_4000c000) fn(DT_N_S_soc_S_tc_40010000) fn(DT_N_S_soc_S_tc_40014000) fn(DT_N_S_soc_S_tc_40054000) fn(DT_N_S_soc_S_random_40070000) fn(DT_N_S_soc_S_dma_controller_40078000) fn(DT_N_S_soc_S_ssc_40004000) fn(DT_N_S_soc_S_can)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_400e0c00, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_400e1850, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40018000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_4001c000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40060000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40008000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40058000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_400e0800, __VA_ARGS__) fn(DT_N_S_soc_S_uart_400e0a00, __VA_ARGS__) fn(DT_N_S_soc_S_uart_400e1a00, __VA_ARGS__) fn(DT_N_S_soc_S_uart_400e1c00, __VA_ARGS__) fn(DT_N_S_soc_S_uart_400e1e00, __VA_ARGS__) fn(DT_N_S_soc_S_usart_40024000, __VA_ARGS__) fn(DT_N_S_soc_S_usart_40028000, __VA_ARGS__) fn(DT_N_S_soc_S_usart_4002c000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_4003c000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40064000, __VA_ARGS__) fn(DT_N_S_soc_S_dacc_40040000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm0_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm1_4005c000, __VA_ARGS__) fn(DT_N_S_soc_S_usbd_40038000, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_40050000, __VA_ARGS__) fn(DT_N_S_soc_S_tc_4000c000, __VA_ARGS__) fn(DT_N_S_soc_S_tc_40010000, __VA_ARGS__) fn(DT_N_S_soc_S_tc_40014000, __VA_ARGS__) fn(DT_N_S_soc_S_tc_40054000, __VA_ARGS__) fn(DT_N_S_soc_S_random_40070000, __VA_ARGS__) fn(DT_N_S_soc_S_dma_controller_40078000, __VA_ARGS__) fn(DT_N_S_soc_S_ssc_40004000, __VA_ARGS__) fn(DT_N_S_soc_S_can, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_pinctrl_400e0e00) fn(DT_N_S_soc_S_flash_controller_400e0c00) fn(DT_N_S_soc_S_watchdog_400e1850) fn(DT_N_S_soc_S_i2c_40018000) fn(DT_N_S_soc_S_uart_400e0800) fn(DT_N_S_soc_S_adc_4003c000) fn(DT_N_S_soc_S_adc_40064000) fn(DT_N_S_soc_S_dacc_40040000) fn(DT_N_S_soc_S_pwm0_40020000) fn(DT_N_S_soc_S_usbd_40038000) fn(DT_N_S_soc_S_ethernet_40050000) fn(DT_N_S_soc_S_random_40070000) fn(DT_N_S_soc_S_dma_controller_40078000) fn(DT_N_S_soc_S_ssc_40004000) fn(DT_N_S_soc_S_can) 
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_400e0c00, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_400e1850, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40018000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_400e0800, __VA_ARGS__) fn(DT_N_S_soc_S_adc_4003c000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40064000, __VA_ARGS__) fn(DT_N_S_soc_S_dacc_40040000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm0_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_usbd_40038000, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_40050000, __VA_ARGS__) fn(DT_N_S_soc_S_random_40070000, __VA_ARGS__) fn(DT_N_S_soc_S_dma_controller_40078000, __VA_ARGS__) fn(DT_N_S_soc_S_ssc_40004000, __VA_ARGS__) fn(DT_N_S_soc_S_can, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 8

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/pinctrl@400e0e00 */ \
	16, /* /soc/adc@4003c000 */ \
	19, /* /soc/adc@40064000 */ \
	20, /* /soc/dacc@40040000 */ \
	24, /* /soc/i2c@4001c000 */ \
	27, /* /soc/i2c@40060000 */ \
	28, /* /soc/pwm0@40020000 */ \
	29, /* /soc/pwm1@4005c000 */ \
	30, /* /soc/random@40070000 */ \
	36, /* /soc/spi@40008000 */ \
	37, /* /soc/spi@40058000 */ \
	38, /* /soc/dma-controller@40078000 */ \
	45, /* /soc/ssc@40004000 */ \
	46, /* /soc/tc@4000c000 */ \
	47, /* /soc/tc@40010000 */ \
	48, /* /soc/tc@40014000 */ \
	49, /* /soc/tc@40054000 */ \
	50, /* /soc/timer@e000e010 */ \
	53, /* /soc/uart@400e0800 */ \
	54, /* /soc/uart@400e0a00 */ \
	55, /* /soc/uart@400e1a00 */ \
	56, /* /soc/uart@400e1c00 */ \
	57, /* /soc/uart@400e1e00 */ \
	60, /* /soc/usart@40024000 */ \
	63, /* /soc/usart@40028000 */ \
	66, /* /soc/usart@4002c000 */ \
	67, /* /soc/usbd@40038000 */ \
	68, /* /soc/watchdog@400e1850 */ \
	69, /* /soc/can */ \
	82, /* /soc/ethernet@40050000 */ \
	87, /* /soc/flash-controller@400e0c00 */ \
	96, /* /soc/i2c@40018000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v7m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v7m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 9

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	8, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */ \
	16, /* /soc/adc@4003c000 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */ \
	19, /* /soc/adc@40064000 */ \
	20, /* /soc/dacc@40040000 */ \
	21, /* /soc/pinctrl@400e0e00/gpio@400e1000 */ \
	24, /* /soc/i2c@4001c000 */ \
	27, /* /soc/i2c@40060000 */ \
	28, /* /soc/pwm0@40020000 */ \
	29, /* /soc/pwm1@4005c000 */ \
	30, /* /soc/random@40070000 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */ \
	36, /* /soc/spi@40008000 */ \
	37, /* /soc/spi@40058000 */ \
	38, /* /soc/dma-controller@40078000 */ \
	45, /* /soc/ssc@40004000 */ \
	46, /* /soc/tc@4000c000 */ \
	47, /* /soc/tc@40010000 */ \
	48, /* /soc/tc@40014000 */ \
	49, /* /soc/tc@40054000 */ \
	53, /* /soc/uart@400e0800 */ \
	54, /* /soc/uart@400e0a00 */ \
	55, /* /soc/uart@400e1a00 */ \
	56, /* /soc/uart@400e1c00 */ \
	57, /* /soc/uart@400e1e00 */ \
	60, /* /soc/usart@40024000 */ \
	63, /* /soc/usart@40028000 */ \
	66, /* /soc/usart@4002c000 */ \
	67, /* /soc/usbd@40038000 */ \
	68, /* /soc/watchdog@400e1850 */ \
	72, /* /soc/can/can@40030000 */ \
	73, /* /soc/can/can@40034000 */ \
	82, /* /soc/ethernet@40050000 */ \
	87, /* /soc/flash-controller@400e0c00 */ \
	96, /* /soc/i2c@40018000 */ \
	192, /* /soc/pinctrl@400e0e00/gpio@400e1600 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v7m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v7m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 0) \
	fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 1)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 3
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v7m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00
 *
 * Binding (compatible = atmel,sam-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/atmel,sam-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_PATH "/soc/pinctrl@400e0e00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_FULL_NAME "pinctrl@400e0e00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_pinctrl_400e0e00_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600)
#define DT_N_S_soc_S_pinctrl_400e0e00_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600) 
#define DT_N_S_soc_S_pinctrl_400e0e00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_ORD 10

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_REQUIRES_ORDS \
	8, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_SUPPORTS_ORDS \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */ \
	15, /* /soc/pinctrl@400e0e00/pa8b_afec0_adtrg */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */ \
	18, /* /soc/pinctrl@400e0e00/pd9c_afec1_adtrg */ \
	21, /* /soc/pinctrl@400e0e00/gpio@400e1000 */ \
	22, /* /soc/pinctrl@400e0e00/pb4a_twihs1_twd1 */ \
	23, /* /soc/pinctrl@400e0e00/pb5a_twihs1_twck1 */ \
	25, /* /soc/pinctrl@400e0e00/pd27c_twihs2_twd2 */ \
	26, /* /soc/pinctrl@400e0e00/pd28c_twihs2_twck2 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */ \
	32, /* /soc/pinctrl@400e0e00/pc24c_spi1_spck */ \
	33, /* /soc/pinctrl@400e0e00/pc26c_spi1_miso */ \
	34, /* /soc/pinctrl@400e0e00/pc27c_spi1_mosi */ \
	35, /* /soc/pinctrl@400e0e00/pd27b_spi0_npcs3 */ \
	39, /* /soc/pinctrl@400e0e00/pa10c_ssc_rd */ \
	40, /* /soc/pinctrl@400e0e00/pa22a_ssc_rk */ \
	41, /* /soc/pinctrl@400e0e00/pb0d_ssc_tf */ \
	42, /* /soc/pinctrl@400e0e00/pb1d_ssc_tk */ \
	43, /* /soc/pinctrl@400e0e00/pb5d_ssc_td */ \
	44, /* /soc/pinctrl@400e0e00/pd24b_ssc_rf */ \
	51, /* /soc/pinctrl@400e0e00/pa10a_uart0_utxd0 */ \
	52, /* /soc/pinctrl@400e0e00/pa9a_uart0_urxd0 */ \
	58, /* /soc/pinctrl@400e0e00/pb0c_usart0_rxd0 */ \
	59, /* /soc/pinctrl@400e0e00/pb1c_usart0_txd0 */ \
	61, /* /soc/pinctrl@400e0e00/pa21a_usart1_rxd1 */ \
	62, /* /soc/pinctrl@400e0e00/pb4d_usart1_txd1 */ \
	64, /* /soc/pinctrl@400e0e00/pd15b_usart2_rxd2 */ \
	65, /* /soc/pinctrl@400e0e00/pd16b_usart2_txd2 */ \
	70, /* /soc/pinctrl@400e0e00/pb2a_can0_tx0 */ \
	71, /* /soc/pinctrl@400e0e00/pb3a_can0_rx0 */ \
	74, /* /soc/pinctrl@400e0e00/pd0a_gmac_gtxck */ \
	75, /* /soc/pinctrl@400e0e00/pd1a_gmac_gtxen */ \
	76, /* /soc/pinctrl@400e0e00/pd2a_gmac_gtx0 */ \
	77, /* /soc/pinctrl@400e0e00/pd3a_gmac_gtx1 */ \
	78, /* /soc/pinctrl@400e0e00/pd4a_gmac_grxdv */ \
	79, /* /soc/pinctrl@400e0e00/pd5a_gmac_grx0 */ \
	80, /* /soc/pinctrl@400e0e00/pd6a_gmac_grx1 */ \
	81, /* /soc/pinctrl@400e0e00/pd7a_gmac_grxer */ \
	83, /* /soc/pinctrl@400e0e00/pd8a_gmac_gmdc */ \
	84, /* /soc/pinctrl@400e0e00/pd9a_gmac_gmdio */ \
	94, /* /soc/pinctrl@400e0e00/pa3a_twihs0_twd0 */ \
	95, /* /soc/pinctrl@400e0e00/pa4a_twihs0_twck0 */ \
	98, /* /soc/pinctrl@400e0e00/pa0b_tc0_tioa0 */ \
	99, /* /soc/pinctrl@400e0e00/pa15b_tc0_tioa1 */ \
	100, /* /soc/pinctrl@400e0e00/pa16b_tc0_tiob1 */ \
	101, /* /soc/pinctrl@400e0e00/pa1b_tc0_tiob0 */ \
	102, /* /soc/pinctrl@400e0e00/pa23a_usart1_sck1 */ \
	103, /* /soc/pinctrl@400e0e00/pa24a_usart1_rts1 */ \
	104, /* /soc/pinctrl@400e0e00/pa25a_usart1_cts1 */ \
	105, /* /soc/pinctrl@400e0e00/pa26a_usart1_dcd1 */ \
	106, /* /soc/pinctrl@400e0e00/pa26b_tc0_tioa2 */ \
	107, /* /soc/pinctrl@400e0e00/pa27a_usart1_dtr1 */ \
	108, /* /soc/pinctrl@400e0e00/pa27b_tc0_tiob2 */ \
	109, /* /soc/pinctrl@400e0e00/pa28a_usart1_dsr1 */ \
	110, /* /soc/pinctrl@400e0e00/pa28b_tc0_tclk1 */ \
	111, /* /soc/pinctrl@400e0e00/pa29a_usart1_ri1 */ \
	112, /* /soc/pinctrl@400e0e00/pa29b_tc0_tclk2 */ \
	113, /* /soc/pinctrl@400e0e00/pa31a_spi0_npcs1 */ \
	114, /* /soc/pinctrl@400e0e00/pa3b_usart1_loncol1 */ \
	115, /* /soc/pinctrl@400e0e00/pa4b_tc0_tclk0 */ \
	116, /* /soc/pinctrl@400e0e00/pa4c_uart1_utxd1 */ \
	117, /* /soc/pinctrl@400e0e00/pa5c_uart1_urxd1 */ \
	118, /* /soc/pinctrl@400e0e00/pa6c_uart1_utxd1 */ \
	119, /* /soc/pinctrl@400e0e00/pb12b_gmac_gtsucomp */ \
	120, /* /soc/pinctrl@400e0e00/pb13c_usart0_sck0 */ \
	121, /* /soc/pinctrl@400e0e00/pb1b_gmac_gtsucomp */ \
	122, /* /soc/pinctrl@400e0e00/pb2c_usart0_cts0 */ \
	123, /* /soc/pinctrl@400e0e00/pb2d_spi0_npcs0 */ \
	124, /* /soc/pinctrl@400e0e00/pb3c_usart0_rts0 */ \
	125, /* /soc/pinctrl@400e0e00/pc10b_tc2_tclk7 */ \
	126, /* /soc/pinctrl@400e0e00/pc11b_tc2_tioa8 */ \
	127, /* /soc/pinctrl@400e0e00/pc12b_tc2_tiob8 */ \
	128, /* /soc/pinctrl@400e0e00/pc12c_can1_rx1 */ \
	129, /* /soc/pinctrl@400e0e00/pc14b_tc2_tclk8 */ \
	130, /* /soc/pinctrl@400e0e00/pc14c_can1_tx1 */ \
	131, /* /soc/pinctrl@400e0e00/pc23b_tc1_tioa3 */ \
	132, /* /soc/pinctrl@400e0e00/pc24b_tc1_tiob3 */ \
	133, /* /soc/pinctrl@400e0e00/pc25b_tc1_tclk3 */ \
	134, /* /soc/pinctrl@400e0e00/pc25c_spi1_npcs0 */ \
	135, /* /soc/pinctrl@400e0e00/pc26b_tc1_tioa4 */ \
	136, /* /soc/pinctrl@400e0e00/pc27b_tc1_tiob4 */ \
	137, /* /soc/pinctrl@400e0e00/pc28b_tc1_tclk4 */ \
	138, /* /soc/pinctrl@400e0e00/pc28c_spi1_npcs1 */ \
	139, /* /soc/pinctrl@400e0e00/pc29b_tc1_tioa5 */ \
	140, /* /soc/pinctrl@400e0e00/pc29c_spi1_npcs2 */ \
	141, /* /soc/pinctrl@400e0e00/pc30b_tc1_tiob5 */ \
	142, /* /soc/pinctrl@400e0e00/pc30c_spi1_npcs3 */ \
	143, /* /soc/pinctrl@400e0e00/pc31b_tc1_tclk5 */ \
	144, /* /soc/pinctrl@400e0e00/pc5b_tc2_tioa6 */ \
	145, /* /soc/pinctrl@400e0e00/pc6b_tc2_tiob6 */ \
	146, /* /soc/pinctrl@400e0e00/pc7b_tc2_tclk6 */ \
	147, /* /soc/pinctrl@400e0e00/pc8b_tc2_tioa7 */ \
	148, /* /soc/pinctrl@400e0e00/pc9b_tc2_tiob7 */ \
	149, /* /soc/pinctrl@400e0e00/pd0c_spi1_npcs1 */ \
	150, /* /soc/pinctrl@400e0e00/pd0d_usart0_dcd0 */ \
	151, /* /soc/pinctrl@400e0e00/pd10a_gmac_gcrs */ \
	152, /* /soc/pinctrl@400e0e00/pd10c_ssc_td */ \
	153, /* /soc/pinctrl@400e0e00/pd11a_gmac_grx2 */ \
	154, /* /soc/pinctrl@400e0e00/pd11c_gmac_gtsucomp */ \
	155, /* /soc/pinctrl@400e0e00/pd12a_gmac_grx3 */ \
	156, /* /soc/pinctrl@400e0e00/pd12c_spi0_npcs2 */ \
	157, /* /soc/pinctrl@400e0e00/pd13a_gmac_gcol */ \
	158, /* /soc/pinctrl@400e0e00/pd14a_gmac_grxck */ \
	159, /* /soc/pinctrl@400e0e00/pd15a_gmac_gtx2 */ \
	160, /* /soc/pinctrl@400e0e00/pd16a_gmac_gtx3 */ \
	161, /* /soc/pinctrl@400e0e00/pd17a_gmac_gtxer */ \
	162, /* /soc/pinctrl@400e0e00/pd17b_usart2_sck2 */ \
	163, /* /soc/pinctrl@400e0e00/pd18b_usart2_rts2 */ \
	164, /* /soc/pinctrl@400e0e00/pd18c_uart4_urxd4 */ \
	165, /* /soc/pinctrl@400e0e00/pd19b_usart2_cts2 */ \
	166, /* /soc/pinctrl@400e0e00/pd19c_uart4_utxd4 */ \
	167, /* /soc/pinctrl@400e0e00/pd1c_spi1_npcs2 */ \
	168, /* /soc/pinctrl@400e0e00/pd1d_usart0_dtr0 */ \
	169, /* /soc/pinctrl@400e0e00/pd20b_spi0_miso */ \
	170, /* /soc/pinctrl@400e0e00/pd20c_gmac_gtsucomp */ \
	171, /* /soc/pinctrl@400e0e00/pd21b_spi0_mosi */ \
	172, /* /soc/pinctrl@400e0e00/pd21c_tc3_tioa11 */ \
	173, /* /soc/pinctrl@400e0e00/pd22b_spi0_spck */ \
	174, /* /soc/pinctrl@400e0e00/pd22c_tc3_tiob11 */ \
	175, /* /soc/pinctrl@400e0e00/pd24c_tc3_tclk11 */ \
	176, /* /soc/pinctrl@400e0e00/pd25b_spi0_npcs1 */ \
	177, /* /soc/pinctrl@400e0e00/pd25c_uart2_urxd2 */ \
	178, /* /soc/pinctrl@400e0e00/pd26b_ssc_td */ \
	179, /* /soc/pinctrl@400e0e00/pd26c_uart2_utxd2 */ \
	180, /* /soc/pinctrl@400e0e00/pd26d_uart1_utxd1 */ \
	181, /* /soc/pinctrl@400e0e00/pd28a_uart3_urxd3 */ \
	182, /* /soc/pinctrl@400e0e00/pd2c_spi1_npcs3 */ \
	183, /* /soc/pinctrl@400e0e00/pd2d_usart0_dsr0 */ \
	184, /* /soc/pinctrl@400e0e00/pd30a_uart3_utxd3 */ \
	185, /* /soc/pinctrl@400e0e00/pd31b_uart3_utxd3 */ \
	186, /* /soc/pinctrl@400e0e00/pd3c_uart4_utxd4 */ \
	187, /* /soc/pinctrl@400e0e00/pd3d_usart0_ri0 */ \
	188, /* /soc/pinctrl@400e0e00/pd4d_usart2_dcd2 */ \
	189, /* /soc/pinctrl@400e0e00/pd5d_usart2_dtr2 */ \
	190, /* /soc/pinctrl@400e0e00/pd6d_usart2_dsr2 */ \
	191, /* /soc/pinctrl@400e0e00/pd7d_usart2_ri2 */ \
	192, /* /soc/pinctrl@400e0e00/gpio@400e1600 */ \
	193, /* /soc/pinctrl@400e0e00/pe0b_tc3_tioa9 */ \
	194, /* /soc/pinctrl@400e0e00/pe1b_tc3_tiob9 */ \
	195, /* /soc/pinctrl@400e0e00/pe2b_tc3_tclk9 */ \
	196, /* /soc/pinctrl@400e0e00/pe3b_tc3_tioa10 */ \
	197, /* /soc/pinctrl@400e0e00/pe4b_tc3_tiob10 */ \
	198, /* /soc/pinctrl@400e0e00/pe5b_tc3_tclk10 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_EXISTS 1
#define DT_N_INST_0_atmel_sam_pinctrl DT_N_S_soc_S_pinctrl_400e0e00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_RANGES_NUM 1
#define DT_N_S_soc_S_pinctrl_400e0e00_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 1074662912 /* 0x400e0e00 */
#define DT_N_S_soc_S_pinctrl_400e0e00_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 1074662912 /* 0x400e0e00 */
#define DT_N_S_soc_S_pinctrl_400e0e00_RANGES_IDX_0_VAL_LENGTH 2560 /* 0xa00 */
#define DT_N_S_soc_S_pinctrl_400e0e00_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_COMPAT_MATCHES_atmel_sam_pinctrl 1
#define DT_N_S_soc_S_pinctrl_400e0e00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_P_compatible {"atmel,sam-pinctrl"}
#define DT_N_S_soc_S_pinctrl_400e0e00_P_compatible_IDX_0 "atmel,sam-pinctrl"
#define DT_N_S_soc_S_pinctrl_400e0e00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00, compatible, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_P_compatible_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_P_wakeup_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/gpio@400e0e00
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
 *
 * Binding (compatible = atmel,sam-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/atmel,sam-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_PATH "/soc/pinctrl@400e0e00/gpio@400e0e00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_FULL_NAME "gpio@400e0e00"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_ORD 11

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/pinctrl@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_SUPPORTS_ORDS \
	12, /* /gpio_keys/button_1 */ \
	14, /* /leds/led_0 */ \
	15, /* /soc/pinctrl@400e0e00/pa8b_afec0_adtrg */ \
	39, /* /soc/pinctrl@400e0e00/pa10c_ssc_rd */ \
	40, /* /soc/pinctrl@400e0e00/pa22a_ssc_rk */ \
	51, /* /soc/pinctrl@400e0e00/pa10a_uart0_utxd0 */ \
	52, /* /soc/pinctrl@400e0e00/pa9a_uart0_urxd0 */ \
	61, /* /soc/pinctrl@400e0e00/pa21a_usart1_rxd1 */ \
	94, /* /soc/pinctrl@400e0e00/pa3a_twihs0_twd0 */ \
	95, /* /soc/pinctrl@400e0e00/pa4a_twihs0_twck0 */ \
	98, /* /soc/pinctrl@400e0e00/pa0b_tc0_tioa0 */ \
	99, /* /soc/pinctrl@400e0e00/pa15b_tc0_tioa1 */ \
	100, /* /soc/pinctrl@400e0e00/pa16b_tc0_tiob1 */ \
	101, /* /soc/pinctrl@400e0e00/pa1b_tc0_tiob0 */ \
	102, /* /soc/pinctrl@400e0e00/pa23a_usart1_sck1 */ \
	103, /* /soc/pinctrl@400e0e00/pa24a_usart1_rts1 */ \
	104, /* /soc/pinctrl@400e0e00/pa25a_usart1_cts1 */ \
	105, /* /soc/pinctrl@400e0e00/pa26a_usart1_dcd1 */ \
	106, /* /soc/pinctrl@400e0e00/pa26b_tc0_tioa2 */ \
	107, /* /soc/pinctrl@400e0e00/pa27a_usart1_dtr1 */ \
	108, /* /soc/pinctrl@400e0e00/pa27b_tc0_tiob2 */ \
	109, /* /soc/pinctrl@400e0e00/pa28a_usart1_dsr1 */ \
	110, /* /soc/pinctrl@400e0e00/pa28b_tc0_tclk1 */ \
	111, /* /soc/pinctrl@400e0e00/pa29a_usart1_ri1 */ \
	112, /* /soc/pinctrl@400e0e00/pa29b_tc0_tclk2 */ \
	113, /* /soc/pinctrl@400e0e00/pa31a_spi0_npcs1 */ \
	114, /* /soc/pinctrl@400e0e00/pa3b_usart1_loncol1 */ \
	115, /* /soc/pinctrl@400e0e00/pa4b_tc0_tclk0 */ \
	116, /* /soc/pinctrl@400e0e00/pa4c_uart1_utxd1 */ \
	117, /* /soc/pinctrl@400e0e00/pa5c_uart1_urxd1 */ \
	118, /* /soc/pinctrl@400e0e00/pa6c_uart1_utxd1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_EXISTS 1
#define DT_N_INST_0_atmel_sam_gpio DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_NODELABEL_pioa        DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_REG_NUM 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_REG_IDX_0_VAL_ADDRESS 1074662912 /* 0x400e0e00 */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_REG_IDX_0_VAL_SIZE 400 /* 0x190 */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_IRQ_NUM 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_IRQ_IDX_0_VAL_irq 10
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_COMPAT_MATCHES_atmel_sam_gpio 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_reg {1074662912 /* 0x400e0e00 */, 400 /* 0x190 */}
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_reg_IDX_0 1074662912
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_reg_IDX_1 400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, reg, 0) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, reg, 1)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_reg_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_interrupts {10 /* 0xa */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_interrupts_IDX_0 10
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, interrupts, 0) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, interrupts, 1)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_label "PORTA"
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_label_STRING_TOKEN PORTA
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_label_STRING_UPPER_TOKEN PORTA
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, label, 0) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, label, 1) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, label, 2) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, label, 3) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, label, 4)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_label_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_peripheral_id 10
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_gpio_controller 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_ngpios 32
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_compatible {"atmel,sam-gpio"}
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_compatible_IDX_0 "atmel,sam-gpio"
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, compatible, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_compatible_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_wakeup_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button_1
 *
 * Node identifier: DT_N_S_gpio_keys_S_button_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_1_PATH "/gpio_keys/button_1"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME "button_1"

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_1_PARENT DT_N_S_gpio_keys
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD(fn) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_1_ORD 12

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_1_REQUIRES_ORDS \
	7, /* /gpio_keys */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_1_EXISTS 1
#define DT_N_ALIAS_sw0                 DT_N_S_gpio_keys_S_button_1
#define DT_N_NODELABEL_sw0_user_button DT_N_S_gpio_keys_S_button_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_S_button_1_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_1_RANGES_NUM 0
#define DT_N_S_gpio_keys_S_button_1_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_S_button_1_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_S_button_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_pin 12
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_flags 17
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_label "User Button"
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_TOKEN User_Button
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_UPPER_TOKEN USER_BUTTON
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_1, label, 0) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 1) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 2) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 3) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 4) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 5) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 6) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 7) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 8) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 9) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 10)
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_1, label, 0, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 1, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 2, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 3, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 4, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 5, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 6, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 7, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 8, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 9, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_1, label, 10, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_label_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_0)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led_0) 
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 13

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	14, /* /leds/led_0 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /leds/led_0
 *
 * Node identifier: DT_N_S_leds_S_led_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_0_PATH "/leds/led_0"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_0_FULL_NAME "led_0"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_0_PARENT DT_N_S_leds
#define DT_N_S_leds_S_led_0_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_0_ORD 14

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_0_REQUIRES_ORDS \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */ \
	13, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_0_EXISTS 1
#define DT_N_ALIAS_led0          DT_N_S_leds_S_led_0
#define DT_N_NODELABEL_green_led DT_N_S_leds_S_led_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_0_REG_NUM 0
#define DT_N_S_leds_S_led_0_RANGES_NUM 0
#define DT_N_S_leds_S_led_0_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_0_IRQ_NUM 0
#define DT_N_S_leds_S_led_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin 11
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_LEN 1
#define DT_N_S_leds_S_led_0_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_0_P_label "User LED"
#define DT_N_S_leds_S_led_0_P_label_STRING_TOKEN User_LED
#define DT_N_S_leds_S_led_0_P_label_STRING_UPPER_TOKEN USER_LED
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, label, 0) \
	fn(DT_N_S_leds_S_led_0, label, 1) \
	fn(DT_N_S_leds_S_led_0, label, 2) \
	fn(DT_N_S_leds_S_led_0, label, 3) \
	fn(DT_N_S_leds_S_led_0, label, 4) \
	fn(DT_N_S_leds_S_led_0, label, 5) \
	fn(DT_N_S_leds_S_led_0, label, 6) \
	fn(DT_N_S_leds_S_led_0, label, 7)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, label, 0, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 1, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 2, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 3, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 4, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 5, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 6, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 7, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_label_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa8b_afec0_adtrg
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_PATH "/soc/pinctrl@400e0e00/pa8b_afec0_adtrg"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_FULL_NAME "pa8b_afec0_adtrg"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_ORD 15

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_SUPPORTS_ORDS \
	16, /* /soc/adc@4003c000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_EXISTS 1
#define DT_N_NODELABEL_pa8b_afec0_adtrg DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_atmel_pins_IDX_0_VAL_pin 8
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/adc@4003c000
 *
 * Node identifier: DT_N_S_soc_S_adc_4003c000
 *
 * Binding (compatible = atmel,sam-afec):
 *   $ZEPHYR_BASE/dts/bindings/adc/atmel,sam-afec.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_4003c000_PATH "/soc/adc@4003c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_4003c000_FULL_NAME "adc@4003c000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_4003c000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_adc_4003c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_4003c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_4003c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_4003c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_4003c000_ORD 16

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_4003c000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	15, /* /soc/pinctrl@400e0e00/pa8b_afec0_adtrg */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_4003c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_4003c000_EXISTS 1
#define DT_N_INST_0_atmel_sam_afec DT_N_S_soc_S_adc_4003c000
#define DT_N_NODELABEL_afec0       DT_N_S_soc_S_adc_4003c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_4003c000_REG_NUM 1
#define DT_N_S_soc_S_adc_4003c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003c000_REG_IDX_0_VAL_ADDRESS 1073987584 /* 0x4003c000 */
#define DT_N_S_soc_S_adc_4003c000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_adc_4003c000_RANGES_NUM 0
#define DT_N_S_soc_S_adc_4003c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_4003c000_IRQ_NUM 1
#define DT_N_S_soc_S_adc_4003c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003c000_IRQ_IDX_0_VAL_irq 29
#define DT_N_S_soc_S_adc_4003c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_4003c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003c000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_4003c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_4003c000_COMPAT_MATCHES_atmel_sam_afec 1
#define DT_N_S_soc_S_adc_4003c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_4003c000_PINCTRL_NUM 1
#define DT_N_S_soc_S_adc_4003c000_PINCTRL_IDX_0_EXISTS 1

/* Generic property macros: */
#define DT_N_S_soc_S_adc_4003c000_P_reg {1073987584 /* 0x4003c000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_adc_4003c000_P_reg_IDX_0 1073987584
#define DT_N_S_soc_S_adc_4003c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003c000_P_reg_IDX_1 256
#define DT_N_S_soc_S_adc_4003c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_4003c000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4003c000, reg, 0) \
	fn(DT_N_S_soc_S_adc_4003c000, reg, 1)
#define DT_N_S_soc_S_adc_4003c000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4003c000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_4003c000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_4003c000_P_interrupts {29 /* 0x1d */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_4003c000_P_interrupts_IDX_0 29
#define DT_N_S_soc_S_adc_4003c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003c000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_4003c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_4003c000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4003c000, interrupts, 0) \
	fn(DT_N_S_soc_S_adc_4003c000, interrupts, 1)
#define DT_N_S_soc_S_adc_4003c000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4003c000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_4003c000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_4003c000_P_peripheral_id 29
#define DT_N_S_soc_S_adc_4003c000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_adc_4003c000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg
#define DT_N_S_soc_S_adc_4003c000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pa8b_afec0_adtrg
#define DT_N_S_soc_S_adc_4003c000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003c000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4003c000, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_4003c000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4003c000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003c000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_adc_4003c000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003c000_P_label "ADC_0"
#define DT_N_S_soc_S_adc_4003c000_P_label_STRING_TOKEN ADC_0
#define DT_N_S_soc_S_adc_4003c000_P_label_STRING_UPPER_TOKEN ADC_0
#define DT_N_S_soc_S_adc_4003c000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4003c000, label, 0) \
	fn(DT_N_S_soc_S_adc_4003c000, label, 1) \
	fn(DT_N_S_soc_S_adc_4003c000, label, 2) \
	fn(DT_N_S_soc_S_adc_4003c000, label, 3) \
	fn(DT_N_S_soc_S_adc_4003c000, label, 4)
#define DT_N_S_soc_S_adc_4003c000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4003c000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_4003c000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_4003c000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_4003c000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_4003c000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003c000_P_label_EXISTS 1
#define DT_N_S_soc_S_adc_4003c000_P_status "okay"
#define DT_N_S_soc_S_adc_4003c000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_adc_4003c000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_adc_4003c000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_adc_4003c000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_adc_4003c000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_adc_4003c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4003c000, status, 0) \
	fn(DT_N_S_soc_S_adc_4003c000, status, 1) \
	fn(DT_N_S_soc_S_adc_4003c000, status, 2) \
	fn(DT_N_S_soc_S_adc_4003c000, status, 3)
#define DT_N_S_soc_S_adc_4003c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4003c000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_4003c000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_4003c000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_4003c000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003c000_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_4003c000_P_compatible {"atmel,sam-afec"}
#define DT_N_S_soc_S_adc_4003c000_P_compatible_IDX_0 "atmel,sam-afec"
#define DT_N_S_soc_S_adc_4003c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_4003c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_4003c000, compatible, 0)
#define DT_N_S_soc_S_adc_4003c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_4003c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_4003c000_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_4003c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_4003c000_P_wakeup_source 0
#define DT_N_S_soc_S_adc_4003c000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/gpio@400e1400
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
 *
 * Binding (compatible = atmel,sam-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/atmel,sam-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_PATH "/soc/pinctrl@400e0e00/gpio@400e1400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_FULL_NAME "gpio@400e1400"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_ORD 17

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/pinctrl@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_SUPPORTS_ORDS \
	18, /* /soc/pinctrl@400e0e00/pd9c_afec1_adtrg */ \
	25, /* /soc/pinctrl@400e0e00/pd27c_twihs2_twd2 */ \
	26, /* /soc/pinctrl@400e0e00/pd28c_twihs2_twck2 */ \
	35, /* /soc/pinctrl@400e0e00/pd27b_spi0_npcs3 */ \
	44, /* /soc/pinctrl@400e0e00/pd24b_ssc_rf */ \
	64, /* /soc/pinctrl@400e0e00/pd15b_usart2_rxd2 */ \
	65, /* /soc/pinctrl@400e0e00/pd16b_usart2_txd2 */ \
	74, /* /soc/pinctrl@400e0e00/pd0a_gmac_gtxck */ \
	75, /* /soc/pinctrl@400e0e00/pd1a_gmac_gtxen */ \
	76, /* /soc/pinctrl@400e0e00/pd2a_gmac_gtx0 */ \
	77, /* /soc/pinctrl@400e0e00/pd3a_gmac_gtx1 */ \
	78, /* /soc/pinctrl@400e0e00/pd4a_gmac_grxdv */ \
	79, /* /soc/pinctrl@400e0e00/pd5a_gmac_grx0 */ \
	80, /* /soc/pinctrl@400e0e00/pd6a_gmac_grx1 */ \
	81, /* /soc/pinctrl@400e0e00/pd7a_gmac_grxer */ \
	83, /* /soc/pinctrl@400e0e00/pd8a_gmac_gmdc */ \
	84, /* /soc/pinctrl@400e0e00/pd9a_gmac_gmdio */ \
	149, /* /soc/pinctrl@400e0e00/pd0c_spi1_npcs1 */ \
	150, /* /soc/pinctrl@400e0e00/pd0d_usart0_dcd0 */ \
	151, /* /soc/pinctrl@400e0e00/pd10a_gmac_gcrs */ \
	152, /* /soc/pinctrl@400e0e00/pd10c_ssc_td */ \
	153, /* /soc/pinctrl@400e0e00/pd11a_gmac_grx2 */ \
	154, /* /soc/pinctrl@400e0e00/pd11c_gmac_gtsucomp */ \
	155, /* /soc/pinctrl@400e0e00/pd12a_gmac_grx3 */ \
	156, /* /soc/pinctrl@400e0e00/pd12c_spi0_npcs2 */ \
	157, /* /soc/pinctrl@400e0e00/pd13a_gmac_gcol */ \
	158, /* /soc/pinctrl@400e0e00/pd14a_gmac_grxck */ \
	159, /* /soc/pinctrl@400e0e00/pd15a_gmac_gtx2 */ \
	160, /* /soc/pinctrl@400e0e00/pd16a_gmac_gtx3 */ \
	161, /* /soc/pinctrl@400e0e00/pd17a_gmac_gtxer */ \
	162, /* /soc/pinctrl@400e0e00/pd17b_usart2_sck2 */ \
	163, /* /soc/pinctrl@400e0e00/pd18b_usart2_rts2 */ \
	164, /* /soc/pinctrl@400e0e00/pd18c_uart4_urxd4 */ \
	165, /* /soc/pinctrl@400e0e00/pd19b_usart2_cts2 */ \
	166, /* /soc/pinctrl@400e0e00/pd19c_uart4_utxd4 */ \
	167, /* /soc/pinctrl@400e0e00/pd1c_spi1_npcs2 */ \
	168, /* /soc/pinctrl@400e0e00/pd1d_usart0_dtr0 */ \
	169, /* /soc/pinctrl@400e0e00/pd20b_spi0_miso */ \
	170, /* /soc/pinctrl@400e0e00/pd20c_gmac_gtsucomp */ \
	171, /* /soc/pinctrl@400e0e00/pd21b_spi0_mosi */ \
	172, /* /soc/pinctrl@400e0e00/pd21c_tc3_tioa11 */ \
	173, /* /soc/pinctrl@400e0e00/pd22b_spi0_spck */ \
	174, /* /soc/pinctrl@400e0e00/pd22c_tc3_tiob11 */ \
	175, /* /soc/pinctrl@400e0e00/pd24c_tc3_tclk11 */ \
	176, /* /soc/pinctrl@400e0e00/pd25b_spi0_npcs1 */ \
	177, /* /soc/pinctrl@400e0e00/pd25c_uart2_urxd2 */ \
	178, /* /soc/pinctrl@400e0e00/pd26b_ssc_td */ \
	179, /* /soc/pinctrl@400e0e00/pd26c_uart2_utxd2 */ \
	180, /* /soc/pinctrl@400e0e00/pd26d_uart1_utxd1 */ \
	181, /* /soc/pinctrl@400e0e00/pd28a_uart3_urxd3 */ \
	182, /* /soc/pinctrl@400e0e00/pd2c_spi1_npcs3 */ \
	183, /* /soc/pinctrl@400e0e00/pd2d_usart0_dsr0 */ \
	184, /* /soc/pinctrl@400e0e00/pd30a_uart3_utxd3 */ \
	185, /* /soc/pinctrl@400e0e00/pd31b_uart3_utxd3 */ \
	186, /* /soc/pinctrl@400e0e00/pd3c_uart4_utxd4 */ \
	187, /* /soc/pinctrl@400e0e00/pd3d_usart0_ri0 */ \
	188, /* /soc/pinctrl@400e0e00/pd4d_usart2_dcd2 */ \
	189, /* /soc/pinctrl@400e0e00/pd5d_usart2_dtr2 */ \
	190, /* /soc/pinctrl@400e0e00/pd6d_usart2_dsr2 */ \
	191, /* /soc/pinctrl@400e0e00/pd7d_usart2_ri2 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_EXISTS 1
#define DT_N_INST_3_atmel_sam_gpio DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_NODELABEL_piod        DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_REG_NUM 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_REG_IDX_0_VAL_ADDRESS 1074664448 /* 0x400e1400 */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_REG_IDX_0_VAL_SIZE 400 /* 0x190 */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_IRQ_NUM 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_IRQ_IDX_0_VAL_irq 16
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_COMPAT_MATCHES_atmel_sam_gpio 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_reg {1074664448 /* 0x400e1400 */, 400 /* 0x190 */}
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_reg_IDX_0 1074664448
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_reg_IDX_1 400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, reg, 0) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, reg, 1)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_interrupts {16 /* 0x10 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_interrupts_IDX_0 16
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, interrupts, 0) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, interrupts, 1)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_label "PORTD"
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_label_STRING_TOKEN PORTD
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_label_STRING_UPPER_TOKEN PORTD
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, label, 0) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, label, 1) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, label, 2) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, label, 3) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, label, 4)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_label_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_peripheral_id 16
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_gpio_controller 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_ngpios 32
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_compatible {"atmel,sam-gpio"}
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_compatible_IDX_0 "atmel,sam-gpio"
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, compatible, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_compatible_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_wakeup_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd9c_afec1_adtrg
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_PATH "/soc/pinctrl@400e0e00/pd9c_afec1_adtrg"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_FULL_NAME "pd9c_afec1_adtrg"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_ORD 18

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_SUPPORTS_ORDS \
	19, /* /soc/adc@40064000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_EXISTS 1
#define DT_N_NODELABEL_pd9c_afec1_adtrg DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_atmel_pins_IDX_0_VAL_pin 9
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/adc@40064000
 *
 * Node identifier: DT_N_S_soc_S_adc_40064000
 *
 * Binding (compatible = atmel,sam-afec):
 *   $ZEPHYR_BASE/dts/bindings/adc/atmel,sam-afec.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40064000_PATH "/soc/adc@40064000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40064000_FULL_NAME "adc@40064000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_40064000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_adc_40064000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40064000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40064000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40064000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40064000_ORD 19

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40064000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	18, /* /soc/pinctrl@400e0e00/pd9c_afec1_adtrg */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40064000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40064000_EXISTS 1
#define DT_N_INST_1_atmel_sam_afec DT_N_S_soc_S_adc_40064000
#define DT_N_NODELABEL_afec1       DT_N_S_soc_S_adc_40064000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40064000_REG_NUM 1
#define DT_N_S_soc_S_adc_40064000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40064000_REG_IDX_0_VAL_ADDRESS 1074151424 /* 0x40064000 */
#define DT_N_S_soc_S_adc_40064000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_adc_40064000_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40064000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40064000_IRQ_NUM 1
#define DT_N_S_soc_S_adc_40064000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40064000_IRQ_IDX_0_VAL_irq 40
#define DT_N_S_soc_S_adc_40064000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_40064000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40064000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_40064000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_40064000_COMPAT_MATCHES_atmel_sam_afec 1
#define DT_N_S_soc_S_adc_40064000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40064000_PINCTRL_NUM 1
#define DT_N_S_soc_S_adc_40064000_PINCTRL_IDX_0_EXISTS 1

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40064000_P_reg {1074151424 /* 0x40064000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_adc_40064000_P_reg_IDX_0 1074151424
#define DT_N_S_soc_S_adc_40064000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40064000_P_reg_IDX_1 256
#define DT_N_S_soc_S_adc_40064000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40064000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40064000, reg, 0) \
	fn(DT_N_S_soc_S_adc_40064000, reg, 1)
#define DT_N_S_soc_S_adc_40064000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40064000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40064000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40064000_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40064000_P_interrupts {40 /* 0x28 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_40064000_P_interrupts_IDX_0 40
#define DT_N_S_soc_S_adc_40064000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40064000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_40064000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40064000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40064000, interrupts, 0) \
	fn(DT_N_S_soc_S_adc_40064000, interrupts, 1)
#define DT_N_S_soc_S_adc_40064000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40064000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40064000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40064000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_40064000_P_peripheral_id 40
#define DT_N_S_soc_S_adc_40064000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_adc_40064000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg
#define DT_N_S_soc_S_adc_40064000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pd9c_afec1_adtrg
#define DT_N_S_soc_S_adc_40064000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40064000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40064000, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_40064000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40064000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40064000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_adc_40064000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_adc_40064000_P_label "ADC_1"
#define DT_N_S_soc_S_adc_40064000_P_label_STRING_TOKEN ADC_1
#define DT_N_S_soc_S_adc_40064000_P_label_STRING_UPPER_TOKEN ADC_1
#define DT_N_S_soc_S_adc_40064000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40064000, label, 0) \
	fn(DT_N_S_soc_S_adc_40064000, label, 1) \
	fn(DT_N_S_soc_S_adc_40064000, label, 2) \
	fn(DT_N_S_soc_S_adc_40064000, label, 3) \
	fn(DT_N_S_soc_S_adc_40064000, label, 4)
#define DT_N_S_soc_S_adc_40064000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40064000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40064000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40064000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40064000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40064000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40064000_P_label_EXISTS 1
#define DT_N_S_soc_S_adc_40064000_P_status "okay"
#define DT_N_S_soc_S_adc_40064000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_adc_40064000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_adc_40064000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_adc_40064000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_adc_40064000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_adc_40064000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40064000, status, 0) \
	fn(DT_N_S_soc_S_adc_40064000, status, 1) \
	fn(DT_N_S_soc_S_adc_40064000, status, 2) \
	fn(DT_N_S_soc_S_adc_40064000, status, 3)
#define DT_N_S_soc_S_adc_40064000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40064000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40064000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40064000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40064000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40064000_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_40064000_P_compatible {"atmel,sam-afec"}
#define DT_N_S_soc_S_adc_40064000_P_compatible_IDX_0 "atmel,sam-afec"
#define DT_N_S_soc_S_adc_40064000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40064000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40064000, compatible, 0)
#define DT_N_S_soc_S_adc_40064000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40064000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40064000_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_40064000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_40064000_P_wakeup_source 0
#define DT_N_S_soc_S_adc_40064000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/dacc@40040000
 *
 * Node identifier: DT_N_S_soc_S_dacc_40040000
 *
 * Binding (compatible = atmel,sam-dac):
 *   $ZEPHYR_BASE/dts/bindings/dac/atmel,sam-dac.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dacc_40040000_PATH "/soc/dacc@40040000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dacc_40040000_FULL_NAME "dacc@40040000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dacc_40040000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_dacc_40040000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dacc_40040000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dacc_40040000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dacc_40040000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dacc_40040000_ORD 20

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dacc_40040000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dacc_40040000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dacc_40040000_EXISTS 1
#define DT_N_INST_0_atmel_sam_dac DT_N_S_soc_S_dacc_40040000
#define DT_N_NODELABEL_dacc       DT_N_S_soc_S_dacc_40040000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dacc_40040000_REG_NUM 1
#define DT_N_S_soc_S_dacc_40040000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dacc_40040000_REG_IDX_0_VAL_ADDRESS 1074003968 /* 0x40040000 */
#define DT_N_S_soc_S_dacc_40040000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_dacc_40040000_RANGES_NUM 0
#define DT_N_S_soc_S_dacc_40040000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dacc_40040000_IRQ_NUM 1
#define DT_N_S_soc_S_dacc_40040000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dacc_40040000_IRQ_IDX_0_VAL_irq 30
#define DT_N_S_soc_S_dacc_40040000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dacc_40040000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dacc_40040000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dacc_40040000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dacc_40040000_COMPAT_MATCHES_atmel_sam_dac 1
#define DT_N_S_soc_S_dacc_40040000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dacc_40040000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dacc_40040000_P_reg {1074003968 /* 0x40040000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_dacc_40040000_P_reg_IDX_0 1074003968
#define DT_N_S_soc_S_dacc_40040000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dacc_40040000_P_reg_IDX_1 256
#define DT_N_S_soc_S_dacc_40040000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dacc_40040000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dacc_40040000, reg, 0) \
	fn(DT_N_S_soc_S_dacc_40040000, reg, 1)
#define DT_N_S_soc_S_dacc_40040000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dacc_40040000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dacc_40040000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dacc_40040000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dacc_40040000_P_peripheral_id 30
#define DT_N_S_soc_S_dacc_40040000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_dacc_40040000_P_prescaler 15
#define DT_N_S_soc_S_dacc_40040000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_dacc_40040000_P_label "DACC"
#define DT_N_S_soc_S_dacc_40040000_P_label_STRING_TOKEN DACC
#define DT_N_S_soc_S_dacc_40040000_P_label_STRING_UPPER_TOKEN DACC
#define DT_N_S_soc_S_dacc_40040000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dacc_40040000, label, 0) \
	fn(DT_N_S_soc_S_dacc_40040000, label, 1) \
	fn(DT_N_S_soc_S_dacc_40040000, label, 2) \
	fn(DT_N_S_soc_S_dacc_40040000, label, 3)
#define DT_N_S_soc_S_dacc_40040000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dacc_40040000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dacc_40040000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dacc_40040000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dacc_40040000, label, 3, __VA_ARGS__)
#define DT_N_S_soc_S_dacc_40040000_P_label_EXISTS 1
#define DT_N_S_soc_S_dacc_40040000_P_status "okay"
#define DT_N_S_soc_S_dacc_40040000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_dacc_40040000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_dacc_40040000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_dacc_40040000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_dacc_40040000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_dacc_40040000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dacc_40040000, status, 0) \
	fn(DT_N_S_soc_S_dacc_40040000, status, 1) \
	fn(DT_N_S_soc_S_dacc_40040000, status, 2) \
	fn(DT_N_S_soc_S_dacc_40040000, status, 3)
#define DT_N_S_soc_S_dacc_40040000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dacc_40040000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dacc_40040000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dacc_40040000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dacc_40040000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_dacc_40040000_P_status_EXISTS 1
#define DT_N_S_soc_S_dacc_40040000_P_compatible {"atmel,sam-dac"}
#define DT_N_S_soc_S_dacc_40040000_P_compatible_IDX_0 "atmel,sam-dac"
#define DT_N_S_soc_S_dacc_40040000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dacc_40040000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dacc_40040000, compatible, 0)
#define DT_N_S_soc_S_dacc_40040000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dacc_40040000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dacc_40040000_P_compatible_LEN 1
#define DT_N_S_soc_S_dacc_40040000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dacc_40040000_P_interrupts {30 /* 0x1e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dacc_40040000_P_interrupts_IDX_0 30
#define DT_N_S_soc_S_dacc_40040000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dacc_40040000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dacc_40040000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dacc_40040000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dacc_40040000, interrupts, 0) \
	fn(DT_N_S_soc_S_dacc_40040000, interrupts, 1)
#define DT_N_S_soc_S_dacc_40040000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dacc_40040000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dacc_40040000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dacc_40040000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dacc_40040000_P_wakeup_source 0
#define DT_N_S_soc_S_dacc_40040000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/gpio@400e1000
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000
 *
 * Binding (compatible = atmel,sam-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/atmel,sam-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_PATH "/soc/pinctrl@400e0e00/gpio@400e1000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_FULL_NAME "gpio@400e1000"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_ORD 21

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/pinctrl@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_SUPPORTS_ORDS \
	22, /* /soc/pinctrl@400e0e00/pb4a_twihs1_twd1 */ \
	23, /* /soc/pinctrl@400e0e00/pb5a_twihs1_twck1 */ \
	41, /* /soc/pinctrl@400e0e00/pb0d_ssc_tf */ \
	42, /* /soc/pinctrl@400e0e00/pb1d_ssc_tk */ \
	43, /* /soc/pinctrl@400e0e00/pb5d_ssc_td */ \
	58, /* /soc/pinctrl@400e0e00/pb0c_usart0_rxd0 */ \
	59, /* /soc/pinctrl@400e0e00/pb1c_usart0_txd0 */ \
	62, /* /soc/pinctrl@400e0e00/pb4d_usart1_txd1 */ \
	70, /* /soc/pinctrl@400e0e00/pb2a_can0_tx0 */ \
	71, /* /soc/pinctrl@400e0e00/pb3a_can0_rx0 */ \
	119, /* /soc/pinctrl@400e0e00/pb12b_gmac_gtsucomp */ \
	120, /* /soc/pinctrl@400e0e00/pb13c_usart0_sck0 */ \
	121, /* /soc/pinctrl@400e0e00/pb1b_gmac_gtsucomp */ \
	122, /* /soc/pinctrl@400e0e00/pb2c_usart0_cts0 */ \
	123, /* /soc/pinctrl@400e0e00/pb2d_spi0_npcs0 */ \
	124, /* /soc/pinctrl@400e0e00/pb3c_usart0_rts0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_EXISTS 1
#define DT_N_INST_1_atmel_sam_gpio DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000
#define DT_N_NODELABEL_piob        DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_REG_NUM 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_REG_IDX_0_VAL_ADDRESS 1074663424 /* 0x400e1000 */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_REG_IDX_0_VAL_SIZE 400 /* 0x190 */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_IRQ_NUM 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_IRQ_IDX_0_VAL_irq 11
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_COMPAT_MATCHES_atmel_sam_gpio 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_reg {1074663424 /* 0x400e1000 */, 400 /* 0x190 */}
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_reg_IDX_0 1074663424
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_reg_IDX_1 400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, reg, 0) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, reg, 1)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_interrupts {11 /* 0xb */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_interrupts_IDX_0 11
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, interrupts, 0) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, interrupts, 1)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_label "PORTB"
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_label_STRING_TOKEN PORTB
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_label_STRING_UPPER_TOKEN PORTB
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, label, 0) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, label, 1) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, label, 2) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, label, 3) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, label, 4)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_label_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_peripheral_id 11
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_gpio_controller 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_ngpios 32
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_compatible {"atmel,sam-gpio"}
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_compatible_IDX_0 "atmel,sam-gpio"
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, compatible, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_compatible_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_wakeup_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pb4a_twihs1_twd1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_PATH "/soc/pinctrl@400e0e00/pb4a_twihs1_twd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_FULL_NAME "pb4a_twihs1_twd1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_ORD 22

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	21, /* /soc/pinctrl@400e0e00/gpio@400e1000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_SUPPORTS_ORDS \
	24, /* /soc/i2c@4001c000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_EXISTS 1
#define DT_N_NODELABEL_pb4a_twihs1_twd1 DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_atmel_pins_IDX_0_VAL_pin 4
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pb5a_twihs1_twck1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_PATH "/soc/pinctrl@400e0e00/pb5a_twihs1_twck1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_FULL_NAME "pb5a_twihs1_twck1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_ORD 23

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	21, /* /soc/pinctrl@400e0e00/gpio@400e1000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_SUPPORTS_ORDS \
	24, /* /soc/i2c@4001c000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_EXISTS 1
#define DT_N_NODELABEL_pb5a_twihs1_twck1 DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_atmel_pins_IDX_0_VAL_pin 5
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/i2c@4001c000
 *
 * Node identifier: DT_N_S_soc_S_i2c_4001c000
 *
 * Binding (compatible = atmel,sam-i2c-twihs):
 *   $ZEPHYR_BASE/dts/bindings/i2c/atmel,sam-i2c-twihs.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_4001c000_PATH "/soc/i2c@4001c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_4001c000_FULL_NAME "i2c@4001c000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_4001c000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_4001c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_4001c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_4001c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_4001c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_4001c000_ORD 24

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_4001c000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	22, /* /soc/pinctrl@400e0e00/pb4a_twihs1_twd1 */ \
	23, /* /soc/pinctrl@400e0e00/pb5a_twihs1_twck1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_4001c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_4001c000_EXISTS 1
#define DT_N_ALIAS_i2c_1                DT_N_S_soc_S_i2c_4001c000
#define DT_N_INST_1_atmel_sam_i2c_twihs DT_N_S_soc_S_i2c_4001c000
#define DT_N_NODELABEL_twihs1           DT_N_S_soc_S_i2c_4001c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_4001c000_REG_NUM 1
#define DT_N_S_soc_S_i2c_4001c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_4001c000_REG_IDX_0_VAL_ADDRESS 1073856512 /* 0x4001c000 */
#define DT_N_S_soc_S_i2c_4001c000_REG_IDX_0_VAL_SIZE 299 /* 0x12b */
#define DT_N_S_soc_S_i2c_4001c000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_4001c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_4001c000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_4001c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_4001c000_IRQ_IDX_0_VAL_irq 20
#define DT_N_S_soc_S_i2c_4001c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_4001c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_4001c000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_4001c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_4001c000_COMPAT_MATCHES_atmel_sam_i2c_twihs 1
#define DT_N_S_soc_S_i2c_4001c000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_4001c000_PINCTRL_NUM 1
#define DT_N_S_soc_S_i2c_4001c000_PINCTRL_IDX_0_EXISTS 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_4001c000_P_reg {1073856512 /* 0x4001c000 */, 299 /* 0x12b */}
#define DT_N_S_soc_S_i2c_4001c000_P_reg_IDX_0 1073856512
#define DT_N_S_soc_S_i2c_4001c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_4001c000_P_reg_IDX_1 299
#define DT_N_S_soc_S_i2c_4001c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_4001c000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_4001c000, reg, 0) \
	fn(DT_N_S_soc_S_i2c_4001c000, reg, 1)
#define DT_N_S_soc_S_i2c_4001c000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_4001c000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_4001c000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_4001c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_4001c000_P_interrupts {20 /* 0x14 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_4001c000_P_interrupts_IDX_0 20
#define DT_N_S_soc_S_i2c_4001c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_4001c000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_4001c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_4001c000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_4001c000, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_4001c000, interrupts, 1)
#define DT_N_S_soc_S_i2c_4001c000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_4001c000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_4001c000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_4001c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_4001c000_P_peripheral_id 20
#define DT_N_S_soc_S_i2c_4001c000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_i2c_4001c000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1
#define DT_N_S_soc_S_i2c_4001c000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pb5a_twihs1_twck1
#define DT_N_S_soc_S_i2c_4001c000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_4001c000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1
#define DT_N_S_soc_S_i2c_4001c000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pb4a_twihs1_twd1
#define DT_N_S_soc_S_i2c_4001c000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_4001c000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_4001c000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_i2c_4001c000, pinctrl_0, 1)
#define DT_N_S_soc_S_i2c_4001c000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_4001c000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_4001c000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_4001c000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_i2c_4001c000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_4001c000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_4001c000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_4001c000_P_label "I2C_1"
#define DT_N_S_soc_S_i2c_4001c000_P_label_STRING_TOKEN I2C_1
#define DT_N_S_soc_S_i2c_4001c000_P_label_STRING_UPPER_TOKEN I2C_1
#define DT_N_S_soc_S_i2c_4001c000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_4001c000, label, 0) \
	fn(DT_N_S_soc_S_i2c_4001c000, label, 1) \
	fn(DT_N_S_soc_S_i2c_4001c000, label, 2) \
	fn(DT_N_S_soc_S_i2c_4001c000, label, 3) \
	fn(DT_N_S_soc_S_i2c_4001c000, label, 4)
#define DT_N_S_soc_S_i2c_4001c000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_4001c000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_4001c000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_4001c000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_4001c000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_4001c000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_4001c000_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_4001c000_P_status "disabled"
#define DT_N_S_soc_S_i2c_4001c000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_4001c000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_4001c000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_4001c000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_4001c000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_4001c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_4001c000, status, 0) \
	fn(DT_N_S_soc_S_i2c_4001c000, status, 1) \
	fn(DT_N_S_soc_S_i2c_4001c000, status, 2) \
	fn(DT_N_S_soc_S_i2c_4001c000, status, 3) \
	fn(DT_N_S_soc_S_i2c_4001c000, status, 4) \
	fn(DT_N_S_soc_S_i2c_4001c000, status, 5) \
	fn(DT_N_S_soc_S_i2c_4001c000, status, 6) \
	fn(DT_N_S_soc_S_i2c_4001c000, status, 7)
#define DT_N_S_soc_S_i2c_4001c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_4001c000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_4001c000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_4001c000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_4001c000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_4001c000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_4001c000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_4001c000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_4001c000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_4001c000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_4001c000_P_compatible {"atmel,sam-i2c-twihs"}
#define DT_N_S_soc_S_i2c_4001c000_P_compatible_IDX_0 "atmel,sam-i2c-twihs"
#define DT_N_S_soc_S_i2c_4001c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_4001c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_4001c000, compatible, 0)
#define DT_N_S_soc_S_i2c_4001c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_4001c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_4001c000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_4001c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_4001c000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_4001c000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd27c_twihs2_twd2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_PATH "/soc/pinctrl@400e0e00/pd27c_twihs2_twd2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_FULL_NAME "pd27c_twihs2_twd2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_ORD 25

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_SUPPORTS_ORDS \
	27, /* /soc/i2c@40060000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_EXISTS 1
#define DT_N_NODELABEL_pd27c_twihs2_twd2 DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_atmel_pins_IDX_0_VAL_pin 27
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd28c_twihs2_twck2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_PATH "/soc/pinctrl@400e0e00/pd28c_twihs2_twck2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_FULL_NAME "pd28c_twihs2_twck2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_ORD 26

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_SUPPORTS_ORDS \
	27, /* /soc/i2c@40060000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_EXISTS 1
#define DT_N_NODELABEL_pd28c_twihs2_twck2 DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_atmel_pins_IDX_0_VAL_pin 28
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40060000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40060000
 *
 * Binding (compatible = atmel,sam-i2c-twihs):
 *   $ZEPHYR_BASE/dts/bindings/i2c/atmel,sam-i2c-twihs.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40060000_PATH "/soc/i2c@40060000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40060000_FULL_NAME "i2c@40060000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40060000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_40060000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40060000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40060000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40060000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40060000_ORD 27

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40060000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	25, /* /soc/pinctrl@400e0e00/pd27c_twihs2_twd2 */ \
	26, /* /soc/pinctrl@400e0e00/pd28c_twihs2_twck2 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40060000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40060000_EXISTS 1
#define DT_N_ALIAS_i2c_2                DT_N_S_soc_S_i2c_40060000
#define DT_N_INST_2_atmel_sam_i2c_twihs DT_N_S_soc_S_i2c_40060000
#define DT_N_NODELABEL_twihs2           DT_N_S_soc_S_i2c_40060000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40060000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40060000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40060000_REG_IDX_0_VAL_ADDRESS 1074135040 /* 0x40060000 */
#define DT_N_S_soc_S_i2c_40060000_REG_IDX_0_VAL_SIZE 299 /* 0x12b */
#define DT_N_S_soc_S_i2c_40060000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40060000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40060000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_40060000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40060000_IRQ_IDX_0_VAL_irq 41
#define DT_N_S_soc_S_i2c_40060000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40060000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40060000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40060000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40060000_COMPAT_MATCHES_atmel_sam_i2c_twihs 1
#define DT_N_S_soc_S_i2c_40060000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40060000_PINCTRL_NUM 1
#define DT_N_S_soc_S_i2c_40060000_PINCTRL_IDX_0_EXISTS 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40060000_P_reg {1074135040 /* 0x40060000 */, 299 /* 0x12b */}
#define DT_N_S_soc_S_i2c_40060000_P_reg_IDX_0 1074135040
#define DT_N_S_soc_S_i2c_40060000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40060000_P_reg_IDX_1 299
#define DT_N_S_soc_S_i2c_40060000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40060000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40060000, reg, 0) \
	fn(DT_N_S_soc_S_i2c_40060000, reg, 1)
#define DT_N_S_soc_S_i2c_40060000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40060000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40060000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40060000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40060000_P_interrupts {41 /* 0x29 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40060000_P_interrupts_IDX_0 41
#define DT_N_S_soc_S_i2c_40060000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40060000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40060000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40060000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40060000, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_40060000, interrupts, 1)
#define DT_N_S_soc_S_i2c_40060000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40060000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40060000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40060000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40060000_P_peripheral_id 41
#define DT_N_S_soc_S_i2c_40060000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_i2c_40060000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2
#define DT_N_S_soc_S_i2c_40060000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pd28c_twihs2_twck2
#define DT_N_S_soc_S_i2c_40060000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40060000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2
#define DT_N_S_soc_S_i2c_40060000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pd27c_twihs2_twd2
#define DT_N_S_soc_S_i2c_40060000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40060000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40060000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_i2c_40060000, pinctrl_0, 1)
#define DT_N_S_soc_S_i2c_40060000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40060000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40060000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40060000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_i2c_40060000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40060000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40060000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40060000_P_label "I2C_2"
#define DT_N_S_soc_S_i2c_40060000_P_label_STRING_TOKEN I2C_2
#define DT_N_S_soc_S_i2c_40060000_P_label_STRING_UPPER_TOKEN I2C_2
#define DT_N_S_soc_S_i2c_40060000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40060000, label, 0) \
	fn(DT_N_S_soc_S_i2c_40060000, label, 1) \
	fn(DT_N_S_soc_S_i2c_40060000, label, 2) \
	fn(DT_N_S_soc_S_i2c_40060000, label, 3) \
	fn(DT_N_S_soc_S_i2c_40060000, label, 4)
#define DT_N_S_soc_S_i2c_40060000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40060000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40060000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40060000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40060000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40060000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40060000_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_40060000_P_status "disabled"
#define DT_N_S_soc_S_i2c_40060000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40060000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40060000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_40060000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_40060000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40060000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40060000, status, 0) \
	fn(DT_N_S_soc_S_i2c_40060000, status, 1) \
	fn(DT_N_S_soc_S_i2c_40060000, status, 2) \
	fn(DT_N_S_soc_S_i2c_40060000, status, 3) \
	fn(DT_N_S_soc_S_i2c_40060000, status, 4) \
	fn(DT_N_S_soc_S_i2c_40060000, status, 5) \
	fn(DT_N_S_soc_S_i2c_40060000, status, 6) \
	fn(DT_N_S_soc_S_i2c_40060000, status, 7)
#define DT_N_S_soc_S_i2c_40060000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40060000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40060000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40060000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40060000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40060000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40060000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40060000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40060000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40060000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40060000_P_compatible {"atmel,sam-i2c-twihs"}
#define DT_N_S_soc_S_i2c_40060000_P_compatible_IDX_0 "atmel,sam-i2c-twihs"
#define DT_N_S_soc_S_i2c_40060000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40060000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40060000, compatible, 0)
#define DT_N_S_soc_S_i2c_40060000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40060000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40060000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40060000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40060000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40060000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pwm0@40020000
 *
 * Node identifier: DT_N_S_soc_S_pwm0_40020000
 *
 * Binding (compatible = atmel,sam-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/atmel,sam-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm0_40020000_PATH "/soc/pwm0@40020000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm0_40020000_FULL_NAME "pwm0@40020000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm0_40020000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_pwm0_40020000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm0_40020000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm0_40020000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm0_40020000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm0_40020000_ORD 28

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm0_40020000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm0_40020000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm0_40020000_EXISTS 1
#define DT_N_INST_0_atmel_sam_pwm DT_N_S_soc_S_pwm0_40020000
#define DT_N_NODELABEL_pwm0       DT_N_S_soc_S_pwm0_40020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm0_40020000_REG_NUM 1
#define DT_N_S_soc_S_pwm0_40020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40020000_REG_IDX_0_VAL_ADDRESS 1073872896 /* 0x40020000 */
#define DT_N_S_soc_S_pwm0_40020000_REG_IDX_0_VAL_SIZE 16384 /* 0x4000 */
#define DT_N_S_soc_S_pwm0_40020000_RANGES_NUM 0
#define DT_N_S_soc_S_pwm0_40020000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm0_40020000_IRQ_NUM 1
#define DT_N_S_soc_S_pwm0_40020000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40020000_IRQ_IDX_0_VAL_irq 31
#define DT_N_S_soc_S_pwm0_40020000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm0_40020000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40020000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_pwm0_40020000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm0_40020000_COMPAT_MATCHES_atmel_sam_pwm 1
#define DT_N_S_soc_S_pwm0_40020000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm0_40020000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm0_40020000_P_reg {1073872896 /* 0x40020000 */, 16384 /* 0x4000 */}
#define DT_N_S_soc_S_pwm0_40020000_P_reg_IDX_0 1073872896
#define DT_N_S_soc_S_pwm0_40020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40020000_P_reg_IDX_1 16384
#define DT_N_S_soc_S_pwm0_40020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm0_40020000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm0_40020000, reg, 0) \
	fn(DT_N_S_soc_S_pwm0_40020000, reg, 1)
#define DT_N_S_soc_S_pwm0_40020000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm0_40020000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm0_40020000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm0_40020000_P_interrupts {31 /* 0x1f */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pwm0_40020000_P_interrupts_IDX_0 31
#define DT_N_S_soc_S_pwm0_40020000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40020000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_pwm0_40020000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm0_40020000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm0_40020000, interrupts, 0) \
	fn(DT_N_S_soc_S_pwm0_40020000, interrupts, 1)
#define DT_N_S_soc_S_pwm0_40020000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm0_40020000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm0_40020000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40020000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pwm0_40020000_P_peripheral_id 31
#define DT_N_S_soc_S_pwm0_40020000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_pwm0_40020000_P_prescaler 10
#define DT_N_S_soc_S_pwm0_40020000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_pwm0_40020000_P_divider 1
#define DT_N_S_soc_S_pwm0_40020000_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm0_40020000_P_label "PWM_0"
#define DT_N_S_soc_S_pwm0_40020000_P_label_STRING_TOKEN PWM_0
#define DT_N_S_soc_S_pwm0_40020000_P_label_STRING_UPPER_TOKEN PWM_0
#define DT_N_S_soc_S_pwm0_40020000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm0_40020000, label, 0) \
	fn(DT_N_S_soc_S_pwm0_40020000, label, 1) \
	fn(DT_N_S_soc_S_pwm0_40020000, label, 2) \
	fn(DT_N_S_soc_S_pwm0_40020000, label, 3) \
	fn(DT_N_S_soc_S_pwm0_40020000, label, 4)
#define DT_N_S_soc_S_pwm0_40020000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm0_40020000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm0_40020000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm0_40020000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm0_40020000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm0_40020000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40020000_P_label_EXISTS 1
#define DT_N_S_soc_S_pwm0_40020000_P_status "okay"
#define DT_N_S_soc_S_pwm0_40020000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_pwm0_40020000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pwm0_40020000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_pwm0_40020000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_pwm0_40020000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pwm0_40020000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm0_40020000, status, 0) \
	fn(DT_N_S_soc_S_pwm0_40020000, status, 1) \
	fn(DT_N_S_soc_S_pwm0_40020000, status, 2) \
	fn(DT_N_S_soc_S_pwm0_40020000, status, 3)
#define DT_N_S_soc_S_pwm0_40020000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm0_40020000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm0_40020000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm0_40020000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm0_40020000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40020000_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm0_40020000_P_compatible {"atmel,sam-pwm"}
#define DT_N_S_soc_S_pwm0_40020000_P_compatible_IDX_0 "atmel,sam-pwm"
#define DT_N_S_soc_S_pwm0_40020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40020000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm0_40020000, compatible, 0)
#define DT_N_S_soc_S_pwm0_40020000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm0_40020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40020000_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm0_40020000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm0_40020000_P_wakeup_source 0
#define DT_N_S_soc_S_pwm0_40020000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pwm1@4005c000
 *
 * Node identifier: DT_N_S_soc_S_pwm1_4005c000
 *
 * Binding (compatible = atmel,sam-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/atmel,sam-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm1_4005c000_PATH "/soc/pwm1@4005c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm1_4005c000_FULL_NAME "pwm1@4005c000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm1_4005c000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_pwm1_4005c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm1_4005c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm1_4005c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm1_4005c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm1_4005c000_ORD 29

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm1_4005c000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm1_4005c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm1_4005c000_EXISTS 1
#define DT_N_INST_1_atmel_sam_pwm DT_N_S_soc_S_pwm1_4005c000
#define DT_N_NODELABEL_pwm1       DT_N_S_soc_S_pwm1_4005c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm1_4005c000_REG_NUM 1
#define DT_N_S_soc_S_pwm1_4005c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_4005c000_REG_IDX_0_VAL_ADDRESS 1074118656 /* 0x4005c000 */
#define DT_N_S_soc_S_pwm1_4005c000_REG_IDX_0_VAL_SIZE 16384 /* 0x4000 */
#define DT_N_S_soc_S_pwm1_4005c000_RANGES_NUM 0
#define DT_N_S_soc_S_pwm1_4005c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm1_4005c000_IRQ_NUM 1
#define DT_N_S_soc_S_pwm1_4005c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_4005c000_IRQ_IDX_0_VAL_irq 60
#define DT_N_S_soc_S_pwm1_4005c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm1_4005c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_4005c000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_pwm1_4005c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm1_4005c000_COMPAT_MATCHES_atmel_sam_pwm 1
#define DT_N_S_soc_S_pwm1_4005c000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm1_4005c000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm1_4005c000_P_reg {1074118656 /* 0x4005c000 */, 16384 /* 0x4000 */}
#define DT_N_S_soc_S_pwm1_4005c000_P_reg_IDX_0 1074118656
#define DT_N_S_soc_S_pwm1_4005c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_4005c000_P_reg_IDX_1 16384
#define DT_N_S_soc_S_pwm1_4005c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm1_4005c000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm1_4005c000, reg, 0) \
	fn(DT_N_S_soc_S_pwm1_4005c000, reg, 1)
#define DT_N_S_soc_S_pwm1_4005c000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm1_4005c000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm1_4005c000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_4005c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm1_4005c000_P_interrupts {60 /* 0x3c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pwm1_4005c000_P_interrupts_IDX_0 60
#define DT_N_S_soc_S_pwm1_4005c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_4005c000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_pwm1_4005c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm1_4005c000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm1_4005c000, interrupts, 0) \
	fn(DT_N_S_soc_S_pwm1_4005c000, interrupts, 1)
#define DT_N_S_soc_S_pwm1_4005c000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm1_4005c000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm1_4005c000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_4005c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pwm1_4005c000_P_peripheral_id 60
#define DT_N_S_soc_S_pwm1_4005c000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_pwm1_4005c000_P_prescaler 10
#define DT_N_S_soc_S_pwm1_4005c000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_pwm1_4005c000_P_divider 1
#define DT_N_S_soc_S_pwm1_4005c000_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm1_4005c000_P_label "PWM_1"
#define DT_N_S_soc_S_pwm1_4005c000_P_label_STRING_TOKEN PWM_1
#define DT_N_S_soc_S_pwm1_4005c000_P_label_STRING_UPPER_TOKEN PWM_1
#define DT_N_S_soc_S_pwm1_4005c000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm1_4005c000, label, 0) \
	fn(DT_N_S_soc_S_pwm1_4005c000, label, 1) \
	fn(DT_N_S_soc_S_pwm1_4005c000, label, 2) \
	fn(DT_N_S_soc_S_pwm1_4005c000, label, 3) \
	fn(DT_N_S_soc_S_pwm1_4005c000, label, 4)
#define DT_N_S_soc_S_pwm1_4005c000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm1_4005c000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm1_4005c000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm1_4005c000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm1_4005c000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm1_4005c000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_4005c000_P_label_EXISTS 1
#define DT_N_S_soc_S_pwm1_4005c000_P_status "disabled"
#define DT_N_S_soc_S_pwm1_4005c000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm1_4005c000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm1_4005c000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_pwm1_4005c000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_pwm1_4005c000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm1_4005c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm1_4005c000, status, 0) \
	fn(DT_N_S_soc_S_pwm1_4005c000, status, 1) \
	fn(DT_N_S_soc_S_pwm1_4005c000, status, 2) \
	fn(DT_N_S_soc_S_pwm1_4005c000, status, 3) \
	fn(DT_N_S_soc_S_pwm1_4005c000, status, 4) \
	fn(DT_N_S_soc_S_pwm1_4005c000, status, 5) \
	fn(DT_N_S_soc_S_pwm1_4005c000, status, 6) \
	fn(DT_N_S_soc_S_pwm1_4005c000, status, 7)
#define DT_N_S_soc_S_pwm1_4005c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm1_4005c000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm1_4005c000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm1_4005c000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm1_4005c000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm1_4005c000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm1_4005c000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm1_4005c000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm1_4005c000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_4005c000_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm1_4005c000_P_compatible {"atmel,sam-pwm"}
#define DT_N_S_soc_S_pwm1_4005c000_P_compatible_IDX_0 "atmel,sam-pwm"
#define DT_N_S_soc_S_pwm1_4005c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_4005c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm1_4005c000, compatible, 0)
#define DT_N_S_soc_S_pwm1_4005c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm1_4005c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_4005c000_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm1_4005c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm1_4005c000_P_wakeup_source 0
#define DT_N_S_soc_S_pwm1_4005c000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/random@40070000
 *
 * Node identifier: DT_N_S_soc_S_random_40070000
 *
 * Binding (compatible = atmel,sam-trng):
 *   $ZEPHYR_BASE/dts/bindings/rng/atmel,sam-trng.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_random_40070000_PATH "/soc/random@40070000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_random_40070000_FULL_NAME "random@40070000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_random_40070000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_random_40070000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_random_40070000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_random_40070000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_random_40070000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_random_40070000_ORD 30

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_random_40070000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_random_40070000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_random_40070000_EXISTS 1
#define DT_N_INST_0_atmel_sam_trng DT_N_S_soc_S_random_40070000
#define DT_N_NODELABEL_trng        DT_N_S_soc_S_random_40070000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_random_40070000_REG_NUM 1
#define DT_N_S_soc_S_random_40070000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40070000_REG_IDX_0_VAL_ADDRESS 1074200576 /* 0x40070000 */
#define DT_N_S_soc_S_random_40070000_REG_IDX_0_VAL_SIZE 16384 /* 0x4000 */
#define DT_N_S_soc_S_random_40070000_RANGES_NUM 0
#define DT_N_S_soc_S_random_40070000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_random_40070000_IRQ_NUM 1
#define DT_N_S_soc_S_random_40070000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40070000_IRQ_IDX_0_VAL_irq 57
#define DT_N_S_soc_S_random_40070000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_random_40070000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40070000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_random_40070000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_random_40070000_COMPAT_MATCHES_atmel_sam_trng 1
#define DT_N_S_soc_S_random_40070000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_random_40070000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_random_40070000_P_reg {1074200576 /* 0x40070000 */, 16384 /* 0x4000 */}
#define DT_N_S_soc_S_random_40070000_P_reg_IDX_0 1074200576
#define DT_N_S_soc_S_random_40070000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40070000_P_reg_IDX_1 16384
#define DT_N_S_soc_S_random_40070000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_random_40070000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_random_40070000, reg, 0) \
	fn(DT_N_S_soc_S_random_40070000, reg, 1)
#define DT_N_S_soc_S_random_40070000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_random_40070000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_random_40070000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_random_40070000_P_reg_EXISTS 1
#define DT_N_S_soc_S_random_40070000_P_interrupts {57 /* 0x39 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_random_40070000_P_interrupts_IDX_0 57
#define DT_N_S_soc_S_random_40070000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40070000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_random_40070000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_random_40070000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_random_40070000, interrupts, 0) \
	fn(DT_N_S_soc_S_random_40070000, interrupts, 1)
#define DT_N_S_soc_S_random_40070000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_random_40070000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_random_40070000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_random_40070000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_random_40070000_P_peripheral_id 57
#define DT_N_S_soc_S_random_40070000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_random_40070000_P_label "TRNG"
#define DT_N_S_soc_S_random_40070000_P_label_STRING_TOKEN TRNG
#define DT_N_S_soc_S_random_40070000_P_label_STRING_UPPER_TOKEN TRNG
#define DT_N_S_soc_S_random_40070000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_random_40070000, label, 0) \
	fn(DT_N_S_soc_S_random_40070000, label, 1) \
	fn(DT_N_S_soc_S_random_40070000, label, 2) \
	fn(DT_N_S_soc_S_random_40070000, label, 3)
#define DT_N_S_soc_S_random_40070000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_random_40070000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_random_40070000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_random_40070000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_random_40070000, label, 3, __VA_ARGS__)
#define DT_N_S_soc_S_random_40070000_P_label_EXISTS 1
#define DT_N_S_soc_S_random_40070000_P_status "okay"
#define DT_N_S_soc_S_random_40070000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_random_40070000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_random_40070000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_random_40070000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_random_40070000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_random_40070000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_random_40070000, status, 0) \
	fn(DT_N_S_soc_S_random_40070000, status, 1) \
	fn(DT_N_S_soc_S_random_40070000, status, 2) \
	fn(DT_N_S_soc_S_random_40070000, status, 3)
#define DT_N_S_soc_S_random_40070000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_random_40070000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_random_40070000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_random_40070000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_random_40070000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_random_40070000_P_status_EXISTS 1
#define DT_N_S_soc_S_random_40070000_P_compatible {"atmel,sam-trng"}
#define DT_N_S_soc_S_random_40070000_P_compatible_IDX_0 "atmel,sam-trng"
#define DT_N_S_soc_S_random_40070000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_random_40070000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_random_40070000, compatible, 0)
#define DT_N_S_soc_S_random_40070000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_random_40070000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_random_40070000_P_compatible_LEN 1
#define DT_N_S_soc_S_random_40070000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_random_40070000_P_wakeup_source 0
#define DT_N_S_soc_S_random_40070000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/gpio@400e1200
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
 *
 * Binding (compatible = atmel,sam-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/atmel,sam-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_PATH "/soc/pinctrl@400e0e00/gpio@400e1200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_FULL_NAME "gpio@400e1200"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_ORD 31

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/pinctrl@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_SUPPORTS_ORDS \
	32, /* /soc/pinctrl@400e0e00/pc24c_spi1_spck */ \
	33, /* /soc/pinctrl@400e0e00/pc26c_spi1_miso */ \
	34, /* /soc/pinctrl@400e0e00/pc27c_spi1_mosi */ \
	125, /* /soc/pinctrl@400e0e00/pc10b_tc2_tclk7 */ \
	126, /* /soc/pinctrl@400e0e00/pc11b_tc2_tioa8 */ \
	127, /* /soc/pinctrl@400e0e00/pc12b_tc2_tiob8 */ \
	128, /* /soc/pinctrl@400e0e00/pc12c_can1_rx1 */ \
	129, /* /soc/pinctrl@400e0e00/pc14b_tc2_tclk8 */ \
	130, /* /soc/pinctrl@400e0e00/pc14c_can1_tx1 */ \
	131, /* /soc/pinctrl@400e0e00/pc23b_tc1_tioa3 */ \
	132, /* /soc/pinctrl@400e0e00/pc24b_tc1_tiob3 */ \
	133, /* /soc/pinctrl@400e0e00/pc25b_tc1_tclk3 */ \
	134, /* /soc/pinctrl@400e0e00/pc25c_spi1_npcs0 */ \
	135, /* /soc/pinctrl@400e0e00/pc26b_tc1_tioa4 */ \
	136, /* /soc/pinctrl@400e0e00/pc27b_tc1_tiob4 */ \
	137, /* /soc/pinctrl@400e0e00/pc28b_tc1_tclk4 */ \
	138, /* /soc/pinctrl@400e0e00/pc28c_spi1_npcs1 */ \
	139, /* /soc/pinctrl@400e0e00/pc29b_tc1_tioa5 */ \
	140, /* /soc/pinctrl@400e0e00/pc29c_spi1_npcs2 */ \
	141, /* /soc/pinctrl@400e0e00/pc30b_tc1_tiob5 */ \
	142, /* /soc/pinctrl@400e0e00/pc30c_spi1_npcs3 */ \
	143, /* /soc/pinctrl@400e0e00/pc31b_tc1_tclk5 */ \
	144, /* /soc/pinctrl@400e0e00/pc5b_tc2_tioa6 */ \
	145, /* /soc/pinctrl@400e0e00/pc6b_tc2_tiob6 */ \
	146, /* /soc/pinctrl@400e0e00/pc7b_tc2_tclk6 */ \
	147, /* /soc/pinctrl@400e0e00/pc8b_tc2_tioa7 */ \
	148, /* /soc/pinctrl@400e0e00/pc9b_tc2_tiob7 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_EXISTS 1
#define DT_N_INST_2_atmel_sam_gpio DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_NODELABEL_pioc        DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_REG_NUM 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_REG_IDX_0_VAL_ADDRESS 1074663936 /* 0x400e1200 */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_REG_IDX_0_VAL_SIZE 400 /* 0x190 */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_IRQ_NUM 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_IRQ_IDX_0_VAL_irq 12
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_COMPAT_MATCHES_atmel_sam_gpio 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_reg {1074663936 /* 0x400e1200 */, 400 /* 0x190 */}
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_reg_IDX_0 1074663936
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_reg_IDX_1 400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, reg, 0) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, reg, 1)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_reg_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_interrupts {12 /* 0xc */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_interrupts_IDX_0 12
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, interrupts, 0) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, interrupts, 1)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_label "PORTC"
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_label_STRING_TOKEN PORTC
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_label_STRING_UPPER_TOKEN PORTC
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, label, 0) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, label, 1) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, label, 2) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, label, 3) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, label, 4)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_label_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_peripheral_id 12
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_gpio_controller 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_ngpios 32
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_compatible {"atmel,sam-gpio"}
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_compatible_IDX_0 "atmel,sam-gpio"
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, compatible, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_compatible_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_wakeup_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc24c_spi1_spck
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_PATH "/soc/pinctrl@400e0e00/pc24c_spi1_spck"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_FULL_NAME "pc24c_spi1_spck"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_ORD 32

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_SUPPORTS_ORDS \
	36, /* /soc/spi@40008000 */ \
	37, /* /soc/spi@40058000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_EXISTS 1
#define DT_N_NODELABEL_pc24c_spi1_spck DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_atmel_pins_IDX_0_VAL_pin 24
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc26c_spi1_miso
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_PATH "/soc/pinctrl@400e0e00/pc26c_spi1_miso"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_FULL_NAME "pc26c_spi1_miso"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_ORD 33

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_SUPPORTS_ORDS \
	36, /* /soc/spi@40008000 */ \
	37, /* /soc/spi@40058000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_EXISTS 1
#define DT_N_NODELABEL_pc26c_spi1_miso DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_atmel_pins_IDX_0_VAL_pin 26
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc27c_spi1_mosi
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_PATH "/soc/pinctrl@400e0e00/pc27c_spi1_mosi"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_FULL_NAME "pc27c_spi1_mosi"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_ORD 34

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_SUPPORTS_ORDS \
	36, /* /soc/spi@40008000 */ \
	37, /* /soc/spi@40058000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_EXISTS 1
#define DT_N_NODELABEL_pc27c_spi1_mosi DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_atmel_pins_IDX_0_VAL_pin 27
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd27b_spi0_npcs3
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_PATH "/soc/pinctrl@400e0e00/pd27b_spi0_npcs3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_FULL_NAME "pd27b_spi0_npcs3"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_ORD 35

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_SUPPORTS_ORDS \
	36, /* /soc/spi@40008000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_EXISTS 1
#define DT_N_NODELABEL_pd27b_spi0_npcs3 DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_atmel_pins_IDX_0_VAL_pin 27
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/spi@40008000
 *
 * Node identifier: DT_N_S_soc_S_spi_40008000
 *
 * Binding (compatible = atmel,sam-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/atmel,sam-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40008000_PATH "/soc/spi@40008000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40008000_FULL_NAME "spi@40008000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40008000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_spi_40008000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40008000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40008000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40008000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40008000_ORD 36

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40008000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	32, /* /soc/pinctrl@400e0e00/pc24c_spi1_spck */ \
	33, /* /soc/pinctrl@400e0e00/pc26c_spi1_miso */ \
	34, /* /soc/pinctrl@400e0e00/pc27c_spi1_mosi */ \
	35, /* /soc/pinctrl@400e0e00/pd27b_spi0_npcs3 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40008000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40008000_EXISTS 1
#define DT_N_INST_0_atmel_sam_spi DT_N_S_soc_S_spi_40008000
#define DT_N_NODELABEL_spi0       DT_N_S_soc_S_spi_40008000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40008000_REG_NUM 1
#define DT_N_S_soc_S_spi_40008000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_REG_IDX_0_VAL_ADDRESS 1073774592 /* 0x40008000 */
#define DT_N_S_soc_S_spi_40008000_REG_IDX_0_VAL_SIZE 16384 /* 0x4000 */
#define DT_N_S_soc_S_spi_40008000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40008000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40008000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40008000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_IRQ_IDX_0_VAL_irq 21
#define DT_N_S_soc_S_spi_40008000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_40008000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_COMPAT_MATCHES_atmel_sam_spi 1
#define DT_N_S_soc_S_spi_40008000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40008000_PINCTRL_NUM 1
#define DT_N_S_soc_S_spi_40008000_PINCTRL_IDX_0_EXISTS 1

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40008000_P_reg {1073774592 /* 0x40008000 */, 16384 /* 0x4000 */}
#define DT_N_S_soc_S_spi_40008000_P_reg_IDX_0 1073774592
#define DT_N_S_soc_S_spi_40008000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_P_reg_IDX_1 16384
#define DT_N_S_soc_S_spi_40008000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40008000, reg, 0) \
	fn(DT_N_S_soc_S_spi_40008000, reg, 1)
#define DT_N_S_soc_S_spi_40008000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40008000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40008000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40008000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_P_interrupts {21 /* 0x15 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_40008000_P_interrupts_IDX_0 21
#define DT_N_S_soc_S_spi_40008000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_40008000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40008000, interrupts, 0) \
	fn(DT_N_S_soc_S_spi_40008000, interrupts, 1)
#define DT_N_S_soc_S_spi_40008000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40008000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40008000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40008000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_P_peripheral_id 21
#define DT_N_S_soc_S_spi_40008000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso
#define DT_N_S_soc_S_spi_40008000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso
#define DT_N_S_soc_S_spi_40008000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi
#define DT_N_S_soc_S_spi_40008000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi
#define DT_N_S_soc_S_spi_40008000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck
#define DT_N_S_soc_S_spi_40008000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck
#define DT_N_S_soc_S_spi_40008000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3
#define DT_N_S_soc_S_spi_40008000_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pd27b_spi0_npcs3
#define DT_N_S_soc_S_spi_40008000_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40008000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_spi_40008000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_spi_40008000, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_spi_40008000, pinctrl_0, 3)
#define DT_N_S_soc_S_spi_40008000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40008000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40008000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40008000, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40008000, pinctrl_0, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40008000_P_pinctrl_0_LEN 4
#define DT_N_S_soc_S_spi_40008000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_P_label "SPI_0"
#define DT_N_S_soc_S_spi_40008000_P_label_STRING_TOKEN SPI_0
#define DT_N_S_soc_S_spi_40008000_P_label_STRING_UPPER_TOKEN SPI_0
#define DT_N_S_soc_S_spi_40008000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40008000, label, 0) \
	fn(DT_N_S_soc_S_spi_40008000, label, 1) \
	fn(DT_N_S_soc_S_spi_40008000, label, 2) \
	fn(DT_N_S_soc_S_spi_40008000, label, 3) \
	fn(DT_N_S_soc_S_spi_40008000, label, 4)
#define DT_N_S_soc_S_spi_40008000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40008000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40008000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40008000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40008000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40008000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40008000_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_P_status "disabled"
#define DT_N_S_soc_S_spi_40008000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40008000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40008000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40008000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_spi_40008000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40008000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40008000, status, 0) \
	fn(DT_N_S_soc_S_spi_40008000, status, 1) \
	fn(DT_N_S_soc_S_spi_40008000, status, 2) \
	fn(DT_N_S_soc_S_spi_40008000, status, 3) \
	fn(DT_N_S_soc_S_spi_40008000, status, 4) \
	fn(DT_N_S_soc_S_spi_40008000, status, 5) \
	fn(DT_N_S_soc_S_spi_40008000, status, 6) \
	fn(DT_N_S_soc_S_spi_40008000, status, 7)
#define DT_N_S_soc_S_spi_40008000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40008000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40008000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40008000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40008000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40008000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40008000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40008000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40008000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40008000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_P_compatible {"atmel,sam-spi"}
#define DT_N_S_soc_S_spi_40008000_P_compatible_IDX_0 "atmel,sam-spi"
#define DT_N_S_soc_S_spi_40008000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40008000, compatible, 0)
#define DT_N_S_soc_S_spi_40008000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40008000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40008000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_40008000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40008000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40008000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/spi@40058000
 *
 * Node identifier: DT_N_S_soc_S_spi_40058000
 *
 * Binding (compatible = atmel,sam-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/atmel,sam-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40058000_PATH "/soc/spi@40058000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40058000_FULL_NAME "spi@40058000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40058000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_spi_40058000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40058000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40058000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40058000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40058000_ORD 37

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40058000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	32, /* /soc/pinctrl@400e0e00/pc24c_spi1_spck */ \
	33, /* /soc/pinctrl@400e0e00/pc26c_spi1_miso */ \
	34, /* /soc/pinctrl@400e0e00/pc27c_spi1_mosi */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40058000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40058000_EXISTS 1
#define DT_N_INST_1_atmel_sam_spi DT_N_S_soc_S_spi_40058000
#define DT_N_NODELABEL_spi1       DT_N_S_soc_S_spi_40058000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40058000_REG_NUM 1
#define DT_N_S_soc_S_spi_40058000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40058000_REG_IDX_0_VAL_ADDRESS 1074102272 /* 0x40058000 */
#define DT_N_S_soc_S_spi_40058000_REG_IDX_0_VAL_SIZE 16384 /* 0x4000 */
#define DT_N_S_soc_S_spi_40058000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40058000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40058000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40058000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40058000_IRQ_IDX_0_VAL_irq 42
#define DT_N_S_soc_S_spi_40058000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40058000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40058000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_40058000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40058000_COMPAT_MATCHES_atmel_sam_spi 1
#define DT_N_S_soc_S_spi_40058000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40058000_PINCTRL_NUM 1
#define DT_N_S_soc_S_spi_40058000_PINCTRL_IDX_0_EXISTS 1

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40058000_P_reg {1074102272 /* 0x40058000 */, 16384 /* 0x4000 */}
#define DT_N_S_soc_S_spi_40058000_P_reg_IDX_0 1074102272
#define DT_N_S_soc_S_spi_40058000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40058000_P_reg_IDX_1 16384
#define DT_N_S_soc_S_spi_40058000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40058000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40058000, reg, 0) \
	fn(DT_N_S_soc_S_spi_40058000, reg, 1)
#define DT_N_S_soc_S_spi_40058000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40058000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40058000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40058000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40058000_P_interrupts {42 /* 0x2a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_40058000_P_interrupts_IDX_0 42
#define DT_N_S_soc_S_spi_40058000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40058000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_40058000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40058000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40058000, interrupts, 0) \
	fn(DT_N_S_soc_S_spi_40058000, interrupts, 1)
#define DT_N_S_soc_S_spi_40058000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40058000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40058000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40058000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40058000_P_peripheral_id 42
#define DT_N_S_soc_S_spi_40058000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_spi_40058000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso
#define DT_N_S_soc_S_spi_40058000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pc26c_spi1_miso
#define DT_N_S_soc_S_spi_40058000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40058000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi
#define DT_N_S_soc_S_spi_40058000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pc27c_spi1_mosi
#define DT_N_S_soc_S_spi_40058000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40058000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck
#define DT_N_S_soc_S_spi_40058000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pc24c_spi1_spck
#define DT_N_S_soc_S_spi_40058000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40058000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40058000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_spi_40058000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_spi_40058000, pinctrl_0, 2)
#define DT_N_S_soc_S_spi_40058000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40058000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40058000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40058000, pinctrl_0, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40058000_P_pinctrl_0_LEN 3
#define DT_N_S_soc_S_spi_40058000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_40058000_P_label "SPI_1"
#define DT_N_S_soc_S_spi_40058000_P_label_STRING_TOKEN SPI_1
#define DT_N_S_soc_S_spi_40058000_P_label_STRING_UPPER_TOKEN SPI_1
#define DT_N_S_soc_S_spi_40058000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40058000, label, 0) \
	fn(DT_N_S_soc_S_spi_40058000, label, 1) \
	fn(DT_N_S_soc_S_spi_40058000, label, 2) \
	fn(DT_N_S_soc_S_spi_40058000, label, 3) \
	fn(DT_N_S_soc_S_spi_40058000, label, 4)
#define DT_N_S_soc_S_spi_40058000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40058000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40058000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40058000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40058000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40058000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40058000_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_40058000_P_status "disabled"
#define DT_N_S_soc_S_spi_40058000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40058000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40058000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40058000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_spi_40058000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40058000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40058000, status, 0) \
	fn(DT_N_S_soc_S_spi_40058000, status, 1) \
	fn(DT_N_S_soc_S_spi_40058000, status, 2) \
	fn(DT_N_S_soc_S_spi_40058000, status, 3) \
	fn(DT_N_S_soc_S_spi_40058000, status, 4) \
	fn(DT_N_S_soc_S_spi_40058000, status, 5) \
	fn(DT_N_S_soc_S_spi_40058000, status, 6) \
	fn(DT_N_S_soc_S_spi_40058000, status, 7)
#define DT_N_S_soc_S_spi_40058000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40058000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40058000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40058000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40058000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40058000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40058000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40058000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40058000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40058000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40058000_P_compatible {"atmel,sam-spi"}
#define DT_N_S_soc_S_spi_40058000_P_compatible_IDX_0 "atmel,sam-spi"
#define DT_N_S_soc_S_spi_40058000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40058000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40058000, compatible, 0)
#define DT_N_S_soc_S_spi_40058000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40058000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40058000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_40058000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40058000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40058000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/dma-controller@40078000
 *
 * Node identifier: DT_N_S_soc_S_dma_controller_40078000
 *
 * Binding (compatible = atmel,sam-xdmac):
 *   $ZEPHYR_BASE/dts/bindings/dma/atmel,sam-xdmac.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dma_controller_40078000_PATH "/soc/dma-controller@40078000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dma_controller_40078000_FULL_NAME "dma-controller@40078000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dma_controller_40078000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_dma_controller_40078000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dma_controller_40078000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_controller_40078000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dma_controller_40078000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dma_controller_40078000_ORD 38

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dma_controller_40078000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dma_controller_40078000_SUPPORTS_ORDS \
	45, /* /soc/ssc@40004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dma_controller_40078000_EXISTS 1
#define DT_N_INST_0_atmel_sam_xdmac DT_N_S_soc_S_dma_controller_40078000
#define DT_N_NODELABEL_xdmac        DT_N_S_soc_S_dma_controller_40078000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dma_controller_40078000_REG_NUM 1
#define DT_N_S_soc_S_dma_controller_40078000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40078000_REG_IDX_0_VAL_ADDRESS 1074233344 /* 0x40078000 */
#define DT_N_S_soc_S_dma_controller_40078000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_dma_controller_40078000_RANGES_NUM 0
#define DT_N_S_soc_S_dma_controller_40078000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dma_controller_40078000_IRQ_NUM 1
#define DT_N_S_soc_S_dma_controller_40078000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40078000_IRQ_IDX_0_VAL_irq 58
#define DT_N_S_soc_S_dma_controller_40078000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40078000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40078000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dma_controller_40078000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40078000_COMPAT_MATCHES_atmel_sam_xdmac 1
#define DT_N_S_soc_S_dma_controller_40078000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dma_controller_40078000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dma_controller_40078000_P_reg {1074233344 /* 0x40078000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_dma_controller_40078000_P_reg_IDX_0 1074233344
#define DT_N_S_soc_S_dma_controller_40078000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40078000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dma_controller_40078000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40078000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_controller_40078000, reg, 0) \
	fn(DT_N_S_soc_S_dma_controller_40078000, reg, 1)
#define DT_N_S_soc_S_dma_controller_40078000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_controller_40078000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_controller_40078000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dma_controller_40078000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40078000_P_interrupts {58 /* 0x3a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dma_controller_40078000_P_interrupts_IDX_0 58
#define DT_N_S_soc_S_dma_controller_40078000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40078000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dma_controller_40078000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40078000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_controller_40078000, interrupts, 0) \
	fn(DT_N_S_soc_S_dma_controller_40078000, interrupts, 1)
#define DT_N_S_soc_S_dma_controller_40078000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_controller_40078000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_controller_40078000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dma_controller_40078000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40078000_P_peripheral_id 58
#define DT_N_S_soc_S_dma_controller_40078000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40078000_P_label "DMA_0"
#define DT_N_S_soc_S_dma_controller_40078000_P_label_STRING_TOKEN DMA_0
#define DT_N_S_soc_S_dma_controller_40078000_P_label_STRING_UPPER_TOKEN DMA_0
#define DT_N_S_soc_S_dma_controller_40078000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_controller_40078000, label, 0) \
	fn(DT_N_S_soc_S_dma_controller_40078000, label, 1) \
	fn(DT_N_S_soc_S_dma_controller_40078000, label, 2) \
	fn(DT_N_S_soc_S_dma_controller_40078000, label, 3) \
	fn(DT_N_S_soc_S_dma_controller_40078000, label, 4)
#define DT_N_S_soc_S_dma_controller_40078000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_controller_40078000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_controller_40078000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_controller_40078000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_controller_40078000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_controller_40078000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_dma_controller_40078000_P_label_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40078000_P_compatible {"atmel,sam-xdmac"}
#define DT_N_S_soc_S_dma_controller_40078000_P_compatible_IDX_0 "atmel,sam-xdmac"
#define DT_N_S_soc_S_dma_controller_40078000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40078000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_controller_40078000, compatible, 0)
#define DT_N_S_soc_S_dma_controller_40078000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_controller_40078000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_controller_40078000_P_compatible_LEN 1
#define DT_N_S_soc_S_dma_controller_40078000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dma_controller_40078000_P_wakeup_source 0
#define DT_N_S_soc_S_dma_controller_40078000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa10c_ssc_rd
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_PATH "/soc/pinctrl@400e0e00/pa10c_ssc_rd"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_FULL_NAME "pa10c_ssc_rd"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_ORD 39

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_SUPPORTS_ORDS \
	45, /* /soc/ssc@40004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_EXISTS 1
#define DT_N_NODELABEL_pa10c_ssc_rd DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_atmel_pins_IDX_0_VAL_pin 10
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa22a_ssc_rk
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_PATH "/soc/pinctrl@400e0e00/pa22a_ssc_rk"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_FULL_NAME "pa22a_ssc_rk"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_ORD 40

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_SUPPORTS_ORDS \
	45, /* /soc/ssc@40004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_EXISTS 1
#define DT_N_NODELABEL_pa22a_ssc_rk DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_atmel_pins_IDX_0_VAL_pin 22
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pb0d_ssc_tf
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_PATH "/soc/pinctrl@400e0e00/pb0d_ssc_tf"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_FULL_NAME "pb0d_ssc_tf"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_ORD 41

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	21, /* /soc/pinctrl@400e0e00/gpio@400e1000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_SUPPORTS_ORDS \
	45, /* /soc/ssc@40004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_EXISTS 1
#define DT_N_NODELABEL_pb0d_ssc_tf DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_atmel_pins_IDX_0_VAL_pin 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_atmel_pins_IDX_0_VAL_peripheral 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pb1d_ssc_tk
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_PATH "/soc/pinctrl@400e0e00/pb1d_ssc_tk"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_FULL_NAME "pb1d_ssc_tk"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_ORD 42

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	21, /* /soc/pinctrl@400e0e00/gpio@400e1000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_SUPPORTS_ORDS \
	45, /* /soc/ssc@40004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_EXISTS 1
#define DT_N_NODELABEL_pb1d_ssc_tk DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_atmel_pins_IDX_0_VAL_pin 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_atmel_pins_IDX_0_VAL_peripheral 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pb5d_ssc_td
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_PATH "/soc/pinctrl@400e0e00/pb5d_ssc_td"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_FULL_NAME "pb5d_ssc_td"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_ORD 43

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	21, /* /soc/pinctrl@400e0e00/gpio@400e1000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_SUPPORTS_ORDS \
	45, /* /soc/ssc@40004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_EXISTS 1
#define DT_N_NODELABEL_pb5d_ssc_td DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_atmel_pins_IDX_0_VAL_pin 5
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_atmel_pins_IDX_0_VAL_peripheral 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd24b_ssc_rf
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_PATH "/soc/pinctrl@400e0e00/pd24b_ssc_rf"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_FULL_NAME "pd24b_ssc_rf"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_ORD 44

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_SUPPORTS_ORDS \
	45, /* /soc/ssc@40004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_EXISTS 1
#define DT_N_NODELABEL_pd24b_ssc_rf DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_atmel_pins_IDX_0_VAL_pin 24
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/ssc@40004000
 *
 * Node identifier: DT_N_S_soc_S_ssc_40004000
 *
 * Binding (compatible = atmel,sam-ssc):
 *   $ZEPHYR_BASE/dts/bindings/arm/atmel,sam-ssc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ssc_40004000_PATH "/soc/ssc@40004000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ssc_40004000_FULL_NAME "ssc@40004000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ssc_40004000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_ssc_40004000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ssc_40004000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ssc_40004000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ssc_40004000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ssc_40004000_ORD 45

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ssc_40004000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	38, /* /soc/dma-controller@40078000 */ \
	39, /* /soc/pinctrl@400e0e00/pa10c_ssc_rd */ \
	40, /* /soc/pinctrl@400e0e00/pa22a_ssc_rk */ \
	41, /* /soc/pinctrl@400e0e00/pb0d_ssc_tf */ \
	42, /* /soc/pinctrl@400e0e00/pb1d_ssc_tk */ \
	43, /* /soc/pinctrl@400e0e00/pb5d_ssc_td */ \
	44, /* /soc/pinctrl@400e0e00/pd24b_ssc_rf */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ssc_40004000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ssc_40004000_EXISTS 1
#define DT_N_INST_0_atmel_sam_ssc DT_N_S_soc_S_ssc_40004000
#define DT_N_NODELABEL_ssc        DT_N_S_soc_S_ssc_40004000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ssc_40004000_REG_NUM 1
#define DT_N_S_soc_S_ssc_40004000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_REG_IDX_0_VAL_ADDRESS 1073758208 /* 0x40004000 */
#define DT_N_S_soc_S_ssc_40004000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_ssc_40004000_RANGES_NUM 0
#define DT_N_S_soc_S_ssc_40004000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ssc_40004000_IRQ_NUM 1
#define DT_N_S_soc_S_ssc_40004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_IRQ_IDX_0_VAL_irq 22
#define DT_N_S_soc_S_ssc_40004000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_ssc_40004000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_COMPAT_MATCHES_atmel_sam_ssc 1
#define DT_N_S_soc_S_ssc_40004000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ssc_40004000_PINCTRL_NUM 1
#define DT_N_S_soc_S_ssc_40004000_PINCTRL_IDX_0_EXISTS 1

/* Generic property macros: */
#define DT_N_S_soc_S_ssc_40004000_P_reg {1073758208 /* 0x40004000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_ssc_40004000_P_reg_IDX_0 1073758208
#define DT_N_S_soc_S_ssc_40004000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_ssc_40004000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ssc_40004000, reg, 0) \
	fn(DT_N_S_soc_S_ssc_40004000, reg, 1)
#define DT_N_S_soc_S_ssc_40004000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ssc_40004000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ssc_40004000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ssc_40004000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_interrupts {22 /* 0x16 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_ssc_40004000_P_interrupts_IDX_0 22
#define DT_N_S_soc_S_ssc_40004000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_ssc_40004000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ssc_40004000, interrupts, 0) \
	fn(DT_N_S_soc_S_ssc_40004000, interrupts, 1)
#define DT_N_S_soc_S_ssc_40004000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ssc_40004000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ssc_40004000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ssc_40004000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_peripheral_id 22
#define DT_N_S_soc_S_ssc_40004000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pd24b_ssc_rf
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pa22a_ssc_rk
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pa10c_ssc_rd
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pb0d_ssc_tf
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_IDX_4 DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_IDX_4_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pb1d_ssc_tk
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_IDX_4_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_IDX_5 DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_IDX_5_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pb5d_ssc_td
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_IDX_5_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ssc_40004000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_ssc_40004000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_ssc_40004000, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_ssc_40004000, pinctrl_0, 3) \
	fn(DT_N_S_soc_S_ssc_40004000, pinctrl_0, 4) \
	fn(DT_N_S_soc_S_ssc_40004000, pinctrl_0, 5)
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ssc_40004000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ssc_40004000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ssc_40004000, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ssc_40004000, pinctrl_0, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ssc_40004000, pinctrl_0, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ssc_40004000, pinctrl_0, 5, __VA_ARGS__)
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_LEN 6
#define DT_N_S_soc_S_ssc_40004000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_dmas_IDX_0_PH DT_N_S_soc_S_dma_controller_40078000
#define DT_N_S_soc_S_ssc_40004000_P_dmas_IDX_0_VAL_channel 22
#define DT_N_S_soc_S_ssc_40004000_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_dmas_IDX_0_VAL_perid 33
#define DT_N_S_soc_S_ssc_40004000_P_dmas_IDX_0_VAL_perid_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_ssc_40004000_P_dmas_NAME_rx_PH DT_N_S_soc_S_dma_controller_40078000
#define DT_N_S_soc_S_ssc_40004000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_dmas_NAME_rx_VAL_channel DT_N_S_soc_S_ssc_40004000_P_dmas_IDX_0_VAL_channel
#define DT_N_S_soc_S_ssc_40004000_P_dmas_NAME_rx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_dmas_NAME_rx_VAL_perid DT_N_S_soc_S_ssc_40004000_P_dmas_IDX_0_VAL_perid
#define DT_N_S_soc_S_ssc_40004000_P_dmas_NAME_rx_VAL_perid_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_dmas_IDX_1_PH DT_N_S_soc_S_dma_controller_40078000
#define DT_N_S_soc_S_ssc_40004000_P_dmas_IDX_1_VAL_channel 23
#define DT_N_S_soc_S_ssc_40004000_P_dmas_IDX_1_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_dmas_IDX_1_VAL_perid 32
#define DT_N_S_soc_S_ssc_40004000_P_dmas_IDX_1_VAL_perid_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_ssc_40004000_P_dmas_NAME_tx_PH DT_N_S_soc_S_dma_controller_40078000
#define DT_N_S_soc_S_ssc_40004000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_dmas_NAME_tx_VAL_channel DT_N_S_soc_S_ssc_40004000_P_dmas_IDX_1_VAL_channel
#define DT_N_S_soc_S_ssc_40004000_P_dmas_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_dmas_NAME_tx_VAL_perid DT_N_S_soc_S_ssc_40004000_P_dmas_IDX_1_VAL_perid
#define DT_N_S_soc_S_ssc_40004000_P_dmas_NAME_tx_VAL_perid_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ssc_40004000, dmas, 0) \
	fn(DT_N_S_soc_S_ssc_40004000, dmas, 1)
#define DT_N_S_soc_S_ssc_40004000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ssc_40004000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ssc_40004000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ssc_40004000_P_dmas_LEN 2
#define DT_N_S_soc_S_ssc_40004000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_ssc_40004000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_ssc_40004000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_ssc_40004000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ssc_40004000, dma_names, 0) \
	fn(DT_N_S_soc_S_ssc_40004000, dma_names, 1)
#define DT_N_S_soc_S_ssc_40004000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ssc_40004000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ssc_40004000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ssc_40004000_P_dma_names_LEN 2
#define DT_N_S_soc_S_ssc_40004000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_status "okay"
#define DT_N_S_soc_S_ssc_40004000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_ssc_40004000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ssc_40004000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_ssc_40004000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_ssc_40004000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ssc_40004000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ssc_40004000, status, 0) \
	fn(DT_N_S_soc_S_ssc_40004000, status, 1) \
	fn(DT_N_S_soc_S_ssc_40004000, status, 2) \
	fn(DT_N_S_soc_S_ssc_40004000, status, 3)
#define DT_N_S_soc_S_ssc_40004000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ssc_40004000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ssc_40004000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ssc_40004000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ssc_40004000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_ssc_40004000_P_status_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_compatible {"atmel,sam-ssc"}
#define DT_N_S_soc_S_ssc_40004000_P_compatible_IDX_0 "atmel,sam-ssc"
#define DT_N_S_soc_S_ssc_40004000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ssc_40004000, compatible, 0)
#define DT_N_S_soc_S_ssc_40004000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ssc_40004000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ssc_40004000_P_compatible_LEN 1
#define DT_N_S_soc_S_ssc_40004000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_label "I2S_0"
#define DT_N_S_soc_S_ssc_40004000_P_label_STRING_TOKEN I2S_0
#define DT_N_S_soc_S_ssc_40004000_P_label_STRING_UPPER_TOKEN I2S_0
#define DT_N_S_soc_S_ssc_40004000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ssc_40004000, label, 0) \
	fn(DT_N_S_soc_S_ssc_40004000, label, 1) \
	fn(DT_N_S_soc_S_ssc_40004000, label, 2) \
	fn(DT_N_S_soc_S_ssc_40004000, label, 3) \
	fn(DT_N_S_soc_S_ssc_40004000, label, 4)
#define DT_N_S_soc_S_ssc_40004000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ssc_40004000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ssc_40004000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ssc_40004000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ssc_40004000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ssc_40004000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_ssc_40004000_P_label_EXISTS 1
#define DT_N_S_soc_S_ssc_40004000_P_wakeup_source 0
#define DT_N_S_soc_S_ssc_40004000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/tc@4000c000
 *
 * Node identifier: DT_N_S_soc_S_tc_4000c000
 *
 * Binding (compatible = atmel,sam-tc):
 *   $ZEPHYR_BASE/dts/bindings/timer/atmel,sam-tc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_tc_4000c000_PATH "/soc/tc@4000c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_tc_4000c000_FULL_NAME "tc@4000c000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_tc_4000c000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_tc_4000c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_tc_4000c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_tc_4000c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_tc_4000c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_tc_4000c000_ORD 46

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_tc_4000c000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_tc_4000c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_tc_4000c000_EXISTS 1
#define DT_N_INST_0_atmel_sam_tc DT_N_S_soc_S_tc_4000c000
#define DT_N_NODELABEL_tc0       DT_N_S_soc_S_tc_4000c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_tc_4000c000_REG_NUM 1
#define DT_N_S_soc_S_tc_4000c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_REG_IDX_0_VAL_ADDRESS 1073790976 /* 0x4000c000 */
#define DT_N_S_soc_S_tc_4000c000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_tc_4000c000_RANGES_NUM 0
#define DT_N_S_soc_S_tc_4000c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_tc_4000c000_IRQ_NUM 3
#define DT_N_S_soc_S_tc_4000c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_IRQ_IDX_0_VAL_irq 23
#define DT_N_S_soc_S_tc_4000c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_tc_4000c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_IRQ_IDX_1_VAL_irq 24
#define DT_N_S_soc_S_tc_4000c000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_tc_4000c000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_IRQ_IDX_2_VAL_irq 25
#define DT_N_S_soc_S_tc_4000c000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_tc_4000c000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_COMPAT_MATCHES_atmel_sam_tc 1
#define DT_N_S_soc_S_tc_4000c000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_tc_4000c000_PINCTRL_NUM 1
#define DT_N_S_soc_S_tc_4000c000_PINCTRL_IDX_0_EXISTS 1

/* Generic property macros: */
#define DT_N_S_soc_S_tc_4000c000_P_reg {1073790976 /* 0x4000c000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_tc_4000c000_P_reg_IDX_0 1073790976
#define DT_N_S_soc_S_tc_4000c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_P_reg_IDX_1 256
#define DT_N_S_soc_S_tc_4000c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_4000c000, reg, 0) \
	fn(DT_N_S_soc_S_tc_4000c000, reg, 1)
#define DT_N_S_soc_S_tc_4000c000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_4000c000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_4000c000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_tc_4000c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_P_interrupts {23 /* 0x17 */, 0 /* 0x0 */, 24 /* 0x18 */, 0 /* 0x0 */, 25 /* 0x19 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_tc_4000c000_P_interrupts_IDX_0 23
#define DT_N_S_soc_S_tc_4000c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_tc_4000c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_P_interrupts_IDX_2 24
#define DT_N_S_soc_S_tc_4000c000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_tc_4000c000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_P_interrupts_IDX_4 25
#define DT_N_S_soc_S_tc_4000c000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_tc_4000c000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_4000c000, interrupts, 0) \
	fn(DT_N_S_soc_S_tc_4000c000, interrupts, 1) \
	fn(DT_N_S_soc_S_tc_4000c000, interrupts, 2) \
	fn(DT_N_S_soc_S_tc_4000c000, interrupts, 3) \
	fn(DT_N_S_soc_S_tc_4000c000, interrupts, 4) \
	fn(DT_N_S_soc_S_tc_4000c000, interrupts, 5)
#define DT_N_S_soc_S_tc_4000c000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_4000c000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_4000c000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_4000c000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_4000c000, interrupts, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_4000c000, interrupts, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_4000c000, interrupts, 5, __VA_ARGS__)
#define DT_N_S_soc_S_tc_4000c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_P_label "TC0"
#define DT_N_S_soc_S_tc_4000c000_P_label_STRING_TOKEN TC0
#define DT_N_S_soc_S_tc_4000c000_P_label_STRING_UPPER_TOKEN TC0
#define DT_N_S_soc_S_tc_4000c000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_4000c000, label, 0) \
	fn(DT_N_S_soc_S_tc_4000c000, label, 1) \
	fn(DT_N_S_soc_S_tc_4000c000, label, 2)
#define DT_N_S_soc_S_tc_4000c000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_4000c000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_4000c000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_4000c000, label, 2, __VA_ARGS__)
#define DT_N_S_soc_S_tc_4000c000_P_label_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_P_peripheral_id {23 /* 0x17 */, 24 /* 0x18 */, 25 /* 0x19 */}
#define DT_N_S_soc_S_tc_4000c000_P_peripheral_id_IDX_0 23
#define DT_N_S_soc_S_tc_4000c000_P_peripheral_id_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_P_peripheral_id_IDX_1 24
#define DT_N_S_soc_S_tc_4000c000_P_peripheral_id_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_P_peripheral_id_IDX_2 25
#define DT_N_S_soc_S_tc_4000c000_P_peripheral_id_IDX_2_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_P_peripheral_id_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_4000c000, peripheral_id, 0) \
	fn(DT_N_S_soc_S_tc_4000c000, peripheral_id, 1) \
	fn(DT_N_S_soc_S_tc_4000c000, peripheral_id, 2)
#define DT_N_S_soc_S_tc_4000c000_P_peripheral_id_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_4000c000, peripheral_id, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_4000c000, peripheral_id, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_4000c000, peripheral_id, 2, __VA_ARGS__)
#define DT_N_S_soc_S_tc_4000c000_P_peripheral_id_LEN 3
#define DT_N_S_soc_S_tc_4000c000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_P_nodivclk 0
#define DT_N_S_soc_S_tc_4000c000_P_nodivclk_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) 
#define DT_N_S_soc_S_tc_4000c000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) 
#define DT_N_S_soc_S_tc_4000c000_P_pinctrl_0_LEN 0
#define DT_N_S_soc_S_tc_4000c000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_P_status "disabled"
#define DT_N_S_soc_S_tc_4000c000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_tc_4000c000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_tc_4000c000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_tc_4000c000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_tc_4000c000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_tc_4000c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_4000c000, status, 0) \
	fn(DT_N_S_soc_S_tc_4000c000, status, 1) \
	fn(DT_N_S_soc_S_tc_4000c000, status, 2) \
	fn(DT_N_S_soc_S_tc_4000c000, status, 3) \
	fn(DT_N_S_soc_S_tc_4000c000, status, 4) \
	fn(DT_N_S_soc_S_tc_4000c000, status, 5) \
	fn(DT_N_S_soc_S_tc_4000c000, status, 6) \
	fn(DT_N_S_soc_S_tc_4000c000, status, 7)
#define DT_N_S_soc_S_tc_4000c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_4000c000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_4000c000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_4000c000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_4000c000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_4000c000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_4000c000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_4000c000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_4000c000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_tc_4000c000_P_status_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_P_compatible {"atmel,sam-tc"}
#define DT_N_S_soc_S_tc_4000c000_P_compatible_IDX_0 "atmel,sam-tc"
#define DT_N_S_soc_S_tc_4000c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_4000c000, compatible, 0)
#define DT_N_S_soc_S_tc_4000c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_4000c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tc_4000c000_P_compatible_LEN 1
#define DT_N_S_soc_S_tc_4000c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_tc_4000c000_P_wakeup_source 0
#define DT_N_S_soc_S_tc_4000c000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/tc@40010000
 *
 * Node identifier: DT_N_S_soc_S_tc_40010000
 *
 * Binding (compatible = atmel,sam-tc):
 *   $ZEPHYR_BASE/dts/bindings/timer/atmel,sam-tc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_tc_40010000_PATH "/soc/tc@40010000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_tc_40010000_FULL_NAME "tc@40010000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_tc_40010000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_tc_40010000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_tc_40010000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_tc_40010000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_tc_40010000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_tc_40010000_ORD 47

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_tc_40010000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_tc_40010000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_tc_40010000_EXISTS 1
#define DT_N_INST_1_atmel_sam_tc DT_N_S_soc_S_tc_40010000
#define DT_N_NODELABEL_tc1       DT_N_S_soc_S_tc_40010000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_tc_40010000_REG_NUM 1
#define DT_N_S_soc_S_tc_40010000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_REG_IDX_0_VAL_ADDRESS 1073807360 /* 0x40010000 */
#define DT_N_S_soc_S_tc_40010000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_tc_40010000_RANGES_NUM 0
#define DT_N_S_soc_S_tc_40010000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_tc_40010000_IRQ_NUM 3
#define DT_N_S_soc_S_tc_40010000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_IRQ_IDX_0_VAL_irq 26
#define DT_N_S_soc_S_tc_40010000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_tc_40010000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_IRQ_IDX_1_VAL_irq 27
#define DT_N_S_soc_S_tc_40010000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_tc_40010000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_IRQ_IDX_2_VAL_irq 28
#define DT_N_S_soc_S_tc_40010000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_tc_40010000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_COMPAT_MATCHES_atmel_sam_tc 1
#define DT_N_S_soc_S_tc_40010000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_tc_40010000_PINCTRL_NUM 1
#define DT_N_S_soc_S_tc_40010000_PINCTRL_IDX_0_EXISTS 1

/* Generic property macros: */
#define DT_N_S_soc_S_tc_40010000_P_reg {1073807360 /* 0x40010000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_tc_40010000_P_reg_IDX_0 1073807360
#define DT_N_S_soc_S_tc_40010000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_P_reg_IDX_1 256
#define DT_N_S_soc_S_tc_40010000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_40010000, reg, 0) \
	fn(DT_N_S_soc_S_tc_40010000, reg, 1)
#define DT_N_S_soc_S_tc_40010000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_40010000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40010000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_tc_40010000_P_reg_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_P_interrupts {26 /* 0x1a */, 0 /* 0x0 */, 27 /* 0x1b */, 0 /* 0x0 */, 28 /* 0x1c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_tc_40010000_P_interrupts_IDX_0 26
#define DT_N_S_soc_S_tc_40010000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_tc_40010000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_P_interrupts_IDX_2 27
#define DT_N_S_soc_S_tc_40010000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_tc_40010000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_P_interrupts_IDX_4 28
#define DT_N_S_soc_S_tc_40010000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_tc_40010000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_40010000, interrupts, 0) \
	fn(DT_N_S_soc_S_tc_40010000, interrupts, 1) \
	fn(DT_N_S_soc_S_tc_40010000, interrupts, 2) \
	fn(DT_N_S_soc_S_tc_40010000, interrupts, 3) \
	fn(DT_N_S_soc_S_tc_40010000, interrupts, 4) \
	fn(DT_N_S_soc_S_tc_40010000, interrupts, 5)
#define DT_N_S_soc_S_tc_40010000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_40010000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40010000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40010000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40010000, interrupts, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40010000, interrupts, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40010000, interrupts, 5, __VA_ARGS__)
#define DT_N_S_soc_S_tc_40010000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_P_label "TC1"
#define DT_N_S_soc_S_tc_40010000_P_label_STRING_TOKEN TC1
#define DT_N_S_soc_S_tc_40010000_P_label_STRING_UPPER_TOKEN TC1
#define DT_N_S_soc_S_tc_40010000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_40010000, label, 0) \
	fn(DT_N_S_soc_S_tc_40010000, label, 1) \
	fn(DT_N_S_soc_S_tc_40010000, label, 2)
#define DT_N_S_soc_S_tc_40010000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_40010000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40010000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40010000, label, 2, __VA_ARGS__)
#define DT_N_S_soc_S_tc_40010000_P_label_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_P_peripheral_id {26 /* 0x1a */, 27 /* 0x1b */, 28 /* 0x1c */}
#define DT_N_S_soc_S_tc_40010000_P_peripheral_id_IDX_0 26
#define DT_N_S_soc_S_tc_40010000_P_peripheral_id_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_P_peripheral_id_IDX_1 27
#define DT_N_S_soc_S_tc_40010000_P_peripheral_id_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_P_peripheral_id_IDX_2 28
#define DT_N_S_soc_S_tc_40010000_P_peripheral_id_IDX_2_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_P_peripheral_id_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_40010000, peripheral_id, 0) \
	fn(DT_N_S_soc_S_tc_40010000, peripheral_id, 1) \
	fn(DT_N_S_soc_S_tc_40010000, peripheral_id, 2)
#define DT_N_S_soc_S_tc_40010000_P_peripheral_id_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_40010000, peripheral_id, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40010000, peripheral_id, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40010000, peripheral_id, 2, __VA_ARGS__)
#define DT_N_S_soc_S_tc_40010000_P_peripheral_id_LEN 3
#define DT_N_S_soc_S_tc_40010000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_P_nodivclk 0
#define DT_N_S_soc_S_tc_40010000_P_nodivclk_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) 
#define DT_N_S_soc_S_tc_40010000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) 
#define DT_N_S_soc_S_tc_40010000_P_pinctrl_0_LEN 0
#define DT_N_S_soc_S_tc_40010000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_P_status "disabled"
#define DT_N_S_soc_S_tc_40010000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_tc_40010000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_tc_40010000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_tc_40010000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_tc_40010000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_tc_40010000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_40010000, status, 0) \
	fn(DT_N_S_soc_S_tc_40010000, status, 1) \
	fn(DT_N_S_soc_S_tc_40010000, status, 2) \
	fn(DT_N_S_soc_S_tc_40010000, status, 3) \
	fn(DT_N_S_soc_S_tc_40010000, status, 4) \
	fn(DT_N_S_soc_S_tc_40010000, status, 5) \
	fn(DT_N_S_soc_S_tc_40010000, status, 6) \
	fn(DT_N_S_soc_S_tc_40010000, status, 7)
#define DT_N_S_soc_S_tc_40010000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_40010000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40010000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40010000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40010000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40010000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40010000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40010000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40010000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_tc_40010000_P_status_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_P_compatible {"atmel,sam-tc"}
#define DT_N_S_soc_S_tc_40010000_P_compatible_IDX_0 "atmel,sam-tc"
#define DT_N_S_soc_S_tc_40010000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_40010000, compatible, 0)
#define DT_N_S_soc_S_tc_40010000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_40010000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tc_40010000_P_compatible_LEN 1
#define DT_N_S_soc_S_tc_40010000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_tc_40010000_P_wakeup_source 0
#define DT_N_S_soc_S_tc_40010000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/tc@40014000
 *
 * Node identifier: DT_N_S_soc_S_tc_40014000
 *
 * Binding (compatible = atmel,sam-tc):
 *   $ZEPHYR_BASE/dts/bindings/timer/atmel,sam-tc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_tc_40014000_PATH "/soc/tc@40014000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_tc_40014000_FULL_NAME "tc@40014000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_tc_40014000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_tc_40014000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_tc_40014000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_tc_40014000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_tc_40014000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_tc_40014000_ORD 48

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_tc_40014000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_tc_40014000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_tc_40014000_EXISTS 1
#define DT_N_INST_2_atmel_sam_tc DT_N_S_soc_S_tc_40014000
#define DT_N_NODELABEL_tc2       DT_N_S_soc_S_tc_40014000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_tc_40014000_REG_NUM 1
#define DT_N_S_soc_S_tc_40014000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_REG_IDX_0_VAL_ADDRESS 1073823744 /* 0x40014000 */
#define DT_N_S_soc_S_tc_40014000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_tc_40014000_RANGES_NUM 0
#define DT_N_S_soc_S_tc_40014000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_tc_40014000_IRQ_NUM 3
#define DT_N_S_soc_S_tc_40014000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_IRQ_IDX_0_VAL_irq 47
#define DT_N_S_soc_S_tc_40014000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_tc_40014000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_IRQ_IDX_1_VAL_irq 48
#define DT_N_S_soc_S_tc_40014000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_tc_40014000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_IRQ_IDX_2_VAL_irq 49
#define DT_N_S_soc_S_tc_40014000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_tc_40014000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_COMPAT_MATCHES_atmel_sam_tc 1
#define DT_N_S_soc_S_tc_40014000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_tc_40014000_PINCTRL_NUM 1
#define DT_N_S_soc_S_tc_40014000_PINCTRL_IDX_0_EXISTS 1

/* Generic property macros: */
#define DT_N_S_soc_S_tc_40014000_P_reg {1073823744 /* 0x40014000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_tc_40014000_P_reg_IDX_0 1073823744
#define DT_N_S_soc_S_tc_40014000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_P_reg_IDX_1 256
#define DT_N_S_soc_S_tc_40014000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_40014000, reg, 0) \
	fn(DT_N_S_soc_S_tc_40014000, reg, 1)
#define DT_N_S_soc_S_tc_40014000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_40014000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40014000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_tc_40014000_P_reg_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_P_interrupts {47 /* 0x2f */, 0 /* 0x0 */, 48 /* 0x30 */, 0 /* 0x0 */, 49 /* 0x31 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_tc_40014000_P_interrupts_IDX_0 47
#define DT_N_S_soc_S_tc_40014000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_tc_40014000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_P_interrupts_IDX_2 48
#define DT_N_S_soc_S_tc_40014000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_tc_40014000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_P_interrupts_IDX_4 49
#define DT_N_S_soc_S_tc_40014000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_tc_40014000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_40014000, interrupts, 0) \
	fn(DT_N_S_soc_S_tc_40014000, interrupts, 1) \
	fn(DT_N_S_soc_S_tc_40014000, interrupts, 2) \
	fn(DT_N_S_soc_S_tc_40014000, interrupts, 3) \
	fn(DT_N_S_soc_S_tc_40014000, interrupts, 4) \
	fn(DT_N_S_soc_S_tc_40014000, interrupts, 5)
#define DT_N_S_soc_S_tc_40014000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_40014000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40014000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40014000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40014000, interrupts, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40014000, interrupts, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40014000, interrupts, 5, __VA_ARGS__)
#define DT_N_S_soc_S_tc_40014000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_P_label "TC2"
#define DT_N_S_soc_S_tc_40014000_P_label_STRING_TOKEN TC2
#define DT_N_S_soc_S_tc_40014000_P_label_STRING_UPPER_TOKEN TC2
#define DT_N_S_soc_S_tc_40014000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_40014000, label, 0) \
	fn(DT_N_S_soc_S_tc_40014000, label, 1) \
	fn(DT_N_S_soc_S_tc_40014000, label, 2)
#define DT_N_S_soc_S_tc_40014000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_40014000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40014000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40014000, label, 2, __VA_ARGS__)
#define DT_N_S_soc_S_tc_40014000_P_label_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_P_peripheral_id {47 /* 0x2f */, 48 /* 0x30 */, 49 /* 0x31 */}
#define DT_N_S_soc_S_tc_40014000_P_peripheral_id_IDX_0 47
#define DT_N_S_soc_S_tc_40014000_P_peripheral_id_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_P_peripheral_id_IDX_1 48
#define DT_N_S_soc_S_tc_40014000_P_peripheral_id_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_P_peripheral_id_IDX_2 49
#define DT_N_S_soc_S_tc_40014000_P_peripheral_id_IDX_2_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_P_peripheral_id_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_40014000, peripheral_id, 0) \
	fn(DT_N_S_soc_S_tc_40014000, peripheral_id, 1) \
	fn(DT_N_S_soc_S_tc_40014000, peripheral_id, 2)
#define DT_N_S_soc_S_tc_40014000_P_peripheral_id_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_40014000, peripheral_id, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40014000, peripheral_id, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40014000, peripheral_id, 2, __VA_ARGS__)
#define DT_N_S_soc_S_tc_40014000_P_peripheral_id_LEN 3
#define DT_N_S_soc_S_tc_40014000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_P_nodivclk 0
#define DT_N_S_soc_S_tc_40014000_P_nodivclk_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) 
#define DT_N_S_soc_S_tc_40014000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) 
#define DT_N_S_soc_S_tc_40014000_P_pinctrl_0_LEN 0
#define DT_N_S_soc_S_tc_40014000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_P_status "disabled"
#define DT_N_S_soc_S_tc_40014000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_tc_40014000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_tc_40014000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_tc_40014000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_tc_40014000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_tc_40014000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_40014000, status, 0) \
	fn(DT_N_S_soc_S_tc_40014000, status, 1) \
	fn(DT_N_S_soc_S_tc_40014000, status, 2) \
	fn(DT_N_S_soc_S_tc_40014000, status, 3) \
	fn(DT_N_S_soc_S_tc_40014000, status, 4) \
	fn(DT_N_S_soc_S_tc_40014000, status, 5) \
	fn(DT_N_S_soc_S_tc_40014000, status, 6) \
	fn(DT_N_S_soc_S_tc_40014000, status, 7)
#define DT_N_S_soc_S_tc_40014000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_40014000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40014000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40014000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40014000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40014000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40014000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40014000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40014000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_tc_40014000_P_status_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_P_compatible {"atmel,sam-tc"}
#define DT_N_S_soc_S_tc_40014000_P_compatible_IDX_0 "atmel,sam-tc"
#define DT_N_S_soc_S_tc_40014000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_40014000, compatible, 0)
#define DT_N_S_soc_S_tc_40014000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_40014000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tc_40014000_P_compatible_LEN 1
#define DT_N_S_soc_S_tc_40014000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_tc_40014000_P_wakeup_source 0
#define DT_N_S_soc_S_tc_40014000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/tc@40054000
 *
 * Node identifier: DT_N_S_soc_S_tc_40054000
 *
 * Binding (compatible = atmel,sam-tc):
 *   $ZEPHYR_BASE/dts/bindings/timer/atmel,sam-tc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_tc_40054000_PATH "/soc/tc@40054000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_tc_40054000_FULL_NAME "tc@40054000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_tc_40054000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_tc_40054000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_tc_40054000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_tc_40054000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_tc_40054000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_tc_40054000_ORD 49

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_tc_40054000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_tc_40054000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_tc_40054000_EXISTS 1
#define DT_N_INST_3_atmel_sam_tc DT_N_S_soc_S_tc_40054000
#define DT_N_NODELABEL_tc3       DT_N_S_soc_S_tc_40054000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_tc_40054000_REG_NUM 1
#define DT_N_S_soc_S_tc_40054000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_REG_IDX_0_VAL_ADDRESS 1074085888 /* 0x40054000 */
#define DT_N_S_soc_S_tc_40054000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_tc_40054000_RANGES_NUM 0
#define DT_N_S_soc_S_tc_40054000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_tc_40054000_IRQ_NUM 3
#define DT_N_S_soc_S_tc_40054000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_IRQ_IDX_0_VAL_irq 50
#define DT_N_S_soc_S_tc_40054000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_tc_40054000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_IRQ_IDX_1_VAL_irq 51
#define DT_N_S_soc_S_tc_40054000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_tc_40054000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_IRQ_IDX_2_VAL_irq 52
#define DT_N_S_soc_S_tc_40054000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_tc_40054000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_COMPAT_MATCHES_atmel_sam_tc 1
#define DT_N_S_soc_S_tc_40054000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_tc_40054000_PINCTRL_NUM 1
#define DT_N_S_soc_S_tc_40054000_PINCTRL_IDX_0_EXISTS 1

/* Generic property macros: */
#define DT_N_S_soc_S_tc_40054000_P_reg {1074085888 /* 0x40054000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_tc_40054000_P_reg_IDX_0 1074085888
#define DT_N_S_soc_S_tc_40054000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_P_reg_IDX_1 256
#define DT_N_S_soc_S_tc_40054000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_40054000, reg, 0) \
	fn(DT_N_S_soc_S_tc_40054000, reg, 1)
#define DT_N_S_soc_S_tc_40054000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_40054000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40054000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_tc_40054000_P_reg_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_P_interrupts {50 /* 0x32 */, 0 /* 0x0 */, 51 /* 0x33 */, 0 /* 0x0 */, 52 /* 0x34 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_tc_40054000_P_interrupts_IDX_0 50
#define DT_N_S_soc_S_tc_40054000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_tc_40054000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_P_interrupts_IDX_2 51
#define DT_N_S_soc_S_tc_40054000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_tc_40054000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_P_interrupts_IDX_4 52
#define DT_N_S_soc_S_tc_40054000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_tc_40054000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_40054000, interrupts, 0) \
	fn(DT_N_S_soc_S_tc_40054000, interrupts, 1) \
	fn(DT_N_S_soc_S_tc_40054000, interrupts, 2) \
	fn(DT_N_S_soc_S_tc_40054000, interrupts, 3) \
	fn(DT_N_S_soc_S_tc_40054000, interrupts, 4) \
	fn(DT_N_S_soc_S_tc_40054000, interrupts, 5)
#define DT_N_S_soc_S_tc_40054000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_40054000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40054000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40054000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40054000, interrupts, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40054000, interrupts, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40054000, interrupts, 5, __VA_ARGS__)
#define DT_N_S_soc_S_tc_40054000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_P_label "TC3"
#define DT_N_S_soc_S_tc_40054000_P_label_STRING_TOKEN TC3
#define DT_N_S_soc_S_tc_40054000_P_label_STRING_UPPER_TOKEN TC3
#define DT_N_S_soc_S_tc_40054000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_40054000, label, 0) \
	fn(DT_N_S_soc_S_tc_40054000, label, 1) \
	fn(DT_N_S_soc_S_tc_40054000, label, 2)
#define DT_N_S_soc_S_tc_40054000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_40054000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40054000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40054000, label, 2, __VA_ARGS__)
#define DT_N_S_soc_S_tc_40054000_P_label_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_P_peripheral_id {50 /* 0x32 */, 51 /* 0x33 */, 52 /* 0x34 */}
#define DT_N_S_soc_S_tc_40054000_P_peripheral_id_IDX_0 50
#define DT_N_S_soc_S_tc_40054000_P_peripheral_id_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_P_peripheral_id_IDX_1 51
#define DT_N_S_soc_S_tc_40054000_P_peripheral_id_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_P_peripheral_id_IDX_2 52
#define DT_N_S_soc_S_tc_40054000_P_peripheral_id_IDX_2_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_P_peripheral_id_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_40054000, peripheral_id, 0) \
	fn(DT_N_S_soc_S_tc_40054000, peripheral_id, 1) \
	fn(DT_N_S_soc_S_tc_40054000, peripheral_id, 2)
#define DT_N_S_soc_S_tc_40054000_P_peripheral_id_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_40054000, peripheral_id, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40054000, peripheral_id, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40054000, peripheral_id, 2, __VA_ARGS__)
#define DT_N_S_soc_S_tc_40054000_P_peripheral_id_LEN 3
#define DT_N_S_soc_S_tc_40054000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_P_nodivclk 0
#define DT_N_S_soc_S_tc_40054000_P_nodivclk_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) 
#define DT_N_S_soc_S_tc_40054000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) 
#define DT_N_S_soc_S_tc_40054000_P_pinctrl_0_LEN 0
#define DT_N_S_soc_S_tc_40054000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_P_status "disabled"
#define DT_N_S_soc_S_tc_40054000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_tc_40054000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_tc_40054000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_tc_40054000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_tc_40054000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_tc_40054000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_40054000, status, 0) \
	fn(DT_N_S_soc_S_tc_40054000, status, 1) \
	fn(DT_N_S_soc_S_tc_40054000, status, 2) \
	fn(DT_N_S_soc_S_tc_40054000, status, 3) \
	fn(DT_N_S_soc_S_tc_40054000, status, 4) \
	fn(DT_N_S_soc_S_tc_40054000, status, 5) \
	fn(DT_N_S_soc_S_tc_40054000, status, 6) \
	fn(DT_N_S_soc_S_tc_40054000, status, 7)
#define DT_N_S_soc_S_tc_40054000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_40054000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40054000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40054000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40054000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40054000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40054000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40054000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tc_40054000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_tc_40054000_P_status_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_P_compatible {"atmel,sam-tc"}
#define DT_N_S_soc_S_tc_40054000_P_compatible_IDX_0 "atmel,sam-tc"
#define DT_N_S_soc_S_tc_40054000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tc_40054000, compatible, 0)
#define DT_N_S_soc_S_tc_40054000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tc_40054000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tc_40054000_P_compatible_LEN 1
#define DT_N_S_soc_S_tc_40054000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_tc_40054000_P_wakeup_source 0
#define DT_N_S_soc_S_tc_40054000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 50

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	8, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv7m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv7m_systick 1
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv7m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, reg, 0) \
	fn(DT_N_S_soc_S_timer_e000e010, reg, 1)
#define DT_N_S_soc_S_timer_e000e010_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timer_e000e010, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa10a_uart0_utxd0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_PATH "/soc/pinctrl@400e0e00/pa10a_uart0_utxd0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_FULL_NAME "pa10a_uart0_utxd0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_ORD 51

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_SUPPORTS_ORDS \
	53, /* /soc/uart@400e0800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_EXISTS 1
#define DT_N_NODELABEL_pa10a_uart0_utxd0 DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_atmel_pins_IDX_0_VAL_pin 10
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa9a_uart0_urxd0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_PATH "/soc/pinctrl@400e0e00/pa9a_uart0_urxd0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_FULL_NAME "pa9a_uart0_urxd0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_ORD 52

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_SUPPORTS_ORDS \
	53, /* /soc/uart@400e0800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_EXISTS 1
#define DT_N_NODELABEL_pa9a_uart0_urxd0 DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_atmel_pins_IDX_0_VAL_pin 9
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/uart@400e0800
 *
 * Node identifier: DT_N_S_soc_S_uart_400e0800
 *
 * Binding (compatible = atmel,sam-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/atmel,sam-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_400e0800_PATH "/soc/uart@400e0800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_400e0800_FULL_NAME "uart@400e0800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_400e0800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_uart_400e0800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_400e0800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_400e0800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_400e0800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_400e0800_ORD 53

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_400e0800_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	51, /* /soc/pinctrl@400e0e00/pa10a_uart0_utxd0 */ \
	52, /* /soc/pinctrl@400e0e00/pa9a_uart0_urxd0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_400e0800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_400e0800_EXISTS 1
#define DT_N_INST_0_atmel_sam_uart DT_N_S_soc_S_uart_400e0800
#define DT_N_NODELABEL_uart0       DT_N_S_soc_S_uart_400e0800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_400e0800_REG_NUM 1
#define DT_N_S_soc_S_uart_400e0800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_REG_IDX_0_VAL_ADDRESS 1074661376 /* 0x400e0800 */
#define DT_N_S_soc_S_uart_400e0800_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_uart_400e0800_RANGES_NUM 0
#define DT_N_S_soc_S_uart_400e0800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_400e0800_IRQ_NUM 1
#define DT_N_S_soc_S_uart_400e0800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_IRQ_IDX_0_VAL_irq 7
#define DT_N_S_soc_S_uart_400e0800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_uart_400e0800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_COMPAT_MATCHES_atmel_sam_uart 1
#define DT_N_S_soc_S_uart_400e0800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_400e0800_PINCTRL_NUM 1
#define DT_N_S_soc_S_uart_400e0800_PINCTRL_IDX_0_EXISTS 1

/* Generic property macros: */
#define DT_N_S_soc_S_uart_400e0800_P_reg {1074661376 /* 0x400e0800 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_uart_400e0800_P_reg_IDX_0 1074661376
#define DT_N_S_soc_S_uart_400e0800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_P_reg_IDX_1 256
#define DT_N_S_soc_S_uart_400e0800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e0800, reg, 0) \
	fn(DT_N_S_soc_S_uart_400e0800, reg, 1)
#define DT_N_S_soc_S_uart_400e0800_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e0800, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0800, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e0800_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_P_interrupts {7 /* 0x7 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_uart_400e0800_P_interrupts_IDX_0 7
#define DT_N_S_soc_S_uart_400e0800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_uart_400e0800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e0800, interrupts, 0) \
	fn(DT_N_S_soc_S_uart_400e0800, interrupts, 1)
#define DT_N_S_soc_S_uart_400e0800_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e0800, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0800, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e0800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_P_peripheral_id 7
#define DT_N_S_soc_S_uart_400e0800_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0
#define DT_N_S_soc_S_uart_400e0800_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pa9a_uart0_urxd0
#define DT_N_S_soc_S_uart_400e0800_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0
#define DT_N_S_soc_S_uart_400e0800_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pa10a_uart0_utxd0
#define DT_N_S_soc_S_uart_400e0800_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e0800, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_uart_400e0800, pinctrl_0, 1)
#define DT_N_S_soc_S_uart_400e0800_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e0800, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0800, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e0800_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_uart_400e0800_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_P_current_speed 115200
#define DT_N_S_soc_S_uart_400e0800_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_P_label "UART_0"
#define DT_N_S_soc_S_uart_400e0800_P_label_STRING_TOKEN UART_0
#define DT_N_S_soc_S_uart_400e0800_P_label_STRING_UPPER_TOKEN UART_0
#define DT_N_S_soc_S_uart_400e0800_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e0800, label, 0) \
	fn(DT_N_S_soc_S_uart_400e0800, label, 1) \
	fn(DT_N_S_soc_S_uart_400e0800, label, 2) \
	fn(DT_N_S_soc_S_uart_400e0800, label, 3) \
	fn(DT_N_S_soc_S_uart_400e0800, label, 4) \
	fn(DT_N_S_soc_S_uart_400e0800, label, 5)
#define DT_N_S_soc_S_uart_400e0800_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e0800, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0800, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0800, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0800, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0800, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0800, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e0800_P_label_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_400e0800_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_P_status "okay"
#define DT_N_S_soc_S_uart_400e0800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_uart_400e0800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_uart_400e0800_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_uart_400e0800_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_uart_400e0800_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_uart_400e0800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e0800, status, 0) \
	fn(DT_N_S_soc_S_uart_400e0800, status, 1) \
	fn(DT_N_S_soc_S_uart_400e0800, status, 2) \
	fn(DT_N_S_soc_S_uart_400e0800, status, 3)
#define DT_N_S_soc_S_uart_400e0800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e0800, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0800, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0800, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0800, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e0800_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_P_compatible {"atmel,sam-uart"}
#define DT_N_S_soc_S_uart_400e0800_P_compatible_IDX_0 "atmel,sam-uart"
#define DT_N_S_soc_S_uart_400e0800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e0800, compatible, 0)
#define DT_N_S_soc_S_uart_400e0800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e0800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e0800_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_400e0800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_400e0800_P_wakeup_source 0
#define DT_N_S_soc_S_uart_400e0800_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/uart@400e0a00
 *
 * Node identifier: DT_N_S_soc_S_uart_400e0a00
 *
 * Binding (compatible = atmel,sam-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/atmel,sam-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_400e0a00_PATH "/soc/uart@400e0a00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_400e0a00_FULL_NAME "uart@400e0a00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_400e0a00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_uart_400e0a00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_400e0a00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_400e0a00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_400e0a00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_400e0a00_ORD 54

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_400e0a00_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_400e0a00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_400e0a00_EXISTS 1
#define DT_N_INST_1_atmel_sam_uart DT_N_S_soc_S_uart_400e0a00
#define DT_N_NODELABEL_uart1       DT_N_S_soc_S_uart_400e0a00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_400e0a00_REG_NUM 1
#define DT_N_S_soc_S_uart_400e0a00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e0a00_REG_IDX_0_VAL_ADDRESS 1074661888 /* 0x400e0a00 */
#define DT_N_S_soc_S_uart_400e0a00_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_uart_400e0a00_RANGES_NUM 0
#define DT_N_S_soc_S_uart_400e0a00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_400e0a00_IRQ_NUM 1
#define DT_N_S_soc_S_uart_400e0a00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e0a00_IRQ_IDX_0_VAL_irq 8
#define DT_N_S_soc_S_uart_400e0a00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_400e0a00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e0a00_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_uart_400e0a00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_400e0a00_COMPAT_MATCHES_atmel_sam_uart 1
#define DT_N_S_soc_S_uart_400e0a00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_400e0a00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uart_400e0a00_P_reg {1074661888 /* 0x400e0a00 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_uart_400e0a00_P_reg_IDX_0 1074661888
#define DT_N_S_soc_S_uart_400e0a00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e0a00_P_reg_IDX_1 256
#define DT_N_S_soc_S_uart_400e0a00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400e0a00_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e0a00, reg, 0) \
	fn(DT_N_S_soc_S_uart_400e0a00, reg, 1)
#define DT_N_S_soc_S_uart_400e0a00_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e0a00, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0a00, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e0a00_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_400e0a00_P_interrupts {8 /* 0x8 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_uart_400e0a00_P_interrupts_IDX_0 8
#define DT_N_S_soc_S_uart_400e0a00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e0a00_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_uart_400e0a00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400e0a00_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e0a00, interrupts, 0) \
	fn(DT_N_S_soc_S_uart_400e0a00, interrupts, 1)
#define DT_N_S_soc_S_uart_400e0a00_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e0a00, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0a00, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e0a00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_400e0a00_P_peripheral_id 8
#define DT_N_S_soc_S_uart_400e0a00_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_uart_400e0a00_P_label "UART_1"
#define DT_N_S_soc_S_uart_400e0a00_P_label_STRING_TOKEN UART_1
#define DT_N_S_soc_S_uart_400e0a00_P_label_STRING_UPPER_TOKEN UART_1
#define DT_N_S_soc_S_uart_400e0a00_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e0a00, label, 0) \
	fn(DT_N_S_soc_S_uart_400e0a00, label, 1) \
	fn(DT_N_S_soc_S_uart_400e0a00, label, 2) \
	fn(DT_N_S_soc_S_uart_400e0a00, label, 3) \
	fn(DT_N_S_soc_S_uart_400e0a00, label, 4) \
	fn(DT_N_S_soc_S_uart_400e0a00, label, 5)
#define DT_N_S_soc_S_uart_400e0a00_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e0a00, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0a00, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0a00, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0a00, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0a00, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0a00, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e0a00_P_label_EXISTS 1
#define DT_N_S_soc_S_uart_400e0a00_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_400e0a00_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_400e0a00_P_status "disabled"
#define DT_N_S_soc_S_uart_400e0a00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_uart_400e0a00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_400e0a00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_uart_400e0a00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_uart_400e0a00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_400e0a00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e0a00, status, 0) \
	fn(DT_N_S_soc_S_uart_400e0a00, status, 1) \
	fn(DT_N_S_soc_S_uart_400e0a00, status, 2) \
	fn(DT_N_S_soc_S_uart_400e0a00, status, 3) \
	fn(DT_N_S_soc_S_uart_400e0a00, status, 4) \
	fn(DT_N_S_soc_S_uart_400e0a00, status, 5) \
	fn(DT_N_S_soc_S_uart_400e0a00, status, 6) \
	fn(DT_N_S_soc_S_uart_400e0a00, status, 7)
#define DT_N_S_soc_S_uart_400e0a00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e0a00, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0a00, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0a00, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0a00, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0a00, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0a00, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0a00, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e0a00, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e0a00_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_400e0a00_P_compatible {"atmel,sam-uart"}
#define DT_N_S_soc_S_uart_400e0a00_P_compatible_IDX_0 "atmel,sam-uart"
#define DT_N_S_soc_S_uart_400e0a00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e0a00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e0a00, compatible, 0)
#define DT_N_S_soc_S_uart_400e0a00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e0a00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e0a00_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_400e0a00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_400e0a00_P_wakeup_source 0
#define DT_N_S_soc_S_uart_400e0a00_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/uart@400e1a00
 *
 * Node identifier: DT_N_S_soc_S_uart_400e1a00
 *
 * Binding (compatible = atmel,sam-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/atmel,sam-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_400e1a00_PATH "/soc/uart@400e1a00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_400e1a00_FULL_NAME "uart@400e1a00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_400e1a00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_uart_400e1a00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_400e1a00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_400e1a00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_400e1a00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_400e1a00_ORD 55

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_400e1a00_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_400e1a00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_400e1a00_EXISTS 1
#define DT_N_INST_2_atmel_sam_uart DT_N_S_soc_S_uart_400e1a00
#define DT_N_NODELABEL_uart2       DT_N_S_soc_S_uart_400e1a00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_400e1a00_REG_NUM 1
#define DT_N_S_soc_S_uart_400e1a00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e1a00_REG_IDX_0_VAL_ADDRESS 1074665984 /* 0x400e1a00 */
#define DT_N_S_soc_S_uart_400e1a00_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_uart_400e1a00_RANGES_NUM 0
#define DT_N_S_soc_S_uart_400e1a00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_400e1a00_IRQ_NUM 1
#define DT_N_S_soc_S_uart_400e1a00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e1a00_IRQ_IDX_0_VAL_irq 44
#define DT_N_S_soc_S_uart_400e1a00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_400e1a00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e1a00_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_uart_400e1a00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_400e1a00_COMPAT_MATCHES_atmel_sam_uart 1
#define DT_N_S_soc_S_uart_400e1a00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_400e1a00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uart_400e1a00_P_reg {1074665984 /* 0x400e1a00 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_uart_400e1a00_P_reg_IDX_0 1074665984
#define DT_N_S_soc_S_uart_400e1a00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e1a00_P_reg_IDX_1 256
#define DT_N_S_soc_S_uart_400e1a00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400e1a00_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e1a00, reg, 0) \
	fn(DT_N_S_soc_S_uart_400e1a00, reg, 1)
#define DT_N_S_soc_S_uart_400e1a00_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e1a00, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1a00, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e1a00_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_400e1a00_P_interrupts {44 /* 0x2c */, 1 /* 0x1 */}
#define DT_N_S_soc_S_uart_400e1a00_P_interrupts_IDX_0 44
#define DT_N_S_soc_S_uart_400e1a00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e1a00_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_uart_400e1a00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400e1a00_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e1a00, interrupts, 0) \
	fn(DT_N_S_soc_S_uart_400e1a00, interrupts, 1)
#define DT_N_S_soc_S_uart_400e1a00_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e1a00, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1a00, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e1a00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_400e1a00_P_peripheral_id 44
#define DT_N_S_soc_S_uart_400e1a00_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_uart_400e1a00_P_label "UART_2"
#define DT_N_S_soc_S_uart_400e1a00_P_label_STRING_TOKEN UART_2
#define DT_N_S_soc_S_uart_400e1a00_P_label_STRING_UPPER_TOKEN UART_2
#define DT_N_S_soc_S_uart_400e1a00_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e1a00, label, 0) \
	fn(DT_N_S_soc_S_uart_400e1a00, label, 1) \
	fn(DT_N_S_soc_S_uart_400e1a00, label, 2) \
	fn(DT_N_S_soc_S_uart_400e1a00, label, 3) \
	fn(DT_N_S_soc_S_uart_400e1a00, label, 4) \
	fn(DT_N_S_soc_S_uart_400e1a00, label, 5)
#define DT_N_S_soc_S_uart_400e1a00_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e1a00, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1a00, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1a00, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1a00, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1a00, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1a00, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e1a00_P_label_EXISTS 1
#define DT_N_S_soc_S_uart_400e1a00_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_400e1a00_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_400e1a00_P_status "disabled"
#define DT_N_S_soc_S_uart_400e1a00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_uart_400e1a00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_400e1a00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_uart_400e1a00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_uart_400e1a00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_400e1a00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e1a00, status, 0) \
	fn(DT_N_S_soc_S_uart_400e1a00, status, 1) \
	fn(DT_N_S_soc_S_uart_400e1a00, status, 2) \
	fn(DT_N_S_soc_S_uart_400e1a00, status, 3) \
	fn(DT_N_S_soc_S_uart_400e1a00, status, 4) \
	fn(DT_N_S_soc_S_uart_400e1a00, status, 5) \
	fn(DT_N_S_soc_S_uart_400e1a00, status, 6) \
	fn(DT_N_S_soc_S_uart_400e1a00, status, 7)
#define DT_N_S_soc_S_uart_400e1a00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e1a00, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1a00, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1a00, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1a00, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1a00, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1a00, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1a00, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1a00, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e1a00_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_400e1a00_P_compatible {"atmel,sam-uart"}
#define DT_N_S_soc_S_uart_400e1a00_P_compatible_IDX_0 "atmel,sam-uart"
#define DT_N_S_soc_S_uart_400e1a00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e1a00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e1a00, compatible, 0)
#define DT_N_S_soc_S_uart_400e1a00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e1a00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e1a00_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_400e1a00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_400e1a00_P_wakeup_source 0
#define DT_N_S_soc_S_uart_400e1a00_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/uart@400e1c00
 *
 * Node identifier: DT_N_S_soc_S_uart_400e1c00
 *
 * Binding (compatible = atmel,sam-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/atmel,sam-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_400e1c00_PATH "/soc/uart@400e1c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_400e1c00_FULL_NAME "uart@400e1c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_400e1c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_uart_400e1c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_400e1c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_400e1c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_400e1c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_400e1c00_ORD 56

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_400e1c00_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_400e1c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_400e1c00_EXISTS 1
#define DT_N_INST_3_atmel_sam_uart DT_N_S_soc_S_uart_400e1c00
#define DT_N_NODELABEL_uart3       DT_N_S_soc_S_uart_400e1c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_400e1c00_REG_NUM 1
#define DT_N_S_soc_S_uart_400e1c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e1c00_REG_IDX_0_VAL_ADDRESS 1074666496 /* 0x400e1c00 */
#define DT_N_S_soc_S_uart_400e1c00_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_uart_400e1c00_RANGES_NUM 0
#define DT_N_S_soc_S_uart_400e1c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_400e1c00_IRQ_NUM 1
#define DT_N_S_soc_S_uart_400e1c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e1c00_IRQ_IDX_0_VAL_irq 45
#define DT_N_S_soc_S_uart_400e1c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_400e1c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e1c00_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_uart_400e1c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_400e1c00_COMPAT_MATCHES_atmel_sam_uart 1
#define DT_N_S_soc_S_uart_400e1c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_400e1c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uart_400e1c00_P_reg {1074666496 /* 0x400e1c00 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_uart_400e1c00_P_reg_IDX_0 1074666496
#define DT_N_S_soc_S_uart_400e1c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e1c00_P_reg_IDX_1 256
#define DT_N_S_soc_S_uart_400e1c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400e1c00_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e1c00, reg, 0) \
	fn(DT_N_S_soc_S_uart_400e1c00, reg, 1)
#define DT_N_S_soc_S_uart_400e1c00_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e1c00, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1c00, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e1c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_400e1c00_P_interrupts {45 /* 0x2d */, 1 /* 0x1 */}
#define DT_N_S_soc_S_uart_400e1c00_P_interrupts_IDX_0 45
#define DT_N_S_soc_S_uart_400e1c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e1c00_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_uart_400e1c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400e1c00_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e1c00, interrupts, 0) \
	fn(DT_N_S_soc_S_uart_400e1c00, interrupts, 1)
#define DT_N_S_soc_S_uart_400e1c00_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e1c00, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1c00, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e1c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_400e1c00_P_peripheral_id 45
#define DT_N_S_soc_S_uart_400e1c00_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_uart_400e1c00_P_label "UART_3"
#define DT_N_S_soc_S_uart_400e1c00_P_label_STRING_TOKEN UART_3
#define DT_N_S_soc_S_uart_400e1c00_P_label_STRING_UPPER_TOKEN UART_3
#define DT_N_S_soc_S_uart_400e1c00_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e1c00, label, 0) \
	fn(DT_N_S_soc_S_uart_400e1c00, label, 1) \
	fn(DT_N_S_soc_S_uart_400e1c00, label, 2) \
	fn(DT_N_S_soc_S_uart_400e1c00, label, 3) \
	fn(DT_N_S_soc_S_uart_400e1c00, label, 4) \
	fn(DT_N_S_soc_S_uart_400e1c00, label, 5)
#define DT_N_S_soc_S_uart_400e1c00_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e1c00, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1c00, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1c00, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1c00, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1c00, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1c00, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e1c00_P_label_EXISTS 1
#define DT_N_S_soc_S_uart_400e1c00_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_400e1c00_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_400e1c00_P_status "disabled"
#define DT_N_S_soc_S_uart_400e1c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_uart_400e1c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_400e1c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_uart_400e1c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_uart_400e1c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_400e1c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e1c00, status, 0) \
	fn(DT_N_S_soc_S_uart_400e1c00, status, 1) \
	fn(DT_N_S_soc_S_uart_400e1c00, status, 2) \
	fn(DT_N_S_soc_S_uart_400e1c00, status, 3) \
	fn(DT_N_S_soc_S_uart_400e1c00, status, 4) \
	fn(DT_N_S_soc_S_uart_400e1c00, status, 5) \
	fn(DT_N_S_soc_S_uart_400e1c00, status, 6) \
	fn(DT_N_S_soc_S_uart_400e1c00, status, 7)
#define DT_N_S_soc_S_uart_400e1c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e1c00, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1c00, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1c00, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1c00, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1c00, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1c00, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1c00, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1c00, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e1c00_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_400e1c00_P_compatible {"atmel,sam-uart"}
#define DT_N_S_soc_S_uart_400e1c00_P_compatible_IDX_0 "atmel,sam-uart"
#define DT_N_S_soc_S_uart_400e1c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e1c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e1c00, compatible, 0)
#define DT_N_S_soc_S_uart_400e1c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e1c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e1c00_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_400e1c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_400e1c00_P_wakeup_source 0
#define DT_N_S_soc_S_uart_400e1c00_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/uart@400e1e00
 *
 * Node identifier: DT_N_S_soc_S_uart_400e1e00
 *
 * Binding (compatible = atmel,sam-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/atmel,sam-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_400e1e00_PATH "/soc/uart@400e1e00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_400e1e00_FULL_NAME "uart@400e1e00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_400e1e00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_uart_400e1e00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_400e1e00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_400e1e00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_400e1e00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_400e1e00_ORD 57

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_400e1e00_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_400e1e00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_400e1e00_EXISTS 1
#define DT_N_INST_4_atmel_sam_uart DT_N_S_soc_S_uart_400e1e00
#define DT_N_NODELABEL_uart4       DT_N_S_soc_S_uart_400e1e00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_400e1e00_REG_NUM 1
#define DT_N_S_soc_S_uart_400e1e00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e1e00_REG_IDX_0_VAL_ADDRESS 1074667008 /* 0x400e1e00 */
#define DT_N_S_soc_S_uart_400e1e00_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_uart_400e1e00_RANGES_NUM 0
#define DT_N_S_soc_S_uart_400e1e00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_400e1e00_IRQ_NUM 1
#define DT_N_S_soc_S_uart_400e1e00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e1e00_IRQ_IDX_0_VAL_irq 46
#define DT_N_S_soc_S_uart_400e1e00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_400e1e00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e1e00_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_uart_400e1e00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_400e1e00_COMPAT_MATCHES_atmel_sam_uart 1
#define DT_N_S_soc_S_uart_400e1e00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_400e1e00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uart_400e1e00_P_reg {1074667008 /* 0x400e1e00 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_uart_400e1e00_P_reg_IDX_0 1074667008
#define DT_N_S_soc_S_uart_400e1e00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e1e00_P_reg_IDX_1 256
#define DT_N_S_soc_S_uart_400e1e00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400e1e00_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e1e00, reg, 0) \
	fn(DT_N_S_soc_S_uart_400e1e00, reg, 1)
#define DT_N_S_soc_S_uart_400e1e00_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e1e00, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1e00, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e1e00_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_400e1e00_P_interrupts {46 /* 0x2e */, 1 /* 0x1 */}
#define DT_N_S_soc_S_uart_400e1e00_P_interrupts_IDX_0 46
#define DT_N_S_soc_S_uart_400e1e00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e1e00_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_uart_400e1e00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_400e1e00_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e1e00, interrupts, 0) \
	fn(DT_N_S_soc_S_uart_400e1e00, interrupts, 1)
#define DT_N_S_soc_S_uart_400e1e00_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e1e00, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1e00, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e1e00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_400e1e00_P_peripheral_id 46
#define DT_N_S_soc_S_uart_400e1e00_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_uart_400e1e00_P_label "UART_4"
#define DT_N_S_soc_S_uart_400e1e00_P_label_STRING_TOKEN UART_4
#define DT_N_S_soc_S_uart_400e1e00_P_label_STRING_UPPER_TOKEN UART_4
#define DT_N_S_soc_S_uart_400e1e00_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e1e00, label, 0) \
	fn(DT_N_S_soc_S_uart_400e1e00, label, 1) \
	fn(DT_N_S_soc_S_uart_400e1e00, label, 2) \
	fn(DT_N_S_soc_S_uart_400e1e00, label, 3) \
	fn(DT_N_S_soc_S_uart_400e1e00, label, 4) \
	fn(DT_N_S_soc_S_uart_400e1e00, label, 5)
#define DT_N_S_soc_S_uart_400e1e00_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e1e00, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1e00, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1e00, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1e00, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1e00, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1e00, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e1e00_P_label_EXISTS 1
#define DT_N_S_soc_S_uart_400e1e00_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_400e1e00_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_400e1e00_P_status "disabled"
#define DT_N_S_soc_S_uart_400e1e00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_uart_400e1e00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_400e1e00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_uart_400e1e00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_uart_400e1e00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_400e1e00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e1e00, status, 0) \
	fn(DT_N_S_soc_S_uart_400e1e00, status, 1) \
	fn(DT_N_S_soc_S_uart_400e1e00, status, 2) \
	fn(DT_N_S_soc_S_uart_400e1e00, status, 3) \
	fn(DT_N_S_soc_S_uart_400e1e00, status, 4) \
	fn(DT_N_S_soc_S_uart_400e1e00, status, 5) \
	fn(DT_N_S_soc_S_uart_400e1e00, status, 6) \
	fn(DT_N_S_soc_S_uart_400e1e00, status, 7)
#define DT_N_S_soc_S_uart_400e1e00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e1e00, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1e00, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1e00, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1e00, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1e00, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1e00, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1e00, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_400e1e00, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e1e00_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_400e1e00_P_compatible {"atmel,sam-uart"}
#define DT_N_S_soc_S_uart_400e1e00_P_compatible_IDX_0 "atmel,sam-uart"
#define DT_N_S_soc_S_uart_400e1e00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_400e1e00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_400e1e00, compatible, 0)
#define DT_N_S_soc_S_uart_400e1e00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_400e1e00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_400e1e00_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_400e1e00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_400e1e00_P_wakeup_source 0
#define DT_N_S_soc_S_uart_400e1e00_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pb0c_usart0_rxd0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_PATH "/soc/pinctrl@400e0e00/pb0c_usart0_rxd0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_FULL_NAME "pb0c_usart0_rxd0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_ORD 58

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	21, /* /soc/pinctrl@400e0e00/gpio@400e1000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_SUPPORTS_ORDS \
	60, /* /soc/usart@40024000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_EXISTS 1
#define DT_N_NODELABEL_pb0c_usart0_rxd0 DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_atmel_pins_IDX_0_VAL_pin 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pb1c_usart0_txd0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_PATH "/soc/pinctrl@400e0e00/pb1c_usart0_txd0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_FULL_NAME "pb1c_usart0_txd0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_ORD 59

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	21, /* /soc/pinctrl@400e0e00/gpio@400e1000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_SUPPORTS_ORDS \
	60, /* /soc/usart@40024000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_EXISTS 1
#define DT_N_NODELABEL_pb1c_usart0_txd0 DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_atmel_pins_IDX_0_VAL_pin 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/usart@40024000
 *
 * Node identifier: DT_N_S_soc_S_usart_40024000
 *
 * Binding (compatible = atmel,sam-usart):
 *   $ZEPHYR_BASE/dts/bindings/serial/atmel,sam-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_usart_40024000_PATH "/soc/usart@40024000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_usart_40024000_FULL_NAME "usart@40024000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_usart_40024000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_usart_40024000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_usart_40024000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_usart_40024000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_usart_40024000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_usart_40024000_ORD 60

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_usart_40024000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	58, /* /soc/pinctrl@400e0e00/pb0c_usart0_rxd0 */ \
	59, /* /soc/pinctrl@400e0e00/pb1c_usart0_txd0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_usart_40024000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usart_40024000_EXISTS 1
#define DT_N_INST_0_atmel_sam_usart DT_N_S_soc_S_usart_40024000
#define DT_N_NODELABEL_usart0       DT_N_S_soc_S_usart_40024000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_usart_40024000_REG_NUM 1
#define DT_N_S_soc_S_usart_40024000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_40024000_REG_IDX_0_VAL_ADDRESS 1073889280 /* 0x40024000 */
#define DT_N_S_soc_S_usart_40024000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_usart_40024000_RANGES_NUM 0
#define DT_N_S_soc_S_usart_40024000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_usart_40024000_IRQ_NUM 1
#define DT_N_S_soc_S_usart_40024000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_40024000_IRQ_IDX_0_VAL_irq 13
#define DT_N_S_soc_S_usart_40024000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usart_40024000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_40024000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_usart_40024000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usart_40024000_COMPAT_MATCHES_atmel_sam_usart 1
#define DT_N_S_soc_S_usart_40024000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_usart_40024000_PINCTRL_NUM 1
#define DT_N_S_soc_S_usart_40024000_PINCTRL_IDX_0_EXISTS 1

/* Generic property macros: */
#define DT_N_S_soc_S_usart_40024000_P_reg {1073889280 /* 0x40024000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_usart_40024000_P_reg_IDX_0 1073889280
#define DT_N_S_soc_S_usart_40024000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_40024000_P_reg_IDX_1 256
#define DT_N_S_soc_S_usart_40024000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usart_40024000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usart_40024000, reg, 0) \
	fn(DT_N_S_soc_S_usart_40024000, reg, 1)
#define DT_N_S_soc_S_usart_40024000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usart_40024000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40024000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usart_40024000_P_reg_EXISTS 1
#define DT_N_S_soc_S_usart_40024000_P_interrupts {13 /* 0xd */, 0 /* 0x0 */}
#define DT_N_S_soc_S_usart_40024000_P_interrupts_IDX_0 13
#define DT_N_S_soc_S_usart_40024000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_40024000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_usart_40024000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usart_40024000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usart_40024000, interrupts, 0) \
	fn(DT_N_S_soc_S_usart_40024000, interrupts, 1)
#define DT_N_S_soc_S_usart_40024000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usart_40024000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40024000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usart_40024000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_usart_40024000_P_peripheral_id 13
#define DT_N_S_soc_S_usart_40024000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_usart_40024000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0
#define DT_N_S_soc_S_usart_40024000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pb0c_usart0_rxd0
#define DT_N_S_soc_S_usart_40024000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_40024000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0
#define DT_N_S_soc_S_usart_40024000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pb1c_usart0_txd0
#define DT_N_S_soc_S_usart_40024000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usart_40024000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usart_40024000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_usart_40024000, pinctrl_0, 1)
#define DT_N_S_soc_S_usart_40024000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usart_40024000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40024000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usart_40024000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_usart_40024000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_usart_40024000_P_label "USART_0"
#define DT_N_S_soc_S_usart_40024000_P_label_STRING_TOKEN USART_0
#define DT_N_S_soc_S_usart_40024000_P_label_STRING_UPPER_TOKEN USART_0
#define DT_N_S_soc_S_usart_40024000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usart_40024000, label, 0) \
	fn(DT_N_S_soc_S_usart_40024000, label, 1) \
	fn(DT_N_S_soc_S_usart_40024000, label, 2) \
	fn(DT_N_S_soc_S_usart_40024000, label, 3) \
	fn(DT_N_S_soc_S_usart_40024000, label, 4) \
	fn(DT_N_S_soc_S_usart_40024000, label, 5) \
	fn(DT_N_S_soc_S_usart_40024000, label, 6)
#define DT_N_S_soc_S_usart_40024000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usart_40024000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40024000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40024000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40024000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40024000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40024000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40024000, label, 6, __VA_ARGS__)
#define DT_N_S_soc_S_usart_40024000_P_label_EXISTS 1
#define DT_N_S_soc_S_usart_40024000_P_hw_flow_control 0
#define DT_N_S_soc_S_usart_40024000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_usart_40024000_P_status "disabled"
#define DT_N_S_soc_S_usart_40024000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_usart_40024000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_usart_40024000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_usart_40024000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_usart_40024000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_usart_40024000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usart_40024000, status, 0) \
	fn(DT_N_S_soc_S_usart_40024000, status, 1) \
	fn(DT_N_S_soc_S_usart_40024000, status, 2) \
	fn(DT_N_S_soc_S_usart_40024000, status, 3) \
	fn(DT_N_S_soc_S_usart_40024000, status, 4) \
	fn(DT_N_S_soc_S_usart_40024000, status, 5) \
	fn(DT_N_S_soc_S_usart_40024000, status, 6) \
	fn(DT_N_S_soc_S_usart_40024000, status, 7)
#define DT_N_S_soc_S_usart_40024000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usart_40024000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40024000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40024000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40024000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40024000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40024000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40024000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40024000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_usart_40024000_P_status_EXISTS 1
#define DT_N_S_soc_S_usart_40024000_P_compatible {"atmel,sam-usart"}
#define DT_N_S_soc_S_usart_40024000_P_compatible_IDX_0 "atmel,sam-usart"
#define DT_N_S_soc_S_usart_40024000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_40024000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usart_40024000, compatible, 0)
#define DT_N_S_soc_S_usart_40024000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usart_40024000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usart_40024000_P_compatible_LEN 1
#define DT_N_S_soc_S_usart_40024000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usart_40024000_P_wakeup_source 0
#define DT_N_S_soc_S_usart_40024000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa21a_usart1_rxd1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_PATH "/soc/pinctrl@400e0e00/pa21a_usart1_rxd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_FULL_NAME "pa21a_usart1_rxd1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_ORD 61

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_SUPPORTS_ORDS \
	63, /* /soc/usart@40028000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_EXISTS 1
#define DT_N_NODELABEL_pa21a_usart1_rxd1 DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_atmel_pins_IDX_0_VAL_pin 21
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pb4d_usart1_txd1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_PATH "/soc/pinctrl@400e0e00/pb4d_usart1_txd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_FULL_NAME "pb4d_usart1_txd1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_ORD 62

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	21, /* /soc/pinctrl@400e0e00/gpio@400e1000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_SUPPORTS_ORDS \
	63, /* /soc/usart@40028000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_EXISTS 1
#define DT_N_NODELABEL_pb4d_usart1_txd1 DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_atmel_pins_IDX_0_VAL_pin 4
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_atmel_pins_IDX_0_VAL_peripheral 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/usart@40028000
 *
 * Node identifier: DT_N_S_soc_S_usart_40028000
 *
 * Binding (compatible = atmel,sam-usart):
 *   $ZEPHYR_BASE/dts/bindings/serial/atmel,sam-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_usart_40028000_PATH "/soc/usart@40028000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_usart_40028000_FULL_NAME "usart@40028000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_usart_40028000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_usart_40028000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_usart_40028000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_usart_40028000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_usart_40028000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_usart_40028000_ORD 63

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_usart_40028000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	61, /* /soc/pinctrl@400e0e00/pa21a_usart1_rxd1 */ \
	62, /* /soc/pinctrl@400e0e00/pb4d_usart1_txd1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_usart_40028000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usart_40028000_EXISTS 1
#define DT_N_INST_1_atmel_sam_usart DT_N_S_soc_S_usart_40028000
#define DT_N_NODELABEL_usart1       DT_N_S_soc_S_usart_40028000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_usart_40028000_REG_NUM 1
#define DT_N_S_soc_S_usart_40028000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_40028000_REG_IDX_0_VAL_ADDRESS 1073905664 /* 0x40028000 */
#define DT_N_S_soc_S_usart_40028000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_usart_40028000_RANGES_NUM 0
#define DT_N_S_soc_S_usart_40028000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_usart_40028000_IRQ_NUM 1
#define DT_N_S_soc_S_usart_40028000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_40028000_IRQ_IDX_0_VAL_irq 14
#define DT_N_S_soc_S_usart_40028000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usart_40028000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_40028000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_usart_40028000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usart_40028000_COMPAT_MATCHES_atmel_sam_usart 1
#define DT_N_S_soc_S_usart_40028000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_usart_40028000_PINCTRL_NUM 1
#define DT_N_S_soc_S_usart_40028000_PINCTRL_IDX_0_EXISTS 1

/* Generic property macros: */
#define DT_N_S_soc_S_usart_40028000_P_reg {1073905664 /* 0x40028000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_usart_40028000_P_reg_IDX_0 1073905664
#define DT_N_S_soc_S_usart_40028000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_40028000_P_reg_IDX_1 256
#define DT_N_S_soc_S_usart_40028000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usart_40028000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usart_40028000, reg, 0) \
	fn(DT_N_S_soc_S_usart_40028000, reg, 1)
#define DT_N_S_soc_S_usart_40028000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usart_40028000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40028000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usart_40028000_P_reg_EXISTS 1
#define DT_N_S_soc_S_usart_40028000_P_interrupts {14 /* 0xe */, 0 /* 0x0 */}
#define DT_N_S_soc_S_usart_40028000_P_interrupts_IDX_0 14
#define DT_N_S_soc_S_usart_40028000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_40028000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_usart_40028000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usart_40028000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usart_40028000, interrupts, 0) \
	fn(DT_N_S_soc_S_usart_40028000, interrupts, 1)
#define DT_N_S_soc_S_usart_40028000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usart_40028000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40028000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usart_40028000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_usart_40028000_P_peripheral_id 14
#define DT_N_S_soc_S_usart_40028000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_usart_40028000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1
#define DT_N_S_soc_S_usart_40028000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pa21a_usart1_rxd1
#define DT_N_S_soc_S_usart_40028000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_40028000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1
#define DT_N_S_soc_S_usart_40028000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pb4d_usart1_txd1
#define DT_N_S_soc_S_usart_40028000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usart_40028000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usart_40028000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_usart_40028000, pinctrl_0, 1)
#define DT_N_S_soc_S_usart_40028000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usart_40028000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40028000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usart_40028000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_usart_40028000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_usart_40028000_P_label "USART_1"
#define DT_N_S_soc_S_usart_40028000_P_label_STRING_TOKEN USART_1
#define DT_N_S_soc_S_usart_40028000_P_label_STRING_UPPER_TOKEN USART_1
#define DT_N_S_soc_S_usart_40028000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usart_40028000, label, 0) \
	fn(DT_N_S_soc_S_usart_40028000, label, 1) \
	fn(DT_N_S_soc_S_usart_40028000, label, 2) \
	fn(DT_N_S_soc_S_usart_40028000, label, 3) \
	fn(DT_N_S_soc_S_usart_40028000, label, 4) \
	fn(DT_N_S_soc_S_usart_40028000, label, 5) \
	fn(DT_N_S_soc_S_usart_40028000, label, 6)
#define DT_N_S_soc_S_usart_40028000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usart_40028000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40028000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40028000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40028000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40028000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40028000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40028000, label, 6, __VA_ARGS__)
#define DT_N_S_soc_S_usart_40028000_P_label_EXISTS 1
#define DT_N_S_soc_S_usart_40028000_P_hw_flow_control 0
#define DT_N_S_soc_S_usart_40028000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_usart_40028000_P_status "disabled"
#define DT_N_S_soc_S_usart_40028000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_usart_40028000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_usart_40028000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_usart_40028000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_usart_40028000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_usart_40028000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usart_40028000, status, 0) \
	fn(DT_N_S_soc_S_usart_40028000, status, 1) \
	fn(DT_N_S_soc_S_usart_40028000, status, 2) \
	fn(DT_N_S_soc_S_usart_40028000, status, 3) \
	fn(DT_N_S_soc_S_usart_40028000, status, 4) \
	fn(DT_N_S_soc_S_usart_40028000, status, 5) \
	fn(DT_N_S_soc_S_usart_40028000, status, 6) \
	fn(DT_N_S_soc_S_usart_40028000, status, 7)
#define DT_N_S_soc_S_usart_40028000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usart_40028000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40028000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40028000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40028000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40028000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40028000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40028000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_40028000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_usart_40028000_P_status_EXISTS 1
#define DT_N_S_soc_S_usart_40028000_P_compatible {"atmel,sam-usart"}
#define DT_N_S_soc_S_usart_40028000_P_compatible_IDX_0 "atmel,sam-usart"
#define DT_N_S_soc_S_usart_40028000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_40028000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usart_40028000, compatible, 0)
#define DT_N_S_soc_S_usart_40028000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usart_40028000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usart_40028000_P_compatible_LEN 1
#define DT_N_S_soc_S_usart_40028000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usart_40028000_P_wakeup_source 0
#define DT_N_S_soc_S_usart_40028000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd15b_usart2_rxd2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_PATH "/soc/pinctrl@400e0e00/pd15b_usart2_rxd2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_FULL_NAME "pd15b_usart2_rxd2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_ORD 64

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_SUPPORTS_ORDS \
	66, /* /soc/usart@4002c000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_EXISTS 1
#define DT_N_NODELABEL_pd15b_usart2_rxd2 DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_atmel_pins_IDX_0_VAL_pin 15
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd16b_usart2_txd2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_PATH "/soc/pinctrl@400e0e00/pd16b_usart2_txd2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_FULL_NAME "pd16b_usart2_txd2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_ORD 65

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_SUPPORTS_ORDS \
	66, /* /soc/usart@4002c000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_EXISTS 1
#define DT_N_NODELABEL_pd16b_usart2_txd2 DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_atmel_pins_IDX_0_VAL_pin 16
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/usart@4002c000
 *
 * Node identifier: DT_N_S_soc_S_usart_4002c000
 *
 * Binding (compatible = atmel,sam-usart):
 *   $ZEPHYR_BASE/dts/bindings/serial/atmel,sam-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_usart_4002c000_PATH "/soc/usart@4002c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_usart_4002c000_FULL_NAME "usart@4002c000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_usart_4002c000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_usart_4002c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_usart_4002c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_usart_4002c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_usart_4002c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_usart_4002c000_ORD 66

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_usart_4002c000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	64, /* /soc/pinctrl@400e0e00/pd15b_usart2_rxd2 */ \
	65, /* /soc/pinctrl@400e0e00/pd16b_usart2_txd2 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_usart_4002c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usart_4002c000_EXISTS 1
#define DT_N_INST_2_atmel_sam_usart DT_N_S_soc_S_usart_4002c000
#define DT_N_NODELABEL_usart2       DT_N_S_soc_S_usart_4002c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_usart_4002c000_REG_NUM 1
#define DT_N_S_soc_S_usart_4002c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_4002c000_REG_IDX_0_VAL_ADDRESS 1073922048 /* 0x4002c000 */
#define DT_N_S_soc_S_usart_4002c000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_usart_4002c000_RANGES_NUM 0
#define DT_N_S_soc_S_usart_4002c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_usart_4002c000_IRQ_NUM 1
#define DT_N_S_soc_S_usart_4002c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_4002c000_IRQ_IDX_0_VAL_irq 15
#define DT_N_S_soc_S_usart_4002c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usart_4002c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_4002c000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_usart_4002c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usart_4002c000_COMPAT_MATCHES_atmel_sam_usart 1
#define DT_N_S_soc_S_usart_4002c000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_usart_4002c000_PINCTRL_NUM 1
#define DT_N_S_soc_S_usart_4002c000_PINCTRL_IDX_0_EXISTS 1

/* Generic property macros: */
#define DT_N_S_soc_S_usart_4002c000_P_reg {1073922048 /* 0x4002c000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_usart_4002c000_P_reg_IDX_0 1073922048
#define DT_N_S_soc_S_usart_4002c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_4002c000_P_reg_IDX_1 256
#define DT_N_S_soc_S_usart_4002c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usart_4002c000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usart_4002c000, reg, 0) \
	fn(DT_N_S_soc_S_usart_4002c000, reg, 1)
#define DT_N_S_soc_S_usart_4002c000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usart_4002c000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_4002c000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usart_4002c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_usart_4002c000_P_interrupts {15 /* 0xf */, 0 /* 0x0 */}
#define DT_N_S_soc_S_usart_4002c000_P_interrupts_IDX_0 15
#define DT_N_S_soc_S_usart_4002c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_4002c000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_usart_4002c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usart_4002c000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usart_4002c000, interrupts, 0) \
	fn(DT_N_S_soc_S_usart_4002c000, interrupts, 1)
#define DT_N_S_soc_S_usart_4002c000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usart_4002c000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_4002c000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usart_4002c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_usart_4002c000_P_peripheral_id 15
#define DT_N_S_soc_S_usart_4002c000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_usart_4002c000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2
#define DT_N_S_soc_S_usart_4002c000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pd15b_usart2_rxd2
#define DT_N_S_soc_S_usart_4002c000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_4002c000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2
#define DT_N_S_soc_S_usart_4002c000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pd16b_usart2_txd2
#define DT_N_S_soc_S_usart_4002c000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usart_4002c000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usart_4002c000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_usart_4002c000, pinctrl_0, 1)
#define DT_N_S_soc_S_usart_4002c000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usart_4002c000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_4002c000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usart_4002c000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_usart_4002c000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_usart_4002c000_P_label "USART_2"
#define DT_N_S_soc_S_usart_4002c000_P_label_STRING_TOKEN USART_2
#define DT_N_S_soc_S_usart_4002c000_P_label_STRING_UPPER_TOKEN USART_2
#define DT_N_S_soc_S_usart_4002c000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usart_4002c000, label, 0) \
	fn(DT_N_S_soc_S_usart_4002c000, label, 1) \
	fn(DT_N_S_soc_S_usart_4002c000, label, 2) \
	fn(DT_N_S_soc_S_usart_4002c000, label, 3) \
	fn(DT_N_S_soc_S_usart_4002c000, label, 4) \
	fn(DT_N_S_soc_S_usart_4002c000, label, 5) \
	fn(DT_N_S_soc_S_usart_4002c000, label, 6)
#define DT_N_S_soc_S_usart_4002c000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usart_4002c000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_4002c000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_4002c000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_4002c000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_4002c000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_4002c000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_4002c000, label, 6, __VA_ARGS__)
#define DT_N_S_soc_S_usart_4002c000_P_label_EXISTS 1
#define DT_N_S_soc_S_usart_4002c000_P_hw_flow_control 0
#define DT_N_S_soc_S_usart_4002c000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_usart_4002c000_P_status "disabled"
#define DT_N_S_soc_S_usart_4002c000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_usart_4002c000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_usart_4002c000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_usart_4002c000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_usart_4002c000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_usart_4002c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usart_4002c000, status, 0) \
	fn(DT_N_S_soc_S_usart_4002c000, status, 1) \
	fn(DT_N_S_soc_S_usart_4002c000, status, 2) \
	fn(DT_N_S_soc_S_usart_4002c000, status, 3) \
	fn(DT_N_S_soc_S_usart_4002c000, status, 4) \
	fn(DT_N_S_soc_S_usart_4002c000, status, 5) \
	fn(DT_N_S_soc_S_usart_4002c000, status, 6) \
	fn(DT_N_S_soc_S_usart_4002c000, status, 7)
#define DT_N_S_soc_S_usart_4002c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usart_4002c000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_4002c000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_4002c000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_4002c000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_4002c000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_4002c000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_4002c000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usart_4002c000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_usart_4002c000_P_status_EXISTS 1
#define DT_N_S_soc_S_usart_4002c000_P_compatible {"atmel,sam-usart"}
#define DT_N_S_soc_S_usart_4002c000_P_compatible_IDX_0 "atmel,sam-usart"
#define DT_N_S_soc_S_usart_4002c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usart_4002c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usart_4002c000, compatible, 0)
#define DT_N_S_soc_S_usart_4002c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usart_4002c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usart_4002c000_P_compatible_LEN 1
#define DT_N_S_soc_S_usart_4002c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usart_4002c000_P_wakeup_source 0
#define DT_N_S_soc_S_usart_4002c000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/usbd@40038000
 *
 * Node identifier: DT_N_S_soc_S_usbd_40038000
 *
 * Binding (compatible = atmel,sam-usbhs):
 *   $ZEPHYR_BASE/dts/bindings/usb/atmel,sam-usbhs.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_usbd_40038000_PATH "/soc/usbd@40038000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_usbd_40038000_FULL_NAME "usbd@40038000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_usbd_40038000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_usbd_40038000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_usbd_40038000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_usbd_40038000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_usbd_40038000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_usbd_40038000_ORD 67

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_usbd_40038000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_usbd_40038000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usbd_40038000_EXISTS 1
#define DT_N_INST_0_atmel_sam_usbhs DT_N_S_soc_S_usbd_40038000
#define DT_N_NODELABEL_usbhs        DT_N_S_soc_S_usbd_40038000
#define DT_N_NODELABEL_zephyr_udc0  DT_N_S_soc_S_usbd_40038000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_usbd_40038000_REG_NUM 1
#define DT_N_S_soc_S_usbd_40038000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_REG_IDX_0_VAL_ADDRESS 1073971200 /* 0x40038000 */
#define DT_N_S_soc_S_usbd_40038000_REG_IDX_0_VAL_SIZE 16384 /* 0x4000 */
#define DT_N_S_soc_S_usbd_40038000_RANGES_NUM 0
#define DT_N_S_soc_S_usbd_40038000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_usbd_40038000_IRQ_NUM 1
#define DT_N_S_soc_S_usbd_40038000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_IRQ_IDX_0_VAL_irq 34
#define DT_N_S_soc_S_usbd_40038000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_usbd_40038000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_IRQ_NAME_usbhs_VAL_irq DT_N_S_soc_S_usbd_40038000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_usbd_40038000_IRQ_NAME_usbhs_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_IRQ_NAME_usbhs_VAL_priority DT_N_S_soc_S_usbd_40038000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_usbd_40038000_IRQ_NAME_usbhs_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_COMPAT_MATCHES_atmel_sam_usbhs 1
#define DT_N_S_soc_S_usbd_40038000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_usbd_40038000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_usbd_40038000_P_reg {1073971200 /* 0x40038000 */, 16384 /* 0x4000 */}
#define DT_N_S_soc_S_usbd_40038000_P_reg_IDX_0 1073971200
#define DT_N_S_soc_S_usbd_40038000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_P_reg_IDX_1 16384
#define DT_N_S_soc_S_usbd_40038000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbd_40038000, reg, 0) \
	fn(DT_N_S_soc_S_usbd_40038000, reg, 1)
#define DT_N_S_soc_S_usbd_40038000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbd_40038000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40038000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usbd_40038000_P_reg_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_P_interrupts {34 /* 0x22 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_usbd_40038000_P_interrupts_IDX_0 34
#define DT_N_S_soc_S_usbd_40038000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_usbd_40038000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbd_40038000, interrupts, 0) \
	fn(DT_N_S_soc_S_usbd_40038000, interrupts, 1)
#define DT_N_S_soc_S_usbd_40038000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbd_40038000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40038000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usbd_40038000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_P_peripheral_id 34
#define DT_N_S_soc_S_usbd_40038000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_P_num_bidir_endpoints 10
#define DT_N_S_soc_S_usbd_40038000_P_num_bidir_endpoints_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_P_maximum_speed "high-speed"
#define DT_N_S_soc_S_usbd_40038000_P_maximum_speed_STRING_TOKEN high_speed
#define DT_N_S_soc_S_usbd_40038000_P_maximum_speed_STRING_UPPER_TOKEN HIGH_SPEED
#define DT_N_S_soc_S_usbd_40038000_P_maximum_speed_ENUM_IDX 2
#define DT_N_S_soc_S_usbd_40038000_P_maximum_speed_ENUM_TOKEN high_speed
#define DT_N_S_soc_S_usbd_40038000_P_maximum_speed_ENUM_UPPER_TOKEN HIGH_SPEED
#define DT_N_S_soc_S_usbd_40038000_P_maximum_speed_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbd_40038000, maximum_speed, 0) \
	fn(DT_N_S_soc_S_usbd_40038000, maximum_speed, 1) \
	fn(DT_N_S_soc_S_usbd_40038000, maximum_speed, 2) \
	fn(DT_N_S_soc_S_usbd_40038000, maximum_speed, 3) \
	fn(DT_N_S_soc_S_usbd_40038000, maximum_speed, 4) \
	fn(DT_N_S_soc_S_usbd_40038000, maximum_speed, 5) \
	fn(DT_N_S_soc_S_usbd_40038000, maximum_speed, 6) \
	fn(DT_N_S_soc_S_usbd_40038000, maximum_speed, 7) \
	fn(DT_N_S_soc_S_usbd_40038000, maximum_speed, 8) \
	fn(DT_N_S_soc_S_usbd_40038000, maximum_speed, 9)
#define DT_N_S_soc_S_usbd_40038000_P_maximum_speed_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbd_40038000, maximum_speed, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40038000, maximum_speed, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40038000, maximum_speed, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40038000, maximum_speed, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40038000, maximum_speed, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40038000, maximum_speed, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40038000, maximum_speed, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40038000, maximum_speed, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40038000, maximum_speed, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40038000, maximum_speed, 9, __VA_ARGS__)
#define DT_N_S_soc_S_usbd_40038000_P_maximum_speed_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_P_label "USBHS"
#define DT_N_S_soc_S_usbd_40038000_P_label_STRING_TOKEN USBHS
#define DT_N_S_soc_S_usbd_40038000_P_label_STRING_UPPER_TOKEN USBHS
#define DT_N_S_soc_S_usbd_40038000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbd_40038000, label, 0) \
	fn(DT_N_S_soc_S_usbd_40038000, label, 1) \
	fn(DT_N_S_soc_S_usbd_40038000, label, 2) \
	fn(DT_N_S_soc_S_usbd_40038000, label, 3) \
	fn(DT_N_S_soc_S_usbd_40038000, label, 4)
#define DT_N_S_soc_S_usbd_40038000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbd_40038000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40038000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40038000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40038000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40038000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_usbd_40038000_P_label_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_P_status "okay"
#define DT_N_S_soc_S_usbd_40038000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_usbd_40038000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_usbd_40038000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_usbd_40038000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_usbd_40038000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_usbd_40038000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbd_40038000, status, 0) \
	fn(DT_N_S_soc_S_usbd_40038000, status, 1) \
	fn(DT_N_S_soc_S_usbd_40038000, status, 2) \
	fn(DT_N_S_soc_S_usbd_40038000, status, 3)
#define DT_N_S_soc_S_usbd_40038000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbd_40038000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40038000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40038000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbd_40038000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_usbd_40038000_P_status_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_P_compatible {"atmel,sam-usbhs"}
#define DT_N_S_soc_S_usbd_40038000_P_compatible_IDX_0 "atmel,sam-usbhs"
#define DT_N_S_soc_S_usbd_40038000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbd_40038000, compatible, 0)
#define DT_N_S_soc_S_usbd_40038000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbd_40038000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbd_40038000_P_compatible_LEN 1
#define DT_N_S_soc_S_usbd_40038000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_P_interrupt_names {"usbhs"}
#define DT_N_S_soc_S_usbd_40038000_P_interrupt_names_IDX_0 "usbhs"
#define DT_N_S_soc_S_usbd_40038000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbd_40038000, interrupt_names, 0)
#define DT_N_S_soc_S_usbd_40038000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbd_40038000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbd_40038000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_usbd_40038000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_usbd_40038000_P_wakeup_source 0
#define DT_N_S_soc_S_usbd_40038000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@400e1850
 *
 * Node identifier: DT_N_S_soc_S_watchdog_400e1850
 *
 * Binding (compatible = atmel,sam-watchdog):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/atmel,sam-watchdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_watchdog_400e1850_PATH "/soc/watchdog@400e1850"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_watchdog_400e1850_FULL_NAME "watchdog@400e1850"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_400e1850_PARENT DT_N_S_soc
#define DT_N_S_soc_S_watchdog_400e1850_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_watchdog_400e1850_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_400e1850_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_watchdog_400e1850_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_400e1850_ORD 68

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_400e1850_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_400e1850_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_400e1850_EXISTS 1
#define DT_N_ALIAS_watchdog0           DT_N_S_soc_S_watchdog_400e1850
#define DT_N_INST_0_atmel_sam_watchdog DT_N_S_soc_S_watchdog_400e1850
#define DT_N_NODELABEL_wdt             DT_N_S_soc_S_watchdog_400e1850

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_watchdog_400e1850_REG_NUM 1
#define DT_N_S_soc_S_watchdog_400e1850_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_400e1850_REG_IDX_0_VAL_ADDRESS 1074665552 /* 0x400e1850 */
#define DT_N_S_soc_S_watchdog_400e1850_REG_IDX_0_VAL_SIZE 12 /* 0xc */
#define DT_N_S_soc_S_watchdog_400e1850_RANGES_NUM 0
#define DT_N_S_soc_S_watchdog_400e1850_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_watchdog_400e1850_IRQ_NUM 1
#define DT_N_S_soc_S_watchdog_400e1850_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_400e1850_IRQ_IDX_0_VAL_irq 4
#define DT_N_S_soc_S_watchdog_400e1850_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_watchdog_400e1850_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_400e1850_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_watchdog_400e1850_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_watchdog_400e1850_COMPAT_MATCHES_atmel_sam_watchdog 1
#define DT_N_S_soc_S_watchdog_400e1850_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_watchdog_400e1850_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_400e1850_P_reg {1074665552 /* 0x400e1850 */, 12 /* 0xc */}
#define DT_N_S_soc_S_watchdog_400e1850_P_reg_IDX_0 1074665552
#define DT_N_S_soc_S_watchdog_400e1850_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_400e1850_P_reg_IDX_1 12
#define DT_N_S_soc_S_watchdog_400e1850_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_400e1850_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_400e1850, reg, 0) \
	fn(DT_N_S_soc_S_watchdog_400e1850, reg, 1)
#define DT_N_S_soc_S_watchdog_400e1850_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_400e1850, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_400e1850, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_400e1850_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_400e1850_P_label "WATCHDOG_0"
#define DT_N_S_soc_S_watchdog_400e1850_P_label_STRING_TOKEN WATCHDOG_0
#define DT_N_S_soc_S_watchdog_400e1850_P_label_STRING_UPPER_TOKEN WATCHDOG_0
#define DT_N_S_soc_S_watchdog_400e1850_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_400e1850, label, 0) \
	fn(DT_N_S_soc_S_watchdog_400e1850, label, 1) \
	fn(DT_N_S_soc_S_watchdog_400e1850, label, 2) \
	fn(DT_N_S_soc_S_watchdog_400e1850, label, 3) \
	fn(DT_N_S_soc_S_watchdog_400e1850, label, 4) \
	fn(DT_N_S_soc_S_watchdog_400e1850, label, 5) \
	fn(DT_N_S_soc_S_watchdog_400e1850, label, 6) \
	fn(DT_N_S_soc_S_watchdog_400e1850, label, 7) \
	fn(DT_N_S_soc_S_watchdog_400e1850, label, 8) \
	fn(DT_N_S_soc_S_watchdog_400e1850, label, 9)
#define DT_N_S_soc_S_watchdog_400e1850_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_400e1850, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_400e1850, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_400e1850, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_400e1850, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_400e1850, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_400e1850, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_400e1850, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_400e1850, label, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_400e1850, label, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_400e1850, label, 9, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_400e1850_P_label_EXISTS 1
#define DT_N_S_soc_S_watchdog_400e1850_P_interrupts {4 /* 0x4 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_watchdog_400e1850_P_interrupts_IDX_0 4
#define DT_N_S_soc_S_watchdog_400e1850_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_400e1850_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_watchdog_400e1850_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_400e1850_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_400e1850, interrupts, 0) \
	fn(DT_N_S_soc_S_watchdog_400e1850, interrupts, 1)
#define DT_N_S_soc_S_watchdog_400e1850_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_400e1850, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_400e1850, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_400e1850_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_watchdog_400e1850_P_peripheral_id 4
#define DT_N_S_soc_S_watchdog_400e1850_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_watchdog_400e1850_P_status "okay"
#define DT_N_S_soc_S_watchdog_400e1850_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_watchdog_400e1850_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_watchdog_400e1850_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_watchdog_400e1850_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_watchdog_400e1850_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_watchdog_400e1850_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_400e1850, status, 0) \
	fn(DT_N_S_soc_S_watchdog_400e1850, status, 1) \
	fn(DT_N_S_soc_S_watchdog_400e1850, status, 2) \
	fn(DT_N_S_soc_S_watchdog_400e1850, status, 3)
#define DT_N_S_soc_S_watchdog_400e1850_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_400e1850, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_400e1850, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_400e1850, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_400e1850, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_400e1850_P_status_EXISTS 1
#define DT_N_S_soc_S_watchdog_400e1850_P_compatible {"atmel,sam-watchdog"}
#define DT_N_S_soc_S_watchdog_400e1850_P_compatible_IDX_0 "atmel,sam-watchdog"
#define DT_N_S_soc_S_watchdog_400e1850_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_400e1850_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_400e1850, compatible, 0)
#define DT_N_S_soc_S_watchdog_400e1850_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_400e1850, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_400e1850_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_400e1850_P_compatible_EXISTS 1
#define DT_N_S_soc_S_watchdog_400e1850_P_wakeup_source 0
#define DT_N_S_soc_S_watchdog_400e1850_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/can
 *
 * Node identifier: DT_N_S_soc_S_can
 *
 * Binding (compatible = bosch,m-can-base):
 *   $ZEPHYR_BASE/dts/bindings/can/bosch,m-can-base.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_can_PATH "/soc/can"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_can_FULL_NAME "can"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_can_PARENT DT_N_S_soc
#define DT_N_S_soc_S_can_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_can_S_can_40030000) fn(DT_N_S_soc_S_can_S_can_40034000)
#define DT_N_S_soc_S_can_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_40030000, __VA_ARGS__) fn(DT_N_S_soc_S_can_S_can_40034000, __VA_ARGS__)
#define DT_N_S_soc_S_can_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_can_S_can_40030000) 
#define DT_N_S_soc_S_can_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_40030000, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_can_ORD 69

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_can_REQUIRES_ORDS \
	8, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_can_SUPPORTS_ORDS \
	72, /* /soc/can/can@40030000 */ \
	73, /* /soc/can/can@40034000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_can_EXISTS 1
#define DT_N_INST_0_bosch_m_can_base DT_N_S_soc_S_can

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_can_REG_NUM 0
#define DT_N_S_soc_S_can_RANGES_NUM 0
#define DT_N_S_soc_S_can_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_can_IRQ_NUM 0
#define DT_N_S_soc_S_can_COMPAT_MATCHES_bosch_m_can_base 1
#define DT_N_S_soc_S_can_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_can_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_can_P_std_filter_elements 28
#define DT_N_S_soc_S_can_P_std_filter_elements_EXISTS 1
#define DT_N_S_soc_S_can_P_ext_filter_elements 8
#define DT_N_S_soc_S_can_P_ext_filter_elements_EXISTS 1
#define DT_N_S_soc_S_can_P_rx_fifo0_elements 3
#define DT_N_S_soc_S_can_P_rx_fifo0_elements_EXISTS 1
#define DT_N_S_soc_S_can_P_rx_fifo1_elements 3
#define DT_N_S_soc_S_can_P_rx_fifo1_elements_EXISTS 1
#define DT_N_S_soc_S_can_P_rx_buffer_elements 0
#define DT_N_S_soc_S_can_P_rx_buffer_elements_EXISTS 1
#define DT_N_S_soc_S_can_P_tx_buffer_elements 1
#define DT_N_S_soc_S_can_P_tx_buffer_elements_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pb2a_can0_tx0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_PATH "/soc/pinctrl@400e0e00/pb2a_can0_tx0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_FULL_NAME "pb2a_can0_tx0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_ORD 70

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	21, /* /soc/pinctrl@400e0e00/gpio@400e1000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_SUPPORTS_ORDS \
	72, /* /soc/can/can@40030000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_EXISTS 1
#define DT_N_NODELABEL_pb2a_can0_tx0 DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_atmel_pins_IDX_0_VAL_pin 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pb3a_can0_rx0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_PATH "/soc/pinctrl@400e0e00/pb3a_can0_rx0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_FULL_NAME "pb3a_can0_rx0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_ORD 71

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	21, /* /soc/pinctrl@400e0e00/gpio@400e1000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_SUPPORTS_ORDS \
	72, /* /soc/can/can@40030000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_EXISTS 1
#define DT_N_NODELABEL_pb3a_can0_rx0 DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_atmel_pins_IDX_0_VAL_pin 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/can/can@40030000
 *
 * Node identifier: DT_N_S_soc_S_can_S_can_40030000
 *
 * Binding (compatible = atmel,sam-can):
 *   $ZEPHYR_BASE/dts/bindings/can/atmel,sam-can.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_can_S_can_40030000_PATH "/soc/can/can@40030000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_can_S_can_40030000_FULL_NAME "can@40030000"

/* Node parent (/soc/can) identifier: */
#define DT_N_S_soc_S_can_S_can_40030000_PARENT DT_N_S_soc_S_can
#define DT_N_S_soc_S_can_S_can_40030000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_can_S_can_40030000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_S_can_40030000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_can_S_can_40030000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_can_S_can_40030000_ORD 72

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_can_S_can_40030000_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	69, /* /soc/can */ \
	70, /* /soc/pinctrl@400e0e00/pb2a_can0_tx0 */ \
	71, /* /soc/pinctrl@400e0e00/pb3a_can0_rx0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_can_S_can_40030000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_can_S_can_40030000_EXISTS 1
#define DT_N_INST_0_atmel_sam_can DT_N_S_soc_S_can_S_can_40030000
#define DT_N_NODELABEL_can0       DT_N_S_soc_S_can_S_can_40030000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_can_S_can_40030000_REG_NUM 1
#define DT_N_S_soc_S_can_S_can_40030000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_REG_IDX_0_VAL_ADDRESS 1073938432 /* 0x40030000 */
#define DT_N_S_soc_S_can_S_can_40030000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_can_S_can_40030000_REG_NAME_m_can_VAL_ADDRESS DT_N_S_soc_S_can_S_can_40030000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_can_S_can_40030000_REG_NAME_m_can_VAL_SIZE DT_N_S_soc_S_can_S_can_40030000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_can_S_can_40030000_RANGES_NUM 0
#define DT_N_S_soc_S_can_S_can_40030000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_NUM 2
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_IDX_0_VAL_irq 35
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_IDX_1_VAL_irq 36
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_NAME_line_0_VAL_irq DT_N_S_soc_S_can_S_can_40030000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_NAME_line_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_NAME_line_0_VAL_priority DT_N_S_soc_S_can_S_can_40030000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_NAME_line_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_NAME_line_1_VAL_irq DT_N_S_soc_S_can_S_can_40030000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_NAME_line_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_NAME_line_1_VAL_priority DT_N_S_soc_S_can_S_can_40030000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_can_S_can_40030000_IRQ_NAME_line_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_COMPAT_MATCHES_atmel_sam_can 1
#define DT_N_S_soc_S_can_S_can_40030000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_can_S_can_40030000_PINCTRL_NUM 1
#define DT_N_S_soc_S_can_S_can_40030000_PINCTRL_IDX_0_EXISTS 1

/* Generic property macros: */
#define DT_N_S_soc_S_can_S_can_40030000_P_peripheral_id 35
#define DT_N_S_soc_S_can_S_can_40030000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0
#define DT_N_S_soc_S_can_S_can_40030000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pb3a_can0_rx0
#define DT_N_S_soc_S_can_S_can_40030000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0
#define DT_N_S_soc_S_can_S_can_40030000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pb2a_can0_tx0
#define DT_N_S_soc_S_can_S_can_40030000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_40030000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_can_S_can_40030000, pinctrl_0, 1)
#define DT_N_S_soc_S_can_S_can_40030000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_40030000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40030000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_40030000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_can_S_can_40030000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_reg {1073938432 /* 0x40030000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_can_S_can_40030000_P_reg_IDX_0 1073938432
#define DT_N_S_soc_S_can_S_can_40030000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_reg_IDX_1 256
#define DT_N_S_soc_S_can_S_can_40030000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_40030000, reg, 0) \
	fn(DT_N_S_soc_S_can_S_can_40030000, reg, 1)
#define DT_N_S_soc_S_can_S_can_40030000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_40030000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40030000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_40030000_P_reg_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupts {35 /* 0x23 */, 0 /* 0x0 */, 36 /* 0x24 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupts_IDX_0 35
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupts_IDX_2 36
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_40030000, interrupts, 0) \
	fn(DT_N_S_soc_S_can_S_can_40030000, interrupts, 1) \
	fn(DT_N_S_soc_S_can_S_can_40030000, interrupts, 2) \
	fn(DT_N_S_soc_S_can_S_can_40030000, interrupts, 3)
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_40030000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40030000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40030000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40030000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_bus_speed_data 1000000
#define DT_N_S_soc_S_can_S_can_40030000_P_bus_speed_data_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_sjw_data 1
#define DT_N_S_soc_S_can_S_can_40030000_P_sjw_data_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_sample_point_data 875
#define DT_N_S_soc_S_can_S_can_40030000_P_sample_point_data_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_tx_delay_comp_offset 0
#define DT_N_S_soc_S_can_S_can_40030000_P_tx_delay_comp_offset_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_bus_speed 125000
#define DT_N_S_soc_S_can_S_can_40030000_P_bus_speed_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_sjw 1
#define DT_N_S_soc_S_can_S_can_40030000_P_sjw_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_sample_point 875
#define DT_N_S_soc_S_can_S_can_40030000_P_sample_point_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_status "okay"
#define DT_N_S_soc_S_can_S_can_40030000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_can_S_can_40030000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_can_S_can_40030000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_can_S_can_40030000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_can_S_can_40030000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_can_S_can_40030000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_40030000, status, 0) \
	fn(DT_N_S_soc_S_can_S_can_40030000, status, 1) \
	fn(DT_N_S_soc_S_can_S_can_40030000, status, 2) \
	fn(DT_N_S_soc_S_can_S_can_40030000, status, 3)
#define DT_N_S_soc_S_can_S_can_40030000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_40030000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40030000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40030000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40030000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_40030000_P_status_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_compatible {"atmel,sam-can"}
#define DT_N_S_soc_S_can_S_can_40030000_P_compatible_IDX_0 "atmel,sam-can"
#define DT_N_S_soc_S_can_S_can_40030000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_40030000, compatible, 0)
#define DT_N_S_soc_S_can_S_can_40030000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_40030000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_40030000_P_compatible_LEN 1
#define DT_N_S_soc_S_can_S_can_40030000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_reg_names {"m_can"}
#define DT_N_S_soc_S_can_S_can_40030000_P_reg_names_IDX_0 "m_can"
#define DT_N_S_soc_S_can_S_can_40030000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_40030000, reg_names, 0)
#define DT_N_S_soc_S_can_S_can_40030000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_40030000, reg_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_40030000_P_reg_names_LEN 1
#define DT_N_S_soc_S_can_S_can_40030000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupt_names {"LINE_0", "LINE_1"}
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupt_names_IDX_0 "LINE_0"
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupt_names_IDX_1 "LINE_1"
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_40030000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_can_S_can_40030000, interrupt_names, 1)
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_40030000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40030000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_can_S_can_40030000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_label "CAN_0"
#define DT_N_S_soc_S_can_S_can_40030000_P_label_STRING_TOKEN CAN_0
#define DT_N_S_soc_S_can_S_can_40030000_P_label_STRING_UPPER_TOKEN CAN_0
#define DT_N_S_soc_S_can_S_can_40030000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_40030000, label, 0) \
	fn(DT_N_S_soc_S_can_S_can_40030000, label, 1) \
	fn(DT_N_S_soc_S_can_S_can_40030000, label, 2) \
	fn(DT_N_S_soc_S_can_S_can_40030000, label, 3) \
	fn(DT_N_S_soc_S_can_S_can_40030000, label, 4)
#define DT_N_S_soc_S_can_S_can_40030000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_40030000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40030000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40030000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40030000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40030000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_40030000_P_label_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40030000_P_wakeup_source 0
#define DT_N_S_soc_S_can_S_can_40030000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/can/can@40034000
 *
 * Node identifier: DT_N_S_soc_S_can_S_can_40034000
 *
 * Binding (compatible = atmel,sam-can):
 *   $ZEPHYR_BASE/dts/bindings/can/atmel,sam-can.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_can_S_can_40034000_PATH "/soc/can/can@40034000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_can_S_can_40034000_FULL_NAME "can@40034000"

/* Node parent (/soc/can) identifier: */
#define DT_N_S_soc_S_can_S_can_40034000_PARENT DT_N_S_soc_S_can
#define DT_N_S_soc_S_can_S_can_40034000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_can_S_can_40034000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_S_can_40034000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_can_S_can_40034000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_can_S_can_40034000_ORD 73

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_can_S_can_40034000_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	69, /* /soc/can */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_can_S_can_40034000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_can_S_can_40034000_EXISTS 1
#define DT_N_INST_1_atmel_sam_can DT_N_S_soc_S_can_S_can_40034000
#define DT_N_NODELABEL_can1       DT_N_S_soc_S_can_S_can_40034000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_can_S_can_40034000_REG_NUM 1
#define DT_N_S_soc_S_can_S_can_40034000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_REG_IDX_0_VAL_ADDRESS 1073954816 /* 0x40034000 */
#define DT_N_S_soc_S_can_S_can_40034000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_can_S_can_40034000_REG_NAME_m_can_VAL_ADDRESS DT_N_S_soc_S_can_S_can_40034000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_can_S_can_40034000_REG_NAME_m_can_VAL_SIZE DT_N_S_soc_S_can_S_can_40034000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_can_S_can_40034000_RANGES_NUM 0
#define DT_N_S_soc_S_can_S_can_40034000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_NUM 2
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_IDX_0_VAL_irq 37
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_IDX_1_VAL_irq 38
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_NAME_line_0_VAL_irq DT_N_S_soc_S_can_S_can_40034000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_NAME_line_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_NAME_line_0_VAL_priority DT_N_S_soc_S_can_S_can_40034000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_NAME_line_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_NAME_line_1_VAL_irq DT_N_S_soc_S_can_S_can_40034000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_NAME_line_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_NAME_line_1_VAL_priority DT_N_S_soc_S_can_S_can_40034000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_can_S_can_40034000_IRQ_NAME_line_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_COMPAT_MATCHES_atmel_sam_can 1
#define DT_N_S_soc_S_can_S_can_40034000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_can_S_can_40034000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_can_S_can_40034000_P_peripheral_id 37
#define DT_N_S_soc_S_can_S_can_40034000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_P_reg {1073954816 /* 0x40034000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_can_S_can_40034000_P_reg_IDX_0 1073954816
#define DT_N_S_soc_S_can_S_can_40034000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_P_reg_IDX_1 256
#define DT_N_S_soc_S_can_S_can_40034000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_40034000, reg, 0) \
	fn(DT_N_S_soc_S_can_S_can_40034000, reg, 1)
#define DT_N_S_soc_S_can_S_can_40034000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_40034000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40034000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_40034000_P_reg_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupts {37 /* 0x25 */, 0 /* 0x0 */, 38 /* 0x26 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupts_IDX_0 37
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupts_IDX_2 38
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_40034000, interrupts, 0) \
	fn(DT_N_S_soc_S_can_S_can_40034000, interrupts, 1) \
	fn(DT_N_S_soc_S_can_S_can_40034000, interrupts, 2) \
	fn(DT_N_S_soc_S_can_S_can_40034000, interrupts, 3)
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_40034000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40034000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40034000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40034000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_P_tx_delay_comp_offset 0
#define DT_N_S_soc_S_can_S_can_40034000_P_tx_delay_comp_offset_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_P_status "disabled"
#define DT_N_S_soc_S_can_S_can_40034000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_can_S_can_40034000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_can_S_can_40034000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_can_S_can_40034000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_can_S_can_40034000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_can_S_can_40034000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_40034000, status, 0) \
	fn(DT_N_S_soc_S_can_S_can_40034000, status, 1) \
	fn(DT_N_S_soc_S_can_S_can_40034000, status, 2) \
	fn(DT_N_S_soc_S_can_S_can_40034000, status, 3) \
	fn(DT_N_S_soc_S_can_S_can_40034000, status, 4) \
	fn(DT_N_S_soc_S_can_S_can_40034000, status, 5) \
	fn(DT_N_S_soc_S_can_S_can_40034000, status, 6) \
	fn(DT_N_S_soc_S_can_S_can_40034000, status, 7)
#define DT_N_S_soc_S_can_S_can_40034000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_40034000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40034000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40034000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40034000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40034000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40034000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40034000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40034000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_40034000_P_status_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_P_compatible {"atmel,sam-can"}
#define DT_N_S_soc_S_can_S_can_40034000_P_compatible_IDX_0 "atmel,sam-can"
#define DT_N_S_soc_S_can_S_can_40034000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_40034000, compatible, 0)
#define DT_N_S_soc_S_can_S_can_40034000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_40034000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_40034000_P_compatible_LEN 1
#define DT_N_S_soc_S_can_S_can_40034000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_P_reg_names {"m_can"}
#define DT_N_S_soc_S_can_S_can_40034000_P_reg_names_IDX_0 "m_can"
#define DT_N_S_soc_S_can_S_can_40034000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_40034000, reg_names, 0)
#define DT_N_S_soc_S_can_S_can_40034000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_40034000, reg_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_40034000_P_reg_names_LEN 1
#define DT_N_S_soc_S_can_S_can_40034000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupt_names {"LINE_0", "LINE_1"}
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupt_names_IDX_0 "LINE_0"
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupt_names_IDX_1 "LINE_1"
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_40034000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_can_S_can_40034000, interrupt_names, 1)
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_40034000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40034000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_can_S_can_40034000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_P_label "CAN_1"
#define DT_N_S_soc_S_can_S_can_40034000_P_label_STRING_TOKEN CAN_1
#define DT_N_S_soc_S_can_S_can_40034000_P_label_STRING_UPPER_TOKEN CAN_1
#define DT_N_S_soc_S_can_S_can_40034000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_40034000, label, 0) \
	fn(DT_N_S_soc_S_can_S_can_40034000, label, 1) \
	fn(DT_N_S_soc_S_can_S_can_40034000, label, 2) \
	fn(DT_N_S_soc_S_can_S_can_40034000, label, 3) \
	fn(DT_N_S_soc_S_can_S_can_40034000, label, 4)
#define DT_N_S_soc_S_can_S_can_40034000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_40034000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40034000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40034000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40034000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_40034000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_40034000_P_label_EXISTS 1
#define DT_N_S_soc_S_can_S_can_40034000_P_wakeup_source 0
#define DT_N_S_soc_S_can_S_can_40034000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd0a_gmac_gtxck
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_PATH "/soc/pinctrl@400e0e00/pd0a_gmac_gtxck"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_FULL_NAME "pd0a_gmac_gtxck"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_ORD 74

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_SUPPORTS_ORDS \
	82, /* /soc/ethernet@40050000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_EXISTS 1
#define DT_N_NODELABEL_pd0a_gmac_gtxck DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_atmel_pins_IDX_0_VAL_pin 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd1a_gmac_gtxen
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_PATH "/soc/pinctrl@400e0e00/pd1a_gmac_gtxen"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_FULL_NAME "pd1a_gmac_gtxen"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_ORD 75

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_SUPPORTS_ORDS \
	82, /* /soc/ethernet@40050000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_EXISTS 1
#define DT_N_NODELABEL_pd1a_gmac_gtxen DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_atmel_pins_IDX_0_VAL_pin 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd2a_gmac_gtx0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_PATH "/soc/pinctrl@400e0e00/pd2a_gmac_gtx0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_FULL_NAME "pd2a_gmac_gtx0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_ORD 76

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_SUPPORTS_ORDS \
	82, /* /soc/ethernet@40050000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_EXISTS 1
#define DT_N_NODELABEL_pd2a_gmac_gtx0 DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_atmel_pins_IDX_0_VAL_pin 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd3a_gmac_gtx1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_PATH "/soc/pinctrl@400e0e00/pd3a_gmac_gtx1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_FULL_NAME "pd3a_gmac_gtx1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_ORD 77

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_SUPPORTS_ORDS \
	82, /* /soc/ethernet@40050000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_EXISTS 1
#define DT_N_NODELABEL_pd3a_gmac_gtx1 DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_atmel_pins_IDX_0_VAL_pin 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd4a_gmac_grxdv
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_PATH "/soc/pinctrl@400e0e00/pd4a_gmac_grxdv"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_FULL_NAME "pd4a_gmac_grxdv"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_ORD 78

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_SUPPORTS_ORDS \
	82, /* /soc/ethernet@40050000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_EXISTS 1
#define DT_N_NODELABEL_pd4a_gmac_grxdv DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_atmel_pins_IDX_0_VAL_pin 4
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd5a_gmac_grx0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_PATH "/soc/pinctrl@400e0e00/pd5a_gmac_grx0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_FULL_NAME "pd5a_gmac_grx0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_ORD 79

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_SUPPORTS_ORDS \
	82, /* /soc/ethernet@40050000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_EXISTS 1
#define DT_N_NODELABEL_pd5a_gmac_grx0 DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_atmel_pins_IDX_0_VAL_pin 5
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd6a_gmac_grx1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_PATH "/soc/pinctrl@400e0e00/pd6a_gmac_grx1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_FULL_NAME "pd6a_gmac_grx1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_ORD 80

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_SUPPORTS_ORDS \
	82, /* /soc/ethernet@40050000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_EXISTS 1
#define DT_N_NODELABEL_pd6a_gmac_grx1 DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_atmel_pins_IDX_0_VAL_pin 6
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd7a_gmac_grxer
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_PATH "/soc/pinctrl@400e0e00/pd7a_gmac_grxer"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_FULL_NAME "pd7a_gmac_grxer"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_ORD 81

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_SUPPORTS_ORDS \
	82, /* /soc/ethernet@40050000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_EXISTS 1
#define DT_N_NODELABEL_pd7a_gmac_grxer DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_atmel_pins_IDX_0_VAL_pin 7
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/ethernet@40050000
 *
 * Node identifier: DT_N_S_soc_S_ethernet_40050000
 *
 * Binding (compatible = atmel,sam-gmac):
 *   $ZEPHYR_BASE/dts/bindings/ethernet/atmel,sam-gmac.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ethernet_40050000_PATH "/soc/ethernet@40050000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ethernet_40050000_FULL_NAME "ethernet@40050000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ethernet_40050000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_ethernet_40050000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_ethernet_40050000_S_mdio) fn(DT_N_S_soc_S_ethernet_40050000_S_phy)
#define DT_N_S_soc_S_ethernet_40050000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_40050000_S_phy, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40050000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_ethernet_40050000_S_mdio) fn(DT_N_S_soc_S_ethernet_40050000_S_phy) 
#define DT_N_S_soc_S_ethernet_40050000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_40050000_S_phy, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ethernet_40050000_ORD 82

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ethernet_40050000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	74, /* /soc/pinctrl@400e0e00/pd0a_gmac_gtxck */ \
	75, /* /soc/pinctrl@400e0e00/pd1a_gmac_gtxen */ \
	76, /* /soc/pinctrl@400e0e00/pd2a_gmac_gtx0 */ \
	77, /* /soc/pinctrl@400e0e00/pd3a_gmac_gtx1 */ \
	78, /* /soc/pinctrl@400e0e00/pd4a_gmac_grxdv */ \
	79, /* /soc/pinctrl@400e0e00/pd5a_gmac_grx0 */ \
	80, /* /soc/pinctrl@400e0e00/pd6a_gmac_grx1 */ \
	81, /* /soc/pinctrl@400e0e00/pd7a_gmac_grxer */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ethernet_40050000_SUPPORTS_ORDS \
	85, /* /soc/ethernet@40050000/mdio */ \
	86, /* /soc/ethernet@40050000/phy */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ethernet_40050000_EXISTS 1
#define DT_N_INST_0_atmel_sam_gmac DT_N_S_soc_S_ethernet_40050000
#define DT_N_NODELABEL_gmac        DT_N_S_soc_S_ethernet_40050000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ethernet_40050000_REG_NUM 1
#define DT_N_S_soc_S_ethernet_40050000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_REG_IDX_0_VAL_ADDRESS 1074069504 /* 0x40050000 */
#define DT_N_S_soc_S_ethernet_40050000_REG_IDX_0_VAL_SIZE 16384 /* 0x4000 */
#define DT_N_S_soc_S_ethernet_40050000_RANGES_NUM 0
#define DT_N_S_soc_S_ethernet_40050000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ethernet_40050000_IRQ_NUM 3
#define DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_0_VAL_irq 39
#define DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_1_VAL_irq 66
#define DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_2_VAL_irq 67
#define DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_IRQ_NAME_gmac_VAL_irq DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_ethernet_40050000_IRQ_NAME_gmac_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_IRQ_NAME_gmac_VAL_priority DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_ethernet_40050000_IRQ_NAME_gmac_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_IRQ_NAME_q1_VAL_irq DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_ethernet_40050000_IRQ_NAME_q1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_IRQ_NAME_q1_VAL_priority DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_ethernet_40050000_IRQ_NAME_q1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_IRQ_NAME_q2_VAL_irq DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_ethernet_40050000_IRQ_NAME_q2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_IRQ_NAME_q2_VAL_priority DT_N_S_soc_S_ethernet_40050000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_ethernet_40050000_IRQ_NAME_q2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_COMPAT_MATCHES_atmel_sam_gmac 1
#define DT_N_S_soc_S_ethernet_40050000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ethernet_40050000_PINCTRL_NUM 1
#define DT_N_S_soc_S_ethernet_40050000_PINCTRL_IDX_0_EXISTS 1

/* Generic property macros: */
#define DT_N_S_soc_S_ethernet_40050000_P_peripheral_id 39
#define DT_N_S_soc_S_ethernet_40050000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_reg {1074069504 /* 0x40050000 */, 16384 /* 0x4000 */}
#define DT_N_S_soc_S_ethernet_40050000_P_reg_IDX_0 1074069504
#define DT_N_S_soc_S_ethernet_40050000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_reg_IDX_1 16384
#define DT_N_S_soc_S_ethernet_40050000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40050000, reg, 0) \
	fn(DT_N_S_soc_S_ethernet_40050000, reg, 1)
#define DT_N_S_soc_S_ethernet_40050000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40050000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_num_queues 3
#define DT_N_S_soc_S_ethernet_40050000_P_num_queues_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_max_frame_size 1518
#define DT_N_S_soc_S_ethernet_40050000_P_max_frame_size_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_max_speed 100
#define DT_N_S_soc_S_ethernet_40050000_P_max_speed_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_phy_connection_type "rmii"
#define DT_N_S_soc_S_ethernet_40050000_P_phy_connection_type_STRING_TOKEN rmii
#define DT_N_S_soc_S_ethernet_40050000_P_phy_connection_type_STRING_UPPER_TOKEN RMII
#define DT_N_S_soc_S_ethernet_40050000_P_phy_connection_type_ENUM_IDX 0
#define DT_N_S_soc_S_ethernet_40050000_P_phy_connection_type_ENUM_TOKEN rmii
#define DT_N_S_soc_S_ethernet_40050000_P_phy_connection_type_ENUM_UPPER_TOKEN RMII
#define DT_N_S_soc_S_ethernet_40050000_P_phy_connection_type_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40050000, phy_connection_type, 0) \
	fn(DT_N_S_soc_S_ethernet_40050000, phy_connection_type, 1) \
	fn(DT_N_S_soc_S_ethernet_40050000, phy_connection_type, 2) \
	fn(DT_N_S_soc_S_ethernet_40050000, phy_connection_type, 3)
#define DT_N_S_soc_S_ethernet_40050000_P_phy_connection_type_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000, phy_connection_type, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, phy_connection_type, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, phy_connection_type, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, phy_connection_type, 3, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40050000_P_phy_connection_type_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pd0a_gmac_gtxck
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pd1a_gmac_gtxen
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pd2a_gmac_gtx0
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pd3a_gmac_gtx1
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_4 DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_4_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pd4a_gmac_grxdv
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_4_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_5 DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_5_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pd5a_gmac_grx0
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_5_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_6 DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_6_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pd6a_gmac_grx1
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_6_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_7 DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_7_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pd7a_gmac_grxer
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_IDX_7_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40050000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_ethernet_40050000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_ethernet_40050000, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_ethernet_40050000, pinctrl_0, 3) \
	fn(DT_N_S_soc_S_ethernet_40050000, pinctrl_0, 4) \
	fn(DT_N_S_soc_S_ethernet_40050000, pinctrl_0, 5) \
	fn(DT_N_S_soc_S_ethernet_40050000, pinctrl_0, 6) \
	fn(DT_N_S_soc_S_ethernet_40050000, pinctrl_0, 7)
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, pinctrl_0, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, pinctrl_0, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, pinctrl_0, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, pinctrl_0, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, pinctrl_0, 7, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_LEN 8
#define DT_N_S_soc_S_ethernet_40050000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_local_mac_address {0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_ethernet_40050000_P_local_mac_address_IDX_0 0
#define DT_N_S_soc_S_ethernet_40050000_P_local_mac_address_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_local_mac_address_IDX_1 0
#define DT_N_S_soc_S_ethernet_40050000_P_local_mac_address_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_local_mac_address_IDX_2 0
#define DT_N_S_soc_S_ethernet_40050000_P_local_mac_address_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_local_mac_address_IDX_3 0
#define DT_N_S_soc_S_ethernet_40050000_P_local_mac_address_IDX_3_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_local_mac_address_IDX_4 0
#define DT_N_S_soc_S_ethernet_40050000_P_local_mac_address_IDX_4_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_local_mac_address_IDX_5 0
#define DT_N_S_soc_S_ethernet_40050000_P_local_mac_address_IDX_5_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_local_mac_address_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40050000, local_mac_address, 0) \
	fn(DT_N_S_soc_S_ethernet_40050000, local_mac_address, 1) \
	fn(DT_N_S_soc_S_ethernet_40050000, local_mac_address, 2) \
	fn(DT_N_S_soc_S_ethernet_40050000, local_mac_address, 3) \
	fn(DT_N_S_soc_S_ethernet_40050000, local_mac_address, 4) \
	fn(DT_N_S_soc_S_ethernet_40050000, local_mac_address, 5)
#define DT_N_S_soc_S_ethernet_40050000_P_local_mac_address_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000, local_mac_address, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, local_mac_address, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, local_mac_address, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, local_mac_address, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, local_mac_address, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, local_mac_address, 5, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40050000_P_local_mac_address_LEN 6
#define DT_N_S_soc_S_ethernet_40050000_P_local_mac_address_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_label "GMAC"
#define DT_N_S_soc_S_ethernet_40050000_P_label_STRING_TOKEN GMAC
#define DT_N_S_soc_S_ethernet_40050000_P_label_STRING_UPPER_TOKEN GMAC
#define DT_N_S_soc_S_ethernet_40050000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40050000, label, 0) \
	fn(DT_N_S_soc_S_ethernet_40050000, label, 1) \
	fn(DT_N_S_soc_S_ethernet_40050000, label, 2) \
	fn(DT_N_S_soc_S_ethernet_40050000, label, 3)
#define DT_N_S_soc_S_ethernet_40050000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, label, 3, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40050000_P_label_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_zephyr_random_mac_address 0
#define DT_N_S_soc_S_ethernet_40050000_P_zephyr_random_mac_address_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_status "okay"
#define DT_N_S_soc_S_ethernet_40050000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_ethernet_40050000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ethernet_40050000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_ethernet_40050000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_ethernet_40050000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ethernet_40050000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40050000, status, 0) \
	fn(DT_N_S_soc_S_ethernet_40050000, status, 1) \
	fn(DT_N_S_soc_S_ethernet_40050000, status, 2) \
	fn(DT_N_S_soc_S_ethernet_40050000, status, 3)
#define DT_N_S_soc_S_ethernet_40050000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40050000_P_status_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_compatible {"atmel,sam-gmac"}
#define DT_N_S_soc_S_ethernet_40050000_P_compatible_IDX_0 "atmel,sam-gmac"
#define DT_N_S_soc_S_ethernet_40050000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40050000, compatible, 0)
#define DT_N_S_soc_S_ethernet_40050000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40050000_P_compatible_LEN 1
#define DT_N_S_soc_S_ethernet_40050000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_interrupts {39 /* 0x27 */, 0 /* 0x0 */, 66 /* 0x42 */, 0 /* 0x0 */, 67 /* 0x43 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_ethernet_40050000_P_interrupts_IDX_0 39
#define DT_N_S_soc_S_ethernet_40050000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_ethernet_40050000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_interrupts_IDX_2 66
#define DT_N_S_soc_S_ethernet_40050000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_ethernet_40050000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_interrupts_IDX_4 67
#define DT_N_S_soc_S_ethernet_40050000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_ethernet_40050000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40050000, interrupts, 0) \
	fn(DT_N_S_soc_S_ethernet_40050000, interrupts, 1) \
	fn(DT_N_S_soc_S_ethernet_40050000, interrupts, 2) \
	fn(DT_N_S_soc_S_ethernet_40050000, interrupts, 3) \
	fn(DT_N_S_soc_S_ethernet_40050000, interrupts, 4) \
	fn(DT_N_S_soc_S_ethernet_40050000, interrupts, 5)
#define DT_N_S_soc_S_ethernet_40050000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, interrupts, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, interrupts, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, interrupts, 5, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40050000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_interrupt_names {"gmac", "q1", "q2"}
#define DT_N_S_soc_S_ethernet_40050000_P_interrupt_names_IDX_0 "gmac"
#define DT_N_S_soc_S_ethernet_40050000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_interrupt_names_IDX_1 "q1"
#define DT_N_S_soc_S_ethernet_40050000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_interrupt_names_IDX_2 "q2"
#define DT_N_S_soc_S_ethernet_40050000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40050000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_ethernet_40050000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_ethernet_40050000, interrupt_names, 2)
#define DT_N_S_soc_S_ethernet_40050000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40050000_P_interrupt_names_LEN 3
#define DT_N_S_soc_S_ethernet_40050000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_P_wakeup_source 0
#define DT_N_S_soc_S_ethernet_40050000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd8a_gmac_gmdc
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_PATH "/soc/pinctrl@400e0e00/pd8a_gmac_gmdc"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_FULL_NAME "pd8a_gmac_gmdc"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_ORD 83

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_SUPPORTS_ORDS \
	85, /* /soc/ethernet@40050000/mdio */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_EXISTS 1
#define DT_N_NODELABEL_pd8a_gmac_gmdc DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_atmel_pins_IDX_0_VAL_pin 8
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd9a_gmac_gmdio
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_PATH "/soc/pinctrl@400e0e00/pd9a_gmac_gmdio"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_FULL_NAME "pd9a_gmac_gmdio"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_ORD 84

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_SUPPORTS_ORDS \
	85, /* /soc/ethernet@40050000/mdio */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_EXISTS 1
#define DT_N_NODELABEL_pd9a_gmac_gmdio DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_atmel_pins_IDX_0_VAL_pin 9
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/ethernet@40050000/mdio
 *
 * Node identifier: DT_N_S_soc_S_ethernet_40050000_S_mdio
 *
 * Binding (compatible = atmel,sam-mdio):
 *   $ZEPHYR_BASE/dts/bindings/mdio/atmel,sam-mdio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_PATH "/soc/ethernet@40050000/mdio"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_FULL_NAME "mdio"

/* Node parent (/soc/ethernet@40050000) identifier: */
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_PARENT DT_N_S_soc_S_ethernet_40050000
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_ORD 85

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_REQUIRES_ORDS \
	82, /* /soc/ethernet@40050000 */ \
	83, /* /soc/pinctrl@400e0e00/pd8a_gmac_gmdc */ \
	84, /* /soc/pinctrl@400e0e00/pd9a_gmac_gmdio */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_SUPPORTS_ORDS \
	86, /* /soc/ethernet@40050000/phy */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_EXISTS 1
#define DT_N_INST_0_atmel_sam_mdio DT_N_S_soc_S_ethernet_40050000_S_mdio
#define DT_N_NODELABEL_mdio        DT_N_S_soc_S_ethernet_40050000_S_mdio

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_REG_NUM 0
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_RANGES_NUM 0
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_IRQ_NUM 0
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_COMPAT_MATCHES_atmel_sam_mdio 1
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_PINCTRL_NUM 1
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_PINCTRL_IDX_0_EXISTS 1

/* Generic property macros: */
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pd8a_gmac_gmdc
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pd9a_gmac_gmdio
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, pinctrl_0, 1)
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_label "MDIO"
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_label_STRING_TOKEN MDIO
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_label_STRING_UPPER_TOKEN MDIO
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, label, 0) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, label, 1) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, label, 2) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, label, 3)
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, label, 3, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_label_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_protocol "clause 22"
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_protocol_STRING_TOKEN clause_22
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_protocol_STRING_UPPER_TOKEN CLAUSE_22
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_protocol_ENUM_IDX 0
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_protocol_ENUM_TOKEN clause_22
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_protocol_ENUM_UPPER_TOKEN CLAUSE_22
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_protocol_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, protocol, 0) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, protocol, 1) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, protocol, 2) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, protocol, 3) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, protocol, 4) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, protocol, 5) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, protocol, 6) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, protocol, 7) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, protocol, 8)
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_protocol_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, protocol, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, protocol, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, protocol, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, protocol, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, protocol, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, protocol, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, protocol, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, protocol, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, protocol, 8, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_protocol_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_status "okay"
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, status, 0) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, status, 1) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, status, 2) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, status, 3)
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_status_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_compatible {"atmel,sam-mdio"}
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_compatible_IDX_0 "atmel,sam-mdio"
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, compatible, 0)
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_compatible_LEN 1
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_wakeup_source 0
#define DT_N_S_soc_S_ethernet_40050000_S_mdio_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/ethernet@40050000/phy
 *
 * Node identifier: DT_N_S_soc_S_ethernet_40050000_S_phy
 *
 * Binding (compatible = ethernet-phy):
 *   $ZEPHYR_BASE/dts/bindings/ethernet/ethernet-phy.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ethernet_40050000_S_phy_PATH "/soc/ethernet@40050000/phy"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ethernet_40050000_S_phy_FULL_NAME "phy"

/* Node parent (/soc/ethernet@40050000) identifier: */
#define DT_N_S_soc_S_ethernet_40050000_S_phy_PARENT DT_N_S_soc_S_ethernet_40050000
#define DT_N_S_soc_S_ethernet_40050000_S_phy_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ethernet_40050000_S_phy_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ethernet_40050000_S_phy_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ethernet_40050000_S_phy_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ethernet_40050000_S_phy_ORD 86

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ethernet_40050000_S_phy_REQUIRES_ORDS \
	82, /* /soc/ethernet@40050000 */ \
	85, /* /soc/ethernet@40050000/mdio */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ethernet_40050000_S_phy_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ethernet_40050000_S_phy_EXISTS 1
#define DT_N_INST_0_ethernet_phy DT_N_S_soc_S_ethernet_40050000_S_phy
#define DT_N_NODELABEL_phy       DT_N_S_soc_S_ethernet_40050000_S_phy

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ethernet_40050000_S_phy_REG_NUM 0
#define DT_N_S_soc_S_ethernet_40050000_S_phy_RANGES_NUM 0
#define DT_N_S_soc_S_ethernet_40050000_S_phy_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ethernet_40050000_S_phy_IRQ_NUM 0
#define DT_N_S_soc_S_ethernet_40050000_S_phy_COMPAT_MATCHES_ethernet_phy 1
#define DT_N_S_soc_S_ethernet_40050000_S_phy_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ethernet_40050000_S_phy_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_address 0
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_address_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_mdio DT_N_S_soc_S_ethernet_40050000_S_mdio
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_mdio_IDX_0 DT_N_S_soc_S_ethernet_40050000_S_mdio
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_mdio_IDX_0_PH DT_N_S_soc_S_ethernet_40050000_S_mdio
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_mdio_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_mdio_LEN 1
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_mdio_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_no_reset 0
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_no_reset_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_status "okay"
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40050000_S_phy, status, 0) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_phy, status, 1) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_phy, status, 2) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_phy, status, 3)
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000_S_phy, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_phy, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_phy, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40050000_S_phy, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_status_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_compatible {"ethernet-phy"}
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_compatible_IDX_0 "ethernet-phy"
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40050000_S_phy, compatible, 0)
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000_S_phy, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_compatible_LEN 1
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_wakeup_source 0
#define DT_N_S_soc_S_ethernet_40050000_S_phy_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@400e0c00
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_400e0c00
 *
 * Binding (compatible = atmel,sam-flash-controller):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/atmel,sam-flash-controller.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_400e0c00_PATH "/soc/flash-controller@400e0c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_400e0c00_FULL_NAME "flash-controller@400e0c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_flash_controller_400e0c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_flash_controller_400e0c00_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000)
#define DT_N_S_soc_S_flash_controller_400e0c00_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_400e0c00_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000) 
#define DT_N_S_soc_S_flash_controller_400e0c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_400e0c00_ORD 87

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_400e0c00_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_400e0c00_SUPPORTS_ORDS \
	88, /* /soc/flash-controller@400e0c00/flash@400000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_400e0c00_EXISTS 1
#define DT_N_INST_0_atmel_sam_flash_controller DT_N_S_soc_S_flash_controller_400e0c00
#define DT_N_NODELABEL_eefc                    DT_N_S_soc_S_flash_controller_400e0c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_400e0c00_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_400e0c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_REG_IDX_0_VAL_ADDRESS 1074662400 /* 0x400e0c00 */
#define DT_N_S_soc_S_flash_controller_400e0c00_REG_IDX_0_VAL_SIZE 512 /* 0x200 */
#define DT_N_S_soc_S_flash_controller_400e0c00_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_400e0c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_400e0c00_IRQ_NUM 1
#define DT_N_S_soc_S_flash_controller_400e0c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_IRQ_IDX_0_VAL_irq 6
#define DT_N_S_soc_S_flash_controller_400e0c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_flash_controller_400e0c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_COMPAT_MATCHES_atmel_sam_flash_controller 1
#define DT_N_S_soc_S_flash_controller_400e0c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_400e0c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_400e0c00_P_peripheral_id 6
#define DT_N_S_soc_S_flash_controller_400e0c00_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_P_label "FLASH_CTRL"
#define DT_N_S_soc_S_flash_controller_400e0c00_P_label_STRING_TOKEN FLASH_CTRL
#define DT_N_S_soc_S_flash_controller_400e0c00_P_label_STRING_UPPER_TOKEN FLASH_CTRL
#define DT_N_S_soc_S_flash_controller_400e0c00_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00, label, 0) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, label, 1) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, label, 2) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, label, 3) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, label, 4) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, label, 5) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, label, 6) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, label, 7) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, label, 8) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, label, 9)
#define DT_N_S_soc_S_flash_controller_400e0c00_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, label, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, label, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, label, 9, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_400e0c00_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_P_reg {1074662400 /* 0x400e0c00 */, 512 /* 0x200 */}
#define DT_N_S_soc_S_flash_controller_400e0c00_P_reg_IDX_0 1074662400
#define DT_N_S_soc_S_flash_controller_400e0c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_P_reg_IDX_1 512
#define DT_N_S_soc_S_flash_controller_400e0c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00, reg, 0) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, reg, 1)
#define DT_N_S_soc_S_flash_controller_400e0c00_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_400e0c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_P_compatible {"atmel,sam-flash-controller"}
#define DT_N_S_soc_S_flash_controller_400e0c00_P_compatible_IDX_0 "atmel,sam-flash-controller"
#define DT_N_S_soc_S_flash_controller_400e0c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00, compatible, 0)
#define DT_N_S_soc_S_flash_controller_400e0c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_400e0c00_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_400e0c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_P_interrupts {6 /* 0x6 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_flash_controller_400e0c00_P_interrupts_IDX_0 6
#define DT_N_S_soc_S_flash_controller_400e0c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_flash_controller_400e0c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00, interrupts, 0) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, interrupts, 1)
#define DT_N_S_soc_S_flash_controller_400e0c00_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_400e0c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_400e0c00_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@400e0c00/flash@400000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/soc-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_PATH "/soc/flash-controller@400e0c00/flash@400000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_FULL_NAME "flash@400000"

/* Node parent (/soc/flash-controller@400e0c00) identifier: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_PARENT DT_N_S_soc_S_flash_controller_400e0c00
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions) 
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_ORD 88

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_REQUIRES_ORDS \
	87, /* /soc/flash-controller@400e0c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_SUPPORTS_ORDS \
	89, /* /soc/flash-controller@400e0c00/flash@400000/partitions */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_EXISTS 1
#define DT_N_INST_0_soc_nv_flash DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000
#define DT_N_NODELABEL_flash0    DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_REG_IDX_0_VAL_ADDRESS 4194304 /* 0x400000 */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_REG_IDX_0_VAL_SIZE 2097152 /* 0x200000 */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_label "FLASH_E70"
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_label_STRING_TOKEN FLASH_E70
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_label_STRING_UPPER_TOKEN FLASH_E70
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, label, 0) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, label, 1) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, label, 2) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, label, 3) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, label, 4) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, label, 5) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, label, 6) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, label, 7) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, label, 8)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, label, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, label, 8, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_erase_block_size 8192
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_write_block_size 16
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_write_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_compatible {"soc-nv-flash"}
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_compatible_IDX_0 "soc-nv-flash"
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_reg {4194304 /* 0x400000 */, 2097152 /* 0x200000 */}
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_reg_IDX_0 4194304
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_reg_IDX_1 2097152
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, reg, 0) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, reg, 1)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@400e0c00/flash@400000/partitions
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_PATH "/soc/flash-controller@400e0c00/flash@400000/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_FULL_NAME "partitions"

/* Node parent (/soc/flash-controller@400e0c00/flash@400000) identifier: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_PARENT DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000) 
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_ORD 89

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_REQUIRES_ORDS \
	88, /* /soc/flash-controller@400e0c00/flash@400000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_SUPPORTS_ORDS \
	90, /* /soc/flash-controller@400e0c00/flash@400000/partitions/partition@0 */ \
	91, /* /soc/flash-controller@400e0c00/flash@400000/partitions/partition@20000 */ \
	92, /* /soc/flash-controller@400e0c00/flash@400000/partitions/partition@100000 */ \
	93, /* /soc/flash-controller@400e0c00/flash@400000/partitions/partition@1e0000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_EXISTS 1
#define DT_N_INST_0_fixed_partitions DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/flash-controller@400e0c00/flash@400000/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_PATH "/soc/flash-controller@400e0c00/flash@400000/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_FULL_NAME "partition@0"

/* Node parent (/soc/flash-controller@400e0c00/flash@400000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_ORD 90

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_REQUIRES_ORDS \
	89, /* /soc/flash-controller@400e0c00/flash@400000/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_boot_partition DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_P_label "mcuboot"
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_P_label_STRING_TOKEN mcuboot
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN MCUBOOT
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0, label, 0) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0, label, 1) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0, label, 2) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0, label, 3) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0, label, 4) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0, label, 5) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0, label, 6)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0, label, 6, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_P_read_only 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_P_reg {0 /* 0x0 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_P_reg_IDX_1 65536
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0, reg, 0) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0, reg, 1)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@400e0c00/flash@400000/partitions/partition@20000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_PATH "/soc/flash-controller@400e0c00/flash@400000/partitions/partition@20000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_FULL_NAME "partition@20000"

/* Node parent (/soc/flash-controller@400e0c00/flash@400000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_PARENT DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_ORD 91

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_REQUIRES_ORDS \
	89, /* /soc/flash-controller@400e0c00/flash@400000/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_EXISTS 1
#define DT_N_NODELABEL_slot0_partition DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_REG_IDX_0_VAL_ADDRESS 131072 /* 0x20000 */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_REG_IDX_0_VAL_SIZE 917504 /* 0xe0000 */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_PARTITION_ID 1

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_P_label "image-0"
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_P_label_STRING_TOKEN image_0
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_P_label_STRING_UPPER_TOKEN IMAGE_0
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000, label, 0) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000, label, 1) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000, label, 2) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000, label, 3) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000, label, 4) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000, label, 5) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000, label, 6)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000, label, 6, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_P_reg {131072 /* 0x20000 */, 917504 /* 0xe0000 */}
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_P_reg_IDX_0 131072
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_P_reg_IDX_1 917504
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000, reg, 0) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000, reg, 1)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@400e0c00/flash@400000/partitions/partition@100000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_PATH "/soc/flash-controller@400e0c00/flash@400000/partitions/partition@100000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_FULL_NAME "partition@100000"

/* Node parent (/soc/flash-controller@400e0c00/flash@400000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_PARENT DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_ORD 92

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_REQUIRES_ORDS \
	89, /* /soc/flash-controller@400e0c00/flash@400000/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_EXISTS 1
#define DT_N_NODELABEL_slot1_partition DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_REG_IDX_0_VAL_ADDRESS 1048576 /* 0x100000 */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_REG_IDX_0_VAL_SIZE 917504 /* 0xe0000 */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_PARTITION_ID 2

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_P_label "image-1"
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_P_label_STRING_TOKEN image_1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_P_label_STRING_UPPER_TOKEN IMAGE_1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000, label, 0) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000, label, 1) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000, label, 2) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000, label, 3) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000, label, 4) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000, label, 5) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000, label, 6)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000, label, 6, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_P_reg {1048576 /* 0x100000 */, 917504 /* 0xe0000 */}
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_P_reg_IDX_0 1048576
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_P_reg_IDX_1 917504
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000, reg, 0) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000, reg, 1)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@400e0c00/flash@400000/partitions/partition@1e0000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_PATH "/soc/flash-controller@400e0c00/flash@400000/partitions/partition@1e0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_FULL_NAME "partition@1e0000"

/* Node parent (/soc/flash-controller@400e0c00/flash@400000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_PARENT DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_ORD 93

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_REQUIRES_ORDS \
	89, /* /soc/flash-controller@400e0c00/flash@400000/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_EXISTS 1
#define DT_N_NODELABEL_scratch_partition DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_REG_IDX_0_VAL_ADDRESS 1966080 /* 0x1e0000 */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_REG_IDX_0_VAL_SIZE 131072 /* 0x20000 */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_PARTITION_ID 3

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_P_label "image-scratch"
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_P_label_STRING_TOKEN image_scratch
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_P_label_STRING_UPPER_TOKEN IMAGE_SCRATCH
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 0) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 1) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 2) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 3) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 4) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 5) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 6) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 7) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 8) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 9) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 10) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 11) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 12)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, label, 12, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_P_reg {1966080 /* 0x1e0000 */, 131072 /* 0x20000 */}
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_P_reg_IDX_0 1966080
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_P_reg_IDX_1 131072
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, reg, 0) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, reg, 1)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa3a_twihs0_twd0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_PATH "/soc/pinctrl@400e0e00/pa3a_twihs0_twd0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_FULL_NAME "pa3a_twihs0_twd0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_ORD 94

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_SUPPORTS_ORDS \
	96, /* /soc/i2c@40018000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_EXISTS 1
#define DT_N_NODELABEL_pa3a_twihs0_twd0 DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_atmel_pins_IDX_0_VAL_pin 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa4a_twihs0_twck0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_PATH "/soc/pinctrl@400e0e00/pa4a_twihs0_twck0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_FULL_NAME "pa4a_twihs0_twck0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_ORD 95

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_SUPPORTS_ORDS \
	96, /* /soc/i2c@40018000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_EXISTS 1
#define DT_N_NODELABEL_pa4a_twihs0_twck0 DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_atmel_pins_IDX_0_VAL_pin 4
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40018000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40018000
 *
 * Binding (compatible = atmel,sam-i2c-twihs):
 *   $ZEPHYR_BASE/dts/bindings/i2c/atmel,sam-i2c-twihs.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40018000_PATH "/soc/i2c@40018000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40018000_FULL_NAME "i2c@40018000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40018000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_40018000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_i2c_40018000_S_ag416_38)
#define DT_N_S_soc_S_i2c_40018000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40018000_S_ag416_38, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40018000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_i2c_40018000_S_ag416_38) 
#define DT_N_S_soc_S_i2c_40018000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40018000_S_ag416_38, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40018000_ORD 96

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40018000_REQUIRES_ORDS \
	8, /* /soc */ \
	9, /* /soc/interrupt-controller@e000e100 */ \
	94, /* /soc/pinctrl@400e0e00/pa3a_twihs0_twd0 */ \
	95, /* /soc/pinctrl@400e0e00/pa4a_twihs0_twck0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40018000_SUPPORTS_ORDS \
	97, /* /soc/i2c@40018000/ag416@38 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40018000_EXISTS 1
#define DT_N_ALIAS_i2c_0                DT_N_S_soc_S_i2c_40018000
#define DT_N_INST_0_atmel_sam_i2c_twihs DT_N_S_soc_S_i2c_40018000
#define DT_N_NODELABEL_twihs0           DT_N_S_soc_S_i2c_40018000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40018000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40018000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_REG_IDX_0_VAL_ADDRESS 1073840128 /* 0x40018000 */
#define DT_N_S_soc_S_i2c_40018000_REG_IDX_0_VAL_SIZE 299 /* 0x12b */
#define DT_N_S_soc_S_i2c_40018000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40018000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40018000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_40018000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_IRQ_IDX_0_VAL_irq 19
#define DT_N_S_soc_S_i2c_40018000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40018000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_COMPAT_MATCHES_atmel_sam_i2c_twihs 1
#define DT_N_S_soc_S_i2c_40018000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40018000_PINCTRL_NUM 1
#define DT_N_S_soc_S_i2c_40018000_PINCTRL_IDX_0_EXISTS 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40018000_P_reg {1073840128 /* 0x40018000 */, 299 /* 0x12b */}
#define DT_N_S_soc_S_i2c_40018000_P_reg_IDX_0 1073840128
#define DT_N_S_soc_S_i2c_40018000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_P_reg_IDX_1 299
#define DT_N_S_soc_S_i2c_40018000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40018000, reg, 0) \
	fn(DT_N_S_soc_S_i2c_40018000, reg, 1)
#define DT_N_S_soc_S_i2c_40018000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40018000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40018000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40018000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_P_interrupts {19 /* 0x13 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40018000_P_interrupts_IDX_0 19
#define DT_N_S_soc_S_i2c_40018000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40018000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40018000, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_40018000, interrupts, 1)
#define DT_N_S_soc_S_i2c_40018000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40018000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40018000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40018000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_P_peripheral_id 19
#define DT_N_S_soc_S_i2c_40018000_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0
#define DT_N_S_soc_S_i2c_40018000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pa4a_twihs0_twck0
#define DT_N_S_soc_S_i2c_40018000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0
#define DT_N_S_soc_S_i2c_40018000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pinctrl_400e0e00_S_pa3a_twihs0_twd0
#define DT_N_S_soc_S_i2c_40018000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40018000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_i2c_40018000, pinctrl_0, 1)
#define DT_N_S_soc_S_i2c_40018000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40018000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40018000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40018000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_i2c_40018000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40018000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_P_label "I2C_0"
#define DT_N_S_soc_S_i2c_40018000_P_label_STRING_TOKEN I2C_0
#define DT_N_S_soc_S_i2c_40018000_P_label_STRING_UPPER_TOKEN I2C_0
#define DT_N_S_soc_S_i2c_40018000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40018000, label, 0) \
	fn(DT_N_S_soc_S_i2c_40018000, label, 1) \
	fn(DT_N_S_soc_S_i2c_40018000, label, 2) \
	fn(DT_N_S_soc_S_i2c_40018000, label, 3) \
	fn(DT_N_S_soc_S_i2c_40018000, label, 4)
#define DT_N_S_soc_S_i2c_40018000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40018000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40018000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40018000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40018000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40018000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40018000_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_P_status "okay"
#define DT_N_S_soc_S_i2c_40018000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_i2c_40018000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_40018000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_i2c_40018000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_i2c_40018000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_40018000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40018000, status, 0) \
	fn(DT_N_S_soc_S_i2c_40018000, status, 1) \
	fn(DT_N_S_soc_S_i2c_40018000, status, 2) \
	fn(DT_N_S_soc_S_i2c_40018000, status, 3)
#define DT_N_S_soc_S_i2c_40018000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40018000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40018000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40018000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40018000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40018000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_P_compatible {"atmel,sam-i2c-twihs"}
#define DT_N_S_soc_S_i2c_40018000_P_compatible_IDX_0 "atmel,sam-i2c-twihs"
#define DT_N_S_soc_S_i2c_40018000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40018000, compatible, 0)
#define DT_N_S_soc_S_i2c_40018000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40018000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40018000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40018000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40018000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40018000/ag416@38
 *
 * Node identifier: DT_N_S_soc_S_i2c_40018000_S_ag416_38
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_PATH "/soc/i2c@40018000/ag416@38"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_FULL_NAME "ag416@38"

/* Node parent (/soc/i2c@40018000) identifier: */
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_PARENT DT_N_S_soc_S_i2c_40018000
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_ORD 97

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_REQUIRES_ORDS \
	96, /* /soc/i2c@40018000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_EXISTS 1
#define DT_N_INST_0_fujikaru_ag416 DT_N_S_soc_S_i2c_40018000_S_ag416_38

/* Bus info (controller: '/soc/i2c@40018000', type: 'i2c') */
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_BUS_i2c 1
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_BUS DT_N_S_soc_S_i2c_40018000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_REG_NUM 1
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_REG_IDX_0_VAL_ADDRESS 56 /* 0x38 */
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_IRQ_NUM 0
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_COMPAT_MATCHES_fujikaru_ag416 1
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_P_compatible {"fujikaru,ag416"}
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_P_compatible_IDX_0 "fujikaru,ag416"
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40018000_S_ag416_38, compatible, 0)
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40018000_S_ag416_38, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_P_reg {56 /* 0x38 */}
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_P_reg_IDX_0 56
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40018000_S_ag416_38, reg, 0)
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40018000_S_ag416_38, reg, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_P_label "AG416"
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_P_label_STRING_TOKEN AG416
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_P_label_STRING_UPPER_TOKEN AG416
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40018000_S_ag416_38, label, 0) \
	fn(DT_N_S_soc_S_i2c_40018000_S_ag416_38, label, 1) \
	fn(DT_N_S_soc_S_i2c_40018000_S_ag416_38, label, 2) \
	fn(DT_N_S_soc_S_i2c_40018000_S_ag416_38, label, 3) \
	fn(DT_N_S_soc_S_i2c_40018000_S_ag416_38, label, 4)
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40018000_S_ag416_38, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40018000_S_ag416_38, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40018000_S_ag416_38, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40018000_S_ag416_38, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40018000_S_ag416_38, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40018000_S_ag416_38_P_label_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa0b_tc0_tioa0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_PATH "/soc/pinctrl@400e0e00/pa0b_tc0_tioa0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_FULL_NAME "pa0b_tc0_tioa0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_ORD 98

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_EXISTS 1
#define DT_N_NODELABEL_pa0b_tc0_tioa0 DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_atmel_pins_IDX_0_VAL_pin 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa0b_tc0_tioa0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa15b_tc0_tioa1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_PATH "/soc/pinctrl@400e0e00/pa15b_tc0_tioa1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_FULL_NAME "pa15b_tc0_tioa1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_ORD 99

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_EXISTS 1
#define DT_N_NODELABEL_pa15b_tc0_tioa1 DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_atmel_pins_IDX_0_VAL_pin 15
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa15b_tc0_tioa1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa16b_tc0_tiob1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_PATH "/soc/pinctrl@400e0e00/pa16b_tc0_tiob1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_FULL_NAME "pa16b_tc0_tiob1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_ORD 100

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_EXISTS 1
#define DT_N_NODELABEL_pa16b_tc0_tiob1 DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_atmel_pins_IDX_0_VAL_pin 16
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa16b_tc0_tiob1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa1b_tc0_tiob0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_PATH "/soc/pinctrl@400e0e00/pa1b_tc0_tiob0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_FULL_NAME "pa1b_tc0_tiob0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_ORD 101

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_EXISTS 1
#define DT_N_NODELABEL_pa1b_tc0_tiob0 DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_atmel_pins_IDX_0_VAL_pin 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa1b_tc0_tiob0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa23a_usart1_sck1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_PATH "/soc/pinctrl@400e0e00/pa23a_usart1_sck1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_FULL_NAME "pa23a_usart1_sck1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_ORD 102

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_EXISTS 1
#define DT_N_NODELABEL_pa23a_usart1_sck1 DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_atmel_pins_IDX_0_VAL_pin 23
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa23a_usart1_sck1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa24a_usart1_rts1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_PATH "/soc/pinctrl@400e0e00/pa24a_usart1_rts1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_FULL_NAME "pa24a_usart1_rts1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_ORD 103

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_EXISTS 1
#define DT_N_NODELABEL_pa24a_usart1_rts1 DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_atmel_pins_IDX_0_VAL_pin 24
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa24a_usart1_rts1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa25a_usart1_cts1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_PATH "/soc/pinctrl@400e0e00/pa25a_usart1_cts1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_FULL_NAME "pa25a_usart1_cts1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_ORD 104

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_EXISTS 1
#define DT_N_NODELABEL_pa25a_usart1_cts1 DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_atmel_pins_IDX_0_VAL_pin 25
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa25a_usart1_cts1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa26a_usart1_dcd1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_PATH "/soc/pinctrl@400e0e00/pa26a_usart1_dcd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_FULL_NAME "pa26a_usart1_dcd1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_ORD 105

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_EXISTS 1
#define DT_N_NODELABEL_pa26a_usart1_dcd1 DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_atmel_pins_IDX_0_VAL_pin 26
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26a_usart1_dcd1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa26b_tc0_tioa2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_PATH "/soc/pinctrl@400e0e00/pa26b_tc0_tioa2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_FULL_NAME "pa26b_tc0_tioa2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_ORD 106

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_EXISTS 1
#define DT_N_NODELABEL_pa26b_tc0_tioa2 DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_atmel_pins_IDX_0_VAL_pin 26
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa26b_tc0_tioa2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa27a_usart1_dtr1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_PATH "/soc/pinctrl@400e0e00/pa27a_usart1_dtr1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_FULL_NAME "pa27a_usart1_dtr1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_ORD 107

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_EXISTS 1
#define DT_N_NODELABEL_pa27a_usart1_dtr1 DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_atmel_pins_IDX_0_VAL_pin 27
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27a_usart1_dtr1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa27b_tc0_tiob2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_PATH "/soc/pinctrl@400e0e00/pa27b_tc0_tiob2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_FULL_NAME "pa27b_tc0_tiob2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_ORD 108

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_EXISTS 1
#define DT_N_NODELABEL_pa27b_tc0_tiob2 DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_atmel_pins_IDX_0_VAL_pin 27
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa27b_tc0_tiob2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa28a_usart1_dsr1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_PATH "/soc/pinctrl@400e0e00/pa28a_usart1_dsr1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_FULL_NAME "pa28a_usart1_dsr1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_ORD 109

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_EXISTS 1
#define DT_N_NODELABEL_pa28a_usart1_dsr1 DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_atmel_pins_IDX_0_VAL_pin 28
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28a_usart1_dsr1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa28b_tc0_tclk1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_PATH "/soc/pinctrl@400e0e00/pa28b_tc0_tclk1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_FULL_NAME "pa28b_tc0_tclk1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_ORD 110

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_EXISTS 1
#define DT_N_NODELABEL_pa28b_tc0_tclk1 DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_atmel_pins_IDX_0_VAL_pin 28
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa28b_tc0_tclk1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa29a_usart1_ri1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_PATH "/soc/pinctrl@400e0e00/pa29a_usart1_ri1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_FULL_NAME "pa29a_usart1_ri1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_ORD 111

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_EXISTS 1
#define DT_N_NODELABEL_pa29a_usart1_ri1 DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_atmel_pins_IDX_0_VAL_pin 29
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29a_usart1_ri1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa29b_tc0_tclk2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_PATH "/soc/pinctrl@400e0e00/pa29b_tc0_tclk2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_FULL_NAME "pa29b_tc0_tclk2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_ORD 112

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_EXISTS 1
#define DT_N_NODELABEL_pa29b_tc0_tclk2 DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_atmel_pins_IDX_0_VAL_pin 29
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa29b_tc0_tclk2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa31a_spi0_npcs1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_PATH "/soc/pinctrl@400e0e00/pa31a_spi0_npcs1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_FULL_NAME "pa31a_spi0_npcs1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_ORD 113

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_EXISTS 1
#define DT_N_NODELABEL_pa31a_spi0_npcs1 DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_atmel_pins_IDX_0_VAL_pin 31
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa31a_spi0_npcs1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa3b_usart1_loncol1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_PATH "/soc/pinctrl@400e0e00/pa3b_usart1_loncol1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_FULL_NAME "pa3b_usart1_loncol1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_ORD 114

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_EXISTS 1
#define DT_N_NODELABEL_pa3b_usart1_loncol1 DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_atmel_pins_IDX_0_VAL_pin 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa3b_usart1_loncol1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa4b_tc0_tclk0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_PATH "/soc/pinctrl@400e0e00/pa4b_tc0_tclk0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_FULL_NAME "pa4b_tc0_tclk0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_ORD 115

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_EXISTS 1
#define DT_N_NODELABEL_pa4b_tc0_tclk0 DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_atmel_pins_IDX_0_VAL_pin 4
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4b_tc0_tclk0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa4c_uart1_utxd1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_PATH "/soc/pinctrl@400e0e00/pa4c_uart1_utxd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_FULL_NAME "pa4c_uart1_utxd1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_ORD 116

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_EXISTS 1
#define DT_N_NODELABEL_pa4c_uart1_utxd1 DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_atmel_pins_IDX_0_VAL_pin 4
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa4c_uart1_utxd1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa5c_uart1_urxd1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_PATH "/soc/pinctrl@400e0e00/pa5c_uart1_urxd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_FULL_NAME "pa5c_uart1_urxd1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_ORD 117

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_EXISTS 1
#define DT_N_NODELABEL_pa5c_uart1_urxd1 DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_atmel_pins_IDX_0_VAL_pin 5
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa5c_uart1_urxd1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pa6c_uart1_utxd1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_PATH "/soc/pinctrl@400e0e00/pa6c_uart1_utxd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_FULL_NAME "pa6c_uart1_utxd1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_ORD 118

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	11, /* /soc/pinctrl@400e0e00/gpio@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_EXISTS 1
#define DT_N_NODELABEL_pa6c_uart1_utxd1 DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_atmel_pins_IDX_0_VAL_pin 6
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pa6c_uart1_utxd1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pb12b_gmac_gtsucomp
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_PATH "/soc/pinctrl@400e0e00/pb12b_gmac_gtsucomp"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_FULL_NAME "pb12b_gmac_gtsucomp"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_ORD 119

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	21, /* /soc/pinctrl@400e0e00/gpio@400e1000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_EXISTS 1
#define DT_N_NODELABEL_pb12b_gmac_gtsucomp DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_atmel_pins_IDX_0_VAL_pin 12
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb12b_gmac_gtsucomp_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pb13c_usart0_sck0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_PATH "/soc/pinctrl@400e0e00/pb13c_usart0_sck0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_FULL_NAME "pb13c_usart0_sck0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_ORD 120

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	21, /* /soc/pinctrl@400e0e00/gpio@400e1000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_EXISTS 1
#define DT_N_NODELABEL_pb13c_usart0_sck0 DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_atmel_pins_IDX_0_VAL_pin 13
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb13c_usart0_sck0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pb1b_gmac_gtsucomp
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_PATH "/soc/pinctrl@400e0e00/pb1b_gmac_gtsucomp"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_FULL_NAME "pb1b_gmac_gtsucomp"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_ORD 121

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	21, /* /soc/pinctrl@400e0e00/gpio@400e1000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_EXISTS 1
#define DT_N_NODELABEL_pb1b_gmac_gtsucomp DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_atmel_pins_IDX_0_VAL_pin 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb1b_gmac_gtsucomp_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pb2c_usart0_cts0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_PATH "/soc/pinctrl@400e0e00/pb2c_usart0_cts0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_FULL_NAME "pb2c_usart0_cts0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_ORD 122

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	21, /* /soc/pinctrl@400e0e00/gpio@400e1000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_EXISTS 1
#define DT_N_NODELABEL_pb2c_usart0_cts0 DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_atmel_pins_IDX_0_VAL_pin 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2c_usart0_cts0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pb2d_spi0_npcs0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_PATH "/soc/pinctrl@400e0e00/pb2d_spi0_npcs0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_FULL_NAME "pb2d_spi0_npcs0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_ORD 123

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	21, /* /soc/pinctrl@400e0e00/gpio@400e1000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_EXISTS 1
#define DT_N_NODELABEL_pb2d_spi0_npcs0 DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_atmel_pins_IDX_0_VAL_pin 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_atmel_pins_IDX_0_VAL_peripheral 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb2d_spi0_npcs0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pb3c_usart0_rts0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_PATH "/soc/pinctrl@400e0e00/pb3c_usart0_rts0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_FULL_NAME "pb3c_usart0_rts0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_ORD 124

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	21, /* /soc/pinctrl@400e0e00/gpio@400e1000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_EXISTS 1
#define DT_N_NODELABEL_pb3c_usart0_rts0 DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_atmel_pins_IDX_0_VAL_pin 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pb3c_usart0_rts0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc10b_tc2_tclk7
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_PATH "/soc/pinctrl@400e0e00/pc10b_tc2_tclk7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_FULL_NAME "pc10b_tc2_tclk7"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_ORD 125

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_EXISTS 1
#define DT_N_NODELABEL_pc10b_tc2_tclk7 DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_atmel_pins_IDX_0_VAL_pin 10
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc10b_tc2_tclk7_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc11b_tc2_tioa8
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_PATH "/soc/pinctrl@400e0e00/pc11b_tc2_tioa8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_FULL_NAME "pc11b_tc2_tioa8"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_ORD 126

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_EXISTS 1
#define DT_N_NODELABEL_pc11b_tc2_tioa8 DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_atmel_pins_IDX_0_VAL_pin 11
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc11b_tc2_tioa8_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc12b_tc2_tiob8
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_PATH "/soc/pinctrl@400e0e00/pc12b_tc2_tiob8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_FULL_NAME "pc12b_tc2_tiob8"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_ORD 127

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_EXISTS 1
#define DT_N_NODELABEL_pc12b_tc2_tiob8 DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_atmel_pins_IDX_0_VAL_pin 12
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12b_tc2_tiob8_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc12c_can1_rx1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_PATH "/soc/pinctrl@400e0e00/pc12c_can1_rx1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_FULL_NAME "pc12c_can1_rx1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_ORD 128

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_EXISTS 1
#define DT_N_NODELABEL_pc12c_can1_rx1 DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_atmel_pins_IDX_0_VAL_pin 12
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc12c_can1_rx1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc14b_tc2_tclk8
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_PATH "/soc/pinctrl@400e0e00/pc14b_tc2_tclk8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_FULL_NAME "pc14b_tc2_tclk8"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_ORD 129

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_EXISTS 1
#define DT_N_NODELABEL_pc14b_tc2_tclk8 DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_atmel_pins_IDX_0_VAL_pin 14
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14b_tc2_tclk8_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc14c_can1_tx1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_PATH "/soc/pinctrl@400e0e00/pc14c_can1_tx1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_FULL_NAME "pc14c_can1_tx1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_ORD 130

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_EXISTS 1
#define DT_N_NODELABEL_pc14c_can1_tx1 DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_atmel_pins_IDX_0_VAL_pin 14
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc14c_can1_tx1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc23b_tc1_tioa3
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_PATH "/soc/pinctrl@400e0e00/pc23b_tc1_tioa3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_FULL_NAME "pc23b_tc1_tioa3"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_ORD 131

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_EXISTS 1
#define DT_N_NODELABEL_pc23b_tc1_tioa3 DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_atmel_pins_IDX_0_VAL_pin 23
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc23b_tc1_tioa3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc24b_tc1_tiob3
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_PATH "/soc/pinctrl@400e0e00/pc24b_tc1_tiob3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_FULL_NAME "pc24b_tc1_tiob3"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_ORD 132

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_EXISTS 1
#define DT_N_NODELABEL_pc24b_tc1_tiob3 DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_atmel_pins_IDX_0_VAL_pin 24
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc24b_tc1_tiob3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc25b_tc1_tclk3
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_PATH "/soc/pinctrl@400e0e00/pc25b_tc1_tclk3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_FULL_NAME "pc25b_tc1_tclk3"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_ORD 133

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_EXISTS 1
#define DT_N_NODELABEL_pc25b_tc1_tclk3 DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_atmel_pins_IDX_0_VAL_pin 25
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25b_tc1_tclk3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc25c_spi1_npcs0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_PATH "/soc/pinctrl@400e0e00/pc25c_spi1_npcs0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_FULL_NAME "pc25c_spi1_npcs0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_ORD 134

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_EXISTS 1
#define DT_N_NODELABEL_pc25c_spi1_npcs0 DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_atmel_pins_IDX_0_VAL_pin 25
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc25c_spi1_npcs0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc26b_tc1_tioa4
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_PATH "/soc/pinctrl@400e0e00/pc26b_tc1_tioa4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_FULL_NAME "pc26b_tc1_tioa4"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_ORD 135

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_EXISTS 1
#define DT_N_NODELABEL_pc26b_tc1_tioa4 DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_atmel_pins_IDX_0_VAL_pin 26
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc26b_tc1_tioa4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc27b_tc1_tiob4
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_PATH "/soc/pinctrl@400e0e00/pc27b_tc1_tiob4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_FULL_NAME "pc27b_tc1_tiob4"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_ORD 136

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_EXISTS 1
#define DT_N_NODELABEL_pc27b_tc1_tiob4 DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_atmel_pins_IDX_0_VAL_pin 27
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc27b_tc1_tiob4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc28b_tc1_tclk4
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_PATH "/soc/pinctrl@400e0e00/pc28b_tc1_tclk4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_FULL_NAME "pc28b_tc1_tclk4"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_ORD 137

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_EXISTS 1
#define DT_N_NODELABEL_pc28b_tc1_tclk4 DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_atmel_pins_IDX_0_VAL_pin 28
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28b_tc1_tclk4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc28c_spi1_npcs1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_PATH "/soc/pinctrl@400e0e00/pc28c_spi1_npcs1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_FULL_NAME "pc28c_spi1_npcs1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_ORD 138

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_EXISTS 1
#define DT_N_NODELABEL_pc28c_spi1_npcs1 DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_atmel_pins_IDX_0_VAL_pin 28
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc28c_spi1_npcs1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc29b_tc1_tioa5
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_PATH "/soc/pinctrl@400e0e00/pc29b_tc1_tioa5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_FULL_NAME "pc29b_tc1_tioa5"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_ORD 139

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_EXISTS 1
#define DT_N_NODELABEL_pc29b_tc1_tioa5 DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_atmel_pins_IDX_0_VAL_pin 29
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29b_tc1_tioa5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc29c_spi1_npcs2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_PATH "/soc/pinctrl@400e0e00/pc29c_spi1_npcs2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_FULL_NAME "pc29c_spi1_npcs2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_ORD 140

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_EXISTS 1
#define DT_N_NODELABEL_pc29c_spi1_npcs2 DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_atmel_pins_IDX_0_VAL_pin 29
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc29c_spi1_npcs2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc30b_tc1_tiob5
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_PATH "/soc/pinctrl@400e0e00/pc30b_tc1_tiob5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_FULL_NAME "pc30b_tc1_tiob5"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_ORD 141

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_EXISTS 1
#define DT_N_NODELABEL_pc30b_tc1_tiob5 DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_atmel_pins_IDX_0_VAL_pin 30
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30b_tc1_tiob5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc30c_spi1_npcs3
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_PATH "/soc/pinctrl@400e0e00/pc30c_spi1_npcs3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_FULL_NAME "pc30c_spi1_npcs3"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_ORD 142

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_EXISTS 1
#define DT_N_NODELABEL_pc30c_spi1_npcs3 DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_atmel_pins_IDX_0_VAL_pin 30
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc30c_spi1_npcs3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc31b_tc1_tclk5
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_PATH "/soc/pinctrl@400e0e00/pc31b_tc1_tclk5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_FULL_NAME "pc31b_tc1_tclk5"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_ORD 143

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_EXISTS 1
#define DT_N_NODELABEL_pc31b_tc1_tclk5 DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_atmel_pins_IDX_0_VAL_pin 31
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc31b_tc1_tclk5_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc5b_tc2_tioa6
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_PATH "/soc/pinctrl@400e0e00/pc5b_tc2_tioa6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_FULL_NAME "pc5b_tc2_tioa6"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_ORD 144

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_EXISTS 1
#define DT_N_NODELABEL_pc5b_tc2_tioa6 DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_atmel_pins_IDX_0_VAL_pin 5
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc5b_tc2_tioa6_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc6b_tc2_tiob6
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_PATH "/soc/pinctrl@400e0e00/pc6b_tc2_tiob6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_FULL_NAME "pc6b_tc2_tiob6"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_ORD 145

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_EXISTS 1
#define DT_N_NODELABEL_pc6b_tc2_tiob6 DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_atmel_pins_IDX_0_VAL_pin 6
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc6b_tc2_tiob6_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc7b_tc2_tclk6
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_PATH "/soc/pinctrl@400e0e00/pc7b_tc2_tclk6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_FULL_NAME "pc7b_tc2_tclk6"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_ORD 146

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_EXISTS 1
#define DT_N_NODELABEL_pc7b_tc2_tclk6 DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_atmel_pins_IDX_0_VAL_pin 7
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc7b_tc2_tclk6_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc8b_tc2_tioa7
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_PATH "/soc/pinctrl@400e0e00/pc8b_tc2_tioa7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_FULL_NAME "pc8b_tc2_tioa7"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_ORD 147

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_EXISTS 1
#define DT_N_NODELABEL_pc8b_tc2_tioa7 DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_atmel_pins_IDX_0_VAL_pin 8
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc8b_tc2_tioa7_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pc9b_tc2_tiob7
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_PATH "/soc/pinctrl@400e0e00/pc9b_tc2_tiob7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_FULL_NAME "pc9b_tc2_tiob7"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_ORD 148

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	31, /* /soc/pinctrl@400e0e00/gpio@400e1200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_EXISTS 1
#define DT_N_NODELABEL_pc9b_tc2_tiob7 DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_atmel_pins_IDX_0_VAL_pin 9
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pc9b_tc2_tiob7_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd0c_spi1_npcs1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_PATH "/soc/pinctrl@400e0e00/pd0c_spi1_npcs1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_FULL_NAME "pd0c_spi1_npcs1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_ORD 149

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_EXISTS 1
#define DT_N_NODELABEL_pd0c_spi1_npcs1 DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_atmel_pins_IDX_0_VAL_pin 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0c_spi1_npcs1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd0d_usart0_dcd0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_PATH "/soc/pinctrl@400e0e00/pd0d_usart0_dcd0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_FULL_NAME "pd0d_usart0_dcd0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_ORD 150

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_EXISTS 1
#define DT_N_NODELABEL_pd0d_usart0_dcd0 DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_atmel_pins_IDX_0_VAL_pin 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_atmel_pins_IDX_0_VAL_peripheral 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd0d_usart0_dcd0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd10a_gmac_gcrs
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_PATH "/soc/pinctrl@400e0e00/pd10a_gmac_gcrs"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_FULL_NAME "pd10a_gmac_gcrs"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_ORD 151

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_EXISTS 1
#define DT_N_NODELABEL_pd10a_gmac_gcrs DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_atmel_pins_IDX_0_VAL_pin 10
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10a_gmac_gcrs_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd10c_ssc_td
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_PATH "/soc/pinctrl@400e0e00/pd10c_ssc_td"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_FULL_NAME "pd10c_ssc_td"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_ORD 152

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_EXISTS 1
#define DT_N_NODELABEL_pd10c_ssc_td DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_atmel_pins_IDX_0_VAL_pin 10
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd10c_ssc_td_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd11a_gmac_grx2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_PATH "/soc/pinctrl@400e0e00/pd11a_gmac_grx2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_FULL_NAME "pd11a_gmac_grx2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_ORD 153

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_EXISTS 1
#define DT_N_NODELABEL_pd11a_gmac_grx2 DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_atmel_pins_IDX_0_VAL_pin 11
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11a_gmac_grx2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd11c_gmac_gtsucomp
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_PATH "/soc/pinctrl@400e0e00/pd11c_gmac_gtsucomp"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_FULL_NAME "pd11c_gmac_gtsucomp"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_ORD 154

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_EXISTS 1
#define DT_N_NODELABEL_pd11c_gmac_gtsucomp DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_atmel_pins_IDX_0_VAL_pin 11
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd11c_gmac_gtsucomp_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd12a_gmac_grx3
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_PATH "/soc/pinctrl@400e0e00/pd12a_gmac_grx3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_FULL_NAME "pd12a_gmac_grx3"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_ORD 155

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_EXISTS 1
#define DT_N_NODELABEL_pd12a_gmac_grx3 DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_atmel_pins_IDX_0_VAL_pin 12
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12a_gmac_grx3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd12c_spi0_npcs2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_PATH "/soc/pinctrl@400e0e00/pd12c_spi0_npcs2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_FULL_NAME "pd12c_spi0_npcs2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_ORD 156

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_EXISTS 1
#define DT_N_NODELABEL_pd12c_spi0_npcs2 DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_atmel_pins_IDX_0_VAL_pin 12
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd12c_spi0_npcs2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd13a_gmac_gcol
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_PATH "/soc/pinctrl@400e0e00/pd13a_gmac_gcol"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_FULL_NAME "pd13a_gmac_gcol"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_ORD 157

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_EXISTS 1
#define DT_N_NODELABEL_pd13a_gmac_gcol DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_atmel_pins_IDX_0_VAL_pin 13
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd13a_gmac_gcol_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd14a_gmac_grxck
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_PATH "/soc/pinctrl@400e0e00/pd14a_gmac_grxck"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_FULL_NAME "pd14a_gmac_grxck"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_ORD 158

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_EXISTS 1
#define DT_N_NODELABEL_pd14a_gmac_grxck DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_atmel_pins_IDX_0_VAL_pin 14
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd14a_gmac_grxck_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd15a_gmac_gtx2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_PATH "/soc/pinctrl@400e0e00/pd15a_gmac_gtx2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_FULL_NAME "pd15a_gmac_gtx2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_ORD 159

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_EXISTS 1
#define DT_N_NODELABEL_pd15a_gmac_gtx2 DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_atmel_pins_IDX_0_VAL_pin 15
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd15a_gmac_gtx2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd16a_gmac_gtx3
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_PATH "/soc/pinctrl@400e0e00/pd16a_gmac_gtx3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_FULL_NAME "pd16a_gmac_gtx3"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_ORD 160

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_EXISTS 1
#define DT_N_NODELABEL_pd16a_gmac_gtx3 DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_atmel_pins_IDX_0_VAL_pin 16
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd16a_gmac_gtx3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd17a_gmac_gtxer
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_PATH "/soc/pinctrl@400e0e00/pd17a_gmac_gtxer"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_FULL_NAME "pd17a_gmac_gtxer"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_ORD 161

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_EXISTS 1
#define DT_N_NODELABEL_pd17a_gmac_gtxer DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_atmel_pins_IDX_0_VAL_pin 17
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17a_gmac_gtxer_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd17b_usart2_sck2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_PATH "/soc/pinctrl@400e0e00/pd17b_usart2_sck2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_FULL_NAME "pd17b_usart2_sck2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_ORD 162

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_EXISTS 1
#define DT_N_NODELABEL_pd17b_usart2_sck2 DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_atmel_pins_IDX_0_VAL_pin 17
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd17b_usart2_sck2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd18b_usart2_rts2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_PATH "/soc/pinctrl@400e0e00/pd18b_usart2_rts2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_FULL_NAME "pd18b_usart2_rts2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_ORD 163

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_EXISTS 1
#define DT_N_NODELABEL_pd18b_usart2_rts2 DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_atmel_pins_IDX_0_VAL_pin 18
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18b_usart2_rts2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd18c_uart4_urxd4
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_PATH "/soc/pinctrl@400e0e00/pd18c_uart4_urxd4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_FULL_NAME "pd18c_uart4_urxd4"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_ORD 164

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_EXISTS 1
#define DT_N_NODELABEL_pd18c_uart4_urxd4 DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_atmel_pins_IDX_0_VAL_pin 18
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd18c_uart4_urxd4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd19b_usart2_cts2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_PATH "/soc/pinctrl@400e0e00/pd19b_usart2_cts2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_FULL_NAME "pd19b_usart2_cts2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_ORD 165

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_EXISTS 1
#define DT_N_NODELABEL_pd19b_usart2_cts2 DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_atmel_pins_IDX_0_VAL_pin 19
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19b_usart2_cts2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd19c_uart4_utxd4
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_PATH "/soc/pinctrl@400e0e00/pd19c_uart4_utxd4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_FULL_NAME "pd19c_uart4_utxd4"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_ORD 166

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_EXISTS 1
#define DT_N_NODELABEL_pd19c_uart4_utxd4 DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_atmel_pins_IDX_0_VAL_pin 19
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd19c_uart4_utxd4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd1c_spi1_npcs2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_PATH "/soc/pinctrl@400e0e00/pd1c_spi1_npcs2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_FULL_NAME "pd1c_spi1_npcs2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_ORD 167

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_EXISTS 1
#define DT_N_NODELABEL_pd1c_spi1_npcs2 DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_atmel_pins_IDX_0_VAL_pin 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1c_spi1_npcs2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd1d_usart0_dtr0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_PATH "/soc/pinctrl@400e0e00/pd1d_usart0_dtr0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_FULL_NAME "pd1d_usart0_dtr0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_ORD 168

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_EXISTS 1
#define DT_N_NODELABEL_pd1d_usart0_dtr0 DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_atmel_pins_IDX_0_VAL_pin 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_atmel_pins_IDX_0_VAL_peripheral 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd1d_usart0_dtr0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd20b_spi0_miso
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_PATH "/soc/pinctrl@400e0e00/pd20b_spi0_miso"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_FULL_NAME "pd20b_spi0_miso"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_ORD 169

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_EXISTS 1
#define DT_N_NODELABEL_pd20b_spi0_miso DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_atmel_pins_IDX_0_VAL_pin 20
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20b_spi0_miso_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd20c_gmac_gtsucomp
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_PATH "/soc/pinctrl@400e0e00/pd20c_gmac_gtsucomp"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_FULL_NAME "pd20c_gmac_gtsucomp"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_ORD 170

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_EXISTS 1
#define DT_N_NODELABEL_pd20c_gmac_gtsucomp DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_atmel_pins_IDX_0_VAL_pin 20
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd20c_gmac_gtsucomp_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd21b_spi0_mosi
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_PATH "/soc/pinctrl@400e0e00/pd21b_spi0_mosi"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_FULL_NAME "pd21b_spi0_mosi"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_ORD 171

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_EXISTS 1
#define DT_N_NODELABEL_pd21b_spi0_mosi DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_atmel_pins_IDX_0_VAL_pin 21
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21b_spi0_mosi_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd21c_tc3_tioa11
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_PATH "/soc/pinctrl@400e0e00/pd21c_tc3_tioa11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_FULL_NAME "pd21c_tc3_tioa11"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_ORD 172

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_EXISTS 1
#define DT_N_NODELABEL_pd21c_tc3_tioa11 DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_atmel_pins_IDX_0_VAL_pin 21
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd21c_tc3_tioa11_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd22b_spi0_spck
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_PATH "/soc/pinctrl@400e0e00/pd22b_spi0_spck"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_FULL_NAME "pd22b_spi0_spck"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_ORD 173

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_EXISTS 1
#define DT_N_NODELABEL_pd22b_spi0_spck DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_atmel_pins_IDX_0_VAL_pin 22
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22b_spi0_spck_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd22c_tc3_tiob11
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_PATH "/soc/pinctrl@400e0e00/pd22c_tc3_tiob11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_FULL_NAME "pd22c_tc3_tiob11"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_ORD 174

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_EXISTS 1
#define DT_N_NODELABEL_pd22c_tc3_tiob11 DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_atmel_pins_IDX_0_VAL_pin 22
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd22c_tc3_tiob11_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd24c_tc3_tclk11
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_PATH "/soc/pinctrl@400e0e00/pd24c_tc3_tclk11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_FULL_NAME "pd24c_tc3_tclk11"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_ORD 175

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_EXISTS 1
#define DT_N_NODELABEL_pd24c_tc3_tclk11 DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_atmel_pins_IDX_0_VAL_pin 24
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd24c_tc3_tclk11_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd25b_spi0_npcs1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_PATH "/soc/pinctrl@400e0e00/pd25b_spi0_npcs1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_FULL_NAME "pd25b_spi0_npcs1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_ORD 176

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_EXISTS 1
#define DT_N_NODELABEL_pd25b_spi0_npcs1 DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_atmel_pins_IDX_0_VAL_pin 25
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25b_spi0_npcs1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd25c_uart2_urxd2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_PATH "/soc/pinctrl@400e0e00/pd25c_uart2_urxd2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_FULL_NAME "pd25c_uart2_urxd2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_ORD 177

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_EXISTS 1
#define DT_N_NODELABEL_pd25c_uart2_urxd2 DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_atmel_pins_IDX_0_VAL_pin 25
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd25c_uart2_urxd2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd26b_ssc_td
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_PATH "/soc/pinctrl@400e0e00/pd26b_ssc_td"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_FULL_NAME "pd26b_ssc_td"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_ORD 178

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_EXISTS 1
#define DT_N_NODELABEL_pd26b_ssc_td DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_atmel_pins_IDX_0_VAL_pin 26
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26b_ssc_td_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd26c_uart2_utxd2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_PATH "/soc/pinctrl@400e0e00/pd26c_uart2_utxd2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_FULL_NAME "pd26c_uart2_utxd2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_ORD 179

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_EXISTS 1
#define DT_N_NODELABEL_pd26c_uart2_utxd2 DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_atmel_pins_IDX_0_VAL_pin 26
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26c_uart2_utxd2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd26d_uart1_utxd1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_PATH "/soc/pinctrl@400e0e00/pd26d_uart1_utxd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_FULL_NAME "pd26d_uart1_utxd1"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_ORD 180

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_EXISTS 1
#define DT_N_NODELABEL_pd26d_uart1_utxd1 DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_atmel_pins_IDX_0_VAL_pin 26
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_atmel_pins_IDX_0_VAL_peripheral 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd26d_uart1_utxd1_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd28a_uart3_urxd3
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_PATH "/soc/pinctrl@400e0e00/pd28a_uart3_urxd3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_FULL_NAME "pd28a_uart3_urxd3"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_ORD 181

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_EXISTS 1
#define DT_N_NODELABEL_pd28a_uart3_urxd3 DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_atmel_pins_IDX_0_VAL_pin 28
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd28a_uart3_urxd3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd2c_spi1_npcs3
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_PATH "/soc/pinctrl@400e0e00/pd2c_spi1_npcs3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_FULL_NAME "pd2c_spi1_npcs3"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_ORD 182

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_EXISTS 1
#define DT_N_NODELABEL_pd2c_spi1_npcs3 DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_atmel_pins_IDX_0_VAL_pin 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2c_spi1_npcs3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd2d_usart0_dsr0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_PATH "/soc/pinctrl@400e0e00/pd2d_usart0_dsr0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_FULL_NAME "pd2d_usart0_dsr0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_ORD 183

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_EXISTS 1
#define DT_N_NODELABEL_pd2d_usart0_dsr0 DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_atmel_pins_IDX_0_VAL_pin 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_atmel_pins_IDX_0_VAL_peripheral 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd2d_usart0_dsr0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd30a_uart3_utxd3
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_PATH "/soc/pinctrl@400e0e00/pd30a_uart3_utxd3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_FULL_NAME "pd30a_uart3_utxd3"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_ORD 184

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_EXISTS 1
#define DT_N_NODELABEL_pd30a_uart3_utxd3 DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_atmel_pins_IDX_0_VAL_pin 30
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_atmel_pins_IDX_0_VAL_peripheral 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd30a_uart3_utxd3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd31b_uart3_utxd3
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_PATH "/soc/pinctrl@400e0e00/pd31b_uart3_utxd3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_FULL_NAME "pd31b_uart3_utxd3"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_ORD 185

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_EXISTS 1
#define DT_N_NODELABEL_pd31b_uart3_utxd3 DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_atmel_pins_IDX_0_VAL_pin 31
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd31b_uart3_utxd3_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd3c_uart4_utxd4
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_PATH "/soc/pinctrl@400e0e00/pd3c_uart4_utxd4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_FULL_NAME "pd3c_uart4_utxd4"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_ORD 186

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_EXISTS 1
#define DT_N_NODELABEL_pd3c_uart4_utxd4 DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_atmel_pins_IDX_0_VAL_pin 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_atmel_pins_IDX_0_VAL_peripheral 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3c_uart4_utxd4_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd3d_usart0_ri0
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_PATH "/soc/pinctrl@400e0e00/pd3d_usart0_ri0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_FULL_NAME "pd3d_usart0_ri0"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_ORD 187

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_EXISTS 1
#define DT_N_NODELABEL_pd3d_usart0_ri0 DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_atmel_pins_IDX_0_VAL_pin 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_atmel_pins_IDX_0_VAL_peripheral 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd3d_usart0_ri0_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd4d_usart2_dcd2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_PATH "/soc/pinctrl@400e0e00/pd4d_usart2_dcd2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_FULL_NAME "pd4d_usart2_dcd2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_ORD 188

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_EXISTS 1
#define DT_N_NODELABEL_pd4d_usart2_dcd2 DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_atmel_pins_IDX_0_VAL_pin 4
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_atmel_pins_IDX_0_VAL_peripheral 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd4d_usart2_dcd2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd5d_usart2_dtr2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_PATH "/soc/pinctrl@400e0e00/pd5d_usart2_dtr2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_FULL_NAME "pd5d_usart2_dtr2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_ORD 189

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_EXISTS 1
#define DT_N_NODELABEL_pd5d_usart2_dtr2 DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_atmel_pins_IDX_0_VAL_pin 5
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_atmel_pins_IDX_0_VAL_peripheral 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd5d_usart2_dtr2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd6d_usart2_dsr2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_PATH "/soc/pinctrl@400e0e00/pd6d_usart2_dsr2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_FULL_NAME "pd6d_usart2_dsr2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_ORD 190

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_EXISTS 1
#define DT_N_NODELABEL_pd6d_usart2_dsr2 DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_atmel_pins_IDX_0_VAL_pin 6
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_atmel_pins_IDX_0_VAL_peripheral 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd6d_usart2_dsr2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pd7d_usart2_ri2
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_PATH "/soc/pinctrl@400e0e00/pd7d_usart2_ri2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_FULL_NAME "pd7d_usart2_ri2"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_ORD 191

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	17, /* /soc/pinctrl@400e0e00/gpio@400e1400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_EXISTS 1
#define DT_N_NODELABEL_pd7d_usart2_ri2 DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_atmel_pins_IDX_0_VAL_pin 7
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_atmel_pins_IDX_0_VAL_peripheral 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pd7d_usart2_ri2_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/gpio@400e1600
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600
 *
 * Binding (compatible = atmel,sam-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/atmel,sam-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_PATH "/soc/pinctrl@400e0e00/gpio@400e1600"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_FULL_NAME "gpio@400e1600"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_ORD 192

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_REQUIRES_ORDS \
	9, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/pinctrl@400e0e00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_SUPPORTS_ORDS \
	193, /* /soc/pinctrl@400e0e00/pe0b_tc3_tioa9 */ \
	194, /* /soc/pinctrl@400e0e00/pe1b_tc3_tiob9 */ \
	195, /* /soc/pinctrl@400e0e00/pe2b_tc3_tclk9 */ \
	196, /* /soc/pinctrl@400e0e00/pe3b_tc3_tioa10 */ \
	197, /* /soc/pinctrl@400e0e00/pe4b_tc3_tiob10 */ \
	198, /* /soc/pinctrl@400e0e00/pe5b_tc3_tclk10 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_EXISTS 1
#define DT_N_INST_4_atmel_sam_gpio DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600
#define DT_N_NODELABEL_pioe        DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_REG_NUM 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_REG_IDX_0_VAL_ADDRESS 1074664960 /* 0x400e1600 */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_REG_IDX_0_VAL_SIZE 400 /* 0x190 */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_IRQ_NUM 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_IRQ_IDX_0_VAL_irq 17
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_COMPAT_MATCHES_atmel_sam_gpio 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_reg {1074664960 /* 0x400e1600 */, 400 /* 0x190 */}
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_reg_IDX_0 1074664960
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_reg_IDX_1 400
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, reg, 0) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, reg, 1)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_reg_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_interrupts {17 /* 0x11 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_interrupts_IDX_0 17
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, interrupts, 0) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, interrupts, 1)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_label "PORTE"
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_label_STRING_TOKEN PORTE
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_label_STRING_UPPER_TOKEN PORTE
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, label, 0) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, label, 1) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, label, 2) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, label, 3) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, label, 4)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_label_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_peripheral_id 17
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_peripheral_id_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_gpio_controller 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_ngpios 32
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_compatible {"atmel,sam-gpio"}
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_compatible_IDX_0 "atmel,sam-gpio"
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, compatible, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_compatible_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_wakeup_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pe0b_tc3_tioa9
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_PATH "/soc/pinctrl@400e0e00/pe0b_tc3_tioa9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_FULL_NAME "pe0b_tc3_tioa9"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_ORD 193

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	192, /* /soc/pinctrl@400e0e00/gpio@400e1600 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_EXISTS 1
#define DT_N_NODELABEL_pe0b_tc3_tioa9 DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_atmel_pins_IDX_0_VAL_pin 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe0b_tc3_tioa9_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pe1b_tc3_tiob9
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_PATH "/soc/pinctrl@400e0e00/pe1b_tc3_tiob9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_FULL_NAME "pe1b_tc3_tiob9"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_ORD 194

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	192, /* /soc/pinctrl@400e0e00/gpio@400e1600 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_EXISTS 1
#define DT_N_NODELABEL_pe1b_tc3_tiob9 DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_atmel_pins_IDX_0_VAL_pin 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe1b_tc3_tiob9_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pe2b_tc3_tclk9
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_PATH "/soc/pinctrl@400e0e00/pe2b_tc3_tclk9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_FULL_NAME "pe2b_tc3_tclk9"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_ORD 195

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	192, /* /soc/pinctrl@400e0e00/gpio@400e1600 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_EXISTS 1
#define DT_N_NODELABEL_pe2b_tc3_tclk9 DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_atmel_pins_IDX_0_VAL_pin 2
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe2b_tc3_tclk9_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pe3b_tc3_tioa10
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_PATH "/soc/pinctrl@400e0e00/pe3b_tc3_tioa10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_FULL_NAME "pe3b_tc3_tioa10"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_ORD 196

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	192, /* /soc/pinctrl@400e0e00/gpio@400e1600 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_EXISTS 1
#define DT_N_NODELABEL_pe3b_tc3_tioa10 DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_atmel_pins_IDX_0_VAL_pin 3
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe3b_tc3_tioa10_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pe4b_tc3_tiob10
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_PATH "/soc/pinctrl@400e0e00/pe4b_tc3_tiob10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_FULL_NAME "pe4b_tc3_tiob10"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_ORD 197

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	192, /* /soc/pinctrl@400e0e00/gpio@400e1600 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_EXISTS 1
#define DT_N_NODELABEL_pe4b_tc3_tiob10 DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_atmel_pins_IDX_0_VAL_pin 4
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe4b_tc3_tiob10_P_sleep_hardware_state_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@400e0e00/pe5b_tc3_tclk10
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_PATH "/soc/pinctrl@400e0e00/pe5b_tc3_tclk10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_FULL_NAME "pe5b_tc3_tclk10"

/* Node parent (/soc/pinctrl@400e0e00) identifier: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_PARENT DT_N_S_soc_S_pinctrl_400e0e00
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_ORD 198

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_REQUIRES_ORDS \
	10, /* /soc/pinctrl@400e0e00 */ \
	192, /* /soc/pinctrl@400e0e00/gpio@400e1600 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_EXISTS 1
#define DT_N_NODELABEL_pe5b_tc3_tclk10 DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_atmel_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_atmel_pins_IDX_0_PH DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_atmel_pins_IDX_0_VAL_pin 5
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_atmel_pins_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_atmel_pins_IDX_0_VAL_peripheral 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_atmel_pins_IDX_0_VAL_peripheral_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_atmel_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10, atmel_pins, 0)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_atmel_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10, atmel_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_atmel_pins_LEN 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_atmel_pins_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_bias_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_bias_high_impedance 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_bias_high_impedance_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_bias_bus_hold 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_bias_bus_hold_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_bias_pull_pin_default 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_bias_pull_pin_default_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_drive_push_pull 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_drive_open_drain 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_drive_open_source 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_drive_open_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_input_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_input_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_input_schmitt_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_input_schmitt_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_input_schmitt_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_input_schmitt_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_low_power_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_low_power_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_low_power_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_low_power_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_output_disable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_output_disable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_output_low 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_output_high 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_output_high_EXISTS 1
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_sleep_hardware_state 0
#define DT_N_S_soc_S_pinctrl_400e0e00_S_pe5b_tc3_tclk10_P_sleep_hardware_state_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_flash_controller        DT_N_S_soc_S_flash_controller_400e0c00
#define DT_CHOSEN_zephyr_flash_controller_EXISTS 1
#define DT_CHOSEN_zephyr_entropy                 DT_N_S_soc_S_random_40070000
#define DT_CHOSEN_zephyr_entropy_EXISTS          1
#define DT_CHOSEN_zephyr_console                 DT_N_S_soc_S_uart_400e0800
#define DT_CHOSEN_zephyr_console_EXISTS          1
#define DT_CHOSEN_zephyr_shell_uart              DT_N_S_soc_S_uart_400e0800
#define DT_CHOSEN_zephyr_shell_uart_EXISTS       1
#define DT_CHOSEN_zephyr_sram                    DT_N_S_memory_20400000
#define DT_CHOSEN_zephyr_sram_EXISTS             1
#define DT_CHOSEN_zephyr_flash                   DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000
#define DT_CHOSEN_zephyr_flash_EXISTS            1
#define DT_CHOSEN_zephyr_code_partition          DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000
#define DT_CHOSEN_zephyr_code_partition_EXISTS   1
#define DT_CHOSEN_zephyr_canbus                  DT_N_S_soc_S_can_S_can_40030000
#define DT_CHOSEN_zephyr_canbus_EXISTS           1
#define DT_COMPAT_fixed_partitions_LABEL_mcuboot DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_mcuboot_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_0 DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_20000
#define DT_COMPAT_fixed_partitions_LABEL_image_0_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_1 DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_100000
#define DT_COMPAT_fixed_partitions_LABEL_image_1_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_scratch DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions_S_partition_1e0000
#define DT_COMPAT_fixed_partitions_LABEL_image_scratch_EXISTS 1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_atmel_psn_jlink 1
#define DT_COMPAT_HAS_OKAY_atmel_same70q21 1
#define DT_COMPAT_HAS_OKAY_atmel_same70 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v7m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv7m_systick 1
#define DT_COMPAT_HAS_OKAY_atmel_sam_pinctrl 1
#define DT_COMPAT_HAS_OKAY_atmel_sam_gpio 1
#define DT_COMPAT_HAS_OKAY_atmel_sam_flash_controller 1
#define DT_COMPAT_HAS_OKAY_soc_nv_flash 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_atmel_sam_watchdog 1
#define DT_COMPAT_HAS_OKAY_atmel_sam_i2c_twihs 1
#define DT_COMPAT_HAS_OKAY_fujikaru_ag416 1
#define DT_COMPAT_HAS_OKAY_atmel_sam_uart 1
#define DT_COMPAT_HAS_OKAY_atmel_sam_afec 1
#define DT_COMPAT_HAS_OKAY_atmel_sam_dac 1
#define DT_COMPAT_HAS_OKAY_atmel_sam_pwm 1
#define DT_COMPAT_HAS_OKAY_atmel_sam_usbhs 1
#define DT_COMPAT_HAS_OKAY_atmel_sam_gmac 1
#define DT_COMPAT_HAS_OKAY_atmel_sam_mdio 1
#define DT_COMPAT_HAS_OKAY_ethernet_phy 1
#define DT_COMPAT_HAS_OKAY_atmel_sam_trng 1
#define DT_COMPAT_HAS_OKAY_atmel_sam_xdmac 1
#define DT_COMPAT_HAS_OKAY_atmel_sam_ssc 1
#define DT_COMPAT_HAS_OKAY_bosch_m_can_base 1
#define DT_COMPAT_HAS_OKAY_atmel_sam_can 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m7 1
#define DT_COMPAT_HAS_OKAY_arm_armv7m_mpu 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_atmel_psn_jlink_NUM_OKAY 1
#define DT_N_INST_atmel_same70q21_NUM_OKAY 1
#define DT_N_INST_atmel_same70_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v7m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv7m_systick_NUM_OKAY 1
#define DT_N_INST_atmel_sam_pinctrl_NUM_OKAY 1
#define DT_N_INST_atmel_sam_gpio_NUM_OKAY 5
#define DT_N_INST_atmel_sam_flash_controller_NUM_OKAY 1
#define DT_N_INST_soc_nv_flash_NUM_OKAY 1
#define DT_N_INST_fixed_partitions_NUM_OKAY 1
#define DT_N_INST_atmel_sam_watchdog_NUM_OKAY 1
#define DT_N_INST_atmel_sam_i2c_twihs_NUM_OKAY 1
#define DT_N_INST_fujikaru_ag416_NUM_OKAY 1
#define DT_N_INST_atmel_sam_uart_NUM_OKAY 1
#define DT_N_INST_atmel_sam_afec_NUM_OKAY 2
#define DT_N_INST_atmel_sam_dac_NUM_OKAY 1
#define DT_N_INST_atmel_sam_pwm_NUM_OKAY 1
#define DT_N_INST_atmel_sam_usbhs_NUM_OKAY 1
#define DT_N_INST_atmel_sam_gmac_NUM_OKAY 1
#define DT_N_INST_atmel_sam_mdio_NUM_OKAY 1
#define DT_N_INST_ethernet_phy_NUM_OKAY 1
#define DT_N_INST_atmel_sam_trng_NUM_OKAY 1
#define DT_N_INST_atmel_sam_xdmac_NUM_OKAY 1
#define DT_N_INST_atmel_sam_ssc_NUM_OKAY 1
#define DT_N_INST_bosch_m_can_base_NUM_OKAY 1
#define DT_N_INST_atmel_sam_can_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m7_NUM_OKAY 1
#define DT_N_INST_arm_armv7m_mpu_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_gpio_keys_NUM_OKAY 1
#define DT_FOREACH_OKAY_atmel_psn_jlink(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_atmel_psn_jlink(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_psn_jlink(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_psn_jlink(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_same70q21(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_atmel_same70q21(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_same70q21(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_same70q21(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_same70(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_atmel_same70(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_same70(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_same70(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v7m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v7m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v7m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v7m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv7m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv7m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv7m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv7m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam_pinctrl(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00)
#define DT_FOREACH_OKAY_VARGS_atmel_sam_pinctrl(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam_gpio(fn) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600)
#define DT_FOREACH_OKAY_VARGS_atmel_sam_gpio(fn, ...) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e0e00, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1000, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1200, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1400, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_400e0e00_S_gpio_400e1600, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam_gpio(fn) fn(0) fn(1) fn(2) fn(3) fn(4)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam_gpio(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam_flash_controller(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00)
#define DT_FOREACH_OKAY_VARGS_atmel_sam_flash_controller(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam_flash_controller(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam_flash_controller(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_soc_nv_flash(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000)
#define DT_FOREACH_OKAY_VARGS_soc_nv_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_soc_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_soc_nv_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_soc_S_flash_controller_400e0c00_S_flash_400000_S_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam_watchdog(fn) fn(DT_N_S_soc_S_watchdog_400e1850)
#define DT_FOREACH_OKAY_VARGS_atmel_sam_watchdog(fn, ...) fn(DT_N_S_soc_S_watchdog_400e1850, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam_watchdog(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam_watchdog(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam_i2c_twihs(fn) fn(DT_N_S_soc_S_i2c_40018000)
#define DT_FOREACH_OKAY_VARGS_atmel_sam_i2c_twihs(fn, ...) fn(DT_N_S_soc_S_i2c_40018000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam_i2c_twihs(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam_i2c_twihs(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fujikaru_ag416(fn) fn(DT_N_S_soc_S_i2c_40018000_S_ag416_38)
#define DT_FOREACH_OKAY_VARGS_fujikaru_ag416(fn, ...) fn(DT_N_S_soc_S_i2c_40018000_S_ag416_38, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fujikaru_ag416(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fujikaru_ag416(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam_uart(fn) fn(DT_N_S_soc_S_uart_400e0800)
#define DT_FOREACH_OKAY_VARGS_atmel_sam_uart(fn, ...) fn(DT_N_S_soc_S_uart_400e0800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam_uart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam_uart(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam_afec(fn) fn(DT_N_S_soc_S_adc_4003c000) fn(DT_N_S_soc_S_adc_40064000)
#define DT_FOREACH_OKAY_VARGS_atmel_sam_afec(fn, ...) fn(DT_N_S_soc_S_adc_4003c000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40064000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam_afec(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam_afec(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam_dac(fn) fn(DT_N_S_soc_S_dacc_40040000)
#define DT_FOREACH_OKAY_VARGS_atmel_sam_dac(fn, ...) fn(DT_N_S_soc_S_dacc_40040000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam_dac(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam_dac(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam_pwm(fn) fn(DT_N_S_soc_S_pwm0_40020000)
#define DT_FOREACH_OKAY_VARGS_atmel_sam_pwm(fn, ...) fn(DT_N_S_soc_S_pwm0_40020000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam_pwm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam_pwm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam_usbhs(fn) fn(DT_N_S_soc_S_usbd_40038000)
#define DT_FOREACH_OKAY_VARGS_atmel_sam_usbhs(fn, ...) fn(DT_N_S_soc_S_usbd_40038000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam_usbhs(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam_usbhs(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam_gmac(fn) fn(DT_N_S_soc_S_ethernet_40050000)
#define DT_FOREACH_OKAY_VARGS_atmel_sam_gmac(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam_gmac(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam_gmac(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam_mdio(fn) fn(DT_N_S_soc_S_ethernet_40050000_S_mdio)
#define DT_FOREACH_OKAY_VARGS_atmel_sam_mdio(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000_S_mdio, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam_mdio(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam_mdio(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_ethernet_phy(fn) fn(DT_N_S_soc_S_ethernet_40050000_S_phy)
#define DT_FOREACH_OKAY_VARGS_ethernet_phy(fn, ...) fn(DT_N_S_soc_S_ethernet_40050000_S_phy, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_ethernet_phy(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_ethernet_phy(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam_trng(fn) fn(DT_N_S_soc_S_random_40070000)
#define DT_FOREACH_OKAY_VARGS_atmel_sam_trng(fn, ...) fn(DT_N_S_soc_S_random_40070000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam_trng(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam_trng(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam_xdmac(fn) fn(DT_N_S_soc_S_dma_controller_40078000)
#define DT_FOREACH_OKAY_VARGS_atmel_sam_xdmac(fn, ...) fn(DT_N_S_soc_S_dma_controller_40078000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam_xdmac(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam_xdmac(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam_ssc(fn) fn(DT_N_S_soc_S_ssc_40004000)
#define DT_FOREACH_OKAY_VARGS_atmel_sam_ssc(fn, ...) fn(DT_N_S_soc_S_ssc_40004000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam_ssc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam_ssc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_bosch_m_can_base(fn) fn(DT_N_S_soc_S_can)
#define DT_FOREACH_OKAY_VARGS_bosch_m_can_base(fn, ...) fn(DT_N_S_soc_S_can, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_bosch_m_can_base(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_bosch_m_can_base(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam_can(fn) fn(DT_N_S_soc_S_can_S_can_40030000)
#define DT_FOREACH_OKAY_VARGS_atmel_sam_can(fn, ...) fn(DT_N_S_soc_S_can_S_can_40030000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam_can(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam_can(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m7(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m7(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m7(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m7(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv7m_mpu(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_FOREACH_OKAY_VARGS_arm_armv7m_mpu(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv7m_mpu(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv7m_mpu(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_memory_20400000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_memory_20400000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_keys(fn) fn(DT_N_S_gpio_keys)
#define DT_FOREACH_OKAY_VARGS_gpio_keys(fn, ...) fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_keys(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
#define DT_COMPAT_fujikaru_ag416_BUS_i2c 1
