0.6
2019.1
May 24 2019
15:06:07
D:/USTC/CA2021_labs/lab2/lab2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/USTC/CA2021_labs/lab2/lab2.srcs/sim_1/imports/Simulation/testBench.v,1620531622,verilog,,,,testBench,,,,,,,,
D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/BRAMModule/DataRam.v,1618671650,verilog,,D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/EXSegReg.v,,DataRam,,,,,,,,
D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/BRAMModule/InstructionRam.v,1618671650,verilog,,D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/MEMSegReg.v,,InstructionRam,,,,,,,,
D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/ALU.v,1620545313,verilog,,D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/BranchDecisionMaking.v,D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/Parameters.v,ALU;CSRALU,,,,,,,,
D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/BranchDecisionMaking.v,1620439725,verilog,,D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/ControlUnit.v,D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/Parameters.v,BranchDecisionMaking,,,,,,,,
D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/ControlUnit.v,1620544973,verilog,,D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/DataExt.v,D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/Parameters.v,ControlUnit,,,,,,,,
D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/DataExt.v,1620437653,verilog,,D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/BRAMModule/DataRam.v,D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/Parameters.v,DataExt,,,,,,,,
D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/EXSegReg.v,1620529767,verilog,,D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/HarzardUnit.v,,EXSegReg,,,,,,,,
D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/HarzardUnit.v,1620530968,verilog,,D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/IDSegReg.v,,HarzardUnit,,,,,,,,
D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/IDSegReg.v,1620484129,verilog,,D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/IFSegReg.v,,IDSegReg,,,,,,,,
D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/IFSegReg.v,1620398233,verilog,,D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/ImmOperandUnit.v,,IFSegReg,,,,,,,,
D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/ImmOperandUnit.v,1620398258,verilog,,D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/BRAMModule/InstructionRam.v,D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/Parameters.v,ImmOperandUnit,,,,,,,,
D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/MEMSegReg.v,1620530636,verilog,,D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/NPC_Generator.v,,MEMSegReg,,,,,,,,
D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/NPC_Generator.v,1620398290,verilog,,D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/RV32Core.v,,NPC_Generator,,,,,,,,
D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/Parameters.v,1620545243,verilog,,,,,,,,,,,,
D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/RV32Core.v,1620530594,verilog,,D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/RegisterFile.v,,RV32Core,,,,,,,,
D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/RegisterFile.v,1620484052,verilog,,D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/WBSegReg.v,,CSRRegisterFile;RegisterFile,,,,,,,,
D:/USTC/CA2021_labs/lab2/lab2.srcs/sources_1/imports/SourceCode/WBSegReg.v,1620529831,verilog,,D:/USTC/CA2021_labs/lab2/lab2.srcs/sim_1/imports/Simulation/testBench.v,,WBSegReg,,,,,,,,
