// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "depthwise_conv2d_fix_2.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic depthwise_conv2d_fix_2::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic depthwise_conv2d_fix_2::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_state1 = "1";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage1 = "100";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage2 = "1000";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage3 = "10000";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage4 = "100000";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_state13 = "1000000";
const bool depthwise_conv2d_fix_2::ap_const_boolean_1 = true;
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_2 = "10";
const bool depthwise_conv2d_fix_2::ap_const_boolean_0 = false;
const sc_lv<1> depthwise_conv2d_fix_2::ap_const_lv1_0 = "0";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_5 = "101";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_3 = "11";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_1 = "1";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_4 = "100";
const sc_lv<1> depthwise_conv2d_fix_2::ap_const_lv1_1 = "1";
const sc_lv<14> depthwise_conv2d_fix_2::ap_const_lv14_0 = "00000000000000";
const sc_lv<5> depthwise_conv2d_fix_2::ap_const_lv5_0 = "00000";
const sc_lv<10> depthwise_conv2d_fix_2::ap_const_lv10_0 = "0000000000";
const sc_lv<4> depthwise_conv2d_fix_2::ap_const_lv4_0 = "0000";
const sc_lv<3> depthwise_conv2d_fix_2::ap_const_lv3_0 = "000";
const sc_lv<5> depthwise_conv2d_fix_2::ap_const_lv5_1 = "1";
const sc_lv<10> depthwise_conv2d_fix_2::ap_const_lv10_1 = "1";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_1 = "1";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_2 = "10";
const sc_lv<9> depthwise_conv2d_fix_2::ap_const_lv9_1 = "1";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_3 = "11";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_4 = "100";
const sc_lv<9> depthwise_conv2d_fix_2::ap_const_lv9_2 = "10";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_5 = "101";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_6 = "110";
const sc_lv<5> depthwise_conv2d_fix_2::ap_const_lv5_2 = "10";
const sc_lv<14> depthwise_conv2d_fix_2::ap_const_lv14_1 = "1";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_7 = "111";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_8 = "1000";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_E = "1110";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_1D = "11101";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_6 = "110";

depthwise_conv2d_fix_2::depthwise_conv2d_fix_2(sc_module_name name) : sc_module(name), mVcdFile(0) {
    network_mul_mul_16s_16s_30_1_1_U34 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U34");
    network_mul_mul_16s_16s_30_1_1_U34->din0(reg_379);
    network_mul_mul_16s_16s_30_1_1_U34->din1(reg_361);
    network_mul_mul_16s_16s_30_1_1_U34->dout(mul_ln40_2_fu_1120_p2);
    network_mul_mul_16s_16s_30_1_1_U35 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U35");
    network_mul_mul_16s_16s_30_1_1_U35->din0(reg_384);
    network_mul_mul_16s_16s_30_1_1_U35->din1(reg_366);
    network_mul_mul_16s_16s_30_1_1_U35->dout(mul_ln40_3_fu_1127_p2);
    network_mul_mul_16s_16s_30_1_1_U36 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U36");
    network_mul_mul_16s_16s_30_1_1_U36->din0(reg_379);
    network_mul_mul_16s_16s_30_1_1_U36->din1(reg_370);
    network_mul_mul_16s_16s_30_1_1_U36->dout(mul_ln40_4_fu_1134_p2);
    network_mul_mul_16s_16s_30_1_1_U37 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U37");
    network_mul_mul_16s_16s_30_1_1_U37->din0(reg_384);
    network_mul_mul_16s_16s_30_1_1_U37->din1(reg_374);
    network_mul_mul_16s_16s_30_1_1_U37->dout(mul_ln40_5_fu_1141_p2);
    network_mul_mul_16s_16s_30_1_1_U38 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U38");
    network_mul_mul_16s_16s_30_1_1_U38->din0(reg_379);
    network_mul_mul_16s_16s_30_1_1_U38->din1(kernel_load_4_reg_1391);
    network_mul_mul_16s_16s_30_1_1_U38->dout(mul_ln40_6_fu_1148_p2);
    network_mul_mul_16s_16s_30_1_1_U39 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U39");
    network_mul_mul_16s_16s_30_1_1_U39->din0(reg_384);
    network_mul_mul_16s_16s_30_1_1_U39->din1(reg_361);
    network_mul_mul_16s_16s_30_1_1_U39->dout(mul_ln40_7_fu_1155_p2);
    network_mul_mul_16s_16s_30_1_1_U40 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U40");
    network_mul_mul_16s_16s_30_1_1_U40->din0(reg_379);
    network_mul_mul_16s_16s_30_1_1_U40->din1(reg_366);
    network_mul_mul_16s_16s_30_1_1_U40->dout(mul_ln40_8_fu_1162_p2);
    network_mul_mul_16s_16s_30_1_1_U41 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U41");
    network_mul_mul_16s_16s_30_1_1_U41->din0(reg_384);
    network_mul_mul_16s_16s_30_1_1_U41->din1(reg_370);
    network_mul_mul_16s_16s_30_1_1_U41->dout(mul_ln40_9_fu_1169_p2);
    network_mac_muladd_6ns_9ns_5ns_14_1_1_U42 = new network_mac_muladd_6ns_9ns_5ns_14_1_1<1,1,6,9,5,14>("network_mac_muladd_6ns_9ns_5ns_14_1_1_U42");
    network_mac_muladd_6ns_9ns_5ns_14_1_1_U42->din0(grp_fu_1176_p0);
    network_mac_muladd_6ns_9ns_5ns_14_1_1_U42->din1(grp_fu_1176_p1);
    network_mac_muladd_6ns_9ns_5ns_14_1_1_U42->din2(grp_fu_1176_p2);
    network_mac_muladd_6ns_9ns_5ns_14_1_1_U42->dout(grp_fu_1176_p3);
    network_mul_mul_16s_16s_30_1_1_U43 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U43");
    network_mul_mul_16s_16s_30_1_1_U43->din0(reg_379);
    network_mul_mul_16s_16s_30_1_1_U43->din1(reg_374);
    network_mul_mul_16s_16s_30_1_1_U43->dout(mul_ln40_10_fu_1182_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln23_fu_794_p2);
    sensitive << ( indvar_flatten48_reg_304 );

    SC_METHOD(thread_add_ln24_10_fu_818_p2);
    sensitive << ( select_ln24_1_reg_1270 );

    SC_METHOD(thread_add_ln24_4_fu_644_p2);
    sensitive << ( select_ln24_1_reg_1270 );

    SC_METHOD(thread_add_ln24_5_fu_676_p2);
    sensitive << ( select_ln24_1_reg_1270 );

    SC_METHOD(thread_add_ln24_6_fu_686_p2);
    sensitive << ( select_ln24_1_reg_1270 );

    SC_METHOD(thread_add_ln24_7_fu_742_p2);
    sensitive << ( select_ln24_1_reg_1270 );

    SC_METHOD(thread_add_ln24_8_fu_752_p2);
    sensitive << ( select_ln24_1_reg_1270 );

    SC_METHOD(thread_add_ln24_9_fu_808_p2);
    sensitive << ( select_ln24_1_reg_1270 );

    SC_METHOD(thread_add_ln24_fu_634_p2);
    sensitive << ( select_ln24_1_reg_1270 );

    SC_METHOD(thread_add_ln27_1_fu_538_p2);
    sensitive << ( zext_ln27_2_fu_518_p1 );
    sensitive << ( zext_ln27_3_fu_534_p1 );

    SC_METHOD(thread_add_ln27_fu_469_p2);
    sensitive << ( zext_ln27_fu_449_p1 );
    sensitive << ( zext_ln27_1_fu_465_p1 );

    SC_METHOD(thread_add_ln32_3_fu_628_p2);
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_332_p4 );

    SC_METHOD(thread_add_ln40_10_fu_945_p2);
    sensitive << ( tmp10_2_0_mid2_reg_1356 );
    sensitive << ( zext_ln40_6_reg_1412 );

    SC_METHOD(thread_add_ln40_2_fu_732_p2);
    sensitive << ( tmp10_0_0_mid2_reg_1332 );
    sensitive << ( zext_ln40_4_fu_728_p1 );

    SC_METHOD(thread_add_ln40_3_fu_766_p2);
    sensitive << ( out_w_0_mid2_reg_1298 );

    SC_METHOD(thread_add_ln40_4_fu_775_p2);
    sensitive << ( tmp10_0_0_mid2_reg_1332 );
    sensitive << ( zext_ln40_6_fu_771_p1 );

    SC_METHOD(thread_add_ln40_5_fu_785_p2);
    sensitive << ( tmp10_1_0_mid2_reg_1339 );
    sensitive << ( zext_ln40_2_reg_1363 );

    SC_METHOD(thread_add_ln40_6_fu_865_p2);
    sensitive << ( tmp10_1_0_mid2_reg_1339 );
    sensitive << ( zext_ln40_4_reg_1380 );

    SC_METHOD(thread_add_ln40_7_fu_874_p2);
    sensitive << ( tmp10_1_0_mid2_reg_1339 );
    sensitive << ( zext_ln40_6_reg_1412 );

    SC_METHOD(thread_add_ln40_8_fu_927_p2);
    sensitive << ( tmp10_2_0_mid2_reg_1356 );
    sensitive << ( zext_ln40_2_reg_1363 );

    SC_METHOD(thread_add_ln40_9_fu_936_p2);
    sensitive << ( tmp10_2_0_mid2_reg_1356 );
    sensitive << ( zext_ln40_4_reg_1380 );

    SC_METHOD(thread_add_ln40_fu_713_p2);
    sensitive << ( tmp10_0_0_mid2_reg_1332 );
    sensitive << ( zext_ln40_2_fu_710_p1 );

    SC_METHOD(thread_add_ln48_1_fu_986_p2);
    sensitive << ( bias_q0 );
    sensitive << ( trunc_ln_reg_1454 );

    SC_METHOD(thread_add_ln48_2_fu_991_p2);
    sensitive << ( trunc_ln48_1_reg_1484 );
    sensitive << ( trunc_ln48_2_reg_1489 );

    SC_METHOD(thread_add_ln48_3_fu_995_p2);
    sensitive << ( trunc_ln48_s_reg_1459 );
    sensitive << ( add_ln48_2_fu_991_p2 );

    SC_METHOD(thread_add_ln48_4_fu_1000_p2);
    sensitive << ( add_ln48_1_fu_986_p2 );
    sensitive << ( add_ln48_3_fu_995_p2 );

    SC_METHOD(thread_add_ln48_5_fu_1073_p2);
    sensitive << ( trunc_ln48_3_reg_1509 );
    sensitive << ( trunc_ln48_4_reg_1514 );

    SC_METHOD(thread_add_ln48_6_fu_1097_p2);
    sensitive << ( trunc_ln48_6_reg_1539 );
    sensitive << ( trunc_ln48_7_reg_1549 );

    SC_METHOD(thread_add_ln48_7_fu_1101_p2);
    sensitive << ( trunc_ln48_5_reg_1534 );
    sensitive << ( add_ln48_6_fu_1097_p2 );

    SC_METHOD(thread_add_ln48_8_fu_1106_p2);
    sensitive << ( add_ln48_5_reg_1544 );
    sensitive << ( add_ln48_7_fu_1101_p2 );

    SC_METHOD(thread_add_ln48_9_fu_1111_p2);
    sensitive << ( add_ln48_4_reg_1524 );
    sensitive << ( add_ln48_8_fu_1106_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state13);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2);

    SC_METHOD(thread_ap_block_pp0_stage2_11001);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_pp0_stage3);

    SC_METHOD(thread_ap_block_pp0_stage3_11001);

    SC_METHOD(thread_ap_block_pp0_stage3_subdone);

    SC_METHOD(thread_ap_block_pp0_stage4);

    SC_METHOD(thread_ap_block_pp0_stage4_11001);

    SC_METHOD(thread_ap_block_pp0_stage4_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage3_iter1);

    SC_METHOD(thread_ap_block_state11_pp0_stage4_iter1);

    SC_METHOD(thread_ap_block_state12_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage3_iter0);

    SC_METHOD(thread_ap_block_state6_pp0_stage4_iter0);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state8_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state9_pp0_stage2_iter1);

    SC_METHOD(thread_ap_condition_135);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_ap_condition_150);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );

    SC_METHOD(thread_ap_condition_pp0_exit_iter1_state9);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state13 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten48_phi_fu_308_p4);
    sensitive << ( indvar_flatten48_reg_304 );
    sensitive << ( icmp_ln23_reg_1243 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( add_ln23_reg_1428 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten_phi_fu_332_p4);
    sensitive << ( indvar_flatten_reg_328 );
    sensitive << ( icmp_ln23_reg_1243 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( select_ln32_13_reg_1474 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_d_0_phi_fu_320_p4);
    sensitive << ( out_d_0_reg_316 );
    sensitive << ( icmp_ln23_reg_1243 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( select_ln24_2_reg_1443 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_h_0_phi_fu_343_p4);
    sensitive << ( out_h_0_reg_339 );
    sensitive << ( icmp_ln23_reg_1243 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( select_ln32_reg_1449 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_w_0_phi_fu_354_p4);
    sensitive << ( out_w_0_reg_350 );
    sensitive << ( icmp_ln23_reg_1243 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( out_w_reg_1375 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state13 );

    SC_METHOD(thread_bias_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln24_9_fu_897_p1 );

    SC_METHOD(thread_bias_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_empty_56_fu_413_p1);
    sensitive << ( output_height );

    SC_METHOD(thread_empty_58_fu_596_p2);
    sensitive << ( icmp_ln32_fu_501_p2 );
    sensitive << ( select_ln24_7_fu_583_p3 );

    SC_METHOD(thread_empty_fu_409_p1);
    sensitive << ( output_width );

    SC_METHOD(thread_grp_fu_1176_p0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( icmp_ln23_reg_1243_pp0_iter1_reg );
    sensitive << ( zext_ln48_1_cast_reg_1208 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_grp_fu_1176_p1);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( icmp_ln23_reg_1243_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( grp_fu_1176_p10 );

    SC_METHOD(thread_grp_fu_1176_p10);
    sensitive << ( tmp12_mid2_v_v_reg_1529 );

    SC_METHOD(thread_grp_fu_1176_p2);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( icmp_ln23_reg_1243_pp0_iter1_reg );
    sensitive << ( zext_ln40_2_reg_1363_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_icmp_ln23_fu_490_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_1_reg_1223 );
    sensitive << ( ap_phi_mux_indvar_flatten48_phi_fu_308_p4 );

    SC_METHOD(thread_icmp_ln32_fu_501_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( mul_ln4_reg_1218 );
    sensitive << ( icmp_ln23_fu_490_p2 );
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_332_p4 );

    SC_METHOD(thread_icmp_ln33_1_fu_578_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( empty_reg_1213 );
    sensitive << ( icmp_ln23_fu_490_p2 );
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_354_p4 );

    SC_METHOD(thread_icmp_ln33_fu_439_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( empty_fu_409_p1 );

    SC_METHOD(thread_input_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln40_5_fu_737_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln40_8_fu_789_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln40_10_fu_878_p1 );
    sensitive << ( zext_ln40_11_fu_931_p1 );
    sensitive << ( zext_ln40_13_fu_982_p1 );

    SC_METHOD(thread_input_r_address1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln40_3_fu_718_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln40_7_fu_780_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln40_9_fu_869_p1 );
    sensitive << ( zext_ln40_12_fu_940_p1 );

    SC_METHOD(thread_input_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );

    SC_METHOD(thread_input_r_ce1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );

    SC_METHOD(thread_kernel_address0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln24_fu_552_p1 );
    sensitive << ( zext_ln24_1_fu_639_p1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln24_4_fu_691_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln24_6_fu_757_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln24_8_fu_823_p1 );

    SC_METHOD(thread_kernel_address1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln24_2_fu_649_p1 );
    sensitive << ( zext_ln24_3_fu_681_p1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln24_5_fu_747_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln24_7_fu_813_p1 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_kernel_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );

    SC_METHOD(thread_kernel_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );

    SC_METHOD(thread_mul_ln40_1_fu_557_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( mul_ln40_1_fu_557_p00 );

    SC_METHOD(thread_mul_ln40_1_fu_557_p00);
    sensitive << ( out_d_fu_495_p2 );

    SC_METHOD(thread_mul_ln40_1_fu_557_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln40_reg_1189 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln40_1_fu_557_p2);
    sensitive << ( mul_ln40_1_fu_557_p0 );
    sensitive << ( mul_ln40_1_fu_557_p1 );

    SC_METHOD(thread_mul_ln40_fu_475_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( mul_ln40_fu_475_p00 );

    SC_METHOD(thread_mul_ln40_fu_475_p00);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_320_p4 );

    SC_METHOD(thread_mul_ln40_fu_475_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln40_reg_1189 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln40_fu_475_p2);
    sensitive << ( mul_ln40_fu_475_p0 );
    sensitive << ( mul_ln40_fu_475_p1 );

    SC_METHOD(thread_mul_ln48_1_fu_762_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( zext_ln48_2_reg_1265 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_mul_ln48_1_fu_762_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( zext_ln48_reg_1202 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_mul_ln48_1_fu_762_p2);
    sensitive << ( mul_ln48_1_fu_762_p0 );
    sensitive << ( mul_ln48_1_fu_762_p1 );

    SC_METHOD(thread_mul_ln48_fu_1006_p0);
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( zext_ln48_1_reg_1233_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln48_fu_1006_p1);
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( zext_ln48_reg_1202 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln48_fu_1006_p2);
    sensitive << ( mul_ln48_fu_1006_p0 );
    sensitive << ( mul_ln48_fu_1006_p1 );

    SC_METHOD(thread_mul_ln4_fu_425_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln4_fu_425_p00 );

    SC_METHOD(thread_mul_ln4_fu_425_p00);
    sensitive << ( empty_56_fu_413_p1 );

    SC_METHOD(thread_mul_ln4_fu_425_p1);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln4_fu_425_p10 );

    SC_METHOD(thread_mul_ln4_fu_425_p10);
    sensitive << ( empty_fu_409_p1 );

    SC_METHOD(thread_mul_ln4_fu_425_p2);
    sensitive << ( mul_ln4_fu_425_p0 );
    sensitive << ( mul_ln4_fu_425_p1 );

    SC_METHOD(thread_out_d_fu_495_p2);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_320_p4 );

    SC_METHOD(thread_out_h_fu_590_p2);
    sensitive << ( select_ln24_fu_506_p3 );

    SC_METHOD(thread_out_w_0_mid2_fu_602_p3);
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_354_p4 );
    sensitive << ( empty_58_fu_596_p2 );

    SC_METHOD(thread_out_w_fu_723_p2);
    sensitive << ( out_w_0_mid2_reg_1298 );

    SC_METHOD(thread_output_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln48_3_fu_1116_p1 );

    SC_METHOD(thread_output_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_output_r_d0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( add_ln48_9_reg_1559 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_output_r_we0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln23_reg_1243_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_select_ln24_1_fu_544_p3);
    sensitive << ( icmp_ln32_fu_501_p2 );
    sensitive << ( add_ln27_1_fu_538_p2 );
    sensitive << ( add_ln27_fu_469_p2 );

    SC_METHOD(thread_select_ln24_2_fu_828_p3);
    sensitive << ( out_d_0_reg_316 );
    sensitive << ( out_d_reg_1247 );
    sensitive << ( icmp_ln32_reg_1252 );

    SC_METHOD(thread_select_ln24_3_fu_562_p3);
    sensitive << ( icmp_ln32_fu_501_p2 );
    sensitive << ( mul_ln40_fu_475_p2 );
    sensitive << ( mul_ln40_1_fu_557_p2 );

    SC_METHOD(thread_select_ln24_4_fu_1023_p3);
    sensitive << ( icmp_ln32_reg_1252_pp0_iter1_reg );
    sensitive << ( mul_ln48_1_reg_1406 );
    sensitive << ( mul_ln48_fu_1006_p2 );

    SC_METHOD(thread_select_ln24_5_fu_570_p3);
    sensitive << ( icmp_ln32_fu_501_p2 );
    sensitive << ( mul_ln40_1_fu_557_p2 );
    sensitive << ( tmp_0_0_fu_484_p2 );

    SC_METHOD(thread_select_ln24_6_fu_1029_p3);
    sensitive << ( icmp_ln32_reg_1252_pp0_iter1_reg );
    sensitive << ( mul_ln48_1_reg_1406 );
    sensitive << ( tmp11_fu_1010_p2 );

    SC_METHOD(thread_select_ln24_7_fu_583_p3);
    sensitive << ( icmp_ln33_reg_1228 );
    sensitive << ( icmp_ln32_fu_501_p2 );
    sensitive << ( icmp_ln33_1_fu_578_p2 );

    SC_METHOD(thread_select_ln24_fu_506_p3);
    sensitive << ( icmp_ln32_fu_501_p2 );
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_343_p4 );

    SC_METHOD(thread_select_ln32_13_fu_883_p3);
    sensitive << ( icmp_ln32_reg_1252 );
    sensitive << ( add_ln32_3_reg_1317 );

    SC_METHOD(thread_select_ln32_fu_834_p3);
    sensitive << ( select_ln24_reg_1260 );
    sensitive << ( select_ln24_7_reg_1287 );
    sensitive << ( out_h_reg_1293 );

    SC_METHOD(thread_sext_ln4_fu_389_p1);
    sensitive << ( input_width );

    SC_METHOD(thread_shl_ln27_mid1_fu_526_p3);
    sensitive << ( trunc_ln27_1_fu_522_p1 );

    SC_METHOD(thread_shl_ln_fu_457_p3);
    sensitive << ( trunc_ln27_fu_453_p1 );

    SC_METHOD(thread_tmp10_0_0_mid2_fu_657_p0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln40_1_cast14_reg_1195 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_tmp10_0_0_mid2_fu_657_p1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp10_0_0_mid2_fu_657_p10 );

    SC_METHOD(thread_tmp10_0_0_mid2_fu_657_p10);
    sensitive << ( tmp10_0_0_mid2_v_v_reg_1310 );

    SC_METHOD(thread_tmp10_0_0_mid2_fu_657_p2);
    sensitive << ( tmp10_0_0_mid2_fu_657_p0 );
    sensitive << ( tmp10_0_0_mid2_fu_657_p1 );

    SC_METHOD(thread_tmp10_0_0_mid2_v_v_fu_620_p3);
    sensitive << ( select_ln24_7_fu_583_p3 );
    sensitive << ( tmp_0_0_mid1_fu_614_p2 );
    sensitive << ( select_ln24_5_fu_570_p3 );

    SC_METHOD(thread_tmp10_1_0_mid2_fu_671_p0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln40_1_cast14_reg_1195 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_tmp10_1_0_mid2_fu_671_p1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp10_1_0_mid2_fu_671_p10 );

    SC_METHOD(thread_tmp10_1_0_mid2_fu_671_p10);
    sensitive << ( tmp10_1_0_mid2_v_v_fu_662_p2 );

    SC_METHOD(thread_tmp10_1_0_mid2_fu_671_p2);
    sensitive << ( tmp10_1_0_mid2_fu_671_p0 );
    sensitive << ( tmp10_1_0_mid2_fu_671_p1 );

    SC_METHOD(thread_tmp10_1_0_mid2_v_v_fu_662_p2);
    sensitive << ( tmp10_0_0_mid2_v_v_reg_1310 );

    SC_METHOD(thread_tmp10_2_0_mid2_fu_705_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( zext_ln40_1_cast14_reg_1195 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_tmp10_2_0_mid2_fu_705_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( tmp10_2_0_mid2_fu_705_p10 );

    SC_METHOD(thread_tmp10_2_0_mid2_fu_705_p10);
    sensitive << ( tmp10_2_0_mid2_v_v_fu_696_p2 );

    SC_METHOD(thread_tmp10_2_0_mid2_fu_705_p2);
    sensitive << ( tmp10_2_0_mid2_fu_705_p0 );
    sensitive << ( tmp10_2_0_mid2_fu_705_p1 );

    SC_METHOD(thread_tmp10_2_0_mid2_v_v_fu_696_p2);
    sensitive << ( tmp10_0_0_mid2_v_v_reg_1310 );

    SC_METHOD(thread_tmp11_fu_1010_p2);
    sensitive << ( zext_ln40_2_cast_reg_1238_pp0_iter1_reg );
    sensitive << ( mul_ln48_fu_1006_p2 );

    SC_METHOD(thread_tmp11_mid1_fu_1035_p2);
    sensitive << ( zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg );
    sensitive << ( select_ln24_4_fu_1023_p3 );

    SC_METHOD(thread_tmp12_mid2_v_v_fu_1040_p3);
    sensitive << ( select_ln24_7_reg_1287_pp0_iter1_reg );
    sensitive << ( tmp11_mid1_fu_1035_p2 );
    sensitive << ( select_ln24_6_fu_1029_p3 );

    SC_METHOD(thread_tmp_0_0_fu_484_p2);
    sensitive << ( zext_ln40_2_cast_fu_480_p1 );
    sensitive << ( mul_ln40_fu_475_p2 );

    SC_METHOD(thread_tmp_0_0_mid1_fu_614_p2);
    sensitive << ( zext_ln40_2_cast_mid_fu_610_p1 );
    sensitive << ( select_ln24_3_fu_562_p3 );

    SC_METHOD(thread_tmp_1_fu_431_p3);
    sensitive << ( mul_ln4_fu_425_p2 );

    SC_METHOD(thread_trunc_ln27_1_fu_522_p1);
    sensitive << ( out_d_fu_495_p2 );

    SC_METHOD(thread_trunc_ln27_fu_453_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_320_p4 );

    SC_METHOD(thread_zext_ln24_1_fu_639_p1);
    sensitive << ( add_ln24_fu_634_p2 );

    SC_METHOD(thread_zext_ln24_2_fu_649_p1);
    sensitive << ( add_ln24_4_fu_644_p2 );

    SC_METHOD(thread_zext_ln24_3_fu_681_p1);
    sensitive << ( add_ln24_5_fu_676_p2 );

    SC_METHOD(thread_zext_ln24_4_fu_691_p1);
    sensitive << ( add_ln24_6_fu_686_p2 );

    SC_METHOD(thread_zext_ln24_5_fu_747_p1);
    sensitive << ( add_ln24_7_fu_742_p2 );

    SC_METHOD(thread_zext_ln24_6_fu_757_p1);
    sensitive << ( add_ln24_8_fu_752_p2 );

    SC_METHOD(thread_zext_ln24_7_fu_813_p1);
    sensitive << ( add_ln24_9_fu_808_p2 );

    SC_METHOD(thread_zext_ln24_8_fu_823_p1);
    sensitive << ( add_ln24_10_fu_818_p2 );

    SC_METHOD(thread_zext_ln24_9_fu_897_p1);
    sensitive << ( select_ln24_2_reg_1443 );

    SC_METHOD(thread_zext_ln24_fu_552_p1);
    sensitive << ( select_ln24_1_fu_544_p3 );

    SC_METHOD(thread_zext_ln27_1_fu_465_p1);
    sensitive << ( shl_ln_fu_457_p3 );

    SC_METHOD(thread_zext_ln27_2_fu_518_p1);
    sensitive << ( out_d_fu_495_p2 );

    SC_METHOD(thread_zext_ln27_3_fu_534_p1);
    sensitive << ( shl_ln27_mid1_fu_526_p3 );

    SC_METHOD(thread_zext_ln27_fu_449_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_320_p4 );

    SC_METHOD(thread_zext_ln40_10_fu_878_p1);
    sensitive << ( add_ln40_7_fu_874_p2 );

    SC_METHOD(thread_zext_ln40_11_fu_931_p1);
    sensitive << ( add_ln40_8_fu_927_p2 );

    SC_METHOD(thread_zext_ln40_12_fu_940_p1);
    sensitive << ( add_ln40_9_fu_936_p2 );

    SC_METHOD(thread_zext_ln40_13_fu_982_p1);
    sensitive << ( add_ln40_10_reg_1504 );

    SC_METHOD(thread_zext_ln40_1_cast14_fu_397_p1);
    sensitive << ( sext_ln4_fu_389_p1 );

    SC_METHOD(thread_zext_ln40_2_cast_fu_480_p1);
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_343_p4 );

    SC_METHOD(thread_zext_ln40_2_cast_mid_fu_610_p1);
    sensitive << ( out_h_fu_590_p2 );

    SC_METHOD(thread_zext_ln40_2_fu_710_p1);
    sensitive << ( out_w_0_mid2_reg_1298 );

    SC_METHOD(thread_zext_ln40_3_fu_718_p1);
    sensitive << ( add_ln40_fu_713_p2 );

    SC_METHOD(thread_zext_ln40_4_fu_728_p1);
    sensitive << ( out_w_fu_723_p2 );

    SC_METHOD(thread_zext_ln40_5_fu_737_p1);
    sensitive << ( add_ln40_2_fu_732_p2 );

    SC_METHOD(thread_zext_ln40_6_fu_771_p1);
    sensitive << ( add_ln40_3_fu_766_p2 );

    SC_METHOD(thread_zext_ln40_7_fu_780_p1);
    sensitive << ( add_ln40_4_fu_775_p2 );

    SC_METHOD(thread_zext_ln40_8_fu_789_p1);
    sensitive << ( add_ln40_5_fu_785_p2 );

    SC_METHOD(thread_zext_ln40_9_fu_869_p1);
    sensitive << ( add_ln40_6_fu_865_p2 );

    SC_METHOD(thread_zext_ln40_fu_393_p1);
    sensitive << ( input_height );

    SC_METHOD(thread_zext_ln48_1_cast_fu_405_p1);
    sensitive << ( output_width );

    SC_METHOD(thread_zext_ln48_1_fu_445_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_320_p4 );

    SC_METHOD(thread_zext_ln48_2_fu_514_p1);
    sensitive << ( out_d_fu_495_p2 );

    SC_METHOD(thread_zext_ln48_3_fu_1116_p1);
    sensitive << ( add_ln48_reg_1554 );

    SC_METHOD(thread_zext_ln48_fu_401_p1);
    sensitive << ( output_height );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage4_subdone );
    sensitive << ( ap_block_pp0_stage2_subdone );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp0_stage3_subdone );

    ap_CS_fsm = "0000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "depthwise_conv2d_fix_2_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_height, "(port)input_height");
    sc_trace(mVcdFile, input_width, "(port)input_width");
    sc_trace(mVcdFile, input_r_address0, "(port)input_r_address0");
    sc_trace(mVcdFile, input_r_ce0, "(port)input_r_ce0");
    sc_trace(mVcdFile, input_r_q0, "(port)input_r_q0");
    sc_trace(mVcdFile, input_r_address1, "(port)input_r_address1");
    sc_trace(mVcdFile, input_r_ce1, "(port)input_r_ce1");
    sc_trace(mVcdFile, input_r_q1, "(port)input_r_q1");
    sc_trace(mVcdFile, output_height, "(port)output_height");
    sc_trace(mVcdFile, output_width, "(port)output_width");
    sc_trace(mVcdFile, output_r_address0, "(port)output_r_address0");
    sc_trace(mVcdFile, output_r_ce0, "(port)output_r_ce0");
    sc_trace(mVcdFile, output_r_we0, "(port)output_r_we0");
    sc_trace(mVcdFile, output_r_d0, "(port)output_r_d0");
    sc_trace(mVcdFile, bias_address0, "(port)bias_address0");
    sc_trace(mVcdFile, bias_ce0, "(port)bias_ce0");
    sc_trace(mVcdFile, bias_q0, "(port)bias_q0");
    sc_trace(mVcdFile, kernel_address0, "(port)kernel_address0");
    sc_trace(mVcdFile, kernel_ce0, "(port)kernel_ce0");
    sc_trace(mVcdFile, kernel_q0, "(port)kernel_q0");
    sc_trace(mVcdFile, kernel_address1, "(port)kernel_address1");
    sc_trace(mVcdFile, kernel_ce1, "(port)kernel_ce1");
    sc_trace(mVcdFile, kernel_q1, "(port)kernel_q1");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten48_reg_304, "indvar_flatten48_reg_304");
    sc_trace(mVcdFile, out_d_0_reg_316, "out_d_0_reg_316");
    sc_trace(mVcdFile, indvar_flatten_reg_328, "indvar_flatten_reg_328");
    sc_trace(mVcdFile, out_h_0_reg_339, "out_h_0_reg_339");
    sc_trace(mVcdFile, out_w_0_reg_350, "out_w_0_reg_350");
    sc_trace(mVcdFile, reg_361, "reg_361");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage1_iter0, "ap_block_state3_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage1_iter1, "ap_block_state8_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, icmp_ln23_reg_1243, "icmp_ln23_reg_1243");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage4, "ap_CS_fsm_pp0_stage4");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage4_iter0, "ap_block_state6_pp0_stage4_iter0");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage4_iter1, "ap_block_state11_pp0_stage4_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage4_11001, "ap_block_pp0_stage4_11001");
    sc_trace(mVcdFile, reg_366, "reg_366");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage2_iter0, "ap_block_state4_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage2_iter1, "ap_block_state9_pp0_stage2_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage2_11001, "ap_block_pp0_stage2_11001");
    sc_trace(mVcdFile, reg_370, "reg_370");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter1, "ap_block_state7_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage0_iter2, "ap_block_state12_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, reg_374, "reg_374");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage3, "ap_CS_fsm_pp0_stage3");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage3_iter0, "ap_block_state5_pp0_stage3_iter0");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage3_iter1, "ap_block_state10_pp0_stage3_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage3_11001, "ap_block_pp0_stage3_11001");
    sc_trace(mVcdFile, reg_379, "reg_379");
    sc_trace(mVcdFile, icmp_ln23_reg_1243_pp0_iter1_reg, "icmp_ln23_reg_1243_pp0_iter1_reg");
    sc_trace(mVcdFile, reg_384, "reg_384");
    sc_trace(mVcdFile, zext_ln40_fu_393_p1, "zext_ln40_fu_393_p1");
    sc_trace(mVcdFile, zext_ln40_reg_1189, "zext_ln40_reg_1189");
    sc_trace(mVcdFile, zext_ln40_1_cast14_fu_397_p1, "zext_ln40_1_cast14_fu_397_p1");
    sc_trace(mVcdFile, zext_ln40_1_cast14_reg_1195, "zext_ln40_1_cast14_reg_1195");
    sc_trace(mVcdFile, zext_ln48_fu_401_p1, "zext_ln48_fu_401_p1");
    sc_trace(mVcdFile, zext_ln48_reg_1202, "zext_ln48_reg_1202");
    sc_trace(mVcdFile, zext_ln48_1_cast_fu_405_p1, "zext_ln48_1_cast_fu_405_p1");
    sc_trace(mVcdFile, zext_ln48_1_cast_reg_1208, "zext_ln48_1_cast_reg_1208");
    sc_trace(mVcdFile, empty_fu_409_p1, "empty_fu_409_p1");
    sc_trace(mVcdFile, empty_reg_1213, "empty_reg_1213");
    sc_trace(mVcdFile, mul_ln4_fu_425_p2, "mul_ln4_fu_425_p2");
    sc_trace(mVcdFile, mul_ln4_reg_1218, "mul_ln4_reg_1218");
    sc_trace(mVcdFile, tmp_1_fu_431_p3, "tmp_1_fu_431_p3");
    sc_trace(mVcdFile, tmp_1_reg_1223, "tmp_1_reg_1223");
    sc_trace(mVcdFile, icmp_ln33_fu_439_p2, "icmp_ln33_fu_439_p2");
    sc_trace(mVcdFile, icmp_ln33_reg_1228, "icmp_ln33_reg_1228");
    sc_trace(mVcdFile, zext_ln48_1_fu_445_p1, "zext_ln48_1_fu_445_p1");
    sc_trace(mVcdFile, zext_ln48_1_reg_1233, "zext_ln48_1_reg_1233");
    sc_trace(mVcdFile, zext_ln48_1_reg_1233_pp0_iter1_reg, "zext_ln48_1_reg_1233_pp0_iter1_reg");
    sc_trace(mVcdFile, zext_ln40_2_cast_fu_480_p1, "zext_ln40_2_cast_fu_480_p1");
    sc_trace(mVcdFile, zext_ln40_2_cast_reg_1238, "zext_ln40_2_cast_reg_1238");
    sc_trace(mVcdFile, zext_ln40_2_cast_reg_1238_pp0_iter1_reg, "zext_ln40_2_cast_reg_1238_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln23_fu_490_p2, "icmp_ln23_fu_490_p2");
    sc_trace(mVcdFile, out_d_fu_495_p2, "out_d_fu_495_p2");
    sc_trace(mVcdFile, out_d_reg_1247, "out_d_reg_1247");
    sc_trace(mVcdFile, icmp_ln32_fu_501_p2, "icmp_ln32_fu_501_p2");
    sc_trace(mVcdFile, icmp_ln32_reg_1252, "icmp_ln32_reg_1252");
    sc_trace(mVcdFile, icmp_ln32_reg_1252_pp0_iter1_reg, "icmp_ln32_reg_1252_pp0_iter1_reg");
    sc_trace(mVcdFile, select_ln24_fu_506_p3, "select_ln24_fu_506_p3");
    sc_trace(mVcdFile, select_ln24_reg_1260, "select_ln24_reg_1260");
    sc_trace(mVcdFile, zext_ln48_2_fu_514_p1, "zext_ln48_2_fu_514_p1");
    sc_trace(mVcdFile, zext_ln48_2_reg_1265, "zext_ln48_2_reg_1265");
    sc_trace(mVcdFile, select_ln24_1_fu_544_p3, "select_ln24_1_fu_544_p3");
    sc_trace(mVcdFile, select_ln24_1_reg_1270, "select_ln24_1_reg_1270");
    sc_trace(mVcdFile, select_ln24_7_fu_583_p3, "select_ln24_7_fu_583_p3");
    sc_trace(mVcdFile, select_ln24_7_reg_1287, "select_ln24_7_reg_1287");
    sc_trace(mVcdFile, select_ln24_7_reg_1287_pp0_iter1_reg, "select_ln24_7_reg_1287_pp0_iter1_reg");
    sc_trace(mVcdFile, out_h_fu_590_p2, "out_h_fu_590_p2");
    sc_trace(mVcdFile, out_h_reg_1293, "out_h_reg_1293");
    sc_trace(mVcdFile, out_w_0_mid2_fu_602_p3, "out_w_0_mid2_fu_602_p3");
    sc_trace(mVcdFile, out_w_0_mid2_reg_1298, "out_w_0_mid2_reg_1298");
    sc_trace(mVcdFile, zext_ln40_2_cast_mid_fu_610_p1, "zext_ln40_2_cast_mid_fu_610_p1");
    sc_trace(mVcdFile, zext_ln40_2_cast_mid_reg_1305, "zext_ln40_2_cast_mid_reg_1305");
    sc_trace(mVcdFile, zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg, "zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp10_0_0_mid2_v_v_fu_620_p3, "tmp10_0_0_mid2_v_v_fu_620_p3");
    sc_trace(mVcdFile, tmp10_0_0_mid2_v_v_reg_1310, "tmp10_0_0_mid2_v_v_reg_1310");
    sc_trace(mVcdFile, add_ln32_3_fu_628_p2, "add_ln32_3_fu_628_p2");
    sc_trace(mVcdFile, add_ln32_3_reg_1317, "add_ln32_3_reg_1317");
    sc_trace(mVcdFile, tmp10_0_0_mid2_fu_657_p2, "tmp10_0_0_mid2_fu_657_p2");
    sc_trace(mVcdFile, tmp10_0_0_mid2_reg_1332, "tmp10_0_0_mid2_reg_1332");
    sc_trace(mVcdFile, tmp10_1_0_mid2_fu_671_p2, "tmp10_1_0_mid2_fu_671_p2");
    sc_trace(mVcdFile, tmp10_1_0_mid2_reg_1339, "tmp10_1_0_mid2_reg_1339");
    sc_trace(mVcdFile, tmp10_2_0_mid2_fu_705_p2, "tmp10_2_0_mid2_fu_705_p2");
    sc_trace(mVcdFile, tmp10_2_0_mid2_reg_1356, "tmp10_2_0_mid2_reg_1356");
    sc_trace(mVcdFile, zext_ln40_2_fu_710_p1, "zext_ln40_2_fu_710_p1");
    sc_trace(mVcdFile, zext_ln40_2_reg_1363, "zext_ln40_2_reg_1363");
    sc_trace(mVcdFile, zext_ln40_2_reg_1363_pp0_iter1_reg, "zext_ln40_2_reg_1363_pp0_iter1_reg");
    sc_trace(mVcdFile, out_w_fu_723_p2, "out_w_fu_723_p2");
    sc_trace(mVcdFile, out_w_reg_1375, "out_w_reg_1375");
    sc_trace(mVcdFile, zext_ln40_4_fu_728_p1, "zext_ln40_4_fu_728_p1");
    sc_trace(mVcdFile, zext_ln40_4_reg_1380, "zext_ln40_4_reg_1380");
    sc_trace(mVcdFile, kernel_load_4_reg_1391, "kernel_load_4_reg_1391");
    sc_trace(mVcdFile, mul_ln48_1_fu_762_p2, "mul_ln48_1_fu_762_p2");
    sc_trace(mVcdFile, mul_ln48_1_reg_1406, "mul_ln48_1_reg_1406");
    sc_trace(mVcdFile, zext_ln40_6_fu_771_p1, "zext_ln40_6_fu_771_p1");
    sc_trace(mVcdFile, zext_ln40_6_reg_1412, "zext_ln40_6_reg_1412");
    sc_trace(mVcdFile, add_ln23_fu_794_p2, "add_ln23_fu_794_p2");
    sc_trace(mVcdFile, add_ln23_reg_1428, "add_ln23_reg_1428");
    sc_trace(mVcdFile, select_ln24_2_fu_828_p3, "select_ln24_2_fu_828_p3");
    sc_trace(mVcdFile, select_ln24_2_reg_1443, "select_ln24_2_reg_1443");
    sc_trace(mVcdFile, select_ln32_fu_834_p3, "select_ln32_fu_834_p3");
    sc_trace(mVcdFile, select_ln32_reg_1449, "select_ln32_reg_1449");
    sc_trace(mVcdFile, trunc_ln_reg_1454, "trunc_ln_reg_1454");
    sc_trace(mVcdFile, trunc_ln48_s_reg_1459, "trunc_ln48_s_reg_1459");
    sc_trace(mVcdFile, select_ln32_13_fu_883_p3, "select_ln32_13_fu_883_p3");
    sc_trace(mVcdFile, select_ln32_13_reg_1474, "select_ln32_13_reg_1474");
    sc_trace(mVcdFile, trunc_ln48_1_reg_1484, "trunc_ln48_1_reg_1484");
    sc_trace(mVcdFile, trunc_ln48_2_reg_1489, "trunc_ln48_2_reg_1489");
    sc_trace(mVcdFile, add_ln40_10_fu_945_p2, "add_ln40_10_fu_945_p2");
    sc_trace(mVcdFile, add_ln40_10_reg_1504, "add_ln40_10_reg_1504");
    sc_trace(mVcdFile, trunc_ln48_3_reg_1509, "trunc_ln48_3_reg_1509");
    sc_trace(mVcdFile, trunc_ln48_4_reg_1514, "trunc_ln48_4_reg_1514");
    sc_trace(mVcdFile, add_ln48_4_fu_1000_p2, "add_ln48_4_fu_1000_p2");
    sc_trace(mVcdFile, add_ln48_4_reg_1524, "add_ln48_4_reg_1524");
    sc_trace(mVcdFile, tmp12_mid2_v_v_fu_1040_p3, "tmp12_mid2_v_v_fu_1040_p3");
    sc_trace(mVcdFile, tmp12_mid2_v_v_reg_1529, "tmp12_mid2_v_v_reg_1529");
    sc_trace(mVcdFile, trunc_ln48_5_reg_1534, "trunc_ln48_5_reg_1534");
    sc_trace(mVcdFile, trunc_ln48_6_reg_1539, "trunc_ln48_6_reg_1539");
    sc_trace(mVcdFile, add_ln48_5_fu_1073_p2, "add_ln48_5_fu_1073_p2");
    sc_trace(mVcdFile, add_ln48_5_reg_1544, "add_ln48_5_reg_1544");
    sc_trace(mVcdFile, trunc_ln48_7_reg_1549, "trunc_ln48_7_reg_1549");
    sc_trace(mVcdFile, grp_fu_1176_p3, "grp_fu_1176_p3");
    sc_trace(mVcdFile, add_ln48_reg_1554, "add_ln48_reg_1554");
    sc_trace(mVcdFile, add_ln48_9_fu_1111_p2, "add_ln48_9_fu_1111_p2");
    sc_trace(mVcdFile, add_ln48_9_reg_1559, "add_ln48_9_reg_1559");
    sc_trace(mVcdFile, ap_block_pp0_stage4_subdone, "ap_block_pp0_stage4_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter1_state9, "ap_condition_pp0_exit_iter1_state9");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten48_phi_fu_308_p4, "ap_phi_mux_indvar_flatten48_phi_fu_308_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_out_d_0_phi_fu_320_p4, "ap_phi_mux_out_d_0_phi_fu_320_p4");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten_phi_fu_332_p4, "ap_phi_mux_indvar_flatten_phi_fu_332_p4");
    sc_trace(mVcdFile, ap_phi_mux_out_h_0_phi_fu_343_p4, "ap_phi_mux_out_h_0_phi_fu_343_p4");
    sc_trace(mVcdFile, ap_phi_mux_out_w_0_phi_fu_354_p4, "ap_phi_mux_out_w_0_phi_fu_354_p4");
    sc_trace(mVcdFile, zext_ln24_fu_552_p1, "zext_ln24_fu_552_p1");
    sc_trace(mVcdFile, zext_ln24_1_fu_639_p1, "zext_ln24_1_fu_639_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, zext_ln24_2_fu_649_p1, "zext_ln24_2_fu_649_p1");
    sc_trace(mVcdFile, zext_ln24_3_fu_681_p1, "zext_ln24_3_fu_681_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage2, "ap_block_pp0_stage2");
    sc_trace(mVcdFile, zext_ln24_4_fu_691_p1, "zext_ln24_4_fu_691_p1");
    sc_trace(mVcdFile, zext_ln40_3_fu_718_p1, "zext_ln40_3_fu_718_p1");
    sc_trace(mVcdFile, zext_ln40_5_fu_737_p1, "zext_ln40_5_fu_737_p1");
    sc_trace(mVcdFile, zext_ln24_5_fu_747_p1, "zext_ln24_5_fu_747_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage3, "ap_block_pp0_stage3");
    sc_trace(mVcdFile, zext_ln24_6_fu_757_p1, "zext_ln24_6_fu_757_p1");
    sc_trace(mVcdFile, zext_ln40_7_fu_780_p1, "zext_ln40_7_fu_780_p1");
    sc_trace(mVcdFile, zext_ln40_8_fu_789_p1, "zext_ln40_8_fu_789_p1");
    sc_trace(mVcdFile, zext_ln24_7_fu_813_p1, "zext_ln24_7_fu_813_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage4, "ap_block_pp0_stage4");
    sc_trace(mVcdFile, zext_ln24_8_fu_823_p1, "zext_ln24_8_fu_823_p1");
    sc_trace(mVcdFile, zext_ln40_9_fu_869_p1, "zext_ln40_9_fu_869_p1");
    sc_trace(mVcdFile, zext_ln40_10_fu_878_p1, "zext_ln40_10_fu_878_p1");
    sc_trace(mVcdFile, zext_ln24_9_fu_897_p1, "zext_ln24_9_fu_897_p1");
    sc_trace(mVcdFile, zext_ln40_11_fu_931_p1, "zext_ln40_11_fu_931_p1");
    sc_trace(mVcdFile, zext_ln40_12_fu_940_p1, "zext_ln40_12_fu_940_p1");
    sc_trace(mVcdFile, zext_ln40_13_fu_982_p1, "zext_ln40_13_fu_982_p1");
    sc_trace(mVcdFile, zext_ln48_3_fu_1116_p1, "zext_ln48_3_fu_1116_p1");
    sc_trace(mVcdFile, sext_ln4_fu_389_p1, "sext_ln4_fu_389_p1");
    sc_trace(mVcdFile, empty_56_fu_413_p1, "empty_56_fu_413_p1");
    sc_trace(mVcdFile, mul_ln4_fu_425_p0, "mul_ln4_fu_425_p0");
    sc_trace(mVcdFile, mul_ln4_fu_425_p1, "mul_ln4_fu_425_p1");
    sc_trace(mVcdFile, trunc_ln27_fu_453_p1, "trunc_ln27_fu_453_p1");
    sc_trace(mVcdFile, shl_ln_fu_457_p3, "shl_ln_fu_457_p3");
    sc_trace(mVcdFile, zext_ln27_fu_449_p1, "zext_ln27_fu_449_p1");
    sc_trace(mVcdFile, zext_ln27_1_fu_465_p1, "zext_ln27_1_fu_465_p1");
    sc_trace(mVcdFile, mul_ln40_fu_475_p0, "mul_ln40_fu_475_p0");
    sc_trace(mVcdFile, mul_ln40_fu_475_p1, "mul_ln40_fu_475_p1");
    sc_trace(mVcdFile, mul_ln40_fu_475_p2, "mul_ln40_fu_475_p2");
    sc_trace(mVcdFile, trunc_ln27_1_fu_522_p1, "trunc_ln27_1_fu_522_p1");
    sc_trace(mVcdFile, shl_ln27_mid1_fu_526_p3, "shl_ln27_mid1_fu_526_p3");
    sc_trace(mVcdFile, zext_ln27_2_fu_518_p1, "zext_ln27_2_fu_518_p1");
    sc_trace(mVcdFile, zext_ln27_3_fu_534_p1, "zext_ln27_3_fu_534_p1");
    sc_trace(mVcdFile, add_ln27_1_fu_538_p2, "add_ln27_1_fu_538_p2");
    sc_trace(mVcdFile, add_ln27_fu_469_p2, "add_ln27_fu_469_p2");
    sc_trace(mVcdFile, mul_ln40_1_fu_557_p0, "mul_ln40_1_fu_557_p0");
    sc_trace(mVcdFile, mul_ln40_1_fu_557_p1, "mul_ln40_1_fu_557_p1");
    sc_trace(mVcdFile, mul_ln40_1_fu_557_p2, "mul_ln40_1_fu_557_p2");
    sc_trace(mVcdFile, tmp_0_0_fu_484_p2, "tmp_0_0_fu_484_p2");
    sc_trace(mVcdFile, icmp_ln33_1_fu_578_p2, "icmp_ln33_1_fu_578_p2");
    sc_trace(mVcdFile, empty_58_fu_596_p2, "empty_58_fu_596_p2");
    sc_trace(mVcdFile, select_ln24_3_fu_562_p3, "select_ln24_3_fu_562_p3");
    sc_trace(mVcdFile, tmp_0_0_mid1_fu_614_p2, "tmp_0_0_mid1_fu_614_p2");
    sc_trace(mVcdFile, select_ln24_5_fu_570_p3, "select_ln24_5_fu_570_p3");
    sc_trace(mVcdFile, add_ln24_fu_634_p2, "add_ln24_fu_634_p2");
    sc_trace(mVcdFile, add_ln24_4_fu_644_p2, "add_ln24_4_fu_644_p2");
    sc_trace(mVcdFile, tmp10_0_0_mid2_fu_657_p0, "tmp10_0_0_mid2_fu_657_p0");
    sc_trace(mVcdFile, tmp10_0_0_mid2_fu_657_p1, "tmp10_0_0_mid2_fu_657_p1");
    sc_trace(mVcdFile, tmp10_1_0_mid2_v_v_fu_662_p2, "tmp10_1_0_mid2_v_v_fu_662_p2");
    sc_trace(mVcdFile, tmp10_1_0_mid2_fu_671_p0, "tmp10_1_0_mid2_fu_671_p0");
    sc_trace(mVcdFile, tmp10_1_0_mid2_fu_671_p1, "tmp10_1_0_mid2_fu_671_p1");
    sc_trace(mVcdFile, add_ln24_5_fu_676_p2, "add_ln24_5_fu_676_p2");
    sc_trace(mVcdFile, add_ln24_6_fu_686_p2, "add_ln24_6_fu_686_p2");
    sc_trace(mVcdFile, tmp10_2_0_mid2_v_v_fu_696_p2, "tmp10_2_0_mid2_v_v_fu_696_p2");
    sc_trace(mVcdFile, tmp10_2_0_mid2_fu_705_p0, "tmp10_2_0_mid2_fu_705_p0");
    sc_trace(mVcdFile, tmp10_2_0_mid2_fu_705_p1, "tmp10_2_0_mid2_fu_705_p1");
    sc_trace(mVcdFile, add_ln40_fu_713_p2, "add_ln40_fu_713_p2");
    sc_trace(mVcdFile, add_ln40_2_fu_732_p2, "add_ln40_2_fu_732_p2");
    sc_trace(mVcdFile, add_ln24_7_fu_742_p2, "add_ln24_7_fu_742_p2");
    sc_trace(mVcdFile, add_ln24_8_fu_752_p2, "add_ln24_8_fu_752_p2");
    sc_trace(mVcdFile, mul_ln48_1_fu_762_p0, "mul_ln48_1_fu_762_p0");
    sc_trace(mVcdFile, mul_ln48_1_fu_762_p1, "mul_ln48_1_fu_762_p1");
    sc_trace(mVcdFile, add_ln40_3_fu_766_p2, "add_ln40_3_fu_766_p2");
    sc_trace(mVcdFile, add_ln40_4_fu_775_p2, "add_ln40_4_fu_775_p2");
    sc_trace(mVcdFile, add_ln40_5_fu_785_p2, "add_ln40_5_fu_785_p2");
    sc_trace(mVcdFile, add_ln24_9_fu_808_p2, "add_ln24_9_fu_808_p2");
    sc_trace(mVcdFile, add_ln24_10_fu_818_p2, "add_ln24_10_fu_818_p2");
    sc_trace(mVcdFile, mul_ln40_2_fu_1120_p2, "mul_ln40_2_fu_1120_p2");
    sc_trace(mVcdFile, mul_ln40_3_fu_1127_p2, "mul_ln40_3_fu_1127_p2");
    sc_trace(mVcdFile, add_ln40_6_fu_865_p2, "add_ln40_6_fu_865_p2");
    sc_trace(mVcdFile, add_ln40_7_fu_874_p2, "add_ln40_7_fu_874_p2");
    sc_trace(mVcdFile, mul_ln40_4_fu_1134_p2, "mul_ln40_4_fu_1134_p2");
    sc_trace(mVcdFile, mul_ln40_5_fu_1141_p2, "mul_ln40_5_fu_1141_p2");
    sc_trace(mVcdFile, add_ln40_8_fu_927_p2, "add_ln40_8_fu_927_p2");
    sc_trace(mVcdFile, add_ln40_9_fu_936_p2, "add_ln40_9_fu_936_p2");
    sc_trace(mVcdFile, mul_ln40_6_fu_1148_p2, "mul_ln40_6_fu_1148_p2");
    sc_trace(mVcdFile, mul_ln40_7_fu_1155_p2, "mul_ln40_7_fu_1155_p2");
    sc_trace(mVcdFile, add_ln48_2_fu_991_p2, "add_ln48_2_fu_991_p2");
    sc_trace(mVcdFile, add_ln48_1_fu_986_p2, "add_ln48_1_fu_986_p2");
    sc_trace(mVcdFile, add_ln48_3_fu_995_p2, "add_ln48_3_fu_995_p2");
    sc_trace(mVcdFile, mul_ln48_fu_1006_p0, "mul_ln48_fu_1006_p0");
    sc_trace(mVcdFile, mul_ln48_fu_1006_p1, "mul_ln48_fu_1006_p1");
    sc_trace(mVcdFile, mul_ln48_fu_1006_p2, "mul_ln48_fu_1006_p2");
    sc_trace(mVcdFile, tmp11_fu_1010_p2, "tmp11_fu_1010_p2");
    sc_trace(mVcdFile, select_ln24_4_fu_1023_p3, "select_ln24_4_fu_1023_p3");
    sc_trace(mVcdFile, tmp11_mid1_fu_1035_p2, "tmp11_mid1_fu_1035_p2");
    sc_trace(mVcdFile, select_ln24_6_fu_1029_p3, "select_ln24_6_fu_1029_p3");
    sc_trace(mVcdFile, mul_ln40_8_fu_1162_p2, "mul_ln40_8_fu_1162_p2");
    sc_trace(mVcdFile, mul_ln40_9_fu_1169_p2, "mul_ln40_9_fu_1169_p2");
    sc_trace(mVcdFile, mul_ln40_10_fu_1182_p2, "mul_ln40_10_fu_1182_p2");
    sc_trace(mVcdFile, add_ln48_6_fu_1097_p2, "add_ln48_6_fu_1097_p2");
    sc_trace(mVcdFile, add_ln48_7_fu_1101_p2, "add_ln48_7_fu_1101_p2");
    sc_trace(mVcdFile, add_ln48_8_fu_1106_p2, "add_ln48_8_fu_1106_p2");
    sc_trace(mVcdFile, grp_fu_1176_p0, "grp_fu_1176_p0");
    sc_trace(mVcdFile, grp_fu_1176_p1, "grp_fu_1176_p1");
    sc_trace(mVcdFile, grp_fu_1176_p2, "grp_fu_1176_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state13, "ap_CS_fsm_state13");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage3_subdone, "ap_block_pp0_stage3_subdone");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, grp_fu_1176_p10, "grp_fu_1176_p10");
    sc_trace(mVcdFile, mul_ln40_1_fu_557_p00, "mul_ln40_1_fu_557_p00");
    sc_trace(mVcdFile, mul_ln40_fu_475_p00, "mul_ln40_fu_475_p00");
    sc_trace(mVcdFile, mul_ln4_fu_425_p00, "mul_ln4_fu_425_p00");
    sc_trace(mVcdFile, mul_ln4_fu_425_p10, "mul_ln4_fu_425_p10");
    sc_trace(mVcdFile, tmp10_0_0_mid2_fu_657_p10, "tmp10_0_0_mid2_fu_657_p10");
    sc_trace(mVcdFile, tmp10_1_0_mid2_fu_671_p10, "tmp10_1_0_mid2_fu_671_p10");
    sc_trace(mVcdFile, tmp10_2_0_mid2_fu_705_p10, "tmp10_2_0_mid2_fu_705_p10");
    sc_trace(mVcdFile, ap_condition_150, "ap_condition_150");
    sc_trace(mVcdFile, ap_condition_135, "ap_condition_135");
#endif

    }
}

depthwise_conv2d_fix_2::~depthwise_conv2d_fix_2() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete network_mul_mul_16s_16s_30_1_1_U34;
    delete network_mul_mul_16s_16s_30_1_1_U35;
    delete network_mul_mul_16s_16s_30_1_1_U36;
    delete network_mul_mul_16s_16s_30_1_1_U37;
    delete network_mul_mul_16s_16s_30_1_1_U38;
    delete network_mul_mul_16s_16s_30_1_1_U39;
    delete network_mul_mul_16s_16s_30_1_1_U40;
    delete network_mul_mul_16s_16s_30_1_1_U41;
    delete network_mac_muladd_6ns_9ns_5ns_14_1_1_U42;
    delete network_mul_mul_16s_16s_30_1_1_U43;
}

void depthwise_conv2d_fix_2::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                     esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                     esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && 
                     esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter1_state9.read())))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter1_state9.read()) && 
             ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
               esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)) || 
              (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
               esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter0.read();
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                     esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                     esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0)))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        indvar_flatten48_reg_304 = add_ln23_reg_1428.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten48_reg_304 = ap_const_lv14_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        indvar_flatten_reg_328 = select_ln32_13_reg_1474.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten_reg_328 = ap_const_lv10_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_d_0_reg_316 = select_ln24_2_reg_1443.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_d_0_reg_316 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_h_0_reg_339 = select_ln32_reg_1449.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_h_0_reg_339 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_w_0_reg_350 = out_w_reg_1375.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_w_0_reg_350 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0))) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
            reg_361 = kernel_q1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
            reg_361 = kernel_q0.read();
        }
    }
    if (esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0)) {
        if (esl_seteq<1,1,1>(ap_condition_135.read(), ap_const_boolean_1)) {
            reg_374 = kernel_q0.read();
        } else if (esl_seteq<1,1,1>(ap_condition_150.read(), ap_const_boolean_1)) {
            reg_374 = kernel_q1.read();
        }
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1243_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1243_pp0_iter1_reg.read())))) {
        reg_379 = input_r_q0.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)))) {
        reg_379 = input_r_q1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1243_pp0_iter1_reg.read()))) {
        reg_384 = input_r_q1.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)))) {
        reg_384 = input_r_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        add_ln23_reg_1428 = add_ln23_fu_794_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_fu_490_p2.read()))) {
        add_ln32_3_reg_1317 = add_ln32_3_fu_628_p2.read();
        icmp_ln32_reg_1252 = icmp_ln32_fu_501_p2.read();
        out_d_reg_1247 = out_d_fu_495_p2.read();
        out_h_reg_1293 = out_h_fu_590_p2.read();
        out_w_0_mid2_reg_1298 = out_w_0_mid2_fu_602_p3.read();
        select_ln24_1_reg_1270 = select_ln24_1_fu_544_p3.read();
        select_ln24_7_reg_1287 = select_ln24_7_fu_583_p3.read();
        select_ln24_reg_1260 = select_ln24_fu_506_p3.read();
        tmp10_0_0_mid2_v_v_reg_1310 = tmp10_0_0_mid2_v_v_fu_620_p3.read();
        zext_ln40_2_cast_mid_reg_1305 = zext_ln40_2_cast_mid_fu_610_p1.read();
        zext_ln48_2_reg_1265 = zext_ln48_2_fu_514_p1.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln40_10_reg_1504 = add_ln40_10_fu_945_p2.read();
        trunc_ln48_1_reg_1484 = mul_ln40_4_fu_1134_p2.read().range(29, 14);
        trunc_ln48_2_reg_1489 = mul_ln40_5_fu_1141_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1243_pp0_iter1_reg.read()))) {
        add_ln48_4_reg_1524 = add_ln48_4_fu_1000_p2.read();
        trunc_ln48_3_reg_1509 = mul_ln40_6_fu_1148_p2.read().range(29, 14);
        trunc_ln48_4_reg_1514 = mul_ln40_7_fu_1155_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1243_pp0_iter1_reg.read()))) {
        add_ln48_5_reg_1544 = add_ln48_5_fu_1073_p2.read();
        tmp12_mid2_v_v_reg_1529 = tmp12_mid2_v_v_fu_1040_p3.read();
        trunc_ln48_5_reg_1534 = mul_ln40_8_fu_1162_p2.read().range(29, 14);
        trunc_ln48_6_reg_1539 = mul_ln40_9_fu_1169_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1243_pp0_iter1_reg.read()))) {
        add_ln48_9_reg_1559 = add_ln48_9_fu_1111_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1243_pp0_iter1_reg.read()))) {
        add_ln48_reg_1554 = grp_fu_1176_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        empty_reg_1213 = empty_fu_409_p1.read();
        icmp_ln33_reg_1228 = icmp_ln33_fu_439_p2.read();
        mul_ln4_reg_1218 = mul_ln4_fu_425_p2.read();
        tmp_1_reg_1223 = tmp_1_fu_431_p3.read();
        zext_ln40_1_cast14_reg_1195 = zext_ln40_1_cast14_fu_397_p1.read();
        zext_ln40_reg_1189 = zext_ln40_fu_393_p1.read();
        zext_ln48_1_cast_reg_1208 = zext_ln48_1_cast_fu_405_p1.read();
        zext_ln48_reg_1202 = zext_ln48_fu_401_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln23_reg_1243 = icmp_ln23_fu_490_p2.read();
        icmp_ln23_reg_1243_pp0_iter1_reg = icmp_ln23_reg_1243.read();
        icmp_ln32_reg_1252_pp0_iter1_reg = icmp_ln32_reg_1252.read();
        select_ln24_7_reg_1287_pp0_iter1_reg = select_ln24_7_reg_1287.read();
        zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg = zext_ln40_2_cast_mid_reg_1305.read();
        zext_ln40_2_cast_reg_1238 = zext_ln40_2_cast_fu_480_p1.read();
        zext_ln40_2_cast_reg_1238_pp0_iter1_reg = zext_ln40_2_cast_reg_1238.read();
        zext_ln48_1_reg_1233 = zext_ln48_1_fu_445_p1.read();
        zext_ln48_1_reg_1233_pp0_iter1_reg = zext_ln48_1_reg_1233.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        kernel_load_4_reg_1391 = kernel_q0.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        mul_ln48_1_reg_1406 = mul_ln48_1_fu_762_p2.read();
        zext_ln40_6_reg_1412 = zext_ln40_6_fu_771_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        out_w_reg_1375 = out_w_fu_723_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)))) {
        reg_366 = kernel_q0.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        reg_370 = kernel_q1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        select_ln24_2_reg_1443 = select_ln24_2_fu_828_p3.read();
        select_ln32_13_reg_1474 = select_ln32_13_fu_883_p3.read();
        select_ln32_reg_1449 = select_ln32_fu_834_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0))) {
        tmp10_0_0_mid2_reg_1332 = tmp10_0_0_mid2_fu_657_p2.read();
        tmp10_1_0_mid2_reg_1339 = tmp10_1_0_mid2_fu_671_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        tmp10_2_0_mid2_reg_1356 = tmp10_2_0_mid2_fu_705_p2.read();
        zext_ln40_2_reg_1363 = zext_ln40_2_fu_710_p1.read();
        zext_ln40_4_reg_1380 = zext_ln40_4_fu_728_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1243_pp0_iter1_reg.read()))) {
        trunc_ln48_7_reg_1549 = mul_ln40_10_fu_1182_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        trunc_ln48_s_reg_1459 = mul_ln40_3_fu_1127_p2.read().range(29, 14);
        trunc_ln_reg_1454 = mul_ln40_2_fu_1120_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        zext_ln40_2_reg_1363_pp0_iter1_reg = zext_ln40_2_reg_1363.read();
    }
}

void depthwise_conv2d_fix_2::thread_add_ln23_fu_794_p2() {
    add_ln23_fu_794_p2 = (!ap_const_lv14_1.is_01() || !indvar_flatten48_reg_304.read().is_01())? sc_lv<14>(): (sc_biguint<14>(ap_const_lv14_1) + sc_biguint<14>(indvar_flatten48_reg_304.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln24_10_fu_818_p2() {
    add_ln24_10_fu_818_p2 = (!ap_const_lv8_8.is_01() || !select_ln24_1_reg_1270.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_8) + sc_biguint<8>(select_ln24_1_reg_1270.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln24_4_fu_644_p2() {
    add_ln24_4_fu_644_p2 = (!ap_const_lv8_2.is_01() || !select_ln24_1_reg_1270.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_2) + sc_biguint<8>(select_ln24_1_reg_1270.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln24_5_fu_676_p2() {
    add_ln24_5_fu_676_p2 = (!ap_const_lv8_3.is_01() || !select_ln24_1_reg_1270.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_3) + sc_biguint<8>(select_ln24_1_reg_1270.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln24_6_fu_686_p2() {
    add_ln24_6_fu_686_p2 = (!ap_const_lv8_4.is_01() || !select_ln24_1_reg_1270.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_4) + sc_biguint<8>(select_ln24_1_reg_1270.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln24_7_fu_742_p2() {
    add_ln24_7_fu_742_p2 = (!ap_const_lv8_5.is_01() || !select_ln24_1_reg_1270.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_5) + sc_biguint<8>(select_ln24_1_reg_1270.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln24_8_fu_752_p2() {
    add_ln24_8_fu_752_p2 = (!ap_const_lv8_6.is_01() || !select_ln24_1_reg_1270.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_6) + sc_biguint<8>(select_ln24_1_reg_1270.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln24_9_fu_808_p2() {
    add_ln24_9_fu_808_p2 = (!ap_const_lv8_7.is_01() || !select_ln24_1_reg_1270.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_7) + sc_biguint<8>(select_ln24_1_reg_1270.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln24_fu_634_p2() {
    add_ln24_fu_634_p2 = (!ap_const_lv8_1.is_01() || !select_ln24_1_reg_1270.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_1) + sc_biguint<8>(select_ln24_1_reg_1270.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln27_1_fu_538_p2() {
    add_ln27_1_fu_538_p2 = (!zext_ln27_2_fu_518_p1.read().is_01() || !zext_ln27_3_fu_534_p1.read().is_01())? sc_lv<8>(): (sc_biguint<8>(zext_ln27_2_fu_518_p1.read()) + sc_biguint<8>(zext_ln27_3_fu_534_p1.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln27_fu_469_p2() {
    add_ln27_fu_469_p2 = (!zext_ln27_fu_449_p1.read().is_01() || !zext_ln27_1_fu_465_p1.read().is_01())? sc_lv<8>(): (sc_biguint<8>(zext_ln27_fu_449_p1.read()) + sc_biguint<8>(zext_ln27_1_fu_465_p1.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln32_3_fu_628_p2() {
    add_ln32_3_fu_628_p2 = (!ap_const_lv10_1.is_01() || !ap_phi_mux_indvar_flatten_phi_fu_332_p4.read().is_01())? sc_lv<10>(): (sc_biguint<10>(ap_const_lv10_1) + sc_biguint<10>(ap_phi_mux_indvar_flatten_phi_fu_332_p4.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_10_fu_945_p2() {
    add_ln40_10_fu_945_p2 = (!tmp10_2_0_mid2_reg_1356.read().is_01() || !zext_ln40_6_reg_1412.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp10_2_0_mid2_reg_1356.read()) + sc_biguint<14>(zext_ln40_6_reg_1412.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_2_fu_732_p2() {
    add_ln40_2_fu_732_p2 = (!tmp10_0_0_mid2_reg_1332.read().is_01() || !zext_ln40_4_fu_728_p1.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp10_0_0_mid2_reg_1332.read()) + sc_biguint<14>(zext_ln40_4_fu_728_p1.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_3_fu_766_p2() {
    add_ln40_3_fu_766_p2 = (!ap_const_lv5_2.is_01() || !out_w_0_mid2_reg_1298.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_2) + sc_biguint<5>(out_w_0_mid2_reg_1298.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_4_fu_775_p2() {
    add_ln40_4_fu_775_p2 = (!tmp10_0_0_mid2_reg_1332.read().is_01() || !zext_ln40_6_fu_771_p1.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp10_0_0_mid2_reg_1332.read()) + sc_biguint<14>(zext_ln40_6_fu_771_p1.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_5_fu_785_p2() {
    add_ln40_5_fu_785_p2 = (!zext_ln40_2_reg_1363.read().is_01() || !tmp10_1_0_mid2_reg_1339.read().is_01())? sc_lv<14>(): (sc_biguint<14>(zext_ln40_2_reg_1363.read()) + sc_biguint<14>(tmp10_1_0_mid2_reg_1339.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_6_fu_865_p2() {
    add_ln40_6_fu_865_p2 = (!tmp10_1_0_mid2_reg_1339.read().is_01() || !zext_ln40_4_reg_1380.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp10_1_0_mid2_reg_1339.read()) + sc_biguint<14>(zext_ln40_4_reg_1380.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_7_fu_874_p2() {
    add_ln40_7_fu_874_p2 = (!tmp10_1_0_mid2_reg_1339.read().is_01() || !zext_ln40_6_reg_1412.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp10_1_0_mid2_reg_1339.read()) + sc_biguint<14>(zext_ln40_6_reg_1412.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_8_fu_927_p2() {
    add_ln40_8_fu_927_p2 = (!zext_ln40_2_reg_1363.read().is_01() || !tmp10_2_0_mid2_reg_1356.read().is_01())? sc_lv<14>(): (sc_biguint<14>(zext_ln40_2_reg_1363.read()) + sc_biguint<14>(tmp10_2_0_mid2_reg_1356.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_9_fu_936_p2() {
    add_ln40_9_fu_936_p2 = (!tmp10_2_0_mid2_reg_1356.read().is_01() || !zext_ln40_4_reg_1380.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp10_2_0_mid2_reg_1356.read()) + sc_biguint<14>(zext_ln40_4_reg_1380.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_fu_713_p2() {
    add_ln40_fu_713_p2 = (!zext_ln40_2_fu_710_p1.read().is_01() || !tmp10_0_0_mid2_reg_1332.read().is_01())? sc_lv<14>(): (sc_biguint<14>(zext_ln40_2_fu_710_p1.read()) + sc_biguint<14>(tmp10_0_0_mid2_reg_1332.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln48_1_fu_986_p2() {
    add_ln48_1_fu_986_p2 = (!trunc_ln_reg_1454.read().is_01() || !bias_q0.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln_reg_1454.read()) + sc_biguint<16>(bias_q0.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln48_2_fu_991_p2() {
    add_ln48_2_fu_991_p2 = (!trunc_ln48_2_reg_1489.read().is_01() || !trunc_ln48_1_reg_1484.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln48_2_reg_1489.read()) + sc_biguint<16>(trunc_ln48_1_reg_1484.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln48_3_fu_995_p2() {
    add_ln48_3_fu_995_p2 = (!trunc_ln48_s_reg_1459.read().is_01() || !add_ln48_2_fu_991_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln48_s_reg_1459.read()) + sc_biguint<16>(add_ln48_2_fu_991_p2.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln48_4_fu_1000_p2() {
    add_ln48_4_fu_1000_p2 = (!add_ln48_1_fu_986_p2.read().is_01() || !add_ln48_3_fu_995_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln48_1_fu_986_p2.read()) + sc_biguint<16>(add_ln48_3_fu_995_p2.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln48_5_fu_1073_p2() {
    add_ln48_5_fu_1073_p2 = (!trunc_ln48_4_reg_1514.read().is_01() || !trunc_ln48_3_reg_1509.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln48_4_reg_1514.read()) + sc_biguint<16>(trunc_ln48_3_reg_1509.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln48_6_fu_1097_p2() {
    add_ln48_6_fu_1097_p2 = (!trunc_ln48_7_reg_1549.read().is_01() || !trunc_ln48_6_reg_1539.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln48_7_reg_1549.read()) + sc_biguint<16>(trunc_ln48_6_reg_1539.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln48_7_fu_1101_p2() {
    add_ln48_7_fu_1101_p2 = (!trunc_ln48_5_reg_1534.read().is_01() || !add_ln48_6_fu_1097_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln48_5_reg_1534.read()) + sc_biguint<16>(add_ln48_6_fu_1097_p2.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln48_8_fu_1106_p2() {
    add_ln48_8_fu_1106_p2 = (!add_ln48_5_reg_1544.read().is_01() || !add_ln48_7_fu_1101_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln48_5_reg_1544.read()) + sc_biguint<16>(add_ln48_7_fu_1101_p2.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln48_9_fu_1111_p2() {
    add_ln48_9_fu_1111_p2 = (!add_ln48_4_reg_1524.read().is_01() || !add_ln48_8_fu_1106_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln48_4_reg_1524.read()) + sc_biguint<16>(add_ln48_8_fu_1106_p2.read()));
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[2];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[3];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage3() {
    ap_CS_fsm_pp0_stage3 = ap_CS_fsm.read()[4];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage4() {
    ap_CS_fsm_pp0_stage4 = ap_CS_fsm.read()[5];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_state13() {
    ap_CS_fsm_state13 = ap_CS_fsm.read()[6];
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage2() {
    ap_block_pp0_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage2_11001() {
    ap_block_pp0_stage2_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage3() {
    ap_block_pp0_stage3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage3_11001() {
    ap_block_pp0_stage3_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage3_subdone() {
    ap_block_pp0_stage3_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage4() {
    ap_block_pp0_stage4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage4_11001() {
    ap_block_pp0_stage4_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage4_subdone() {
    ap_block_pp0_stage4_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state10_pp0_stage3_iter1() {
    ap_block_state10_pp0_stage3_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state11_pp0_stage4_iter1() {
    ap_block_state11_pp0_stage4_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state12_pp0_stage0_iter2() {
    ap_block_state12_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state3_pp0_stage1_iter0() {
    ap_block_state3_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state4_pp0_stage2_iter0() {
    ap_block_state4_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state5_pp0_stage3_iter0() {
    ap_block_state5_pp0_stage3_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state6_pp0_stage4_iter0() {
    ap_block_state6_pp0_stage4_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state7_pp0_stage0_iter1() {
    ap_block_state7_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state8_pp0_stage1_iter1() {
    ap_block_state8_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state9_pp0_stage2_iter1() {
    ap_block_state9_pp0_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_condition_135() {
    ap_condition_135 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0));
}

void depthwise_conv2d_fix_2::thread_ap_condition_150() {
    ap_condition_150 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0));
}

void depthwise_conv2d_fix_2::thread_ap_condition_pp0_exit_iter1_state9() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0))) {
        ap_condition_pp0_exit_iter1_state9 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter1_state9 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void depthwise_conv2d_fix_2::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_indvar_flatten48_phi_fu_308_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten48_phi_fu_308_p4 = add_ln23_reg_1428.read();
    } else {
        ap_phi_mux_indvar_flatten48_phi_fu_308_p4 = indvar_flatten48_reg_304.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_indvar_flatten_phi_fu_332_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten_phi_fu_332_p4 = select_ln32_13_reg_1474.read();
    } else {
        ap_phi_mux_indvar_flatten_phi_fu_332_p4 = indvar_flatten_reg_328.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_out_d_0_phi_fu_320_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_d_0_phi_fu_320_p4 = select_ln24_2_reg_1443.read();
    } else {
        ap_phi_mux_out_d_0_phi_fu_320_p4 = out_d_0_reg_316.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_out_h_0_phi_fu_343_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_h_0_phi_fu_343_p4 = select_ln32_reg_1449.read();
    } else {
        ap_phi_mux_out_h_0_phi_fu_343_p4 = out_h_0_reg_339.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_out_w_0_phi_fu_354_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1243.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_w_0_phi_fu_354_p4 = out_w_reg_1375.read();
    } else {
        ap_phi_mux_out_w_0_phi_fu_354_p4 = out_w_0_reg_350.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_bias_address0() {
    bias_address0 =  (sc_lv<4>) (zext_ln24_9_fu_897_p1.read());
}

void depthwise_conv2d_fix_2::thread_bias_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        bias_ce0 = ap_const_logic_1;
    } else {
        bias_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_empty_56_fu_413_p1() {
    empty_56_fu_413_p1 = output_height.read().range(5-1, 0);
}

void depthwise_conv2d_fix_2::thread_empty_58_fu_596_p2() {
    empty_58_fu_596_p2 = (select_ln24_7_fu_583_p3.read() | icmp_ln32_fu_501_p2.read());
}

void depthwise_conv2d_fix_2::thread_empty_fu_409_p1() {
    empty_fu_409_p1 = output_width.read().range(5-1, 0);
}

void depthwise_conv2d_fix_2::thread_grp_fu_1176_p0() {
    grp_fu_1176_p0 =  (sc_lv<6>) (zext_ln48_1_cast_reg_1208.read());
}

void depthwise_conv2d_fix_2::thread_grp_fu_1176_p1() {
    grp_fu_1176_p1 =  (sc_lv<9>) (grp_fu_1176_p10.read());
}

void depthwise_conv2d_fix_2::thread_grp_fu_1176_p10() {
    grp_fu_1176_p10 = esl_zext<14,9>(tmp12_mid2_v_v_reg_1529.read());
}

void depthwise_conv2d_fix_2::thread_grp_fu_1176_p2() {
    grp_fu_1176_p2 =  (sc_lv<5>) (zext_ln40_2_reg_1363_pp0_iter1_reg.read());
}

void depthwise_conv2d_fix_2::thread_icmp_ln23_fu_490_p2() {
    icmp_ln23_fu_490_p2 = (!ap_phi_mux_indvar_flatten48_phi_fu_308_p4.read().is_01() || !tmp_1_reg_1223.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten48_phi_fu_308_p4.read() == tmp_1_reg_1223.read());
}

void depthwise_conv2d_fix_2::thread_icmp_ln32_fu_501_p2() {
    icmp_ln32_fu_501_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_332_p4.read().is_01() || !mul_ln4_reg_1218.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten_phi_fu_332_p4.read() == mul_ln4_reg_1218.read());
}

void depthwise_conv2d_fix_2::thread_icmp_ln33_1_fu_578_p2() {
    icmp_ln33_1_fu_578_p2 = (!ap_phi_mux_out_w_0_phi_fu_354_p4.read().is_01() || !empty_reg_1213.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_out_w_0_phi_fu_354_p4.read() == empty_reg_1213.read());
}

void depthwise_conv2d_fix_2::thread_icmp_ln33_fu_439_p2() {
    icmp_ln33_fu_439_p2 = (!empty_fu_409_p1.read().is_01() || !ap_const_lv5_0.is_01())? sc_lv<1>(): sc_lv<1>(empty_fu_409_p1.read() == ap_const_lv5_0);
}

void depthwise_conv2d_fix_2::thread_input_r_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln40_13_fu_982_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln40_11_fu_931_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln40_10_fu_878_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln40_8_fu_789_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln40_5_fu_737_p1.read());
    } else {
        input_r_address0 = "XXXXXXXXXXXXXX";
    }
}

void depthwise_conv2d_fix_2::thread_input_r_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln40_12_fu_940_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln40_9_fu_869_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln40_7_fu_780_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln40_3_fu_718_p1.read());
    } else {
        input_r_address1 = "XXXXXXXXXXXXXX";
    }
}

void depthwise_conv2d_fix_2::thread_input_r_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())))) {
        input_r_ce0 = ap_const_logic_1;
    } else {
        input_r_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_input_r_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)))) {
        input_r_ce1 = ap_const_logic_1;
    } else {
        input_r_ce1 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_kernel_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<8>) (zext_ln24_8_fu_823_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<8>) (zext_ln24_6_fu_757_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<8>) (zext_ln24_4_fu_691_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<8>) (zext_ln24_1_fu_639_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            kernel_address0 =  (sc_lv<8>) (zext_ln24_fu_552_p1.read());
        } else {
            kernel_address0 =  (sc_lv<8>) ("XXXXXXXX");
        }
    } else {
        kernel_address0 =  (sc_lv<8>) ("XXXXXXXX");
    }
}

void depthwise_conv2d_fix_2::thread_kernel_address1() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
            kernel_address1 =  (sc_lv<8>) (zext_ln24_7_fu_813_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            kernel_address1 =  (sc_lv<8>) (zext_ln24_5_fu_747_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            kernel_address1 =  (sc_lv<8>) (zext_ln24_3_fu_681_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            kernel_address1 =  (sc_lv<8>) (zext_ln24_2_fu_649_p1.read());
        } else {
            kernel_address1 =  (sc_lv<8>) ("XXXXXXXX");
        }
    } else {
        kernel_address1 =  (sc_lv<8>) ("XXXXXXXX");
    }
}

void depthwise_conv2d_fix_2::thread_kernel_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        kernel_ce0 = ap_const_logic_1;
    } else {
        kernel_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_kernel_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)))) {
        kernel_ce1 = ap_const_logic_1;
    } else {
        kernel_ce1 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_mul_ln40_1_fu_557_p0() {
    mul_ln40_1_fu_557_p0 =  (sc_lv<5>) (mul_ln40_1_fu_557_p00.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_1_fu_557_p00() {
    mul_ln40_1_fu_557_p00 = esl_zext<9,5>(out_d_fu_495_p2.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_1_fu_557_p1() {
    mul_ln40_1_fu_557_p1 =  (sc_lv<7>) (zext_ln40_reg_1189.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_1_fu_557_p2() {
    mul_ln40_1_fu_557_p2 = (!mul_ln40_1_fu_557_p0.read().is_01() || !mul_ln40_1_fu_557_p1.read().is_01())? sc_lv<9>(): sc_biguint<5>(mul_ln40_1_fu_557_p0.read()) * sc_biguint<7>(mul_ln40_1_fu_557_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_fu_475_p0() {
    mul_ln40_fu_475_p0 =  (sc_lv<5>) (mul_ln40_fu_475_p00.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_fu_475_p00() {
    mul_ln40_fu_475_p00 = esl_zext<9,5>(ap_phi_mux_out_d_0_phi_fu_320_p4.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_fu_475_p1() {
    mul_ln40_fu_475_p1 =  (sc_lv<7>) (zext_ln40_reg_1189.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_fu_475_p2() {
    mul_ln40_fu_475_p2 = (!mul_ln40_fu_475_p0.read().is_01() || !mul_ln40_fu_475_p1.read().is_01())? sc_lv<9>(): sc_biguint<5>(mul_ln40_fu_475_p0.read()) * sc_biguint<7>(mul_ln40_fu_475_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln48_1_fu_762_p0() {
    mul_ln48_1_fu_762_p0 =  (sc_lv<5>) (zext_ln48_2_reg_1265.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln48_1_fu_762_p1() {
    mul_ln48_1_fu_762_p1 =  (sc_lv<6>) (zext_ln48_reg_1202.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln48_1_fu_762_p2() {
    mul_ln48_1_fu_762_p2 = (!mul_ln48_1_fu_762_p0.read().is_01() || !mul_ln48_1_fu_762_p1.read().is_01())? sc_lv<9>(): sc_biguint<5>(mul_ln48_1_fu_762_p0.read()) * sc_biguint<6>(mul_ln48_1_fu_762_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln48_fu_1006_p0() {
    mul_ln48_fu_1006_p0 =  (sc_lv<5>) (zext_ln48_1_reg_1233_pp0_iter1_reg.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln48_fu_1006_p1() {
    mul_ln48_fu_1006_p1 =  (sc_lv<6>) (zext_ln48_reg_1202.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln48_fu_1006_p2() {
    mul_ln48_fu_1006_p2 = (!mul_ln48_fu_1006_p0.read().is_01() || !mul_ln48_fu_1006_p1.read().is_01())? sc_lv<9>(): sc_biguint<5>(mul_ln48_fu_1006_p0.read()) * sc_biguint<6>(mul_ln48_fu_1006_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln4_fu_425_p0() {
    mul_ln4_fu_425_p0 =  (sc_lv<5>) (mul_ln4_fu_425_p00.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln4_fu_425_p00() {
    mul_ln4_fu_425_p00 = esl_zext<10,5>(empty_56_fu_413_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln4_fu_425_p1() {
    mul_ln4_fu_425_p1 =  (sc_lv<5>) (mul_ln4_fu_425_p10.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln4_fu_425_p10() {
    mul_ln4_fu_425_p10 = esl_zext<10,5>(empty_fu_409_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln4_fu_425_p2() {
    mul_ln4_fu_425_p2 = (!mul_ln4_fu_425_p0.read().is_01() || !mul_ln4_fu_425_p1.read().is_01())? sc_lv<10>(): sc_biguint<5>(mul_ln4_fu_425_p0.read()) * sc_biguint<5>(mul_ln4_fu_425_p1.read());
}

void depthwise_conv2d_fix_2::thread_out_d_fu_495_p2() {
    out_d_fu_495_p2 = (!ap_const_lv5_1.is_01() || !ap_phi_mux_out_d_0_phi_fu_320_p4.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(ap_phi_mux_out_d_0_phi_fu_320_p4.read()));
}

void depthwise_conv2d_fix_2::thread_out_h_fu_590_p2() {
    out_h_fu_590_p2 = (!ap_const_lv5_1.is_01() || !select_ln24_fu_506_p3.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(select_ln24_fu_506_p3.read()));
}

void depthwise_conv2d_fix_2::thread_out_w_0_mid2_fu_602_p3() {
    out_w_0_mid2_fu_602_p3 = (!empty_58_fu_596_p2.read()[0].is_01())? sc_lv<5>(): ((empty_58_fu_596_p2.read()[0].to_bool())? ap_const_lv5_0: ap_phi_mux_out_w_0_phi_fu_354_p4.read());
}

void depthwise_conv2d_fix_2::thread_out_w_fu_723_p2() {
    out_w_fu_723_p2 = (!ap_const_lv5_1.is_01() || !out_w_0_mid2_reg_1298.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(out_w_0_mid2_reg_1298.read()));
}

void depthwise_conv2d_fix_2::thread_output_r_address0() {
    output_r_address0 =  (sc_lv<14>) (zext_ln48_3_fu_1116_p1.read());
}

void depthwise_conv2d_fix_2::thread_output_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        output_r_ce0 = ap_const_logic_1;
    } else {
        output_r_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_output_r_d0() {
    output_r_d0 = add_ln48_9_reg_1559.read();
}

void depthwise_conv2d_fix_2::thread_output_r_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1243_pp0_iter1_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        output_r_we0 = ap_const_logic_1;
    } else {
        output_r_we0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_select_ln24_1_fu_544_p3() {
    select_ln24_1_fu_544_p3 = (!icmp_ln32_fu_501_p2.read()[0].is_01())? sc_lv<8>(): ((icmp_ln32_fu_501_p2.read()[0].to_bool())? add_ln27_1_fu_538_p2.read(): add_ln27_fu_469_p2.read());
}

void depthwise_conv2d_fix_2::thread_select_ln24_2_fu_828_p3() {
    select_ln24_2_fu_828_p3 = (!icmp_ln32_reg_1252.read()[0].is_01())? sc_lv<5>(): ((icmp_ln32_reg_1252.read()[0].to_bool())? out_d_reg_1247.read(): out_d_0_reg_316.read());
}

void depthwise_conv2d_fix_2::thread_select_ln24_3_fu_562_p3() {
    select_ln24_3_fu_562_p3 = (!icmp_ln32_fu_501_p2.read()[0].is_01())? sc_lv<9>(): ((icmp_ln32_fu_501_p2.read()[0].to_bool())? mul_ln40_1_fu_557_p2.read(): mul_ln40_fu_475_p2.read());
}

void depthwise_conv2d_fix_2::thread_select_ln24_4_fu_1023_p3() {
    select_ln24_4_fu_1023_p3 = (!icmp_ln32_reg_1252_pp0_iter1_reg.read()[0].is_01())? sc_lv<9>(): ((icmp_ln32_reg_1252_pp0_iter1_reg.read()[0].to_bool())? mul_ln48_1_reg_1406.read(): mul_ln48_fu_1006_p2.read());
}

void depthwise_conv2d_fix_2::thread_select_ln24_5_fu_570_p3() {
    select_ln24_5_fu_570_p3 = (!icmp_ln32_fu_501_p2.read()[0].is_01())? sc_lv<9>(): ((icmp_ln32_fu_501_p2.read()[0].to_bool())? mul_ln40_1_fu_557_p2.read(): tmp_0_0_fu_484_p2.read());
}

void depthwise_conv2d_fix_2::thread_select_ln24_6_fu_1029_p3() {
    select_ln24_6_fu_1029_p3 = (!icmp_ln32_reg_1252_pp0_iter1_reg.read()[0].is_01())? sc_lv<9>(): ((icmp_ln32_reg_1252_pp0_iter1_reg.read()[0].to_bool())? mul_ln48_1_reg_1406.read(): tmp11_fu_1010_p2.read());
}

void depthwise_conv2d_fix_2::thread_select_ln24_7_fu_583_p3() {
    select_ln24_7_fu_583_p3 = (!icmp_ln32_fu_501_p2.read()[0].is_01())? sc_lv<1>(): ((icmp_ln32_fu_501_p2.read()[0].to_bool())? icmp_ln33_reg_1228.read(): icmp_ln33_1_fu_578_p2.read());
}

void depthwise_conv2d_fix_2::thread_select_ln24_fu_506_p3() {
    select_ln24_fu_506_p3 = (!icmp_ln32_fu_501_p2.read()[0].is_01())? sc_lv<5>(): ((icmp_ln32_fu_501_p2.read()[0].to_bool())? ap_const_lv5_0: ap_phi_mux_out_h_0_phi_fu_343_p4.read());
}

void depthwise_conv2d_fix_2::thread_select_ln32_13_fu_883_p3() {
    select_ln32_13_fu_883_p3 = (!icmp_ln32_reg_1252.read()[0].is_01())? sc_lv<10>(): ((icmp_ln32_reg_1252.read()[0].to_bool())? ap_const_lv10_1: add_ln32_3_reg_1317.read());
}

void depthwise_conv2d_fix_2::thread_select_ln32_fu_834_p3() {
    select_ln32_fu_834_p3 = (!select_ln24_7_reg_1287.read()[0].is_01())? sc_lv<5>(): ((select_ln24_7_reg_1287.read()[0].to_bool())? out_h_reg_1293.read(): select_ln24_reg_1260.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln4_fu_389_p1() {
    sext_ln4_fu_389_p1 = esl_sext<7,6>(input_width.read());
}

void depthwise_conv2d_fix_2::thread_shl_ln27_mid1_fu_526_p3() {
    shl_ln27_mid1_fu_526_p3 = esl_concat<4,3>(trunc_ln27_1_fu_522_p1.read(), ap_const_lv3_0);
}

void depthwise_conv2d_fix_2::thread_shl_ln_fu_457_p3() {
    shl_ln_fu_457_p3 = esl_concat<4,3>(trunc_ln27_fu_453_p1.read(), ap_const_lv3_0);
}

void depthwise_conv2d_fix_2::thread_tmp10_0_0_mid2_fu_657_p0() {
    tmp10_0_0_mid2_fu_657_p0 =  (sc_lv<7>) (zext_ln40_1_cast14_reg_1195.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_0_0_mid2_fu_657_p1() {
    tmp10_0_0_mid2_fu_657_p1 =  (sc_lv<9>) (tmp10_0_0_mid2_fu_657_p10.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_0_0_mid2_fu_657_p10() {
    tmp10_0_0_mid2_fu_657_p10 = esl_zext<14,9>(tmp10_0_0_mid2_v_v_reg_1310.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_0_0_mid2_fu_657_p2() {
    tmp10_0_0_mid2_fu_657_p2 = (!tmp10_0_0_mid2_fu_657_p0.read().is_01() || !tmp10_0_0_mid2_fu_657_p1.read().is_01())? sc_lv<14>(): sc_biguint<7>(tmp10_0_0_mid2_fu_657_p0.read()) * sc_biguint<9>(tmp10_0_0_mid2_fu_657_p1.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_0_0_mid2_v_v_fu_620_p3() {
    tmp10_0_0_mid2_v_v_fu_620_p3 = (!select_ln24_7_fu_583_p3.read()[0].is_01())? sc_lv<9>(): ((select_ln24_7_fu_583_p3.read()[0].to_bool())? tmp_0_0_mid1_fu_614_p2.read(): select_ln24_5_fu_570_p3.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_1_0_mid2_fu_671_p0() {
    tmp10_1_0_mid2_fu_671_p0 =  (sc_lv<7>) (zext_ln40_1_cast14_reg_1195.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_1_0_mid2_fu_671_p1() {
    tmp10_1_0_mid2_fu_671_p1 =  (sc_lv<9>) (tmp10_1_0_mid2_fu_671_p10.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_1_0_mid2_fu_671_p10() {
    tmp10_1_0_mid2_fu_671_p10 = esl_zext<14,9>(tmp10_1_0_mid2_v_v_fu_662_p2.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_1_0_mid2_fu_671_p2() {
    tmp10_1_0_mid2_fu_671_p2 = (!tmp10_1_0_mid2_fu_671_p0.read().is_01() || !tmp10_1_0_mid2_fu_671_p1.read().is_01())? sc_lv<14>(): sc_biguint<7>(tmp10_1_0_mid2_fu_671_p0.read()) * sc_biguint<9>(tmp10_1_0_mid2_fu_671_p1.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_1_0_mid2_v_v_fu_662_p2() {
    tmp10_1_0_mid2_v_v_fu_662_p2 = (!ap_const_lv9_1.is_01() || !tmp10_0_0_mid2_v_v_reg_1310.read().is_01())? sc_lv<9>(): (sc_biguint<9>(ap_const_lv9_1) + sc_biguint<9>(tmp10_0_0_mid2_v_v_reg_1310.read()));
}

void depthwise_conv2d_fix_2::thread_tmp10_2_0_mid2_fu_705_p0() {
    tmp10_2_0_mid2_fu_705_p0 =  (sc_lv<7>) (zext_ln40_1_cast14_reg_1195.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_2_0_mid2_fu_705_p1() {
    tmp10_2_0_mid2_fu_705_p1 =  (sc_lv<9>) (tmp10_2_0_mid2_fu_705_p10.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_2_0_mid2_fu_705_p10() {
    tmp10_2_0_mid2_fu_705_p10 = esl_zext<14,9>(tmp10_2_0_mid2_v_v_fu_696_p2.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_2_0_mid2_fu_705_p2() {
    tmp10_2_0_mid2_fu_705_p2 = (!tmp10_2_0_mid2_fu_705_p0.read().is_01() || !tmp10_2_0_mid2_fu_705_p1.read().is_01())? sc_lv<14>(): sc_biguint<7>(tmp10_2_0_mid2_fu_705_p0.read()) * sc_biguint<9>(tmp10_2_0_mid2_fu_705_p1.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_2_0_mid2_v_v_fu_696_p2() {
    tmp10_2_0_mid2_v_v_fu_696_p2 = (!ap_const_lv9_2.is_01() || !tmp10_0_0_mid2_v_v_reg_1310.read().is_01())? sc_lv<9>(): (sc_biguint<9>(ap_const_lv9_2) + sc_biguint<9>(tmp10_0_0_mid2_v_v_reg_1310.read()));
}

void depthwise_conv2d_fix_2::thread_tmp11_fu_1010_p2() {
    tmp11_fu_1010_p2 = (!zext_ln40_2_cast_reg_1238_pp0_iter1_reg.read().is_01() || !mul_ln48_fu_1006_p2.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln40_2_cast_reg_1238_pp0_iter1_reg.read()) + sc_biguint<9>(mul_ln48_fu_1006_p2.read()));
}

void depthwise_conv2d_fix_2::thread_tmp11_mid1_fu_1035_p2() {
    tmp11_mid1_fu_1035_p2 = (!zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg.read().is_01() || !select_ln24_4_fu_1023_p3.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg.read()) + sc_biguint<9>(select_ln24_4_fu_1023_p3.read()));
}

void depthwise_conv2d_fix_2::thread_tmp12_mid2_v_v_fu_1040_p3() {
    tmp12_mid2_v_v_fu_1040_p3 = (!select_ln24_7_reg_1287_pp0_iter1_reg.read()[0].is_01())? sc_lv<9>(): ((select_ln24_7_reg_1287_pp0_iter1_reg.read()[0].to_bool())? tmp11_mid1_fu_1035_p2.read(): select_ln24_6_fu_1029_p3.read());
}

void depthwise_conv2d_fix_2::thread_tmp_0_0_fu_484_p2() {
    tmp_0_0_fu_484_p2 = (!zext_ln40_2_cast_fu_480_p1.read().is_01() || !mul_ln40_fu_475_p2.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln40_2_cast_fu_480_p1.read()) + sc_biguint<9>(mul_ln40_fu_475_p2.read()));
}

void depthwise_conv2d_fix_2::thread_tmp_0_0_mid1_fu_614_p2() {
    tmp_0_0_mid1_fu_614_p2 = (!zext_ln40_2_cast_mid_fu_610_p1.read().is_01() || !select_ln24_3_fu_562_p3.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln40_2_cast_mid_fu_610_p1.read()) + sc_biguint<9>(select_ln24_3_fu_562_p3.read()));
}

void depthwise_conv2d_fix_2::thread_tmp_1_fu_431_p3() {
    tmp_1_fu_431_p3 = esl_concat<10,4>(mul_ln4_fu_425_p2.read(), ap_const_lv4_0);
}

void depthwise_conv2d_fix_2::thread_trunc_ln27_1_fu_522_p1() {
    trunc_ln27_1_fu_522_p1 = out_d_fu_495_p2.read().range(4-1, 0);
}

void depthwise_conv2d_fix_2::thread_trunc_ln27_fu_453_p1() {
    trunc_ln27_fu_453_p1 = ap_phi_mux_out_d_0_phi_fu_320_p4.read().range(4-1, 0);
}

void depthwise_conv2d_fix_2::thread_zext_ln24_1_fu_639_p1() {
    zext_ln24_1_fu_639_p1 = esl_zext<64,8>(add_ln24_fu_634_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln24_2_fu_649_p1() {
    zext_ln24_2_fu_649_p1 = esl_zext<64,8>(add_ln24_4_fu_644_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln24_3_fu_681_p1() {
    zext_ln24_3_fu_681_p1 = esl_zext<64,8>(add_ln24_5_fu_676_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln24_4_fu_691_p1() {
    zext_ln24_4_fu_691_p1 = esl_zext<64,8>(add_ln24_6_fu_686_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln24_5_fu_747_p1() {
    zext_ln24_5_fu_747_p1 = esl_zext<64,8>(add_ln24_7_fu_742_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln24_6_fu_757_p1() {
    zext_ln24_6_fu_757_p1 = esl_zext<64,8>(add_ln24_8_fu_752_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln24_7_fu_813_p1() {
    zext_ln24_7_fu_813_p1 = esl_zext<64,8>(add_ln24_9_fu_808_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln24_8_fu_823_p1() {
    zext_ln24_8_fu_823_p1 = esl_zext<64,8>(add_ln24_10_fu_818_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln24_9_fu_897_p1() {
    zext_ln24_9_fu_897_p1 = esl_zext<64,5>(select_ln24_2_reg_1443.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln24_fu_552_p1() {
    zext_ln24_fu_552_p1 = esl_zext<64,8>(select_ln24_1_fu_544_p3.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln27_1_fu_465_p1() {
    zext_ln27_1_fu_465_p1 = esl_zext<8,7>(shl_ln_fu_457_p3.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln27_2_fu_518_p1() {
    zext_ln27_2_fu_518_p1 = esl_zext<8,5>(out_d_fu_495_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln27_3_fu_534_p1() {
    zext_ln27_3_fu_534_p1 = esl_zext<8,7>(shl_ln27_mid1_fu_526_p3.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln27_fu_449_p1() {
    zext_ln27_fu_449_p1 = esl_zext<8,5>(ap_phi_mux_out_d_0_phi_fu_320_p4.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_10_fu_878_p1() {
    zext_ln40_10_fu_878_p1 = esl_zext<64,14>(add_ln40_7_fu_874_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_11_fu_931_p1() {
    zext_ln40_11_fu_931_p1 = esl_zext<64,14>(add_ln40_8_fu_927_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_12_fu_940_p1() {
    zext_ln40_12_fu_940_p1 = esl_zext<64,14>(add_ln40_9_fu_936_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_13_fu_982_p1() {
    zext_ln40_13_fu_982_p1 = esl_zext<64,14>(add_ln40_10_reg_1504.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_1_cast14_fu_397_p1() {
    zext_ln40_1_cast14_fu_397_p1 = esl_zext<14,7>(sext_ln4_fu_389_p1.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_2_cast_fu_480_p1() {
    zext_ln40_2_cast_fu_480_p1 = esl_zext<9,5>(ap_phi_mux_out_h_0_phi_fu_343_p4.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_2_cast_mid_fu_610_p1() {
    zext_ln40_2_cast_mid_fu_610_p1 = esl_zext<9,5>(out_h_fu_590_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_2_fu_710_p1() {
    zext_ln40_2_fu_710_p1 = esl_zext<14,5>(out_w_0_mid2_reg_1298.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_3_fu_718_p1() {
    zext_ln40_3_fu_718_p1 = esl_zext<64,14>(add_ln40_fu_713_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_4_fu_728_p1() {
    zext_ln40_4_fu_728_p1 = esl_zext<14,5>(out_w_fu_723_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_5_fu_737_p1() {
    zext_ln40_5_fu_737_p1 = esl_zext<64,14>(add_ln40_2_fu_732_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_6_fu_771_p1() {
    zext_ln40_6_fu_771_p1 = esl_zext<14,5>(add_ln40_3_fu_766_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_7_fu_780_p1() {
    zext_ln40_7_fu_780_p1 = esl_zext<64,14>(add_ln40_4_fu_775_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_8_fu_789_p1() {
    zext_ln40_8_fu_789_p1 = esl_zext<64,14>(add_ln40_5_fu_785_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_9_fu_869_p1() {
    zext_ln40_9_fu_869_p1 = esl_zext<64,14>(add_ln40_6_fu_865_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_fu_393_p1() {
    zext_ln40_fu_393_p1 = esl_zext<9,7>(input_height.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln48_1_cast_fu_405_p1() {
    zext_ln48_1_cast_fu_405_p1 = esl_zext<14,6>(output_width.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln48_1_fu_445_p1() {
    zext_ln48_1_fu_445_p1 = esl_zext<9,5>(ap_phi_mux_out_d_0_phi_fu_320_p4.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln48_2_fu_514_p1() {
    zext_ln48_2_fu_514_p1 = esl_zext<9,5>(out_d_fu_495_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln48_3_fu_1116_p1() {
    zext_ln48_3_fu_1116_p1 = esl_zext<64,14>(add_ln48_reg_1554.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln48_fu_401_p1() {
    zext_ln48_fu_401_p1 = esl_zext<9,6>(output_height.read());
}

void depthwise_conv2d_fix_2::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state13;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 16 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            }
            break;
        case 32 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            }
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<7>) ("XXXXXXX");
            break;
    }
}

}

