// Seed: 1539539008
`define pp_2 0
module module_0 (
    output id_0,
    inout  id_1
);
  reg id_2;
  type_0 id_3 (.id_0(1));
  always @(posedge id_2);
  always @(negedge id_3) if (1) id_2 <= #1 id_2;
endmodule
