[09/09 10:41:38      0s] 
[09/09 10:41:38      0s] Cadence Innovus(TM) Implementation System.
[09/09 10:41:38      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/09 10:41:38      0s] 
[09/09 10:41:38      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[09/09 10:41:38      0s] Options:	
[09/09 10:41:38      0s] Date:		Thu Sep  9 10:41:38 2021
[09/09 10:41:38      0s] Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-1062.12.1.el7.x86_64) (1core*12cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
[09/09 10:41:38      0s] OS:		CentOS Linux release 7.7.1908 (Core)
[09/09 10:41:38      0s] 
[09/09 10:41:38      0s] License:
[09/09 10:41:38      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[09/09 10:41:38      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/09 10:42:06     21s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[09/09 10:42:06     21s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[09/09 10:42:06     21s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[09/09 10:42:06     21s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[09/09 10:42:06     21s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[09/09 10:42:06     21s] @(#)CDS: CPE v17.11-s095
[09/09 10:42:06     21s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[09/09 10:42:06     21s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[09/09 10:42:06     21s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[09/09 10:42:06     21s] @(#)CDS: RCDB 11.10
[09/09 10:42:06     21s] --- Running on localhost.localdomain (x86_64 w/Linux 3.10.0-1062.12.1.el7.x86_64) (1core*12cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB) ---
[09/09 10:42:06     21s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT.

[09/09 10:42:06     21s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[09/09 10:42:09     22s] 
[09/09 10:42:09     22s] **INFO:  MMMC transition support version v31-84 
[09/09 10:42:09     22s] 
[09/09 10:42:09     22s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/09 10:42:09     22s] <CMD> suppressMessage ENCEXT-2799
[09/09 10:42:09     22s] <CMD> getDrawView
[09/09 10:42:09     22s] <CMD> loadWorkspace -name Physical
[09/09 10:42:12     23s] <CMD> win
[09/09 10:42:59     30s] <CMD> set defHierChar /
[09/09 10:42:59     30s] Set Default Input Pin Transition as 0.1 ps.
[09/09 10:42:59     30s] <CMD> set delaycal_input_transition_delay 0.1ps
[09/09 10:42:59     30s] <CMD> set fpIsMaxIoHeight 0
[09/09 10:42:59     30s] <CMD> set init_gnd_net gnd
[09/09 10:42:59     30s] <CMD> set init_mmmc_file Default.view
[09/09 10:42:59     30s] <CMD> set init_oa_search_lib {}
[09/09 10:42:59     30s] <CMD> set init_pwr_net vdd
[09/09 10:42:59     30s] <CMD> set init_verilog ../netlist/DLX_postsyn.v
[09/09 10:42:59     30s] <CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
[09/09 10:43:13     32s] <CMD> init_design
[09/09 10:43:13     32s] #% Begin Load MMMC data ... (date=09/09 10:43:13, mem=459.5M)
[09/09 10:43:13     32s] #% End Load MMMC data ... (date=09/09 10:43:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=459.6M, current mem=459.6M)
[09/09 10:43:13     32s] 
[09/09 10:43:13     32s] Loading LEF file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
[09/09 10:43:13     32s] Set DBUPerIGU to M2 pitch 380.
[09/09 10:43:13     32s] 
[09/09 10:43:13     32s] viaInitial starts at Thu Sep  9 10:43:13 2021
viaInitial ends at Thu Sep  9 10:43:13 2021
Loading view definition file from Default.view
[09/09 10:43:13     32s] Reading libsTYP timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
[09/09 10:43:13     32s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/09 10:43:13     32s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/09 10:43:13     32s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/09 10:43:13     32s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/09 10:43:13     32s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/09 10:43:13     32s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/09 10:43:13     32s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/09 10:43:13     32s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/09 10:43:13     32s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/09 10:43:13     32s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/09 10:43:13     32s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/09 10:43:13     32s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/09 10:43:13     32s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/09 10:43:13     33s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/09 10:43:13     33s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/09 10:43:13     33s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/09 10:43:13     33s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/09 10:43:13     33s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/09 10:43:13     33s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/09 10:43:13     33s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[09/09 10:43:13     33s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[09/09 10:43:15     34s] Read 134 cells in library 'NangateOpenCellLibrary' 
[09/09 10:43:15     34s] *** End library_loading (cpu=0.03min, real=0.03min, mem=21.9M, fe_cpu=0.58min, fe_real=1.62min, fe_mem=536.2M) ***
[09/09 10:43:15     34s] #% Begin Load netlist data ... (date=09/09 10:43:15, mem=554.2M)
[09/09 10:43:15     34s] *** Begin netlist parsing (mem=536.2M) ***
[09/09 10:43:15     34s] Created 134 new cells from 1 timing libraries.
[09/09 10:43:15     34s] Reading netlist ...
[09/09 10:43:15     34s] Backslashed names will retain backslash and a trailing blank character.
[09/09 10:43:15     34s] Reading verilog netlist '../netlist/DLX_postsyn.v'
[09/09 10:43:15     34s] **WARN: (IMPVL-346):	Module 'IRAM' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[09/09 10:43:15     34s] Type 'man IMPVL-346' for more detail.
[09/09 10:43:15     34s] Undeclared bus Addr in module IRAM ... created as [31:0].
[09/09 10:43:15     34s] Undeclared bus Iout in module IRAM ... created as [31:0].
[09/09 10:43:15     34s] **WARN: (IMPVL-346):	Module 'DRAM' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[09/09 10:43:15     34s] Type 'man IMPVL-346' for more detail.
[09/09 10:43:15     34s] Undeclared bus ADDR_IN in module DRAM ... created as [31:0].
[09/09 10:43:15     34s] Undeclared bus DATA_IN in module DRAM ... created as [31:0].
[09/09 10:43:15     34s] Undeclared bus DATA_OUT in module DRAM ... created as [31:0].
[09/09 10:43:15     34s] 
[09/09 10:43:15     34s] *** Memory Usage v#1 (Current mem = 536.168M, initial mem = 179.684M) ***
[09/09 10:43:15     34s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=536.2M) ***
[09/09 10:43:15     34s] #% End Load netlist data ... (date=09/09 10:43:15, total cpu=0:00:00.2, real=0:00:00.0, peak res=554.2M, current mem=487.5M)
[09/09 10:43:15     34s] Top level cell is DLX.
[09/09 10:43:16     35s] Hooked 134 DB cells to tlib cells.
[09/09 10:43:16     35s] **WARN: (IMPDB-2504):	Cell 'DRAM' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[09/09 10:43:16     35s] **WARN: (IMPDB-2504):	Cell 'IRAM' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[31]' of cell 'IRAM' as output for net 'INS_IN[31]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[30]' of cell 'IRAM' as output for net 'INS_IN[30]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[29]' of cell 'IRAM' as output for net 'INS_IN[29]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[28]' of cell 'IRAM' as output for net 'INS_IN[28]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[27]' of cell 'IRAM' as output for net 'INS_IN[27]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[26]' of cell 'IRAM' as output for net 'INS_IN[26]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[25]' of cell 'IRAM' as output for net 'INS_IN[25]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[24]' of cell 'IRAM' as output for net 'INS_IN[24]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[23]' of cell 'IRAM' as output for net 'INS_IN[23]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[22]' of cell 'IRAM' as output for net 'INS_IN[22]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[21]' of cell 'IRAM' as output for net 'INS_IN[21]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[20]' of cell 'IRAM' as output for net 'INS_IN[20]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[19]' of cell 'IRAM' as output for net 'INS_IN[19]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[18]' of cell 'IRAM' as output for net 'INS_IN[18]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[17]' of cell 'IRAM' as output for net 'INS_IN[17]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[16]' of cell 'IRAM' as output for net 'INS_IN[16]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[15]' of cell 'IRAM' as output for net 'INS_IN[15]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[14]' of cell 'IRAM' as output for net 'INS_IN[14]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[13]' of cell 'IRAM' as output for net 'INS_IN[13]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[12]' of cell 'IRAM' as output for net 'INS_IN[12]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[11]' of cell 'IRAM' as output for net 'INS_IN[11]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[10]' of cell 'IRAM' as output for net 'INS_IN[10]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[9]' of cell 'IRAM' as output for net 'INS_IN[9]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[8]' of cell 'IRAM' as output for net 'INS_IN[8]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[7]' of cell 'IRAM' as output for net 'INS_IN[7]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[6]' of cell 'IRAM' as output for net 'INS_IN[6]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[5]' of cell 'IRAM' as output for net 'INS_IN[5]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[4]' of cell 'IRAM' as output for net 'INS_IN[4]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[3]' of cell 'IRAM' as output for net 'INS_IN[3]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[2]' of cell 'IRAM' as output for net 'INS_IN[2]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[1]' of cell 'IRAM' as output for net 'INS_IN[1]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'IRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Iout[0]' of cell 'IRAM' as output for net 'INS_IN[0]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[31]' of cell 'DRAM' as output for net 'DATA_IN[31]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[30]' of cell 'DRAM' as output for net 'DATA_IN[30]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[29]' of cell 'DRAM' as output for net 'DATA_IN[29]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[28]' of cell 'DRAM' as output for net 'DATA_IN[28]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[27]' of cell 'DRAM' as output for net 'DATA_IN[27]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[26]' of cell 'DRAM' as output for net 'DATA_IN[26]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[25]' of cell 'DRAM' as output for net 'DATA_IN[25]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[24]' of cell 'DRAM' as output for net 'DATA_IN[24]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[23]' of cell 'DRAM' as output for net 'DATA_IN[23]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[22]' of cell 'DRAM' as output for net 'DATA_IN[22]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[21]' of cell 'DRAM' as output for net 'DATA_IN[21]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[20]' of cell 'DRAM' as output for net 'DATA_IN[20]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[19]' of cell 'DRAM' as output for net 'DATA_IN[19]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[18]' of cell 'DRAM' as output for net 'DATA_IN[18]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[17]' of cell 'DRAM' as output for net 'DATA_IN[17]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[16]' of cell 'DRAM' as output for net 'DATA_IN[16]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[15]' of cell 'DRAM' as output for net 'DATA_IN[15]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[14]' of cell 'DRAM' as output for net 'DATA_IN[14]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[13]' of cell 'DRAM' as output for net 'DATA_IN[13]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[12]' of cell 'DRAM' as output for net 'DATA_IN[12]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[11]' of cell 'DRAM' as output for net 'DATA_IN[11]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[10]' of cell 'DRAM' as output for net 'DATA_IN[10]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[9]' of cell 'DRAM' as output for net 'DATA_IN[9]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[8]' of cell 'DRAM' as output for net 'DATA_IN[8]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[7]' of cell 'DRAM' as output for net 'DATA_IN[7]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[6]' of cell 'DRAM' as output for net 'DATA_IN[6]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[5]' of cell 'DRAM' as output for net 'DATA_IN[5]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[4]' of cell 'DRAM' as output for net 'DATA_IN[4]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[3]' of cell 'DRAM' as output for net 'DATA_IN[3]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[2]' of cell 'DRAM' as output for net 'DATA_IN[2]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[1]' of cell 'DRAM' as output for net 'DATA_IN[1]' in module 'DLX'.
[09/09 10:43:16     35s] Cell 'DRAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'DATA_OUT[0]' of cell 'DRAM' as output for net 'DATA_IN[0]' in module 'DLX'.
[09/09 10:43:16     35s] 2 empty module found.
[09/09 10:43:16     35s] Starting recursive module instantiation check.
[09/09 10:43:16     35s] No recursion found.
[09/09 10:43:16     35s] Term dir updated for 0 vinsts of 2 cells.
[09/09 10:43:16     35s] Building hierarchical netlist for Cell DLX ...
[09/09 10:43:16     35s] *** Netlist is unique.
[09/09 10:43:16     35s] ** info: there are 347 modules.
[09/09 10:43:16     35s] ** info: there are 8590 stdCell insts.
[09/09 10:43:16     35s] 
[09/09 10:43:16     35s] *** Memory Usage v#1 (Current mem = 573.590M, initial mem = 179.684M) ***
[09/09 10:43:16     35s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[09/09 10:43:16     35s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[09/09 10:43:16     35s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[09/09 10:43:16     35s] Set Default Net Delay as 1000 ps.
[09/09 10:43:16     35s] Set Default Net Load as 0.5 pF. 
[09/09 10:43:16     35s] Set Default Input Pin Transition as 0.1 ps.
[09/09 10:43:16     35s] Extraction setup Delayed 
[09/09 10:43:16     35s] *Info: initialize multi-corner CTS.
[09/09 10:43:16     35s] Reading timing constraints file '../netlist/DLX.sdc' ...
[09/09 10:43:16     35s] Current (total cpu=0:00:35.8, real=0:01:38, peak res=619.6M, current mem=619.6M)
[09/09 10:43:16     35s] INFO (CTE): Constraints read successfully.
[09/09 10:43:16     35s] WARNING (CTE-25): Line: 8 of File ../netlist/DLX.sdc : Skipped unsupported command: set_units
[09/09 10:43:16     35s] 
[09/09 10:43:16     35s] 
[09/09 10:43:16     35s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=624.7M, current mem=624.7M)
[09/09 10:43:16     35s] Current (total cpu=0:00:35.9, real=0:01:38, peak res=624.7M, current mem=624.7M)
[09/09 10:43:16     35s] Creating Cell Server ...(0, 1, 1, 1)
[09/09 10:43:16     35s] Summary for sequential cells identification: 
[09/09 10:43:16     35s]   Identified SBFF number: 16
[09/09 10:43:16     35s]   Identified MBFF number: 0
[09/09 10:43:16     35s]   Identified SB Latch number: 0
[09/09 10:43:16     35s]   Identified MB Latch number: 0
[09/09 10:43:16     35s]   Not identified SBFF number: 0
[09/09 10:43:16     35s]   Not identified MBFF number: 0
[09/09 10:43:16     35s]   Not identified SB Latch number: 0
[09/09 10:43:16     35s]   Not identified MB Latch number: 0
[09/09 10:43:16     35s]   Number of sequential cells which are not FFs: 13
[09/09 10:43:16     35s] Total number of combinational cells: 99
[09/09 10:43:16     35s] Total number of sequential cells: 29
[09/09 10:43:16     35s] Total number of tristate cells: 6
[09/09 10:43:16     35s] Total number of level shifter cells: 0
[09/09 10:43:16     35s] Total number of power gating cells: 0
[09/09 10:43:16     35s] Total number of isolation cells: 0
[09/09 10:43:16     35s] Total number of power switch cells: 0
[09/09 10:43:16     35s] Total number of pulse generator cells: 0
[09/09 10:43:16     35s] Total number of always on buffers: 0
[09/09 10:43:16     35s] Total number of retention cells: 0
[09/09 10:43:16     35s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[09/09 10:43:16     35s] Total number of usable buffers: 9
[09/09 10:43:16     35s] List of unusable buffers:
[09/09 10:43:16     35s] Total number of unusable buffers: 0
[09/09 10:43:16     35s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[09/09 10:43:16     35s] Total number of usable inverters: 6
[09/09 10:43:16     35s] List of unusable inverters:
[09/09 10:43:16     35s] Total number of unusable inverters: 0
[09/09 10:43:16     35s] List of identified usable delay cells:
[09/09 10:43:16     35s] Total number of identified usable delay cells: 0
[09/09 10:43:16     35s] List of identified unusable delay cells:
[09/09 10:43:16     35s] Total number of identified unusable delay cells: 0
[09/09 10:43:16     35s] Creating Cell Server, finished. 
[09/09 10:43:16     35s] 
[09/09 10:43:16     35s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[09/09 10:43:16     35s] Deleting Cell Server ...
[09/09 10:43:16     35s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[09/09 10:43:16     35s] Extraction setup Started 
[09/09 10:43:16     35s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/09 10:43:16     35s] Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
[09/09 10:43:16     35s] Cap table was created using Encounter 08.10-p004_1.
[09/09 10:43:16     35s] Process name: master_techFreePDK45.
[09/09 10:43:16     35s] Importing multi-corner RC tables ... 
[09/09 10:43:16     35s] Summary of Active RC-Corners : 
[09/09 10:43:16     35s]  
[09/09 10:43:16     35s]  Analysis View: default
[09/09 10:43:16     35s]     RC-Corner Name        : standard
[09/09 10:43:16     35s]     RC-Corner Index       : 0
[09/09 10:43:16     35s]     RC-Corner Temperature : 300 Celsius
[09/09 10:43:16     35s]     RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
[09/09 10:43:16     35s]     RC-Corner PreRoute Res Factor         : 1
[09/09 10:43:16     35s]     RC-Corner PreRoute Cap Factor         : 1
[09/09 10:43:16     35s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/09 10:43:16     35s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/09 10:43:16     35s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/09 10:43:16     35s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[09/09 10:43:16     35s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[09/09 10:43:16     35s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/09 10:43:16     35s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/09 10:43:16     35s] 
[09/09 10:43:16     35s] *** Summary of all messages that are not suppressed in this session:
[09/09 10:43:16     35s] Severity  ID               Count  Summary                                  
[09/09 10:43:16     35s] WARNING   IMPVL-346            2  Module '%s' is instantiated in the netli...
[09/09 10:43:16     35s] WARNING   IMPDB-2504           2  Cell '%s' is instantiated in the Verilog...
[09/09 10:43:16     35s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[09/09 10:43:16     35s] *** Message Summary: 24 warning(s), 0 error(s)
[09/09 10:43:16     35s] 
[09/09 10:43:22     37s] <CMD> getIoFlowFlag
[09/09 10:44:45     49s] <CMD> setIoFlowFlag 0
[09/09 10:44:45     49s] <CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1.0 0.6 5.0 5.0 5.0 5.0
[09/09 10:44:45     49s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[09/09 10:44:45     49s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[09/09 10:44:45     49s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[09/09 10:44:45     49s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[09/09 10:44:45     49s] <CMD> uiSetTool select
[09/09 10:44:45     49s] <CMD> getIoFlowFlag
[09/09 10:44:45     49s] <CMD> fit
[09/09 10:45:02     52s] <CMD> set sprCreateIeRingOffset 1.0
[09/09 10:45:02     52s] <CMD> set sprCreateIeRingThreshold 1.0
[09/09 10:45:02     52s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/09 10:45:02     52s] <CMD> set sprCreateIeRingLayers {}
[09/09 10:45:02     52s] <CMD> set sprCreateIeRingOffset 1.0
[09/09 10:45:02     52s] <CMD> set sprCreateIeRingThreshold 1.0
[09/09 10:45:02     52s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/09 10:45:02     52s] <CMD> set sprCreateIeRingLayers {}
[09/09 10:45:02     52s] <CMD> set sprCreateIeStripeWidth 10.0
[09/09 10:45:02     52s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/09 10:45:02     52s] <CMD> set sprCreateIeStripeWidth 10.0
[09/09 10:45:02     52s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/09 10:45:02     52s] <CMD> set sprCreateIeRingOffset 1.0
[09/09 10:45:02     52s] <CMD> set sprCreateIeRingThreshold 1.0
[09/09 10:45:02     52s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/09 10:45:02     52s] <CMD> set sprCreateIeRingLayers {}
[09/09 10:45:02     52s] <CMD> set sprCreateIeStripeWidth 10.0
[09/09 10:45:02     52s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/09 10:47:07     71s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/09 10:47:07     71s] The ring targets are set to core/block ring wires.
[09/09 10:47:07     71s] addRing command will consider rows while creating rings.
[09/09 10:47:07     71s] addRing command will disallow rings to go over rows.
[09/09 10:47:07     71s] addRing command will ignore shorts while creating rings.
[09/09 10:47:07     71s] <CMD> addRing -nets {vdd gnd} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/09 10:47:07     71s] 
[09/09 10:47:07     71s] Ring generation is complete.
[09/09 10:47:07     71s] vias are now being generated.
[09/09 10:47:07     71s] addRing created 8 wires.
[09/09 10:47:07     71s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[09/09 10:47:07     71s] +--------+----------------+----------------+
[09/09 10:47:07     71s] |  Layer |     Created    |     Deleted    |
[09/09 10:47:07     71s] +--------+----------------+----------------+
[09/09 10:47:07     71s] | metal9 |        4       |       NA       |
[09/09 10:47:07     71s] |  via9  |        8       |        0       |
[09/09 10:47:07     71s] | metal10|        4       |       NA       |
[09/09 10:47:07     71s] +--------+----------------+----------------+
[09/09 10:47:24     73s] <CMD> set sprCreateIeRingOffset 1.0
[09/09 10:47:24     73s] <CMD> set sprCreateIeRingThreshold 1.0
[09/09 10:47:24     73s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/09 10:47:24     73s] <CMD> set sprCreateIeRingLayers {}
[09/09 10:47:24     73s] <CMD> set sprCreateIeRingOffset 1.0
[09/09 10:47:24     73s] <CMD> set sprCreateIeRingThreshold 1.0
[09/09 10:47:24     73s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/09 10:47:24     73s] <CMD> set sprCreateIeRingLayers {}
[09/09 10:47:24     74s] <CMD> set sprCreateIeStripeWidth 10.0
[09/09 10:47:24     74s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/09 10:47:24     74s] <CMD> set sprCreateIeStripeWidth 10.0
[09/09 10:47:24     74s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/09 10:47:24     74s] <CMD> set sprCreateIeRingOffset 1.0
[09/09 10:47:24     74s] <CMD> set sprCreateIeRingThreshold 1.0
[09/09 10:47:24     74s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/09 10:47:24     74s] <CMD> set sprCreateIeRingLayers {}
[09/09 10:47:24     74s] <CMD> set sprCreateIeStripeWidth 10.0
[09/09 10:47:24     74s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/09 10:48:54     88s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[09/09 10:48:54     88s] addStripe will allow jog to connect padcore ring and block ring.
[09/09 10:48:54     88s] Stripes will stop at the boundary of the specified area.
[09/09 10:48:54     88s] When breaking rings, the power planner will consider the existence of blocks.
[09/09 10:48:54     88s] Stripes will not extend to closest target.
[09/09 10:48:54     88s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/09 10:48:54     88s] Stripes will not be created over regions without power planning wires.
[09/09 10:48:54     88s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/09 10:48:54     88s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/09 10:48:54     88s] AddStripe segment minimum length set to 1
[09/09 10:48:54     88s] Offset for stripe breaking is set to 0.
[09/09 10:48:54     88s] <CMD> addStripe -nets {vdd gnd} -layer metal10 -direction vertical -width 0.8 -spacing 0.8 -set_to_set_distance 20 -start_from left -start_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/09 10:48:54     88s] 
[09/09 10:48:54     88s] Starting stripe generation ...
[09/09 10:48:54     88s] Non-Default Mode Option Settings :
[09/09 10:48:54     88s]   NONE
[09/09 10:48:54     88s] Stripe generation is complete.
[09/09 10:48:54     88s] vias are now being generated.
[09/09 10:48:54     88s] addStripe created 16 wires.
[09/09 10:48:54     88s] ViaGen created 32 vias, deleted 0 via to avoid violation.
[09/09 10:48:54     88s] +--------+----------------+----------------+
[09/09 10:48:54     88s] |  Layer |     Created    |     Deleted    |
[09/09 10:48:54     88s] +--------+----------------+----------------+
[09/09 10:48:54     88s] |  via9  |       32       |        0       |
[09/09 10:48:54     88s] | metal10|       16       |       NA       |
[09/09 10:48:54     88s] +--------+----------------+----------------+
[09/09 10:49:24     93s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[09/09 10:49:24     93s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { vdd gnd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
[09/09 10:49:25     93s] *** Begin SPECIAL ROUTE on Thu Sep  9 10:49:25 2021 ***
[09/09 10:49:25     93s] SPECIAL ROUTE ran on directory: /home/ms21.21/Desktop/GR21_DLX/DLX21/innovus
[09/09 10:49:25     93s] SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 3.10.0-1062.12.1.el7.x86_64 x86_64 1.99Ghz)
[09/09 10:49:25     93s] 
[09/09 10:49:25     93s] Begin option processing ...
[09/09 10:49:25     93s] srouteConnectPowerBump set to false
[09/09 10:49:25     93s] routeSelectNet set to "vdd gnd"
[09/09 10:49:25     93s] routeSpecial set to true
[09/09 10:49:25     93s] srouteBlockPin set to "useLef"
[09/09 10:49:25     93s] srouteBottomLayerLimit set to 1
[09/09 10:49:25     93s] srouteBottomTargetLayerLimit set to 1
[09/09 10:49:25     93s] srouteConnectConverterPin set to false
[09/09 10:49:25     93s] srouteCrossoverViaBottomLayer set to 1
[09/09 10:49:25     93s] srouteCrossoverViaTopLayer set to 10
[09/09 10:49:25     93s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/09 10:49:25     93s] srouteFollowCorePinEnd set to 3
[09/09 10:49:25     93s] srouteJogControl set to "preferWithChanges differentLayer"
[09/09 10:49:25     93s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[09/09 10:49:25     93s] sroutePadPinAllPorts set to true
[09/09 10:49:25     93s] sroutePreserveExistingRoutes set to true
[09/09 10:49:25     93s] srouteRoutePowerBarPortOnBothDir set to true
[09/09 10:49:25     93s] srouteStopBlockPin set to "nearestTarget"
[09/09 10:49:25     93s] srouteTopLayerLimit set to 10
[09/09 10:49:25     93s] srouteTopTargetLayerLimit set to 10
[09/09 10:49:25     93s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1700.00 megs.
[09/09 10:49:25     93s] 
[09/09 10:49:25     93s] Reading DB technology information...
[09/09 10:49:25     93s] Finished reading DB technology information.
[09/09 10:49:25     93s] Reading floorplan and netlist information...
[09/09 10:49:25     93s] Finished reading floorplan and netlist information.
[09/09 10:49:25     93s] Read in 20 layers, 10 routing layers, 1 overlap layer
[09/09 10:49:25     93s] Read in 134 macros, 40 used
[09/09 10:49:25     93s] Read in 40 components
[09/09 10:49:25     93s]   40 core components: 40 unplaced, 0 placed, 0 fixed
[09/09 10:49:25     93s] Read in 2 logical pins
[09/09 10:49:25     93s] Read in 2 nets
[09/09 10:49:25     93s] Read in 2 special nets, 2 routed
[09/09 10:49:25     93s] 2 nets selected.
[09/09 10:49:25     93s] 
[09/09 10:49:25     93s] Begin power routing ...
[09/09 10:49:25     93s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[09/09 10:49:25     93s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[09/09 10:49:25     93s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[09/09 10:49:25     93s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[09/09 10:49:25     93s] Type 'man IMPSR-1256' for more detail.
[09/09 10:49:25     93s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/09 10:49:25     93s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[09/09 10:49:25     93s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[09/09 10:49:25     93s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[09/09 10:49:25     93s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[09/09 10:49:25     93s] Type 'man IMPSR-1256' for more detail.
[09/09 10:49:25     93s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/09 10:49:25     93s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[09/09 10:49:25     93s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/09 10:49:25     93s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[09/09 10:49:25     93s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/09 10:49:25     93s] CPU time for FollowPin 0 seconds
[09/09 10:49:25     93s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[09/09 10:49:25     93s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/09 10:49:25     93s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[09/09 10:49:25     93s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/09 10:49:25     93s] CPU time for FollowPin 0 seconds
[09/09 10:49:25     93s]   Number of IO ports routed: 0
[09/09 10:49:25     93s]   Number of Block ports routed: 0
[09/09 10:49:25     93s]   Number of Stripe ports routed: 0
[09/09 10:49:25     93s]   Number of Core ports routed: 236
[09/09 10:49:25     93s]   Number of Pad ports routed: 0
[09/09 10:49:25     93s]   Number of Power Bump ports routed: 0
[09/09 10:49:25     93s]   Number of Followpin connections: 118
[09/09 10:49:25     93s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1710.00 megs.
[09/09 10:49:25     93s] 
[09/09 10:49:25     93s] 
[09/09 10:49:25     93s] 
[09/09 10:49:25     93s]  Begin updating DB with routing results ...
[09/09 10:49:25     93s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[09/09 10:49:25     93s] Pin and blockage extraction finished
[09/09 10:49:25     93s] 
[09/09 10:49:25     93s] sroute created 354 wires.
[09/09 10:49:25     93s] ViaGen created 2124 vias, deleted 0 via to avoid violation.
[09/09 10:49:25     93s] +--------+----------------+----------------+
[09/09 10:49:25     93s] |  Layer |     Created    |     Deleted    |
[09/09 10:49:25     93s] +--------+----------------+----------------+
[09/09 10:49:25     93s] | metal1 |       354      |       NA       |
[09/09 10:49:25     93s] |  via1  |       236      |        0       |
[09/09 10:49:25     93s] |  via2  |       236      |        0       |
[09/09 10:49:25     93s] |  via3  |       236      |        0       |
[09/09 10:49:25     93s] |  via4  |       236      |        0       |
[09/09 10:49:25     93s] |  via5  |       236      |        0       |
[09/09 10:49:25     93s] |  via6  |       236      |        0       |
[09/09 10:49:25     93s] |  via7  |       236      |        0       |
[09/09 10:49:25     93s] |  via8  |       236      |        0       |
[09/09 10:49:25     93s] |  via9  |       236      |        0       |
[09/09 10:49:25     93s] +--------+----------------+----------------+
[09/09 10:50:05     99s] <CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
[09/09 10:50:45    105s] <CMD> setPlaceMode -fp false
[09/09 10:50:45    106s] <CMD> placeDesign
[09/09 10:50:45    106s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1446, percentage of missing scan cell = 0.00% (0 / 1446)
[09/09 10:50:45    106s] *** Starting placeDesign default flow ***
[09/09 10:50:45    106s] *** Start deleteBufferTree ***
[09/09 10:50:46    106s] Info: Detect buffers to remove automatically.
[09/09 10:50:46    106s] Analyzing netlist ...
[09/09 10:50:46    107s] Updating netlist
[09/09 10:50:46    107s] AAE DB initialization (MEM=1001.97 CPU=0:00:00.2 REAL=0:00:00.0) 
[09/09 10:50:46    107s] siFlow : Timing analysis mode is single, using late cdB files
[09/09 10:50:46    107s] Start AAE Lib Loading. (MEM=1001.97)
[09/09 10:50:46    107s] End AAE Lib Loading. (MEM=1202.25 CPU=0:00:00.0 Real=0:00:00.0)
[09/09 10:50:47    107s] 
[09/09 10:50:47    107s] *summary: 648 instances (buffers/inverters) removed
[09/09 10:50:47    107s] *** Finish deleteBufferTree (0:00:01.5) ***
[09/09 10:50:47    107s] **INFO: Enable pre-place timing setting for timing analysis
[09/09 10:50:47    107s] Set Using Default Delay Limit as 101.
[09/09 10:50:47    107s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/09 10:50:47    107s] Set Default Net Delay as 0 ps.
[09/09 10:50:47    107s] Set Default Net Load as 0 pF. 
[09/09 10:50:47    107s] **INFO: Analyzing IO path groups for slack adjustment
[09/09 10:50:48    108s] Effort level <high> specified for reg2reg_tmp.22551 path_group
[09/09 10:50:48    108s] #################################################################################
[09/09 10:50:48    108s] # Design Stage: PreRoute
[09/09 10:50:48    108s] # Design Name: DLX
[09/09 10:50:48    108s] # Design Mode: 90nm
[09/09 10:50:48    108s] # Analysis Mode: MMMC Non-OCV 
[09/09 10:50:48    108s] # Parasitics Mode: No SPEF/RCDB
[09/09 10:50:48    108s] # Signoff Settings: SI Off 
[09/09 10:50:48    108s] #################################################################################
[09/09 10:50:48    108s] Calculate delays in Single mode...
[09/09 10:50:48    108s] Topological Sorting (REAL = 0:00:00.0, MEM = 1207.3M, InitMEM = 1207.3M)
[09/09 10:50:48    108s] Start delay calculation (fullDC) (1 T). (MEM=1207.27)
[09/09 10:50:48    108s] End AAE Lib Interpolated Model. (MEM=1223.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 10:50:48    108s] First Iteration Infinite Tw... 
[09/09 10:50:52    112s] Total number of fetched objects 9432
[09/09 10:50:52    112s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[09/09 10:50:52    112s] End delay calculation. (MEM=1295.71 CPU=0:00:03.7 REAL=0:00:04.0)
[09/09 10:50:52    112s] End delay calculation (fullDC). (MEM=1198.34 CPU=0:00:04.4 REAL=0:00:04.0)
[09/09 10:50:52    112s] *** CDM Built up (cpu=0:00:04.5  real=0:00:04.0  mem= 1198.3M) ***
[09/09 10:50:53    113s] **INFO: Disable pre-place timing setting for timing analysis
[09/09 10:50:53    113s] Set Using Default Delay Limit as 1000.
[09/09 10:50:53    113s] Set Default Net Delay as 1000 ps.
[09/09 10:50:53    113s] Set Default Net Load as 0.5 pF. 
[09/09 10:50:53    113s] **INFO: Pre-place timing setting for timing analysis already disabled
[09/09 10:50:53    113s] Deleted 0 physical inst  (cell - / prefix -).
[09/09 10:50:53    113s] *** Starting "NanoPlace(TM) placement v#10 (mem=1184.1M)" ...
[09/09 10:50:53    113s] total jobs 1303
[09/09 10:50:53    113s] multi thread init TemplateIndex for each ta. thread num 1
[09/09 10:50:53    113s] Wait...
[09/09 10:50:54    114s] *** Build Buffered Sizing Timing Model
[09/09 10:50:54    114s] (cpu=0:00:00.7 mem=1184.1M) ***
[09/09 10:50:54    114s] *** Build Virtual Sizing Timing Model
[09/09 10:50:54    114s] (cpu=0:00:00.9 mem=1184.1M) ***
[09/09 10:50:54    114s] No user setting net weight.
[09/09 10:50:54    114s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[09/09 10:50:54    114s] Scan chains were not defined.
[09/09 10:50:54    114s] #std cell=7953 (0 fixed + 7953 movable) #block=0 (0 floating + 0 preplaced)
[09/09 10:50:54    114s] #ioInst=0 #net=8601 #term=30900 #term/net=3.59, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=2
[09/09 10:50:54    114s] stdCell: 7953 single + 0 double + 0 multi
[09/09 10:50:54    114s] Total standard cell length = 11.2712 (mm), area = 0.0158 (mm^2)
[09/09 10:50:54    114s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[09/09 10:50:54    114s] Estimated cell power/ground rail width = 0.197 um
[09/09 10:50:54    114s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 10:50:54    114s] Apply auto density screen in pre-place stage.
[09/09 10:50:54    114s] Auto density screen increases utilization from 0.581 to 0.581
[09/09 10:50:54    114s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1184.1M
[09/09 10:50:54    114s] Average module density = 0.581.
[09/09 10:50:54    114s] Density for the design = 0.581.
[09/09 10:50:54    114s]        = stdcell_area 59322 sites (15780 um^2) / alloc_area 102024 sites (27138 um^2).
[09/09 10:50:54    114s] Pin Density = 0.3029.
[09/09 10:50:54    114s]             = total # of pins 30900 / total area 102024.
[09/09 10:50:54    114s] Initial padding reaches pin density 0.461 for top
[09/09 10:50:54    114s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 3232.800
[09/09 10:50:54    114s] Initial padding increases density from 0.581 to 0.918 for top
[09/09 10:50:54    114s] === lastAutoLevel = 8 
[09/09 10:50:54    114s] [adp] 0:1:0:1
[09/09 10:50:56    117s] Clock gating cells determined by native netlist tracing.
[09/09 10:50:56    117s] Effort level <high> specified for reg2reg path_group
[09/09 10:50:58    117s] Iteration  1: Total net bbox = 5.768e-09 (1.75e-09 4.02e-09)
[09/09 10:50:58    117s]               Est.  stn bbox = 6.036e-09 (1.86e-09 4.18e-09)
[09/09 10:50:58    117s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1167.6M
[09/09 10:50:58    117s] Iteration  2: Total net bbox = 5.768e-09 (1.75e-09 4.02e-09)
[09/09 10:50:58    117s]               Est.  stn bbox = 6.036e-09 (1.86e-09 4.18e-09)
[09/09 10:50:58    117s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1168.6M
[09/09 10:50:58    117s] exp_mt_sequential is set from setPlaceMode option to 1
[09/09 10:50:58    117s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[09/09 10:50:58    117s] place_exp_mt_interval set to default 32
[09/09 10:50:58    117s] place_exp_mt_interval_bias (first half) set to default 0.750000
[09/09 10:50:59    118s] Iteration  3: Total net bbox = 1.112e+02 (5.79e+01 5.32e+01)
[09/09 10:50:59    118s]               Est.  stn bbox = 1.404e+02 (7.22e+01 6.82e+01)
[09/09 10:50:59    118s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1185.6M
[09/09 10:50:59    118s] Total number of setup views is 1.
[09/09 10:50:59    118s] Total number of active setup views is 1.
[09/09 10:50:59    118s] Active setup views:
[09/09 10:50:59    118s]     default
[09/09 10:51:03    122s] Iteration  4: Total net bbox = 5.786e+04 (3.32e+04 2.47e+04)
[09/09 10:51:03    122s]               Est.  stn bbox = 7.798e+04 (4.62e+04 3.18e+04)
[09/09 10:51:03    122s]               cpu = 0:00:04.1 real = 0:00:04.0 mem = 1185.6M
[09/09 10:51:07    126s] Iteration  5: Total net bbox = 7.124e+04 (4.24e+04 2.88e+04)
[09/09 10:51:07    126s]               Est.  stn bbox = 9.794e+04 (5.95e+04 3.85e+04)
[09/09 10:51:07    126s]               cpu = 0:00:04.1 real = 0:00:04.0 mem = 1185.6M
[09/09 10:51:11    130s] Iteration  6: Total net bbox = 7.217e+04 (4.17e+04 3.05e+04)
[09/09 10:51:11    130s]               Est.  stn bbox = 9.992e+04 (5.93e+04 4.06e+04)
[09/09 10:51:11    130s]               cpu = 0:00:04.0 real = 0:00:04.0 mem = 1188.6M
[09/09 10:51:11    130s] Starting Early Global Route rough congestion estimation: mem = 1188.6M
[09/09 10:51:11    130s] (I)       Reading DB...
[09/09 10:51:11    130s] (I)       before initializing RouteDB syMemory usage = 1193.0 MB
[09/09 10:51:11    130s] (I)       congestionReportName   : 
[09/09 10:51:11    130s] (I)       layerRangeFor2DCongestion : 
[09/09 10:51:11    130s] (I)       buildTerm2TermWires    : 1
[09/09 10:51:11    130s] (I)       doTrackAssignment      : 1
[09/09 10:51:11    130s] (I)       dumpBookshelfFiles     : 0
[09/09 10:51:11    130s] (I)       numThreads             : 1
[09/09 10:51:11    130s] (I)       bufferingAwareRouting  : false
[09/09 10:51:11    130s] [NR-eGR] honorMsvRouteConstraint: false
[09/09 10:51:11    130s] (I)       honorPin               : false
[09/09 10:51:11    130s] (I)       honorPinGuide          : true
[09/09 10:51:11    130s] (I)       honorPartition         : false
[09/09 10:51:11    130s] (I)       allowPartitionCrossover: false
[09/09 10:51:11    130s] (I)       honorSingleEntry       : true
[09/09 10:51:11    130s] (I)       honorSingleEntryStrong : true
[09/09 10:51:11    130s] (I)       handleViaSpacingRule   : false
[09/09 10:51:11    130s] (I)       handleEolSpacingRule   : false
[09/09 10:51:11    130s] (I)       PDConstraint           : none
[09/09 10:51:11    130s] (I)       expBetterNDRHandling   : false
[09/09 10:51:11    130s] [NR-eGR] honorClockSpecNDR      : 0
[09/09 10:51:11    130s] (I)       routingEffortLevel     : 3
[09/09 10:51:11    130s] (I)       effortLevel            : standard
[09/09 10:51:11    130s] [NR-eGR] minRouteLayer          : 2
[09/09 10:51:12    130s] [NR-eGR] maxRouteLayer          : 127
[09/09 10:51:12    130s] (I)       relaxedTopLayerCeiling : 127
[09/09 10:51:12    130s] (I)       relaxedBottomLayerFloor: 2
[09/09 10:51:12    130s] (I)       numRowsPerGCell        : 8
[09/09 10:51:12    130s] (I)       speedUpLargeDesign     : 0
[09/09 10:51:12    130s] (I)       multiThreadingTA       : 1
[09/09 10:51:12    130s] (I)       blkAwareLayerSwitching : 1
[09/09 10:51:12    130s] (I)       optimizationMode       : false
[09/09 10:51:12    130s] (I)       routeSecondPG          : false
[09/09 10:51:12    130s] (I)       scenicRatioForLayerRelax: 0.00
[09/09 10:51:12    130s] (I)       detourLimitForLayerRelax: 0.00
[09/09 10:51:12    130s] (I)       punchThroughDistance   : 500.00
[09/09 10:51:12    130s] (I)       scenicBound            : 1.15
[09/09 10:51:12    130s] (I)       maxScenicToAvoidBlk    : 100.00
[09/09 10:51:12    130s] (I)       source-to-sink ratio   : 0.00
[09/09 10:51:12    130s] (I)       targetCongestionRatioH : 1.00
[09/09 10:51:12    130s] (I)       targetCongestionRatioV : 1.00
[09/09 10:51:12    130s] (I)       layerCongestionRatio   : 0.70
[09/09 10:51:12    130s] (I)       m1CongestionRatio      : 0.10
[09/09 10:51:12    130s] (I)       m2m3CongestionRatio    : 0.70
[09/09 10:51:12    130s] (I)       localRouteEffort       : 1.00
[09/09 10:51:12    130s] (I)       numSitesBlockedByOneVia: 8.00
[09/09 10:51:12    130s] (I)       supplyScaleFactorH     : 1.00
[09/09 10:51:12    130s] (I)       supplyScaleFactorV     : 1.00
[09/09 10:51:12    130s] (I)       highlight3DOverflowFactor: 0.00
[09/09 10:51:12    130s] (I)       doubleCutViaModelingRatio: 0.00
[09/09 10:51:12    130s] (I)       routeVias              : 
[09/09 10:51:12    130s] (I)       readTROption           : true
[09/09 10:51:12    130s] (I)       extraSpacingFactor     : 1.00
[09/09 10:51:12    130s] [NR-eGR] numTracksPerClockWire  : 0
[09/09 10:51:12    130s] (I)       routeSelectedNetsOnly  : false
[09/09 10:51:12    130s] (I)       clkNetUseMaxDemand     : false
[09/09 10:51:12    130s] (I)       extraDemandForClocks   : 0
[09/09 10:51:12    130s] (I)       steinerRemoveLayers    : false
[09/09 10:51:12    130s] (I)       demoteLayerScenicScale : 1.00
[09/09 10:51:12    130s] (I)       nonpreferLayerCostScale : 100.00
[09/09 10:51:12    130s] (I)       similarTopologyRoutingFast : false
[09/09 10:51:12    130s] (I)       spanningTreeRefinement : false
[09/09 10:51:12    130s] (I)       spanningTreeRefinementAlpha : 0.50
[09/09 10:51:12    130s] (I)       starting read tracks
[09/09 10:51:12    130s] (I)       build grid graph
[09/09 10:51:12    130s] (I)       build grid graph start
[09/09 10:51:12    130s] [NR-eGR] Layer1 has no routable track
[09/09 10:51:12    130s] [NR-eGR] Layer2 has single uniform track structure
[09/09 10:51:12    130s] [NR-eGR] Layer3 has single uniform track structure
[09/09 10:51:12    130s] [NR-eGR] Layer4 has single uniform track structure
[09/09 10:51:12    130s] [NR-eGR] Layer5 has single uniform track structure
[09/09 10:51:12    130s] [NR-eGR] Layer6 has single uniform track structure
[09/09 10:51:12    130s] [NR-eGR] Layer7 has single uniform track structure
[09/09 10:51:12    130s] [NR-eGR] Layer8 has single uniform track structure
[09/09 10:51:12    130s] [NR-eGR] Layer9 has single uniform track structure
[09/09 10:51:12    130s] [NR-eGR] Layer10 has single uniform track structure
[09/09 10:51:12    130s] (I)       build grid graph end
[09/09 10:51:12    130s] (I)       numViaLayers=10
[09/09 10:51:12    130s] (I)       Reading via via1_8 for layer: 0 
[09/09 10:51:12    130s] (I)       Reading via via2_8 for layer: 1 
[09/09 10:51:12    130s] (I)       Reading via via3_2 for layer: 2 
[09/09 10:51:12    130s] (I)       Reading via via4_0 for layer: 3 
[09/09 10:51:12    130s] (I)       Reading via via5_0 for layer: 4 
[09/09 10:51:12    130s] (I)       Reading via via6_0 for layer: 5 
[09/09 10:51:12    130s] (I)       Reading via via7_0 for layer: 6 
[09/09 10:51:12    130s] (I)       Reading via via8_0 for layer: 7 
[09/09 10:51:12    130s] (I)       Reading via via9_0 for layer: 8 
[09/09 10:51:12    130s] (I)       end build via table
[09/09 10:51:12    130s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4116 numBumpBlks=0 numBoundaryFakeBlks=0
[09/09 10:51:12    130s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/09 10:51:12    130s] (I)       readDataFromPlaceDB
[09/09 10:51:12    130s] (I)       Read net information..
[09/09 10:51:12    130s] [NR-eGR] Read numTotalNets=8601  numIgnoredNets=0
[09/09 10:51:12    130s] (I)       Read testcase time = 0.010 seconds
[09/09 10:51:12    130s] 
[09/09 10:51:12    130s] (I)       read default dcut vias
[09/09 10:51:12    130s] (I)       Reading via via1_4 for layer: 0 
[09/09 10:51:12    130s] (I)       Reading via via2_8 for layer: 1 
[09/09 10:51:12    130s] (I)       Reading via via3_2 for layer: 2 
[09/09 10:51:12    130s] (I)       Reading via via4_0 for layer: 3 
[09/09 10:51:12    130s] (I)       Reading via via5_0 for layer: 4 
[09/09 10:51:12    130s] (I)       Reading via via6_0 for layer: 5 
[09/09 10:51:12    130s] (I)       Reading via via7_0 for layer: 6 
[09/09 10:51:12    130s] (I)       Reading via via8_0 for layer: 7 
[09/09 10:51:12    130s] (I)       Reading via via9_0 for layer: 8 
[09/09 10:51:12    130s] (I)       build grid graph start
[09/09 10:51:12    130s] (I)       build grid graph end
[09/09 10:51:12    130s] (I)       Model blockage into capacity
[09/09 10:51:12    130s] (I)       Read numBlocks=4116  numPreroutedWires=0  numCapScreens=0
[09/09 10:51:12    130s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/09 10:51:12    130s] (I)       blocked area on Layer2 : 614544000  (0.50%)
[09/09 10:51:12    130s] (I)       blocked area on Layer3 : 745382400  (0.61%)
[09/09 10:51:12    130s] (I)       blocked area on Layer4 : 1036512000  (0.85%)
[09/09 10:51:12    130s] (I)       blocked area on Layer5 : 1203033600  (0.98%)
[09/09 10:51:12    130s] (I)       blocked area on Layer6 : 1301398400  (1.06%)
[09/09 10:51:12    130s] (I)       blocked area on Layer7 : 4833280000  (3.95%)
[09/09 10:51:12    130s] (I)       blocked area on Layer8 : 5286400000  (4.32%)
[09/09 10:51:12    130s] (I)       blocked area on Layer9 : 24596992000  (20.10%)
[09/09 10:51:12    130s] (I)       blocked area on Layer10 : 52316160000  (42.75%)
[09/09 10:51:12    130s] (I)       Modeling time = 0.000 seconds
[09/09 10:51:12    130s] 
[09/09 10:51:12    130s] (I)       Number of ignored nets = 0
[09/09 10:51:12    130s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/09 10:51:12    130s] (I)       Number of clock nets = 1.  Ignored: No
[09/09 10:51:12    130s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/09 10:51:12    130s] (I)       Number of special nets = 0.  Ignored: Yes
[09/09 10:51:12    130s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/09 10:51:12    130s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/09 10:51:12    130s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/09 10:51:12    130s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/09 10:51:12    130s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 10:51:12    130s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/09 10:51:12    130s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1194.3 MB
[09/09 10:51:12    130s] (I)       Ndr track 0 does not exist
[09/09 10:51:12    130s] (I)       Layer1  viaCost=200.00
[09/09 10:51:12    130s] (I)       Layer2  viaCost=200.00
[09/09 10:51:12    130s] (I)       Layer3  viaCost=100.00
[09/09 10:51:12    130s] (I)       Layer4  viaCost=100.00
[09/09 10:51:12    130s] (I)       Layer5  viaCost=100.00
[09/09 10:51:12    130s] (I)       Layer6  viaCost=100.00
[09/09 10:51:12    130s] (I)       Layer7  viaCost=100.00
[09/09 10:51:12    130s] (I)       Layer8  viaCost=100.00
[09/09 10:51:12    130s] (I)       Layer9  viaCost=100.00
[09/09 10:51:12    130s] (I)       ---------------------Grid Graph Info--------------------
[09/09 10:51:12    130s] (I)       routing area        :  (0, 0) - (351880, 347760)
[09/09 10:51:12    130s] (I)       core area           :  (10260, 10080) - (341620, 337680)
[09/09 10:51:12    130s] (I)       Site Width          :   380  (dbu)
[09/09 10:51:12    130s] (I)       Row Height          :  2800  (dbu)
[09/09 10:51:12    130s] (I)       GCell Width         : 22400  (dbu)
[09/09 10:51:12    130s] (I)       GCell Height        : 22400  (dbu)
[09/09 10:51:12    130s] (I)       grid                :    16    16    10
[09/09 10:51:12    130s] (I)       vertical capacity   :     0 22400     0 22400     0 22400     0 22400     0 22400
[09/09 10:51:12    130s] (I)       horizontal capacity :     0     0 22400     0 22400     0 22400     0 22400     0
[09/09 10:51:12    130s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[09/09 10:51:12    130s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[09/09 10:51:12    130s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[09/09 10:51:12    130s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[09/09 10:51:12    130s] (I)       Num tracks per GCell: 82.96 58.95 80.00 40.00 40.00 40.00 13.33 13.33  7.00  6.67
[09/09 10:51:12    130s] (I)       Total num of tracks :     0   926  1242   628   620   628   206   208   108   104
[09/09 10:51:12    130s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[09/09 10:51:12    130s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[09/09 10:51:12    130s] (I)       --------------------------------------------------------
[09/09 10:51:12    130s] 
[09/09 10:51:12    130s] [NR-eGR] ============ Routing rule table ============
[09/09 10:51:12    130s] [NR-eGR] Rule id 0. Nets 8601 
[09/09 10:51:12    130s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/09 10:51:12    130s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[09/09 10:51:12    130s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/09 10:51:12    130s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/09 10:51:12    130s] [NR-eGR] ========================================
[09/09 10:51:12    130s] [NR-eGR] 
[09/09 10:51:12    130s] (I)       After initializing earlyGlobalRoute syMemory usage = 1194.3 MB
[09/09 10:51:12    130s] (I)       Loading and dumping file time : 0.08 seconds
[09/09 10:51:12    130s] (I)       ============= Initialization =============
[09/09 10:51:12    130s] (I)       numLocalWires=32155  numGlobalNetBranches=8747  numLocalNetBranches=7487
[09/09 10:51:12    130s] (I)       totalPins=30898  totalGlobalPin=9210 (29.81%)
[09/09 10:51:12    130s] (I)       total 2D Cap : 73306 = (34234 H, 39072 V)
[09/09 10:51:12    130s] (I)       ============  Phase 1a Route ============
[09/09 10:51:12    130s] (I)       Phase 1a runs 0.00 seconds
[09/09 10:51:12    130s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[09/09 10:51:12    130s] (I)       Usage: 7934 = (4371 H, 3563 V) = (12.77% H, 9.12% V) = (4.896e+04um H, 3.991e+04um V)
[09/09 10:51:12    130s] (I)       
[09/09 10:51:12    130s] (I)       ============  Phase 1b Route ============
[09/09 10:51:12    130s] (I)       Usage: 7934 = (4371 H, 3563 V) = (12.77% H, 9.12% V) = (4.896e+04um H, 3.991e+04um V)
[09/09 10:51:12    130s] (I)       
[09/09 10:51:12    130s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[09/09 10:51:12    130s] 
[09/09 10:51:12    130s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/09 10:51:12    130s] Finished Early Global Route rough congestion estimation: mem = 1194.3M
[09/09 10:51:12    130s] earlyGlobalRoute rough estimation gcell size 8 row height
[09/09 10:51:12    130s] Congestion driven padding in post-place stage.
[09/09 10:51:12    130s] Congestion driven padding increases utilization from 0.918 to 0.918
[09/09 10:51:12    130s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1194.3M
[09/09 10:51:12    130s] Global placement CDP skipped at cutLevel 7.
[09/09 10:51:12    130s] Iteration  7: Total net bbox = 7.620e+04 (4.54e+04 3.08e+04)
[09/09 10:51:12    130s]               Est.  stn bbox = 1.041e+05 (6.31e+04 4.10e+04)
[09/09 10:51:12    130s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1194.3M
[09/09 10:51:15    133s] nrCritNet: 0.00% ( 0 / 8601 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[09/09 10:51:17    136s] nrCritNet: 0.00% ( 0 / 8601 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[09/09 10:51:17    136s] Iteration  8: Total net bbox = 7.620e+04 (4.54e+04 3.08e+04)
[09/09 10:51:17    136s]               Est.  stn bbox = 1.041e+05 (6.31e+04 4.10e+04)
[09/09 10:51:17    136s]               cpu = 0:00:05.7 real = 0:00:05.0 mem = 1194.3M
[09/09 10:51:22    141s] Starting Early Global Route rough congestion estimation: mem = 1194.3M
[09/09 10:51:22    141s] (I)       Reading DB...
[09/09 10:51:22    141s] (I)       before initializing RouteDB syMemory usage = 1194.3 MB
[09/09 10:51:22    141s] (I)       congestionReportName   : 
[09/09 10:51:22    141s] (I)       layerRangeFor2DCongestion : 
[09/09 10:51:22    141s] (I)       buildTerm2TermWires    : 1
[09/09 10:51:22    141s] (I)       doTrackAssignment      : 1
[09/09 10:51:22    141s] (I)       dumpBookshelfFiles     : 0
[09/09 10:51:22    141s] (I)       numThreads             : 1
[09/09 10:51:22    141s] (I)       bufferingAwareRouting  : false
[09/09 10:51:22    141s] [NR-eGR] honorMsvRouteConstraint: false
[09/09 10:51:22    141s] (I)       honorPin               : false
[09/09 10:51:22    141s] (I)       honorPinGuide          : true
[09/09 10:51:22    141s] (I)       honorPartition         : false
[09/09 10:51:22    141s] (I)       allowPartitionCrossover: false
[09/09 10:51:22    141s] (I)       honorSingleEntry       : true
[09/09 10:51:22    141s] (I)       honorSingleEntryStrong : true
[09/09 10:51:22    141s] (I)       handleViaSpacingRule   : false
[09/09 10:51:22    141s] (I)       handleEolSpacingRule   : false
[09/09 10:51:22    141s] (I)       PDConstraint           : none
[09/09 10:51:22    141s] (I)       expBetterNDRHandling   : false
[09/09 10:51:22    141s] [NR-eGR] honorClockSpecNDR      : 0
[09/09 10:51:22    141s] (I)       routingEffortLevel     : 3
[09/09 10:51:22    141s] (I)       effortLevel            : standard
[09/09 10:51:22    141s] [NR-eGR] minRouteLayer          : 2
[09/09 10:51:22    141s] [NR-eGR] maxRouteLayer          : 127
[09/09 10:51:22    141s] (I)       relaxedTopLayerCeiling : 127
[09/09 10:51:22    141s] (I)       relaxedBottomLayerFloor: 2
[09/09 10:51:22    141s] (I)       numRowsPerGCell        : 4
[09/09 10:51:22    141s] (I)       speedUpLargeDesign     : 0
[09/09 10:51:22    141s] (I)       multiThreadingTA       : 1
[09/09 10:51:22    141s] (I)       blkAwareLayerSwitching : 1
[09/09 10:51:22    141s] (I)       optimizationMode       : false
[09/09 10:51:22    141s] (I)       routeSecondPG          : false
[09/09 10:51:22    141s] (I)       scenicRatioForLayerRelax: 0.00
[09/09 10:51:22    141s] (I)       detourLimitForLayerRelax: 0.00
[09/09 10:51:22    141s] (I)       punchThroughDistance   : 500.00
[09/09 10:51:22    141s] (I)       scenicBound            : 1.15
[09/09 10:51:22    141s] (I)       maxScenicToAvoidBlk    : 100.00
[09/09 10:51:22    141s] (I)       source-to-sink ratio   : 0.00
[09/09 10:51:22    141s] (I)       targetCongestionRatioH : 1.00
[09/09 10:51:22    141s] (I)       targetCongestionRatioV : 1.00
[09/09 10:51:22    141s] (I)       layerCongestionRatio   : 0.70
[09/09 10:51:22    141s] (I)       m1CongestionRatio      : 0.10
[09/09 10:51:22    141s] (I)       m2m3CongestionRatio    : 0.70
[09/09 10:51:22    141s] (I)       localRouteEffort       : 1.00
[09/09 10:51:22    141s] (I)       numSitesBlockedByOneVia: 8.00
[09/09 10:51:22    141s] (I)       supplyScaleFactorH     : 1.00
[09/09 10:51:22    141s] (I)       supplyScaleFactorV     : 1.00
[09/09 10:51:22    141s] (I)       highlight3DOverflowFactor: 0.00
[09/09 10:51:22    141s] (I)       doubleCutViaModelingRatio: 0.00
[09/09 10:51:22    141s] (I)       routeVias              : 
[09/09 10:51:22    141s] (I)       readTROption           : true
[09/09 10:51:22    141s] (I)       extraSpacingFactor     : 1.00
[09/09 10:51:22    141s] [NR-eGR] numTracksPerClockWire  : 0
[09/09 10:51:22    141s] (I)       routeSelectedNetsOnly  : false
[09/09 10:51:22    141s] (I)       clkNetUseMaxDemand     : false
[09/09 10:51:22    141s] (I)       extraDemandForClocks   : 0
[09/09 10:51:22    141s] (I)       steinerRemoveLayers    : false
[09/09 10:51:22    141s] (I)       demoteLayerScenicScale : 1.00
[09/09 10:51:22    141s] (I)       nonpreferLayerCostScale : 100.00
[09/09 10:51:22    141s] (I)       similarTopologyRoutingFast : false
[09/09 10:51:22    141s] (I)       spanningTreeRefinement : false
[09/09 10:51:22    141s] (I)       spanningTreeRefinementAlpha : 0.50
[09/09 10:51:22    141s] (I)       starting read tracks
[09/09 10:51:22    141s] (I)       build grid graph
[09/09 10:51:22    141s] (I)       build grid graph start
[09/09 10:51:22    141s] [NR-eGR] Layer1 has no routable track
[09/09 10:51:22    141s] [NR-eGR] Layer2 has single uniform track structure
[09/09 10:51:22    141s] [NR-eGR] Layer3 has single uniform track structure
[09/09 10:51:22    141s] [NR-eGR] Layer4 has single uniform track structure
[09/09 10:51:22    141s] [NR-eGR] Layer5 has single uniform track structure
[09/09 10:51:22    141s] [NR-eGR] Layer6 has single uniform track structure
[09/09 10:51:22    141s] [NR-eGR] Layer7 has single uniform track structure
[09/09 10:51:22    141s] [NR-eGR] Layer8 has single uniform track structure
[09/09 10:51:22    141s] [NR-eGR] Layer9 has single uniform track structure
[09/09 10:51:22    141s] [NR-eGR] Layer10 has single uniform track structure
[09/09 10:51:22    141s] (I)       build grid graph end
[09/09 10:51:22    141s] (I)       numViaLayers=10
[09/09 10:51:22    141s] (I)       Reading via via1_8 for layer: 0 
[09/09 10:51:22    141s] (I)       Reading via via2_8 for layer: 1 
[09/09 10:51:22    141s] (I)       Reading via via3_2 for layer: 2 
[09/09 10:51:22    141s] (I)       Reading via via4_0 for layer: 3 
[09/09 10:51:22    141s] (I)       Reading via via5_0 for layer: 4 
[09/09 10:51:22    141s] (I)       Reading via via6_0 for layer: 5 
[09/09 10:51:22    141s] (I)       Reading via via7_0 for layer: 6 
[09/09 10:51:22    141s] (I)       Reading via via8_0 for layer: 7 
[09/09 10:51:22    141s] (I)       Reading via via9_0 for layer: 8 
[09/09 10:51:22    141s] (I)       end build via table
[09/09 10:51:22    141s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4116 numBumpBlks=0 numBoundaryFakeBlks=0
[09/09 10:51:22    141s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/09 10:51:22    141s] (I)       readDataFromPlaceDB
[09/09 10:51:22    141s] (I)       Read net information..
[09/09 10:51:22    141s] [NR-eGR] Read numTotalNets=8601  numIgnoredNets=0
[09/09 10:51:22    141s] (I)       Read testcase time = 0.010 seconds
[09/09 10:51:22    141s] 
[09/09 10:51:22    141s] (I)       read default dcut vias
[09/09 10:51:22    141s] (I)       Reading via via1_4 for layer: 0 
[09/09 10:51:22    141s] (I)       Reading via via2_8 for layer: 1 
[09/09 10:51:22    141s] (I)       Reading via via3_2 for layer: 2 
[09/09 10:51:22    141s] (I)       Reading via via4_0 for layer: 3 
[09/09 10:51:22    141s] (I)       Reading via via5_0 for layer: 4 
[09/09 10:51:22    141s] (I)       Reading via via6_0 for layer: 5 
[09/09 10:51:22    141s] (I)       Reading via via7_0 for layer: 6 
[09/09 10:51:22    141s] (I)       Reading via via8_0 for layer: 7 
[09/09 10:51:22    141s] (I)       Reading via via9_0 for layer: 8 
[09/09 10:51:22    141s] (I)       build grid graph start
[09/09 10:51:22    141s] (I)       build grid graph end
[09/09 10:51:22    141s] (I)       Model blockage into capacity
[09/09 10:51:22    141s] (I)       Read numBlocks=4116  numPreroutedWires=0  numCapScreens=0
[09/09 10:51:22    141s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/09 10:51:22    141s] (I)       blocked area on Layer2 : 614544000  (0.50%)
[09/09 10:51:22    141s] (I)       blocked area on Layer3 : 745382400  (0.61%)
[09/09 10:51:22    141s] (I)       blocked area on Layer4 : 1036512000  (0.85%)
[09/09 10:51:22    141s] (I)       blocked area on Layer5 : 1203033600  (0.98%)
[09/09 10:51:22    141s] (I)       blocked area on Layer6 : 1301398400  (1.06%)
[09/09 10:51:22    141s] (I)       blocked area on Layer7 : 4833280000  (3.95%)
[09/09 10:51:22    141s] (I)       blocked area on Layer8 : 5286400000  (4.32%)
[09/09 10:51:22    141s] (I)       blocked area on Layer9 : 24596992000  (20.10%)
[09/09 10:51:22    141s] (I)       blocked area on Layer10 : 52316160000  (42.75%)
[09/09 10:51:22    141s] (I)       Modeling time = 0.000 seconds
[09/09 10:51:22    141s] 
[09/09 10:51:22    141s] (I)       Number of ignored nets = 0
[09/09 10:51:22    141s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/09 10:51:22    141s] (I)       Number of clock nets = 1.  Ignored: No
[09/09 10:51:22    141s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/09 10:51:22    141s] (I)       Number of special nets = 0.  Ignored: Yes
[09/09 10:51:22    141s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/09 10:51:22    141s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/09 10:51:22    141s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/09 10:51:22    141s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/09 10:51:22    141s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 10:51:22    141s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/09 10:51:22    141s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1194.3 MB
[09/09 10:51:22    141s] (I)       Ndr track 0 does not exist
[09/09 10:51:22    141s] (I)       Layer1  viaCost=200.00
[09/09 10:51:22    141s] (I)       Layer2  viaCost=200.00
[09/09 10:51:22    141s] (I)       Layer3  viaCost=100.00
[09/09 10:51:22    141s] (I)       Layer4  viaCost=100.00
[09/09 10:51:22    141s] (I)       Layer5  viaCost=100.00
[09/09 10:51:22    141s] (I)       Layer6  viaCost=100.00
[09/09 10:51:22    141s] (I)       Layer7  viaCost=100.00
[09/09 10:51:22    141s] (I)       Layer8  viaCost=100.00
[09/09 10:51:22    141s] (I)       Layer9  viaCost=100.00
[09/09 10:51:22    141s] (I)       ---------------------Grid Graph Info--------------------
[09/09 10:51:22    141s] (I)       routing area        :  (0, 0) - (351880, 347760)
[09/09 10:51:22    141s] (I)       core area           :  (10260, 10080) - (341620, 337680)
[09/09 10:51:22    141s] (I)       Site Width          :   380  (dbu)
[09/09 10:51:22    141s] (I)       Row Height          :  2800  (dbu)
[09/09 10:51:22    141s] (I)       GCell Width         : 11200  (dbu)
[09/09 10:51:22    141s] (I)       GCell Height        : 11200  (dbu)
[09/09 10:51:22    141s] (I)       grid                :    32    31    10
[09/09 10:51:22    141s] (I)       vertical capacity   :     0 11200     0 11200     0 11200     0 11200     0 11200
[09/09 10:51:22    141s] (I)       horizontal capacity :     0     0 11200     0 11200     0 11200     0 11200     0
[09/09 10:51:22    141s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[09/09 10:51:22    141s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[09/09 10:51:22    141s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[09/09 10:51:22    141s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[09/09 10:51:22    141s] (I)       Num tracks per GCell: 41.48 29.47 40.00 20.00 20.00 20.00  6.67  6.67  3.50  3.33
[09/09 10:51:22    141s] (I)       Total num of tracks :     0   926  1242   628   620   628   206   208   108   104
[09/09 10:51:22    141s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[09/09 10:51:22    141s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[09/09 10:51:22    141s] (I)       --------------------------------------------------------
[09/09 10:51:22    141s] 
[09/09 10:51:22    141s] [NR-eGR] ============ Routing rule table ============
[09/09 10:51:22    141s] [NR-eGR] Rule id 0. Nets 8601 
[09/09 10:51:22    141s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/09 10:51:22    141s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[09/09 10:51:22    141s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/09 10:51:22    141s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/09 10:51:22    141s] [NR-eGR] ========================================
[09/09 10:51:22    141s] [NR-eGR] 
[09/09 10:51:22    141s] (I)       After initializing earlyGlobalRoute syMemory usage = 1194.3 MB
[09/09 10:51:22    141s] (I)       Loading and dumping file time : 0.07 seconds
[09/09 10:51:22    141s] (I)       ============= Initialization =============
[09/09 10:51:22    141s] (I)       numLocalWires=23730  numGlobalNetBranches=6741  numLocalNetBranches=5199
[09/09 10:51:22    141s] (I)       totalPins=30898  totalGlobalPin=14977 (48.47%)
[09/09 10:51:22    141s] (I)       total 2D Cap : 144235 = (68560 H, 75675 V)
[09/09 10:51:22    141s] (I)       ============  Phase 1a Route ============
[09/09 10:51:22    141s] (I)       Phase 1a runs 0.00 seconds
[09/09 10:51:22    141s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[09/09 10:51:22    141s] (I)       Usage: 16960 = (9374 H, 7586 V) = (13.67% H, 10.02% V) = (5.249e+04um H, 4.248e+04um V)
[09/09 10:51:22    141s] (I)       
[09/09 10:51:22    141s] (I)       ============  Phase 1b Route ============
[09/09 10:51:22    141s] (I)       Usage: 16960 = (9374 H, 7586 V) = (13.67% H, 10.02% V) = (5.249e+04um H, 4.248e+04um V)
[09/09 10:51:22    141s] (I)       
[09/09 10:51:22    141s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[09/09 10:51:22    141s] 
[09/09 10:51:22    141s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/09 10:51:22    141s] Finished Early Global Route rough congestion estimation: mem = 1194.3M
[09/09 10:51:22    141s] earlyGlobalRoute rough estimation gcell size 4 row height
[09/09 10:51:22    141s] Congestion driven padding in post-place stage.
[09/09 10:51:22    141s] Congestion driven padding increases utilization from 0.918 to 0.918
[09/09 10:51:22    141s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1194.3M
[09/09 10:51:22    141s] Global placement CDP skipped at cutLevel 9.
[09/09 10:51:22    141s] Iteration  9: Total net bbox = 7.898e+04 (4.68e+04 3.22e+04)
[09/09 10:51:22    141s]               Est.  stn bbox = 1.078e+05 (6.47e+04 4.30e+04)
[09/09 10:51:22    141s]               cpu = 0:00:04.7 real = 0:00:05.0 mem = 1194.3M
[09/09 10:51:25    144s] nrCritNet: 0.00% ( 0 / 8601 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[09/09 10:51:28    147s] nrCritNet: 0.00% ( 0 / 8601 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[09/09 10:51:28    147s] Iteration 10: Total net bbox = 7.898e+04 (4.68e+04 3.22e+04)
[09/09 10:51:28    147s]               Est.  stn bbox = 1.078e+05 (6.47e+04 4.30e+04)
[09/09 10:51:28    147s]               cpu = 0:00:05.9 real = 0:00:06.0 mem = 1194.3M
[09/09 10:51:39    157s] Iteration 11: Total net bbox = 8.639e+04 (4.92e+04 3.72e+04)
[09/09 10:51:39    157s]               Est.  stn bbox = 1.155e+05 (6.72e+04 4.83e+04)
[09/09 10:51:39    157s]               cpu = 0:00:10.5 real = 0:00:11.0 mem = 1194.3M
[09/09 10:51:39    157s] Iteration 12: Total net bbox = 8.639e+04 (4.92e+04 3.72e+04)
[09/09 10:51:39    157s]               Est.  stn bbox = 1.155e+05 (6.72e+04 4.83e+04)
[09/09 10:51:39    157s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1194.3M
[09/09 10:51:39    157s] *** cost = 8.639e+04 (4.92e+04 3.72e+04) (cpu for global=0:00:40.7) real=0:00:43.0***
[09/09 10:51:39    157s] Info: 0 clock gating cells identified, 0 (on average) moved
[09/09 10:51:39    157s] Solver runtime cpu: 0:00:26.9 real: 0:00:28.5
[09/09 10:51:39    157s] Core Placement runtime cpu: 0:00:27.9 real: 0:00:30.0
[09/09 10:51:39    157s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/09 10:51:39    157s] Type 'man IMPSP-9025' for more detail.
[09/09 10:51:39    157s] #spOpts: mergeVia=F 
[09/09 10:51:40    157s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[09/09 10:51:40    157s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 10:51:40    157s] *** Starting refinePlace (0:02:38 mem=1194.3M) ***
[09/09 10:51:40    157s] Total net bbox length = 8.639e+04 (4.916e+04 3.724e+04) (ext = 2.359e+01)
[09/09 10:51:40    157s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 10:51:40    157s] Starting refinePlace ...
[09/09 10:51:40    157s] default core: bins with density >  0.75 = 1.39 % ( 2 / 144 )
[09/09 10:51:40    157s] Density distribution unevenness ratio = 7.214%
[09/09 10:51:40    158s]   Spread Effort: high, standalone mode, useDDP on.
[09/09 10:51:40    158s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1194.3MB) @(0:02:38 - 0:02:38).
[09/09 10:51:40    158s] Move report: preRPlace moves 7953 insts, mean move: 0.45 um, max move: 2.55 um
[09/09 10:51:40    158s] 	Max move on inst (DP/ExecuteStage/alureg/U17): (106.68, 141.56) --> (106.21, 143.64)
[09/09 10:51:40    158s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
[09/09 10:51:40    158s] wireLenOptFixPriorityInst 0 inst fixed
[09/09 10:51:40    158s] Placement tweakage begins.
[09/09 10:51:40    158s] wire length = 1.144e+05
[09/09 10:51:42    160s] wire length = 1.096e+05
[09/09 10:51:42    160s] Placement tweakage ends.
[09/09 10:51:42    160s] Move report: tweak moves 1151 insts, mean move: 2.10 um, max move: 11.63 um
[09/09 10:51:42    160s] 	Max move on inst (DP/ExecuteStage/alu0/U38): (49.40, 157.64) --> (52.63, 149.24)
[09/09 10:51:42    160s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.3, real=0:00:02.0, mem=1194.3MB) @(0:02:38 - 0:02:40).
[09/09 10:51:42    160s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 10:51:42    160s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1194.3MB) @(0:02:40 - 0:02:41).
[09/09 10:51:42    160s] Move report: Detail placement moves 7953 insts, mean move: 0.70 um, max move: 12.35 um
[09/09 10:51:42    160s] 	Max move on inst (DP/ExecuteStage/alu0/U38): (49.38, 158.34) --> (52.63, 149.24)
[09/09 10:51:42    160s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 1194.3MB
[09/09 10:51:42    160s] Statistics of distance of Instance movement in refine placement:
[09/09 10:51:42    160s]   maximum (X+Y) =        12.35 um
[09/09 10:51:42    160s]   inst (DP/ExecuteStage/alu0/U38) with max move: (49.3805, 158.335) -> (52.63, 149.24)
[09/09 10:51:42    160s]   mean    (X+Y) =         0.70 um
[09/09 10:51:42    160s] Total instances flipped for WireLenOpt: 455
[09/09 10:51:42    160s] Summary Report:
[09/09 10:51:42    160s] Instances move: 7953 (out of 7953 movable)
[09/09 10:51:42    160s] Instances flipped: 0
[09/09 10:51:42    160s] Mean displacement: 0.70 um
[09/09 10:51:42    160s] Max displacement: 12.35 um (Instance: DP/ExecuteStage/alu0/U38) (49.3805, 158.335) -> (52.63, 149.24)
[09/09 10:51:42    160s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[09/09 10:51:42    160s] Total instances moved : 7953
[09/09 10:51:42    160s] Total net bbox length = 8.372e+04 (4.582e+04 3.790e+04) (ext = 2.323e+01)
[09/09 10:51:42    160s] Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 1194.3MB
[09/09 10:51:42    160s] [CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:02.0, mem=1194.3MB) @(0:02:38 - 0:02:41).
[09/09 10:51:42    160s] *** Finished refinePlace (0:02:41 mem=1194.3M) ***
[09/09 10:51:42    160s] *** End of Placement (cpu=0:00:47.0, real=0:00:49.0, mem=1194.3M) ***
[09/09 10:51:42    160s] #spOpts: mergeVia=F 
[09/09 10:51:42    160s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[09/09 10:51:42    160s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 10:51:42    160s] default core: bins with density >  0.75 = 0.694 % ( 1 / 144 )
[09/09 10:51:42    160s] Density distribution unevenness ratio = 7.214%
[09/09 10:51:42    160s] *** Free Virtual Timing Model ...(mem=1194.3M)
[09/09 10:51:42    160s] Starting congestion repair ...
[09/09 10:51:42    160s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[09/09 10:51:43    160s] Starting Early Global Route congestion estimation: mem = 1180.1M
[09/09 10:51:43    160s] (I)       Reading DB...
[09/09 10:51:43    160s] (I)       before initializing RouteDB syMemory usage = 1180.1 MB
[09/09 10:51:43    160s] (I)       congestionReportName   : 
[09/09 10:51:43    160s] (I)       layerRangeFor2DCongestion : 
[09/09 10:51:43    160s] (I)       buildTerm2TermWires    : 1
[09/09 10:51:43    160s] (I)       doTrackAssignment      : 1
[09/09 10:51:43    160s] (I)       dumpBookshelfFiles     : 0
[09/09 10:51:43    160s] (I)       numThreads             : 1
[09/09 10:51:43    160s] (I)       bufferingAwareRouting  : false
[09/09 10:51:43    160s] [NR-eGR] honorMsvRouteConstraint: false
[09/09 10:51:43    160s] (I)       honorPin               : false
[09/09 10:51:43    160s] (I)       honorPinGuide          : true
[09/09 10:51:43    160s] (I)       honorPartition         : false
[09/09 10:51:43    160s] (I)       allowPartitionCrossover: false
[09/09 10:51:43    160s] (I)       honorSingleEntry       : true
[09/09 10:51:43    160s] (I)       honorSingleEntryStrong : true
[09/09 10:51:43    160s] (I)       handleViaSpacingRule   : false
[09/09 10:51:43    160s] (I)       handleEolSpacingRule   : false
[09/09 10:51:43    160s] (I)       PDConstraint           : none
[09/09 10:51:43    160s] (I)       expBetterNDRHandling   : false
[09/09 10:51:43    160s] [NR-eGR] honorClockSpecNDR      : 0
[09/09 10:51:43    160s] (I)       routingEffortLevel     : 3
[09/09 10:51:43    160s] (I)       effortLevel            : standard
[09/09 10:51:43    160s] [NR-eGR] minRouteLayer          : 2
[09/09 10:51:43    160s] [NR-eGR] maxRouteLayer          : 127
[09/09 10:51:43    160s] (I)       relaxedTopLayerCeiling : 127
[09/09 10:51:43    160s] (I)       relaxedBottomLayerFloor: 2
[09/09 10:51:43    160s] (I)       numRowsPerGCell        : 1
[09/09 10:51:43    160s] (I)       speedUpLargeDesign     : 0
[09/09 10:51:43    160s] (I)       multiThreadingTA       : 1
[09/09 10:51:43    160s] (I)       blkAwareLayerSwitching : 1
[09/09 10:51:43    160s] (I)       optimizationMode       : false
[09/09 10:51:43    160s] (I)       routeSecondPG          : false
[09/09 10:51:43    160s] (I)       scenicRatioForLayerRelax: 0.00
[09/09 10:51:43    160s] (I)       detourLimitForLayerRelax: 0.00
[09/09 10:51:43    160s] (I)       punchThroughDistance   : 500.00
[09/09 10:51:43    160s] (I)       scenicBound            : 1.15
[09/09 10:51:43    160s] (I)       maxScenicToAvoidBlk    : 100.00
[09/09 10:51:43    160s] (I)       source-to-sink ratio   : 0.00
[09/09 10:51:43    160s] (I)       targetCongestionRatioH : 1.00
[09/09 10:51:43    160s] (I)       targetCongestionRatioV : 1.00
[09/09 10:51:43    160s] (I)       layerCongestionRatio   : 0.70
[09/09 10:51:43    160s] (I)       m1CongestionRatio      : 0.10
[09/09 10:51:43    160s] (I)       m2m3CongestionRatio    : 0.70
[09/09 10:51:43    160s] (I)       localRouteEffort       : 1.00
[09/09 10:51:43    160s] (I)       numSitesBlockedByOneVia: 8.00
[09/09 10:51:43    160s] (I)       supplyScaleFactorH     : 1.00
[09/09 10:51:43    160s] (I)       supplyScaleFactorV     : 1.00
[09/09 10:51:43    160s] (I)       highlight3DOverflowFactor: 0.00
[09/09 10:51:43    160s] (I)       doubleCutViaModelingRatio: 0.00
[09/09 10:51:43    160s] (I)       routeVias              : 
[09/09 10:51:43    160s] (I)       readTROption           : true
[09/09 10:51:43    160s] (I)       extraSpacingFactor     : 1.00
[09/09 10:51:43    160s] [NR-eGR] numTracksPerClockWire  : 0
[09/09 10:51:43    160s] (I)       routeSelectedNetsOnly  : false
[09/09 10:51:43    160s] (I)       clkNetUseMaxDemand     : false
[09/09 10:51:43    160s] (I)       extraDemandForClocks   : 0
[09/09 10:51:43    160s] (I)       steinerRemoveLayers    : false
[09/09 10:51:43    160s] (I)       demoteLayerScenicScale : 1.00
[09/09 10:51:43    160s] (I)       nonpreferLayerCostScale : 100.00
[09/09 10:51:43    160s] (I)       similarTopologyRoutingFast : false
[09/09 10:51:43    160s] (I)       spanningTreeRefinement : false
[09/09 10:51:43    160s] (I)       spanningTreeRefinementAlpha : 0.50
[09/09 10:51:43    160s] (I)       starting read tracks
[09/09 10:51:43    160s] (I)       build grid graph
[09/09 10:51:43    160s] (I)       build grid graph start
[09/09 10:51:43    160s] [NR-eGR] Layer1 has no routable track
[09/09 10:51:43    160s] [NR-eGR] Layer2 has single uniform track structure
[09/09 10:51:43    160s] [NR-eGR] Layer3 has single uniform track structure
[09/09 10:51:43    160s] [NR-eGR] Layer4 has single uniform track structure
[09/09 10:51:43    160s] [NR-eGR] Layer5 has single uniform track structure
[09/09 10:51:43    160s] [NR-eGR] Layer6 has single uniform track structure
[09/09 10:51:43    160s] [NR-eGR] Layer7 has single uniform track structure
[09/09 10:51:43    160s] [NR-eGR] Layer8 has single uniform track structure
[09/09 10:51:43    160s] [NR-eGR] Layer9 has single uniform track structure
[09/09 10:51:43    160s] [NR-eGR] Layer10 has single uniform track structure
[09/09 10:51:43    160s] (I)       build grid graph end
[09/09 10:51:43    160s] (I)       numViaLayers=10
[09/09 10:51:43    160s] (I)       Reading via via1_8 for layer: 0 
[09/09 10:51:43    160s] (I)       Reading via via2_8 for layer: 1 
[09/09 10:51:43    160s] (I)       Reading via via3_2 for layer: 2 
[09/09 10:51:43    160s] (I)       Reading via via4_0 for layer: 3 
[09/09 10:51:43    160s] (I)       Reading via via5_0 for layer: 4 
[09/09 10:51:43    160s] (I)       Reading via via6_0 for layer: 5 
[09/09 10:51:43    160s] (I)       Reading via via7_0 for layer: 6 
[09/09 10:51:43    160s] (I)       Reading via via8_0 for layer: 7 
[09/09 10:51:43    160s] (I)       Reading via via9_0 for layer: 8 
[09/09 10:51:43    160s] (I)       end build via table
[09/09 10:51:43    160s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4116 numBumpBlks=0 numBoundaryFakeBlks=0
[09/09 10:51:43    160s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/09 10:51:43    160s] (I)       readDataFromPlaceDB
[09/09 10:51:43    160s] (I)       Read net information..
[09/09 10:51:43    160s] [NR-eGR] Read numTotalNets=8601  numIgnoredNets=0
[09/09 10:51:43    160s] (I)       Read testcase time = 0.010 seconds
[09/09 10:51:43    160s] 
[09/09 10:51:43    160s] (I)       read default dcut vias
[09/09 10:51:43    160s] (I)       Reading via via1_4 for layer: 0 
[09/09 10:51:43    160s] (I)       Reading via via2_8 for layer: 1 
[09/09 10:51:43    160s] (I)       Reading via via3_2 for layer: 2 
[09/09 10:51:43    160s] (I)       Reading via via4_0 for layer: 3 
[09/09 10:51:43    160s] (I)       Reading via via5_0 for layer: 4 
[09/09 10:51:43    160s] (I)       Reading via via6_0 for layer: 5 
[09/09 10:51:43    160s] (I)       Reading via via7_0 for layer: 6 
[09/09 10:51:43    160s] (I)       Reading via via8_0 for layer: 7 
[09/09 10:51:43    160s] (I)       Reading via via9_0 for layer: 8 
[09/09 10:51:43    160s] (I)       build grid graph start
[09/09 10:51:43    160s] (I)       build grid graph end
[09/09 10:51:43    160s] (I)       Model blockage into capacity
[09/09 10:51:43    160s] (I)       Read numBlocks=4116  numPreroutedWires=0  numCapScreens=0
[09/09 10:51:43    160s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/09 10:51:43    160s] (I)       blocked area on Layer2 : 614544000  (0.50%)
[09/09 10:51:43    160s] (I)       blocked area on Layer3 : 745382400  (0.61%)
[09/09 10:51:43    160s] (I)       blocked area on Layer4 : 1036512000  (0.85%)
[09/09 10:51:43    160s] (I)       blocked area on Layer5 : 1203033600  (0.98%)
[09/09 10:51:43    160s] (I)       blocked area on Layer6 : 1301398400  (1.06%)
[09/09 10:51:43    160s] (I)       blocked area on Layer7 : 4833280000  (3.95%)
[09/09 10:51:43    160s] (I)       blocked area on Layer8 : 5286400000  (4.32%)
[09/09 10:51:43    160s] (I)       blocked area on Layer9 : 24596992000  (20.10%)
[09/09 10:51:43    160s] (I)       blocked area on Layer10 : 52316160000  (42.75%)
[09/09 10:51:43    160s] (I)       Modeling time = 0.010 seconds
[09/09 10:51:43    160s] 
[09/09 10:51:43    160s] (I)       Number of ignored nets = 0
[09/09 10:51:43    160s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/09 10:51:43    160s] (I)       Number of clock nets = 1.  Ignored: No
[09/09 10:51:43    160s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/09 10:51:43    160s] (I)       Number of special nets = 0.  Ignored: Yes
[09/09 10:51:43    160s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/09 10:51:43    160s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/09 10:51:43    160s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/09 10:51:43    160s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/09 10:51:43    160s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 10:51:43    160s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/09 10:51:43    160s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1180.1 MB
[09/09 10:51:43    160s] (I)       Ndr track 0 does not exist
[09/09 10:51:43    160s] (I)       Layer1  viaCost=200.00
[09/09 10:51:43    160s] (I)       Layer2  viaCost=200.00
[09/09 10:51:43    160s] (I)       Layer3  viaCost=100.00
[09/09 10:51:43    160s] (I)       Layer4  viaCost=100.00
[09/09 10:51:43    160s] (I)       Layer5  viaCost=100.00
[09/09 10:51:43    160s] (I)       Layer6  viaCost=100.00
[09/09 10:51:43    160s] (I)       Layer7  viaCost=100.00
[09/09 10:51:43    160s] (I)       Layer8  viaCost=100.00
[09/09 10:51:43    160s] (I)       Layer9  viaCost=100.00
[09/09 10:51:43    160s] (I)       ---------------------Grid Graph Info--------------------
[09/09 10:51:43    160s] (I)       routing area        :  (0, 0) - (351880, 347760)
[09/09 10:51:43    160s] (I)       core area           :  (10260, 10080) - (341620, 337680)
[09/09 10:51:43    160s] (I)       Site Width          :   380  (dbu)
[09/09 10:51:43    160s] (I)       Row Height          :  2800  (dbu)
[09/09 10:51:43    160s] (I)       GCell Width         :  2800  (dbu)
[09/09 10:51:43    160s] (I)       GCell Height        :  2800  (dbu)
[09/09 10:51:43    160s] (I)       grid                :   126   124    10
[09/09 10:51:43    160s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[09/09 10:51:43    160s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[09/09 10:51:43    160s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[09/09 10:51:43    160s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[09/09 10:51:43    160s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[09/09 10:51:43    160s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[09/09 10:51:43    160s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[09/09 10:51:43    160s] (I)       Total num of tracks :     0   926  1242   628   620   628   206   208   108   104
[09/09 10:51:43    160s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[09/09 10:51:43    160s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[09/09 10:51:43    160s] (I)       --------------------------------------------------------
[09/09 10:51:43    160s] 
[09/09 10:51:43    160s] [NR-eGR] ============ Routing rule table ============
[09/09 10:51:43    160s] [NR-eGR] Rule id 0. Nets 8601 
[09/09 10:51:43    160s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/09 10:51:43    160s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[09/09 10:51:43    160s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/09 10:51:43    160s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[09/09 10:51:43    160s] [NR-eGR] ========================================
[09/09 10:51:43    160s] [NR-eGR] 
[09/09 10:51:43    160s] (I)       After initializing earlyGlobalRoute syMemory usage = 1180.1 MB
[09/09 10:51:43    160s] (I)       Loading and dumping file time : 0.09 seconds
[09/09 10:51:43    160s] (I)       ============= Initialization =============
[09/09 10:51:43    160s] (I)       totalPins=30898  totalGlobalPin=30215 (97.79%)
[09/09 10:51:43    160s] (I)       total 2D Cap : 573273 = (270785 H, 302488 V)
[09/09 10:51:43    160s] [NR-eGR] Layer group 1: route 8601 net(s) in layer range [2, 10]
[09/09 10:51:43    160s] (I)       ============  Phase 1a Route ============
[09/09 10:51:43    160s] (I)       Phase 1a runs 0.03 seconds
[09/09 10:51:43    160s] (I)       Usage: 75511 = (39069 H, 36442 V) = (14.43% H, 12.05% V) = (5.470e+04um H, 5.102e+04um V)
[09/09 10:51:43    160s] (I)       
[09/09 10:51:43    160s] (I)       ============  Phase 1b Route ============
[09/09 10:51:43    160s] (I)       Usage: 75511 = (39069 H, 36442 V) = (14.43% H, 12.05% V) = (5.470e+04um H, 5.102e+04um V)
[09/09 10:51:43    160s] (I)       
[09/09 10:51:43    160s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.057154e+05um
[09/09 10:51:43    160s] (I)       ============  Phase 1c Route ============
[09/09 10:51:43    160s] (I)       Usage: 75511 = (39069 H, 36442 V) = (14.43% H, 12.05% V) = (5.470e+04um H, 5.102e+04um V)
[09/09 10:51:43    160s] (I)       
[09/09 10:51:43    160s] (I)       ============  Phase 1d Route ============
[09/09 10:51:43    160s] (I)       Usage: 75511 = (39069 H, 36442 V) = (14.43% H, 12.05% V) = (5.470e+04um H, 5.102e+04um V)
[09/09 10:51:43    160s] (I)       
[09/09 10:51:43    160s] (I)       ============  Phase 1e Route ============
[09/09 10:51:43    160s] (I)       Phase 1e runs 0.00 seconds
[09/09 10:51:43    160s] (I)       Usage: 75511 = (39069 H, 36442 V) = (14.43% H, 12.05% V) = (5.470e+04um H, 5.102e+04um V)
[09/09 10:51:43    160s] (I)       
[09/09 10:51:43    160s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.057154e+05um
[09/09 10:51:43    160s] [NR-eGR] 
[09/09 10:51:43    160s] (I)       ============  Phase 1l Route ============
[09/09 10:51:43    161s] (I)       Phase 1l runs 0.06 seconds
[09/09 10:51:43    161s] (I)       
[09/09 10:51:43    161s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/09 10:51:43    161s] [NR-eGR]                OverCon            
[09/09 10:51:43    161s] [NR-eGR]                 #Gcell     %Gcell
[09/09 10:51:43    161s] [NR-eGR] Layer              (1)    OverCon 
[09/09 10:51:43    161s] [NR-eGR] ------------------------------------
[09/09 10:51:43    161s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[09/09 10:51:43    161s] [NR-eGR] Layer2       2( 0.01%)   ( 0.01%) 
[09/09 10:51:43    161s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[09/09 10:51:43    161s] [NR-eGR] Layer4       1( 0.01%)   ( 0.01%) 
[09/09 10:51:43    161s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[09/09 10:51:43    161s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[09/09 10:51:43    161s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[09/09 10:51:43    161s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[09/09 10:51:43    161s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[09/09 10:51:43    161s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[09/09 10:51:43    161s] [NR-eGR] ------------------------------------
[09/09 10:51:43    161s] [NR-eGR] Total        3( 0.00%)   ( 0.00%) 
[09/09 10:51:43    161s] [NR-eGR] 
[09/09 10:51:43    161s] (I)       Total Global Routing Runtime: 0.14 seconds
[09/09 10:51:43    161s] (I)       total 2D Cap : 573942 = (271180 H, 302762 V)
[09/09 10:51:43    161s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/09 10:51:43    161s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/09 10:51:43    161s] Early Global Route congestion estimation runtime: 0.24 seconds, mem = 1180.1M
[09/09 10:51:43    161s] [hotspot] +------------+---------------+---------------+
[09/09 10:51:43    161s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 10:51:43    161s] [hotspot] +------------+---------------+---------------+
[09/09 10:51:43    161s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 10:51:43    161s] [hotspot] +------------+---------------+---------------+
[09/09 10:51:43    161s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 10:51:43    161s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 10:51:43    161s] Skipped repairing congestion.
[09/09 10:51:43    161s] Starting Early Global Route wiring: mem = 1180.1M
[09/09 10:51:43    161s] (I)       ============= track Assignment ============
[09/09 10:51:43    161s] (I)       extract Global 3D Wires
[09/09 10:51:43    161s] (I)       Extract Global WL : time=0.01
[09/09 10:51:43    161s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[09/09 10:51:43    161s] (I)       Initialization real time=0.00 seconds
[09/09 10:51:43    161s] (I)       Run Multi-thread track assignment
[09/09 10:51:43    161s] (I)       merging nets...
[09/09 10:51:43    161s] (I)       merging nets done
[09/09 10:51:43    161s] (I)       Kernel real time=0.21 seconds
[09/09 10:51:43    161s] (I)       End Greedy Track Assignment
[09/09 10:51:43    161s] [NR-eGR] --------------------------------------------------------------------------
[09/09 10:51:43    161s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 30898
[09/09 10:51:43    161s] [NR-eGR] Layer2(metal2)(V) length: 3.023064e+04um, number of vias: 39471
[09/09 10:51:43    161s] [NR-eGR] Layer3(metal3)(H) length: 5.081341e+04um, number of vias: 13208
[09/09 10:51:43    161s] [NR-eGR] Layer4(metal4)(V) length: 2.024981e+04um, number of vias: 1000
[09/09 10:51:43    161s] [NR-eGR] Layer5(metal5)(H) length: 4.981257e+03um, number of vias: 772
[09/09 10:51:43    161s] [NR-eGR] Layer6(metal6)(V) length: 5.401266e+03um, number of vias: 46
[09/09 10:51:43    161s] [NR-eGR] Layer7(metal7)(H) length: 4.512700e+02um, number of vias: 18
[09/09 10:51:43    161s] [NR-eGR] Layer8(metal8)(V) length: 3.043250e+02um, number of vias: 0
[09/09 10:51:43    161s] [NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[09/09 10:51:43    161s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[09/09 10:51:43    161s] [NR-eGR] Total length: 1.124320e+05um, number of vias: 85413
[09/09 10:51:43    161s] [NR-eGR] --------------------------------------------------------------------------
[09/09 10:51:43    161s] [NR-eGR] Total clock nets wire length: 4.550520e+03um 
[09/09 10:51:43    161s] [NR-eGR] --------------------------------------------------------------------------
[09/09 10:51:43    161s] Early Global Route wiring runtime: 0.36 seconds, mem = 1161.7M
[09/09 10:51:43    161s] End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
[09/09 10:51:43    161s] *** Finishing placeDesign default flow ***
[09/09 10:51:43    161s] **placeDesign ... cpu = 0: 0:55, real = 0: 0:58, mem = 1161.7M **
[09/09 10:51:43    161s] 
[09/09 10:51:43    161s] *** Summary of all messages that are not suppressed in this session:
[09/09 10:51:43    161s] Severity  ID               Count  Summary                                  
[09/09 10:51:43    161s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[09/09 10:51:43    161s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/09 10:51:43    161s] *** Message Summary: 2 warning(s), 0 error(s)
[09/09 10:51:43    161s] 
[09/09 10:52:48    172s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/09 10:55:22    196s] <CMD> setPinAssignMode -pinEditInBatch true
[09/09 10:55:22    196s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.14 -pin Clk
[09/09 10:55:22    196s] Successfully spread [1] pins.
[09/09 10:55:22    196s] editPin : finished (cpu = 0:00:00.2 real = 0:00:00.0, mem = 1168.7M).
[09/09 10:55:41    199s] <CMD> setPinAssignMode -pinEditInBatch true
[09/09 10:55:41    199s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0.14 -pin Rst
[09/09 10:55:41    199s] Successfully spread [1] pins.
[09/09 10:55:41    199s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1169.7M).
[09/09 10:56:05    203s] <CMD> setPinAssignMode -pinEditInBatch true
[09/09 10:56:05    203s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0.14 -pin Rst
[09/09 10:56:05    203s] Successfully spread [1] pins.
[09/09 10:56:05    203s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1169.7M).
[09/09 10:56:06    203s] <CMD> setPinAssignMode -pinEditInBatch false
[09/09 10:56:23    206s] <CMD> getFillerMode -quiet
[09/09 10:57:23    215s] <CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
[09/09 10:57:23    215s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[09/09 10:57:23    215s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 10:57:23    215s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[09/09 10:57:24    216s] *INFO: Adding fillers to top-module.
[09/09 10:57:24    216s] *INFO:   Added 4 filler insts (cell FILLCELL_X32 / prefix FILLER).
[09/09 10:57:24    216s] *INFO:   Added 133 filler insts (cell FILLCELL_X16 / prefix FILLER).
[09/09 10:57:24    216s] *INFO:   Added 1928 filler insts (cell FILLCELL_X8 / prefix FILLER).
[09/09 10:57:24    216s] *INFO:   Added 3656 filler insts (cell FILLCELL_X4 / prefix FILLER).
[09/09 10:57:24    216s] *INFO:   Added 10398 filler insts (cell FILLCELL_X1 / prefix FILLER).
[09/09 10:57:24    216s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[09/09 10:57:24    216s] *INFO: Total 16119 filler insts added - prefix FILLER (CPU: 0:00:00.8).
[09/09 10:57:24    216s] For 16119 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[09/09 10:57:40    218s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/09 10:57:45    219s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[09/09 10:57:45    219s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[09/09 10:57:45    219s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/09 10:57:45    219s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[09/09 10:57:45    219s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/09 10:57:45    219s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[09/09 10:57:45    219s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[09/09 10:57:45    219s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/09 10:57:45    219s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/09 10:57:45    219s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[09/09 10:57:45    219s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[09/09 10:57:45    219s] Running Native NanoRoute ...
[09/09 10:57:45    219s] <CMD> routeDesign -globalDetail
[09/09 10:57:45    219s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 937.09 (MB), peak = 939.80 (MB)
[09/09 10:57:45    219s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/09 10:57:45    219s] #**INFO: setDesignMode -flowEffort standard
[09/09 10:57:45    219s] #**INFO: mulit-cut via swapping is disabled by user.
[09/09 10:57:45    219s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/09 10:57:45    219s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[09/09 10:57:45    219s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[09/09 10:57:45    219s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[09/09 10:57:45    219s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 10:57:45    219s] Begin checking placement ... (start mem=1190.7M, init mem=1190.7M)
[09/09 10:57:45    220s] *info: Placed = 24072         
[09/09 10:57:45    220s] *info: Unplaced = 0           
[09/09 10:57:45    220s] Placement Density:100.00%(27138/27138)
[09/09 10:57:45    220s] Placement Density (including fixed std cells):100.00%(27138/27138)
[09/09 10:57:45    220s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.2; mem=1190.7M)
[09/09 10:57:45    220s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[09/09 10:57:45    220s] #**INFO: honoring user setting for routeWithSiDriven set to false
[09/09 10:57:45    220s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/09 10:57:45    220s] 
[09/09 10:57:45    220s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/09 10:57:45    220s] *** Changed status on (0) nets in Clock.
[09/09 10:57:45    220s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1190.7M) ***
[09/09 10:57:45    220s] 
[09/09 10:57:45    220s] globalDetailRoute
[09/09 10:57:45    220s] 
[09/09 10:57:45    220s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[09/09 10:57:45    220s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[09/09 10:57:45    220s] #setNanoRouteMode -routeWithSiDriven false
[09/09 10:57:45    220s] #setNanoRouteMode -routeWithTimingDriven false
[09/09 10:57:45    220s] #Start globalDetailRoute on Thu Sep  9 10:57:45 2021
[09/09 10:57:45    220s] #
[09/09 10:57:46    220s] ### Net info: total nets: 9398
[09/09 10:57:46    220s] ### Net info: dirty nets: 0
[09/09 10:57:46    220s] ### Net info: marked as disconnected nets: 0
[09/09 10:57:46    220s] ### Net info: fully routed nets: 0
[09/09 10:57:46    220s] ### Net info: trivial (single pin) nets: 0
[09/09 10:57:46    220s] ### Net info: unrouted nets: 9398
[09/09 10:57:46    220s] ### Net info: re-extraction nets: 0
[09/09 10:57:46    220s] ### Net info: ignored nets: 0
[09/09 10:57:46    220s] ### Net info: skip routing nets: 0
[09/09 10:57:46    220s] ### import route signature (0) = 1713144393
[09/09 10:57:46    220s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[09/09 10:57:46    220s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[09/09 10:57:46    220s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[09/09 10:57:46    220s] #RTESIG:78da8dcec10a82401804e0ce3dc5cfeac120eb9fd575f51a74ad88ea2a059b0aa2b0bbbe
[09/09 10:57:46    220s] #       7f42574bcff3313341f8385e4940ef80d871ce25e87485662d114b28b5872ec7e87e10eb
[09/09 10:57:46    220s] #       203c5f6e099898a2a6f3a632764b8333969cf1bee9aacd97645942ef67eb0c45afbe6f27
[09/09 10:57:46    220s] #       0d18721e813589baa96a4191f3764ca65d52a4e4edf0b72bcd8bf9c1b4c012b4e0ba928a
[09/09 10:57:46    220s] #       c4cfdbab0f6bb76f9f
[09/09 10:57:46    220s] #
[09/09 10:57:46    220s] #RTESIG:78da8dcec10a82401804e0ce3dc5cfeac120eb9fd575f51a74ad88ea2a059b0aa2b0bbbe
[09/09 10:57:46    220s] #       7f42574bcff3313341f8385e4940ef80d871ce25e87485662d114b28b5872ec7e87e10eb
[09/09 10:57:46    220s] #       203c5f6e099898a2a6f3a632764b8333969cf1bee9aacd97645942ef67eb0c45afbe6f27
[09/09 10:57:46    220s] #       0d18721e813589baa96a4191f3764ca65d52a4e4edf0b72bcd8bf9c1b4c012b4e0ba928a
[09/09 10:57:46    220s] #       c4cfdbab0f6bb76f9f
[09/09 10:57:46    220s] #
[09/09 10:57:46    220s] #Start routing data preparation on Thu Sep  9 10:57:46 2021
[09/09 10:57:46    220s] #
[09/09 10:57:46    220s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[09/09 10:57:46    220s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[09/09 10:57:46    220s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[09/09 10:57:46    220s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[09/09 10:57:46    220s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[09/09 10:57:46    220s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[09/09 10:57:46    220s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[09/09 10:57:46    220s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[09/09 10:57:46    220s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[09/09 10:57:46    220s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[09/09 10:57:46    220s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[09/09 10:57:46    220s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[09/09 10:57:46    220s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[09/09 10:57:46    220s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[09/09 10:57:46    220s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[09/09 10:57:46    220s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[09/09 10:57:46    220s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[09/09 10:57:46    220s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[09/09 10:57:46    220s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[09/09 10:57:46    220s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[09/09 10:57:46    220s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[09/09 10:57:46    220s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[09/09 10:57:46    220s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[09/09 10:57:46    220s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[09/09 10:57:46    220s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[09/09 10:57:46    220s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[09/09 10:57:46    220s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[09/09 10:57:46    220s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[09/09 10:57:46    220s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[09/09 10:57:46    220s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[09/09 10:57:46    220s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[09/09 10:57:46    220s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[09/09 10:57:46    220s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[09/09 10:57:46    220s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[09/09 10:57:46    220s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[09/09 10:57:46    220s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[09/09 10:57:46    220s] #Minimum voltage of a net in the design = 0.000.
[09/09 10:57:46    220s] #Maximum voltage of a net in the design = 1.100.
[09/09 10:57:46    220s] #Voltage range [0.000 - 0.000] has 456 nets.
[09/09 10:57:46    220s] #Voltage range [1.100 - 1.100] has 21 nets.
[09/09 10:57:46    220s] #Voltage range [0.000 - 1.100] has 8921 nets.
[09/09 10:57:46    221s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[09/09 10:57:46    221s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[09/09 10:57:46    221s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[09/09 10:57:46    221s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[09/09 10:57:46    221s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[09/09 10:57:46    221s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[09/09 10:57:46    221s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[09/09 10:57:46    221s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[09/09 10:57:46    221s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[09/09 10:57:46    221s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[09/09 10:57:47    221s] #Regenerating Ggrids automatically.
[09/09 10:57:47    221s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[09/09 10:57:47    221s] #Using automatically generated G-grids.
[09/09 10:57:47    221s] #Done routing data preparation.
[09/09 10:57:47    221s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 955.61 (MB), peak = 987.20 (MB)
[09/09 10:57:47    221s] #Merging special wires...
[09/09 10:57:47    221s] #
[09/09 10:57:47    221s] #Finished routing data preparation on Thu Sep  9 10:57:47 2021
[09/09 10:57:47    221s] #
[09/09 10:57:47    221s] #Cpu time = 00:00:01
[09/09 10:57:47    221s] #Elapsed time = 00:00:01
[09/09 10:57:47    221s] #Increased memory = 9.89 (MB)
[09/09 10:57:47    221s] #Total memory = 956.13 (MB)
[09/09 10:57:47    221s] #Peak memory = 987.20 (MB)
[09/09 10:57:47    221s] #
[09/09 10:57:47    221s] #
[09/09 10:57:47    221s] #Start global routing on Thu Sep  9 10:57:47 2021
[09/09 10:57:47    221s] #
[09/09 10:57:47    221s] #Number of eco nets is 0
[09/09 10:57:47    221s] #
[09/09 10:57:47    221s] #Start global routing data preparation on Thu Sep  9 10:57:47 2021
[09/09 10:57:47    221s] #
[09/09 10:57:47    221s] #Start routing resource analysis on Thu Sep  9 10:57:47 2021
[09/09 10:57:47    221s] #
[09/09 10:57:47    221s] #Routing resource analysis is done on Thu Sep  9 10:57:47 2021
[09/09 10:57:47    221s] #
[09/09 10:57:47    221s] #  Resource Analysis:
[09/09 10:57:47    221s] #
[09/09 10:57:47    221s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/09 10:57:47    221s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/09 10:57:47    221s] #  --------------------------------------------------------------
[09/09 10:57:47    221s] #  metal1         H        1242           0        6972    71.74%
[09/09 10:57:47    221s] #  metal2         V         926           0        6972     0.00%
[09/09 10:57:47    221s] #  metal3         H        1242           0        6972     0.00%
[09/09 10:57:47    221s] #  metal4         V         628           0        6972     0.00%
[09/09 10:57:47    221s] #  metal5         H         620           0        6972     0.00%
[09/09 10:57:47    221s] #  metal6         V         628           0        6972     0.00%
[09/09 10:57:47    221s] #  metal7         H         206           0        6972     0.00%
[09/09 10:57:47    221s] #  metal8         V         209           0        6972     2.25%
[09/09 10:57:47    221s] #  metal9         H          79           4        6972    10.46%
[09/09 10:57:47    221s] #  metal10        V          63          21        6972    25.93%
[09/09 10:57:47    221s] #  --------------------------------------------------------------
[09/09 10:57:47    221s] #  Total                   5843       2.98%       69720    11.04%
[09/09 10:57:47    221s] #
[09/09 10:57:47    221s] #
[09/09 10:57:47    221s] #
[09/09 10:57:47    221s] #
[09/09 10:57:47    221s] #Global routing data preparation is done on Thu Sep  9 10:57:47 2021
[09/09 10:57:47    221s] #
[09/09 10:57:47    221s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.44 (MB), peak = 987.20 (MB)
[09/09 10:57:47    221s] #
[09/09 10:57:47    221s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.71 (MB), peak = 987.20 (MB)
[09/09 10:57:47    221s] #
[09/09 10:57:47    221s] #start global routing iteration 1...
[09/09 10:57:47    222s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 965.06 (MB), peak = 987.20 (MB)
[09/09 10:57:47    222s] #
[09/09 10:57:47    222s] #start global routing iteration 2...
[09/09 10:57:53    227s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 994.86 (MB), peak = 995.00 (MB)
[09/09 10:57:53    227s] #
[09/09 10:57:53    227s] #start global routing iteration 3...
[09/09 10:57:56    230s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 996.80 (MB), peak = 997.05 (MB)
[09/09 10:57:56    230s] #
[09/09 10:57:56    230s] #
[09/09 10:57:56    230s] #Total number of trivial nets (e.g. < 2 pins) = 729 (skipped).
[09/09 10:57:56    230s] #Total number of routable nets = 8669.
[09/09 10:57:56    230s] #Total number of nets in the design = 9398.
[09/09 10:57:56    230s] #
[09/09 10:57:56    230s] #8669 routable nets have only global wires.
[09/09 10:57:56    230s] #
[09/09 10:57:56    230s] #Routed nets constraints summary:
[09/09 10:57:56    230s] #-----------------------------
[09/09 10:57:56    230s] #        Rules   Unconstrained  
[09/09 10:57:56    230s] #-----------------------------
[09/09 10:57:56    230s] #      Default            8669  
[09/09 10:57:56    230s] #-----------------------------
[09/09 10:57:56    230s] #        Total            8669  
[09/09 10:57:56    230s] #-----------------------------
[09/09 10:57:56    230s] #
[09/09 10:57:56    230s] #Routing constraints summary of the whole design:
[09/09 10:57:56    230s] #-----------------------------
[09/09 10:57:56    230s] #        Rules   Unconstrained  
[09/09 10:57:56    230s] #-----------------------------
[09/09 10:57:56    230s] #      Default            8669  
[09/09 10:57:56    230s] #-----------------------------
[09/09 10:57:56    230s] #        Total            8669  
[09/09 10:57:56    230s] #-----------------------------
[09/09 10:57:56    230s] #
[09/09 10:57:56    230s] #
[09/09 10:57:56    230s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/09 10:57:56    230s] #
[09/09 10:57:56    230s] #                 OverCon       OverCon       OverCon       OverCon          
[09/09 10:57:56    230s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[09/09 10:57:56    230s] #     Layer           (1)           (2)           (3)           (4)   OverCon
[09/09 10:57:56    230s] #  --------------------------------------------------------------------------
[09/09 10:57:56    230s] #  metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/09 10:57:56    230s] #  metal2       10(0.14%)      5(0.07%)      1(0.01%)      1(0.01%)   (0.24%)
[09/09 10:57:56    230s] #  metal3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/09 10:57:56    230s] #  metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/09 10:57:56    230s] #  metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/09 10:57:56    230s] #  metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/09 10:57:56    230s] #  metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/09 10:57:56    230s] #  metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/09 10:57:56    230s] #  metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/09 10:57:56    230s] #  metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/09 10:57:56    230s] #  --------------------------------------------------------------------------
[09/09 10:57:56    230s] #     Total     10(0.02%)      5(0.01%)      1(0.00%)      1(0.00%)   (0.03%)
[09/09 10:57:56    230s] #
[09/09 10:57:56    230s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[09/09 10:57:56    230s] #  Overflow after GR: 0.00% H + 0.05% V
[09/09 10:57:56    230s] #
[09/09 10:57:56    230s] [hotspot] +------------+---------------+---------------+
[09/09 10:57:56    230s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 10:57:56    230s] [hotspot] +------------+---------------+---------------+
[09/09 10:57:56    230s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 10:57:56    230s] [hotspot] +------------+---------------+---------------+
[09/09 10:57:56    230s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 10:57:56    230s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 10:57:56    230s] #Complete Global Routing.
[09/09 10:57:56    230s] #Total wire length = 108261 um.
[09/09 10:57:56    230s] #Total half perimeter of net bounding box = 91741 um.
[09/09 10:57:56    230s] #Total wire length on LAYER metal1 = 0 um.
[09/09 10:57:56    230s] #Total wire length on LAYER metal2 = 34461 um.
[09/09 10:57:56    230s] #Total wire length on LAYER metal3 = 51356 um.
[09/09 10:57:56    230s] #Total wire length on LAYER metal4 = 16901 um.
[09/09 10:57:56    230s] #Total wire length on LAYER metal5 = 4803 um.
[09/09 10:57:56    230s] #Total wire length on LAYER metal6 = 741 um.
[09/09 10:57:56    230s] #Total wire length on LAYER metal7 = 0 um.
[09/09 10:57:56    230s] #Total wire length on LAYER metal8 = 0 um.
[09/09 10:57:56    230s] #Total wire length on LAYER metal9 = 0 um.
[09/09 10:57:56    230s] #Total wire length on LAYER metal10 = 0 um.
[09/09 10:57:56    230s] #Total number of vias = 53720
[09/09 10:57:56    230s] #Up-Via Summary (total 53720):
[09/09 10:57:56    230s] #           
[09/09 10:57:56    230s] #-----------------------
[09/09 10:57:56    230s] # metal1          30488
[09/09 10:57:56    230s] # metal2          20060
[09/09 10:57:56    230s] # metal3           2736
[09/09 10:57:56    230s] # metal4            371
[09/09 10:57:56    230s] # metal5             65
[09/09 10:57:56    230s] #-----------------------
[09/09 10:57:56    230s] #                 53720 
[09/09 10:57:56    230s] #
[09/09 10:57:56    230s] #Max overcon = 4 tracks.
[09/09 10:57:56    230s] #Total overcon = 0.03%.
[09/09 10:57:56    230s] #Worst layer Gcell overcon rate = 0.00%.
[09/09 10:57:56    230s] #
[09/09 10:57:56    230s] #Global routing statistics:
[09/09 10:57:56    230s] #Cpu time = 00:00:09
[09/09 10:57:56    230s] #Elapsed time = 00:00:09
[09/09 10:57:56    230s] #Increased memory = 41.41 (MB)
[09/09 10:57:56    230s] #Total memory = 997.58 (MB)
[09/09 10:57:56    230s] #Peak memory = 997.59 (MB)
[09/09 10:57:56    230s] #
[09/09 10:57:56    230s] #Finished global routing on Thu Sep  9 10:57:56 2021
[09/09 10:57:56    230s] #
[09/09 10:57:56    230s] #
[09/09 10:57:56    230s] ### route signature (4) =   74759370
[09/09 10:57:56    230s] ### violation signature (2) = 1905142130
[09/09 10:57:56    230s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 976.51 (MB), peak = 997.61 (MB)
[09/09 10:57:56    230s] #Start Track Assignment.
[09/09 10:57:58    232s] #Done with 14318 horizontal wires in 1 hboxes and 15165 vertical wires in 1 hboxes.
[09/09 10:58:00    233s] #Done with 3182 horizontal wires in 1 hboxes and 3642 vertical wires in 1 hboxes.
[09/09 10:58:00    234s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[09/09 10:58:00    234s] #
[09/09 10:58:00    234s] #Track assignment summary:
[09/09 10:58:00    234s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[09/09 10:58:00    234s] #------------------------------------------------------------------------
[09/09 10:58:00    234s] # metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[09/09 10:58:00    234s] # metal2     33837.86 	  0.11%  	  0.00% 	  0.00%
[09/09 10:58:00    234s] # metal3     50731.09 	  0.05%  	  0.00% 	  0.00%
[09/09 10:58:00    234s] # metal4     17027.78 	  0.01%  	  0.00% 	  0.00%
[09/09 10:58:00    234s] # metal5      4826.07 	  0.00%  	  0.00% 	  0.00%
[09/09 10:58:00    234s] # metal6       748.30 	  0.00%  	  0.00% 	  0.00%
[09/09 10:58:00    234s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[09/09 10:58:00    234s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[09/09 10:58:00    234s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[09/09 10:58:00    234s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[09/09 10:58:00    234s] #------------------------------------------------------------------------
[09/09 10:58:00    234s] # All      107171.10  	  0.06% 	  0.00% 	  0.00%
[09/09 10:58:00    234s] #Complete Track Assignment.
[09/09 10:58:00    234s] #Total wire length = 115034 um.
[09/09 10:58:00    234s] #Total half perimeter of net bounding box = 91741 um.
[09/09 10:58:00    234s] #Total wire length on LAYER metal1 = 5145 um.
[09/09 10:58:00    234s] #Total wire length on LAYER metal2 = 33862 um.
[09/09 10:58:00    234s] #Total wire length on LAYER metal3 = 53368 um.
[09/09 10:58:00    234s] #Total wire length on LAYER metal4 = 17050 um.
[09/09 10:58:00    234s] #Total wire length on LAYER metal5 = 4852 um.
[09/09 10:58:00    234s] #Total wire length on LAYER metal6 = 756 um.
[09/09 10:58:00    234s] #Total wire length on LAYER metal7 = 0 um.
[09/09 10:58:00    234s] #Total wire length on LAYER metal8 = 0 um.
[09/09 10:58:00    234s] #Total wire length on LAYER metal9 = 0 um.
[09/09 10:58:00    234s] #Total wire length on LAYER metal10 = 0 um.
[09/09 10:58:00    234s] #Total number of vias = 53720
[09/09 10:58:00    234s] #Up-Via Summary (total 53720):
[09/09 10:58:00    234s] #           
[09/09 10:58:00    234s] #-----------------------
[09/09 10:58:00    234s] # metal1          30488
[09/09 10:58:00    234s] # metal2          20060
[09/09 10:58:00    234s] # metal3           2736
[09/09 10:58:00    234s] # metal4            371
[09/09 10:58:00    234s] # metal5             65
[09/09 10:58:00    234s] #-----------------------
[09/09 10:58:00    234s] #                 53720 
[09/09 10:58:00    234s] #
[09/09 10:58:00    234s] ### route signature (8) = 1264333084
[09/09 10:58:00    234s] ### violation signature (6) = 1905142130
[09/09 10:58:00    234s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 987.17 (MB), peak = 997.61 (MB)
[09/09 10:58:00    234s] #
[09/09 10:58:00    234s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/09 10:58:00    234s] #Cpu time = 00:00:14
[09/09 10:58:00    234s] #Elapsed time = 00:00:14
[09/09 10:58:00    234s] #Increased memory = 41.29 (MB)
[09/09 10:58:00    234s] #Total memory = 987.40 (MB)
[09/09 10:58:00    234s] #Peak memory = 997.61 (MB)
[09/09 10:58:00    234s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[09/09 10:58:00    234s] #
[09/09 10:58:00    234s] #Start Detail Routing..
[09/09 10:58:00    234s] #start initial detail routing ...
[09/09 10:58:58    292s] #   number of violations = 3
[09/09 10:58:58    292s] #
[09/09 10:58:58    292s] #    By Layer and Type :
[09/09 10:58:58    292s] #	          Short   Totals
[09/09 10:58:58    292s] #	metal1        0        0
[09/09 10:58:58    292s] #	metal2        3        3
[09/09 10:58:58    292s] #	Totals        3        3
[09/09 10:58:58    292s] #cpu time = 00:00:58, elapsed time = 00:00:58, memory = 1005.19 (MB), peak = 1006.00 (MB)
[09/09 10:58:58    292s] #start 1st optimization iteration ...
[09/09 10:58:58    292s] #   number of violations = 0
[09/09 10:58:58    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1005.70 (MB), peak = 1006.00 (MB)
[09/09 10:58:58    292s] #Complete Detail Routing.
[09/09 10:58:58    292s] #Total wire length = 113206 um.
[09/09 10:58:58    292s] #Total half perimeter of net bounding box = 91741 um.
[09/09 10:58:58    292s] #Total wire length on LAYER metal1 = 5962 um.
[09/09 10:58:58    292s] #Total wire length on LAYER metal2 = 41181 um.
[09/09 10:58:58    292s] #Total wire length on LAYER metal3 = 46182 um.
[09/09 10:58:58    292s] #Total wire length on LAYER metal4 = 14417 um.
[09/09 10:58:58    292s] #Total wire length on LAYER metal5 = 4801 um.
[09/09 10:58:58    292s] #Total wire length on LAYER metal6 = 663 um.
[09/09 10:58:58    292s] #Total wire length on LAYER metal7 = 0 um.
[09/09 10:58:58    292s] #Total wire length on LAYER metal8 = 0 um.
[09/09 10:58:58    292s] #Total wire length on LAYER metal9 = 0 um.
[09/09 10:58:58    292s] #Total wire length on LAYER metal10 = 0 um.
[09/09 10:58:58    292s] #Total number of vias = 55069
[09/09 10:58:58    292s] #Up-Via Summary (total 55069):
[09/09 10:58:58    292s] #           
[09/09 10:58:58    292s] #-----------------------
[09/09 10:58:58    292s] # metal1          31940
[09/09 10:58:58    292s] # metal2          20130
[09/09 10:58:58    292s] # metal3           2577
[09/09 10:58:58    292s] # metal4            362
[09/09 10:58:58    292s] # metal5             60
[09/09 10:58:58    292s] #-----------------------
[09/09 10:58:58    292s] #                 55069 
[09/09 10:58:58    292s] #
[09/09 10:58:58    292s] #Total number of DRC violations = 0
[09/09 10:58:58    292s] ### route signature (15) =  932039093
[09/09 10:58:58    292s] ### violation signature (13) = 1905142130
[09/09 10:58:58    292s] #Cpu time = 00:00:58
[09/09 10:58:58    292s] #Elapsed time = 00:00:58
[09/09 10:58:58    292s] #Increased memory = -7.92 (MB)
[09/09 10:58:58    292s] #Total memory = 979.49 (MB)
[09/09 10:58:58    292s] #Peak memory = 1006.00 (MB)
[09/09 10:58:58    292s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[09/09 10:58:59    292s] #
[09/09 10:58:59    292s] #Start Post Route wire spreading..
[09/09 10:58:59    292s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[09/09 10:58:59    292s] #
[09/09 10:58:59    292s] #Start DRC checking..
[09/09 10:59:04    298s] #   number of violations = 0
[09/09 10:59:04    298s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1000.21 (MB), peak = 1006.00 (MB)
[09/09 10:59:04    298s] #CELL_VIEW DLX,init has no DRC violation.
[09/09 10:59:04    298s] #Total number of DRC violations = 0
[09/09 10:59:04    298s] ### route signature (21) = 1578907908
[09/09 10:59:04    298s] ### violation signature (19) = 1905142130
[09/09 10:59:04    298s] #
[09/09 10:59:04    298s] #Start data preparation for wire spreading...
[09/09 10:59:04    298s] #
[09/09 10:59:04    298s] #Data preparation is done on Thu Sep  9 10:59:04 2021
[09/09 10:59:04    298s] #
[09/09 10:59:04    298s] #
[09/09 10:59:04    298s] #Start Post Route Wire Spread.
[09/09 10:59:06    299s] #Done with 5282 horizontal wires in 2 hboxes and 3310 vertical wires in 2 hboxes.
[09/09 10:59:06    299s] #Complete Post Route Wire Spread.
[09/09 10:59:06    299s] #
[09/09 10:59:06    299s] #Total wire length = 115778 um.
[09/09 10:59:06    299s] #Total half perimeter of net bounding box = 91741 um.
[09/09 10:59:06    299s] #Total wire length on LAYER metal1 = 5962 um.
[09/09 10:59:06    299s] #Total wire length on LAYER metal2 = 41936 um.
[09/09 10:59:06    299s] #Total wire length on LAYER metal3 = 47658 um.
[09/09 10:59:06    299s] #Total wire length on LAYER metal4 = 14735 um.
[09/09 10:59:06    299s] #Total wire length on LAYER metal5 = 4825 um.
[09/09 10:59:06    299s] #Total wire length on LAYER metal6 = 663 um.
[09/09 10:59:06    299s] #Total wire length on LAYER metal7 = 0 um.
[09/09 10:59:06    299s] #Total wire length on LAYER metal8 = 0 um.
[09/09 10:59:06    299s] #Total wire length on LAYER metal9 = 0 um.
[09/09 10:59:06    299s] #Total wire length on LAYER metal10 = 0 um.
[09/09 10:59:06    299s] #Total number of vias = 55069
[09/09 10:59:06    299s] #Up-Via Summary (total 55069):
[09/09 10:59:06    299s] #           
[09/09 10:59:06    299s] #-----------------------
[09/09 10:59:06    299s] # metal1          31940
[09/09 10:59:06    299s] # metal2          20130
[09/09 10:59:06    299s] # metal3           2577
[09/09 10:59:06    299s] # metal4            362
[09/09 10:59:06    299s] # metal5             60
[09/09 10:59:06    299s] #-----------------------
[09/09 10:59:06    299s] #                 55069 
[09/09 10:59:06    299s] #
[09/09 10:59:06    299s] ### route signature (24) = 1505404181
[09/09 10:59:06    299s] ### violation signature (22) = 1905142130
[09/09 10:59:06    300s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[09/09 10:59:06    300s] #
[09/09 10:59:06    300s] #Start DRC checking..
[09/09 10:59:13    306s] #   number of violations = 0
[09/09 10:59:13    306s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 997.16 (MB), peak = 1006.00 (MB)
[09/09 10:59:13    306s] #CELL_VIEW DLX,init has no DRC violation.
[09/09 10:59:13    306s] #Total number of DRC violations = 0
[09/09 10:59:13    306s] ### route signature (29) =  167023551
[09/09 10:59:13    306s] ### violation signature (27) = 1905142130
[09/09 10:59:13    307s] #   number of violations = 0
[09/09 10:59:13    307s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 980.13 (MB), peak = 1006.00 (MB)
[09/09 10:59:13    307s] #CELL_VIEW DLX,init has no DRC violation.
[09/09 10:59:13    307s] #Total number of DRC violations = 0
[09/09 10:59:13    307s] #Post Route wire spread is done.
[09/09 10:59:13    307s] #Total wire length = 115778 um.
[09/09 10:59:13    307s] #Total half perimeter of net bounding box = 91741 um.
[09/09 10:59:13    307s] #Total wire length on LAYER metal1 = 5962 um.
[09/09 10:59:13    307s] #Total wire length on LAYER metal2 = 41936 um.
[09/09 10:59:13    307s] #Total wire length on LAYER metal3 = 47658 um.
[09/09 10:59:13    307s] #Total wire length on LAYER metal4 = 14735 um.
[09/09 10:59:13    307s] #Total wire length on LAYER metal5 = 4825 um.
[09/09 10:59:13    307s] #Total wire length on LAYER metal6 = 663 um.
[09/09 10:59:13    307s] #Total wire length on LAYER metal7 = 0 um.
[09/09 10:59:13    307s] #Total wire length on LAYER metal8 = 0 um.
[09/09 10:59:13    307s] #Total wire length on LAYER metal9 = 0 um.
[09/09 10:59:13    307s] #Total wire length on LAYER metal10 = 0 um.
[09/09 10:59:13    307s] #Total number of vias = 55069
[09/09 10:59:13    307s] #Up-Via Summary (total 55069):
[09/09 10:59:13    307s] #           
[09/09 10:59:13    307s] #-----------------------
[09/09 10:59:13    307s] # metal1          31940
[09/09 10:59:13    307s] # metal2          20130
[09/09 10:59:13    307s] # metal3           2577
[09/09 10:59:13    307s] # metal4            362
[09/09 10:59:13    307s] # metal5             60
[09/09 10:59:13    307s] #-----------------------
[09/09 10:59:13    307s] #                 55069 
[09/09 10:59:13    307s] #
[09/09 10:59:13    307s] ### route signature (31) =  167023551
[09/09 10:59:13    307s] ### violation signature (29) = 1905142130
[09/09 10:59:13    307s] #detailRoute Statistics:
[09/09 10:59:13    307s] #Cpu time = 00:01:13
[09/09 10:59:13    307s] #Elapsed time = 00:01:13
[09/09 10:59:13    307s] #Increased memory = -9.40 (MB)
[09/09 10:59:13    307s] #Total memory = 978.01 (MB)
[09/09 10:59:13    307s] #Peak memory = 1006.00 (MB)
[09/09 10:59:13    307s] ### export route signature (32) =  167023551
[09/09 10:59:13    307s] ### export violation signature (30) = 1905142130
[09/09 10:59:14    307s] #
[09/09 10:59:14    307s] #globalDetailRoute statistics:
[09/09 10:59:14    307s] #Cpu time = 00:01:28
[09/09 10:59:14    307s] #Elapsed time = 00:01:28
[09/09 10:59:14    307s] #Increased memory = 31.55 (MB)
[09/09 10:59:14    307s] #Total memory = 969.12 (MB)
[09/09 10:59:14    307s] #Peak memory = 1006.00 (MB)
[09/09 10:59:14    307s] #Number of warnings = 38
[09/09 10:59:14    307s] #Total number of warnings = 39
[09/09 10:59:14    307s] #Number of fails = 0
[09/09 10:59:14    307s] #Total number of fails = 0
[09/09 10:59:14    307s] #Complete globalDetailRoute on Thu Sep  9 10:59:14 2021
[09/09 10:59:14    307s] #
[09/09 10:59:14    307s] #routeDesign: cpu time = 00:01:28, elapsed time = 00:01:28, memory = 969.41 (MB), peak = 1006.00 (MB)
[09/09 10:59:14    307s] 
[09/09 10:59:14    307s] *** Summary of all messages that are not suppressed in this session:
[09/09 10:59:14    307s] Severity  ID               Count  Summary                                  
[09/09 10:59:14    307s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/09 10:59:14    307s] *** Message Summary: 1 warning(s), 0 error(s)
[09/09 10:59:14    307s] 
[09/09 10:59:14    307s] ### 
[09/09 10:59:14    307s] ###   Scalability Statistics
[09/09 10:59:14    307s] ### 
[09/09 10:59:14    307s] ### ------------------------+----------------+----------------+----------------+
[09/09 10:59:14    307s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[09/09 10:59:14    307s] ### ------------------------+----------------+----------------+----------------+
[09/09 10:59:14    307s] ###   Data Preparation      |        00:00:01|        00:00:01|             1.0|
[09/09 10:59:14    307s] ###   Global Routing        |        00:00:09|        00:00:09|             1.0|
[09/09 10:59:14    307s] ###   Track Assignment      |        00:00:04|        00:00:04|             1.0|
[09/09 10:59:14    307s] ###   Detail Routing        |        00:00:58|        00:00:58|             1.0|
[09/09 10:59:14    307s] ###   Total                 |        00:01:28|        00:01:28|             1.0|
[09/09 10:59:14    307s] ### ------------------------+----------------+----------------+----------------+
[09/09 10:59:14    307s] ### 
[09/09 10:59:43    313s] <CMD> gui_select -rect {-16.591 136.573 -67.752 130.809}
[09/09 10:59:56    315s] <CMD> gui_select -rect {-57.183 133.931 -98.016 131.049}
[09/09 11:00:11    318s] <CMD> fit
[09/09 11:01:30    330s] <CMD> setAnalysisMode -analysisType onChipVariation
[09/09 11:02:01    335s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/09 11:02:01    335s] <CMD> optDesign -postRoute
[09/09 11:02:01    335s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/09 11:02:01    335s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[09/09 11:02:01    335s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[09/09 11:02:01    335s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 11:02:01    336s] #spOpts: mergeVia=F 
[09/09 11:02:01    336s] Switching SI Aware to true by default in postroute mode   
[09/09 11:02:01    336s] GigaOpt running with 1 threads.
[09/09 11:02:01    336s] Info: 1 threads available for lower-level modules during optimization.
[09/09 11:02:01    336s] #spOpts: mergeVia=F 
[09/09 11:02:01    336s] Updating RC grid for preRoute extraction ...
[09/09 11:02:01    336s] Initializing multi-corner capacitance tables ... 
[09/09 11:02:01    336s] Initializing multi-corner resistance tables ...
[09/09 11:02:01    336s] 
[09/09 11:02:01    336s] Creating Lib Analyzer ...
[09/09 11:02:01    336s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[09/09 11:02:01    336s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[09/09 11:02:01    336s] Total number of usable delay cells from Lib Analyzer: 0 ()
[09/09 11:02:01    336s] 
[09/09 11:02:02    336s] Creating Lib Analyzer, finished. 
[09/09 11:02:02    336s] Setting timing_disable_library_data_to_data_checks to 'true'.
[09/09 11:02:02    336s] Setting timing_disable_user_data_to_data_checks to 'true'.
[09/09 11:02:02    336s] Effort level <high> specified for reg2reg path_group
[09/09 11:02:03    337s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 992.1M, totSessionCpu=0:05:38 **
[09/09 11:02:03    337s] #Created 135 library cell signatures
[09/09 11:02:03    337s] #Created 9398 NETS and 0 SPECIALNETS signatures
[09/09 11:02:03    337s] #Created 24072 instance signatures
[09/09 11:02:03    337s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 992.82 (MB), peak = 1006.00 (MB)
[09/09 11:02:03    337s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 992.87 (MB), peak = 1006.00 (MB)
[09/09 11:02:03    337s] Begin checking placement ... (start mem=1299.3M, init mem=1299.3M)
[09/09 11:02:03    337s] *info: Placed = 24072         
[09/09 11:02:03    337s] *info: Unplaced = 0           
[09/09 11:02:03    337s] Placement Density:100.00%(27138/27138)
[09/09 11:02:03    337s] Placement Density (including fixed std cells):100.00%(27138/27138)
[09/09 11:02:03    337s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.2; mem=1299.3M)
[09/09 11:02:03    337s]  Initial DC engine is -> aae
[09/09 11:02:03    337s]  
[09/09 11:02:03    337s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[09/09 11:02:03    337s]  
[09/09 11:02:03    337s]  
[09/09 11:02:03    337s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[09/09 11:02:03    337s]  
[09/09 11:02:03    337s] Reset EOS DB
[09/09 11:02:03    337s] Ignoring AAE DB Resetting ...
[09/09 11:02:03    337s]  Set Options for AAE Based Opt flow 
[09/09 11:02:03    337s] *** optDesign -postRoute ***
[09/09 11:02:03    337s] DRC Margin: user margin 0.0; extra margin 0
[09/09 11:02:03    337s] Setup Target Slack: user slack 0
[09/09 11:02:03    337s] Hold Target Slack: user slack 0
[09/09 11:02:03    337s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[09/09 11:02:03    337s] Opt: RC extraction mode changed to 'detail'
[09/09 11:02:03    338s] Multi-VT timing optimization disabled based on library information.
[09/09 11:02:03    338s] Deleting Cell Server ...
[09/09 11:02:03    338s] Deleting Lib Analyzer.
[09/09 11:02:03    338s] Creating Cell Server ...(0, 0, 0, 0)
[09/09 11:02:03    338s] Summary for sequential cells identification: 
[09/09 11:02:03    338s]   Identified SBFF number: 16
[09/09 11:02:03    338s]   Identified MBFF number: 0
[09/09 11:02:03    338s]   Identified SB Latch number: 0
[09/09 11:02:03    338s]   Identified MB Latch number: 0
[09/09 11:02:03    338s]   Not identified SBFF number: 0
[09/09 11:02:03    338s]   Not identified MBFF number: 0
[09/09 11:02:03    338s]   Not identified SB Latch number: 0
[09/09 11:02:03    338s]   Not identified MB Latch number: 0
[09/09 11:02:03    338s]   Number of sequential cells which are not FFs: 13
[09/09 11:02:03    338s] Creating Cell Server, finished. 
[09/09 11:02:03    338s] 
[09/09 11:02:03    338s] 
[09/09 11:02:03    338s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[09/09 11:02:03    338s]   
[09/09 11:02:03    338s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[09/09 11:02:03    338s]   Deleting Cell Server ...
[09/09 11:02:03    338s] ** INFO : this run is activating 'postRoute' automaton
[09/09 11:02:03    338s] Extraction called for design 'DLX' of instances=24072 and nets=9398 using extraction engine 'postRoute' at effort level 'low' .
[09/09 11:02:03    338s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/09 11:02:03    338s] Type 'man IMPEXT-3530' for more detail.
[09/09 11:02:03    338s] PostRoute (effortLevel low) RC Extraction called for design DLX.
[09/09 11:02:03    338s] RC Extraction called in multi-corner(1) mode.
[09/09 11:02:03    338s] Process corner(s) are loaded.
[09/09 11:02:03    338s]  Corner: standard
[09/09 11:02:03    338s] extractDetailRC Option : -outfile /tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d  -extended
[09/09 11:02:03    338s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/09 11:02:03    338s]       RC Corner Indexes            0   
[09/09 11:02:03    338s] Capacitance Scaling Factor   : 1.00000 
[09/09 11:02:03    338s] Coupling Cap. Scaling Factor : 1.00000 
[09/09 11:02:03    338s] Resistance Scaling Factor    : 1.00000 
[09/09 11:02:03    338s] Clock Cap. Scaling Factor    : 1.00000 
[09/09 11:02:03    338s] Clock Res. Scaling Factor    : 1.00000 
[09/09 11:02:03    338s] Shrink Factor                : 1.00000
[09/09 11:02:03    338s] Initializing multi-corner capacitance tables ... 
[09/09 11:02:03    338s] Initializing multi-corner resistance tables ...
[09/09 11:02:04    338s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1293.3M)
[09/09 11:02:04    338s] Creating parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d' for storing RC.
[09/09 11:02:04    338s] Extracted 10.0021% (CPU Time= 0:00:00.4  MEM= 1356.6M)
[09/09 11:02:04    338s] Extracted 20.0021% (CPU Time= 0:00:00.4  MEM= 1356.6M)
[09/09 11:02:04    338s] Extracted 30.0021% (CPU Time= 0:00:00.5  MEM= 1356.6M)
[09/09 11:02:04    338s] Extracted 40.0021% (CPU Time= 0:00:00.6  MEM= 1356.6M)
[09/09 11:02:04    338s] Extracted 50.0021% (CPU Time= 0:00:00.7  MEM= 1356.6M)
[09/09 11:02:04    339s] Extracted 60.0021% (CPU Time= 0:00:00.8  MEM= 1356.6M)
[09/09 11:02:04    339s] Extracted 70.0021% (CPU Time= 0:00:00.9  MEM= 1356.6M)
[09/09 11:02:04    339s] Extracted 80.0021% (CPU Time= 0:00:01.1  MEM= 1356.6M)
[09/09 11:02:05    339s] Extracted 90.0021% (CPU Time= 0:00:01.2  MEM= 1356.6M)
[09/09 11:02:05    339s] Extracted 100% (CPU Time= 0:00:01.7  MEM= 1360.6M)
[09/09 11:02:05    340s] Number of Extracted Resistors     : 149644
[09/09 11:02:05    340s] Number of Extracted Ground Cap.   : 158241
[09/09 11:02:05    340s] Number of Extracted Coupling Cap. : 241508
[09/09 11:02:05    340s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d' for reading.
[09/09 11:02:05    340s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/09 11:02:05    340s]  Corner: standard
[09/09 11:02:05    340s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1337.6M)
[09/09 11:02:05    340s] Creating parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb_Filter.rcdb.d' for storing RC.
[09/09 11:02:05    340s] Closing parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d'. 8601 times net's RC data read were performed.
[09/09 11:02:06    340s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1337.594M)
[09/09 11:02:06    340s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d' for reading.
[09/09 11:02:06    340s] processing rcdb (/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d) for hinst (top) of cell (DLX);
[09/09 11:02:06    340s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1337.594M)
[09/09 11:02:06    340s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:03.0  MEM: 1337.594M)
[09/09 11:02:06    340s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d' for reading.
[09/09 11:02:06    340s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1337.6M)
[09/09 11:02:06    340s] Initializing multi-corner capacitance tables ... 
[09/09 11:02:06    340s] Initializing multi-corner resistance tables ...
[09/09 11:02:06    340s] Unfixed 0 ViaPillar Nets
[09/09 11:02:06    340s] End AAE Lib Interpolated Model. (MEM=1337.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:02:06    340s] **INFO: Starting Blocking QThread with 1 CPU
[09/09 11:02:06    340s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[09/09 11:02:06    340s] #################################################################################
[09/09 11:02:06    340s] # Design Stage: PostRoute
[09/09 11:02:06    340s] # Design Name: DLX
[09/09 11:02:06    340s] # Design Mode: 90nm
[09/09 11:02:06    340s] # Analysis Mode: MMMC OCV 
[09/09 11:02:06    340s] # Parasitics Mode: SPEF/RCDB
[09/09 11:02:06    340s] # Signoff Settings: SI Off 
[09/09 11:02:06    340s] #################################################################################
[09/09 11:02:06    340s] Calculate late delays in OCV mode...
[09/09 11:02:06    340s] Calculate early delays in OCV mode...
[09/09 11:02:06    340s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[09/09 11:02:06    340s] Start delay calculation (fullDC) (1 T). (MEM=0)
[09/09 11:02:06    340s] End AAE Lib Interpolated Model. (MEM=22.9297 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:02:06    340s] Total number of fetched objects 9432
[09/09 11:02:06    340s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[09/09 11:02:06    340s] End delay calculation. (MEM=0 CPU=0:00:04.1 REAL=0:00:04.0)
[09/09 11:02:06    340s] End delay calculation (fullDC). (MEM=0 CPU=0:00:04.2 REAL=0:00:04.0)
[09/09 11:02:06    340s] *** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 0.0M) ***
[09/09 11:02:06    340s] *** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:00:05.7 mem=0.0M)
[09/09 11:02:06    340s] Done building cte hold timing graph (HoldAware) cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:00:05.7 mem=0.0M ***
[09/09 11:02:12    345s]  
_______________________________________________________________________
[09/09 11:02:12    346s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 11:02:12    346s] Begin IPO call back ...
[09/09 11:02:13    346s] End IPO call back ...
[09/09 11:02:13    346s] #################################################################################
[09/09 11:02:13    346s] # Design Stage: PostRoute
[09/09 11:02:13    346s] # Design Name: DLX
[09/09 11:02:13    346s] # Design Mode: 90nm
[09/09 11:02:13    346s] # Analysis Mode: MMMC OCV 
[09/09 11:02:13    346s] # Parasitics Mode: SPEF/RCDB
[09/09 11:02:13    346s] # Signoff Settings: SI On 
[09/09 11:02:13    346s] #################################################################################
[09/09 11:02:13    346s] AAE_INFO: 1 threads acquired from CTE.
[09/09 11:02:13    346s] Setting infinite Tws ...
[09/09 11:02:13    346s] First Iteration Infinite Tw... 
[09/09 11:02:13    346s] Calculate early delays in OCV mode...
[09/09 11:02:13    346s] Calculate late delays in OCV mode...
[09/09 11:02:13    346s] Topological Sorting (REAL = 0:00:00.0, MEM = 1335.6M, InitMEM = 1335.6M)
[09/09 11:02:13    346s] Start delay calculation (fullDC) (1 T). (MEM=1335.59)
[09/09 11:02:13    346s] End AAE Lib Interpolated Model. (MEM=1351.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:02:20    353s] Total number of fetched objects 9432
[09/09 11:02:20    353s] AAE_INFO-618: Total number of nets in the design is 9398,  100.0 percent of the nets selected for SI analysis
[09/09 11:02:20    353s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[09/09 11:02:20    353s] End delay calculation. (MEM=1390.03 CPU=0:00:06.8 REAL=0:00:07.0)
[09/09 11:02:20    353s] End delay calculation (fullDC). (MEM=1390.03 CPU=0:00:07.2 REAL=0:00:07.0)
[09/09 11:02:20    353s] *** CDM Built up (cpu=0:00:07.4  real=0:00:07.0  mem= 1390.0M) ***
[09/09 11:02:21    354s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1390.0M)
[09/09 11:02:21    354s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 11:02:21    354s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1390.0M)
[09/09 11:02:21    354s] 
[09/09 11:02:21    354s] Executing IPO callback for view pruning ..
[09/09 11:02:21    354s] 
[09/09 11:02:21    354s] Active setup views:
[09/09 11:02:21    354s]  default
[09/09 11:02:21    354s]   Dominating endpoints: 0
[09/09 11:02:21    354s]   Dominating TNS: -0.000
[09/09 11:02:21    354s] 
[09/09 11:02:21    354s] Starting SI iteration 2
[09/09 11:02:21    354s] Calculate early delays in OCV mode...
[09/09 11:02:21    354s] Calculate late delays in OCV mode...
[09/09 11:02:21    354s] Start delay calculation (fullDC) (1 T). (MEM=1398.07)
[09/09 11:02:21    354s] End AAE Lib Interpolated Model. (MEM=1398.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:02:21    355s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[09/09 11:02:21    355s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 9432. 
[09/09 11:02:21    355s] Total number of fetched objects 9432
[09/09 11:02:21    355s] AAE_INFO-618: Total number of nets in the design is 9398,  0.0 percent of the nets selected for SI analysis
[09/09 11:02:21    355s] End delay calculation. (MEM=1366.07 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 11:02:21    355s] End delay calculation (fullDC). (MEM=1366.07 CPU=0:00:00.3 REAL=0:00:00.0)
[09/09 11:02:21    355s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1366.1M) ***
[09/09 11:02:22    355s] *** Done Building Timing Graph (cpu=0:00:09.6 real=0:00:10.0 totSessionCpu=0:05:56 mem=1366.1M)
[09/09 11:02:22    355s] End AAE Lib Interpolated Model. (MEM=1366.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:02:22    356s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.189  | -0.324  | -1.189  |
|           TNS (ns):|-535.379 | -19.577 |-535.379 |
|    Violating Paths:|  1377   |   64    |  1377   |
|          All Paths:|  2782   |  1548   |  1377   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    137 (137)     |   -0.149   |    137 (137)     |
|   max_tran     |    47 (1843)     |   -0.439   |    47 (1843)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.145%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 1045.1M, totSessionCpu=0:05:56 **
[09/09 11:02:22    356s] Setting latch borrow mode to budget during optimization.
[09/09 11:02:23    356s] Glitch fixing enabled
[09/09 11:02:23    356s] **INFO: Start fixing DRV (Mem = 1358.80M) ...
[09/09 11:02:23    356s] Begin: GigaOpt DRV Optimization
[09/09 11:02:23    356s] Glitch fixing enabled
[09/09 11:02:23    356s] Info: 0 don't touch net , 64 undriven nets excluded from IPO operation.
[09/09 11:02:23    356s] Info: 1 clock net  excluded from IPO operation.
[09/09 11:02:23    356s] End AAE Lib Interpolated Model. (MEM=1358.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:02:23    356s] PhyDesignGrid: maxLocalDensity 0.96
[09/09 11:02:23    356s] ### Creating PhyDesignMc. totSessionCpu=0:05:57 mem=1358.8M
[09/09 11:02:23    356s] #spOpts: mergeVia=F 
[09/09 11:02:23    357s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:57 mem=1358.8M
[09/09 11:02:24    357s] 
[09/09 11:02:24    357s] Creating Lib Analyzer ...
[09/09 11:02:24    357s] Creating Cell Server ...(0, 0, 0, 0)
[09/09 11:02:24    357s] Summary for sequential cells identification: 
[09/09 11:02:24    357s]   Identified SBFF number: 16
[09/09 11:02:24    357s]   Identified MBFF number: 0
[09/09 11:02:24    357s]   Identified SB Latch number: 0
[09/09 11:02:24    357s]   Identified MB Latch number: 0
[09/09 11:02:24    357s]   Not identified SBFF number: 0
[09/09 11:02:24    357s]   Not identified MBFF number: 0
[09/09 11:02:24    357s]   Not identified SB Latch number: 0
[09/09 11:02:24    357s]   Not identified MB Latch number: 0
[09/09 11:02:24    357s]   Number of sequential cells which are not FFs: 13
[09/09 11:02:24    357s] Creating Cell Server, finished. 
[09/09 11:02:24    357s] 
[09/09 11:02:24    357s] 
[09/09 11:02:24    357s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[09/09 11:02:24    357s]   
[09/09 11:02:24    357s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[09/09 11:02:24    357s]   Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[09/09 11:02:24    357s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[09/09 11:02:24    357s] Total number of usable delay cells from Lib Analyzer: 0 ()
[09/09 11:02:24    357s] 
[09/09 11:02:24    358s] Creating Lib Analyzer, finished. 
[09/09 11:02:25    359s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[09/09 11:02:26    359s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 11:02:26    359s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[09/09 11:02:26    359s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 11:02:26    359s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/09 11:02:26    359s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 11:02:26    359s] Info: violation cost 1007.385254 (cap = 72.451195, tran = 934.933655, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/09 11:02:26    359s] |    59|  2236|    -0.45|   140|   140|    -0.15|     0|     0|     0|     0|     0|     0|    -1.19|  -535.32|       0|       0|       0| 100.00|          |         |
[09/09 11:02:57    390s] Info: violation cost 843.992493 (cap = 61.882656, tran = 782.109741, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/09 11:02:57    390s] |    47|  1843|    -0.44|   137|   137|    -0.15|     0|     0|     0|     0|     0|     0|    -1.19|  -535.32|       0|       0|       0| 100.00| 0:00:31.0|  1626.2M|
[09/09 11:02:57    390s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 11:02:57    390s] 
[09/09 11:02:57    390s] ###############################################################################
[09/09 11:02:57    390s] #
[09/09 11:02:57    390s] #  Large fanout net report:  
[09/09 11:02:57    390s] #     - there are 2 high fanout ( > 75) nets in the design. (excluding clock nets)
[09/09 11:02:57    390s] #     - current density: 100.00
[09/09 11:02:57    390s] #
[09/09 11:02:57    390s] #  List of high fanout nets:
[09/09 11:02:57    390s] #        Net(1):  Bubble: (fanouts = 103)
[09/09 11:02:57    390s] #        Net(2):  DP/DecodeStage/sig_RST: (fanouts = 79)
[09/09 11:02:57    390s] #
[09/09 11:02:57    390s] ###############################################################################
[09/09 11:02:57    390s] **** Begin NDR-Layer Usage Statistics ****
[09/09 11:02:57    390s] 0 Ndr or Layer constraints added by optimization 
[09/09 11:02:57    390s] **** End NDR-Layer Usage Statistics ****
[09/09 11:02:57    390s] 
[09/09 11:02:57    390s] 
[09/09 11:02:57    390s] =======================================================================
[09/09 11:02:57    390s]                 Reasons for remaining drv violations
[09/09 11:02:57    390s] =======================================================================
[09/09 11:02:57    390s] *info: Total 140 net(s) have violations which can't be fixed by DRV optimization.
[09/09 11:02:57    390s] 
[09/09 11:02:57    390s] MultiBuffering failure reasons
[09/09 11:02:57    390s] ------------------------------------------------
[09/09 11:02:57    390s] *info:   138 net(s): Could not be fixed because of exceeding max local density.
[09/09 11:02:57    390s] 
[09/09 11:02:57    390s] SingleBuffering failure reasons
[09/09 11:02:57    390s] ------------------------------------------------
[09/09 11:02:57    390s] *info:   138 net(s): Could not be fixed because of no legal loc.
[09/09 11:02:57    390s] *info:     2 net(s): Could not be fixed as the net has large fanout.
[09/09 11:02:57    390s] 
[09/09 11:02:57    390s] Resizing failure reasons
[09/09 11:02:57    390s] ------------------------------------------------
[09/09 11:02:57    390s] *info:   140 net(s): Could not be fixed because no move is found.
[09/09 11:02:57    390s] 
[09/09 11:02:57    390s] 
[09/09 11:02:57    390s] *** Finish DRV Fixing (cpu=0:00:31.3 real=0:00:32.0 mem=1626.2M) ***
[09/09 11:02:57    390s] 
[09/09 11:02:57    390s] Begin: glitch net info
[09/09 11:02:57    390s] glitch slack range: number of glitch nets
[09/09 11:02:57    390s] glitch slack < -0.32 : 0
[09/09 11:02:57    390s] -0.32 < glitch slack < -0.28 : 0
[09/09 11:02:57    390s] -0.28 < glitch slack < -0.24 : 0
[09/09 11:02:57    390s] -0.24 < glitch slack < -0.2 : 0
[09/09 11:02:57    390s] -0.2 < glitch slack < -0.16 : 0
[09/09 11:02:57    390s] -0.16 < glitch slack < -0.12 : 0
[09/09 11:02:57    390s] -0.12 < glitch slack < -0.08 : 0
[09/09 11:02:57    390s] -0.08 < glitch slack < -0.04 : 0
[09/09 11:02:57    390s] -0.04 < glitch slack : 0
[09/09 11:02:57    390s] End: glitch net info
[09/09 11:02:57    390s] drv optimizer changes nothing and skips refinePlace
[09/09 11:02:57    390s] End: GigaOpt DRV Optimization
[09/09 11:02:57    390s] **optDesign ... cpu = 0:00:53, real = 0:00:54, mem = 1156.0M, totSessionCpu=0:06:31 **
[09/09 11:02:57    390s] *info:
[09/09 11:02:57    390s] **INFO: Completed fixing DRV (CPU Time = 0:00:34, Mem = 1472.60M).
[09/09 11:02:57    391s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.56min real=0.57min mem=1472.6M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.189  | -0.324  | -1.189  |
|           TNS (ns):|-535.379 | -19.577 |-535.379 |
|    Violating Paths:|  1377   |   64    |  1377   |
|          All Paths:|  2782   |  1548   |  1377   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    137 (137)     |   -0.149   |    137 (137)     |
|   max_tran     |    47 (1843)     |   -0.439   |    47 (1843)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.145%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:54, real = 0:00:54, mem = 1153.1M, totSessionCpu=0:06:31 **
[09/09 11:02:58    391s]   DRV Snapshot: (REF)
[09/09 11:02:58    391s]          Tran DRV: 47
[09/09 11:02:58    391s]           Cap DRV: 137
[09/09 11:02:58    391s]        Fanout DRV: 0
[09/09 11:02:58    391s]            Glitch: 0
[09/09 11:02:58    391s] *** Timing NOT met, worst failing slack is -1.189
[09/09 11:02:58    391s] *** Check timing (0:00:00.0)
[09/09 11:02:58    391s] Deleting Lib Analyzer.
[09/09 11:02:58    391s] Begin: GigaOpt Optimization in WNS mode
[09/09 11:02:58    391s] Info: 0 don't touch net , 64 undriven nets excluded from IPO operation.
[09/09 11:02:58    391s] Info: 1 clock net  excluded from IPO operation.
[09/09 11:02:58    391s] End AAE Lib Interpolated Model. (MEM=1464.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:02:58    391s] PhyDesignGrid: maxLocalDensity 0.96
[09/09 11:02:58    391s] ### Creating PhyDesignMc. totSessionCpu=0:06:32 mem=1464.1M
[09/09 11:02:58    391s] #spOpts: mergeVia=F 
[09/09 11:02:58    391s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:32 mem=1464.1M
[09/09 11:02:58    391s] 
[09/09 11:02:58    391s] Creating Lib Analyzer ...
[09/09 11:02:58    391s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[09/09 11:02:58    391s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[09/09 11:02:58    391s] Total number of usable delay cells from Lib Analyzer: 0 ()
[09/09 11:02:58    391s] 
[09/09 11:02:59    392s] Creating Lib Analyzer, finished. 
[09/09 11:03:03    396s] *info: 1 clock net excluded
[09/09 11:03:03    396s] *info: 2 special nets excluded.
[09/09 11:03:03    396s] *info: 763 no-driver nets excluded.
[09/09 11:03:04    397s] PathGroup :  reg2reg  TargetSlack : 0 
[09/09 11:03:04    397s] ** GigaOpt Optimizer WNS Slack -1.189 TNS Slack -535.321 Density 100.00
[09/09 11:03:04    397s] Optimizer WNS Pass 0
[09/09 11:03:04    398s] Active Path Group: reg2reg  
[09/09 11:03:04    398s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[09/09 11:03:04    398s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[09/09 11:03:04    398s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[09/09 11:03:04    398s] |  -0.324|   -1.189| -19.577| -535.321|   100.00%|   0:00:00.0| 1556.4M|   default|  reg2reg| DP/FetchStage/PC_reg/DOUT_reg_29_/RN               |
[09/09 11:03:05    398s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[09/09 11:03:05    398s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[09/09 11:03:05    398s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[09/09 11:03:05    398s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[09/09 11:03:05    398s] |  -0.324|   -1.189| -19.577| -535.321|   100.00%|   0:00:01.0| 1559.4M|   default|  reg2reg| DP/FetchStage/PC_reg/DOUT_reg_29_/RN               |
[09/09 11:03:05    398s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[09/09 11:03:05    398s] 
[09/09 11:03:05    398s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1559.4M) ***
[09/09 11:03:05    398s] Active Path Group: default 
[09/09 11:03:05    398s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[09/09 11:03:05    398s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[09/09 11:03:05    398s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[09/09 11:03:05    398s] |  -1.189|   -1.189|-535.321| -535.321|   100.00%|   0:00:00.0| 1559.4M|   default|  default| DP/FetchStage/PC_reg/DOUT_reg_29_/RN               |
[09/09 11:03:06    399s] |  -1.189|   -1.189|-535.321| -535.321|   100.00%|   0:00:01.0| 1559.4M|   default|  default| DP/FetchStage/PC_reg/DOUT_reg_29_/RN               |
[09/09 11:03:06    399s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[09/09 11:03:06    399s] 
[09/09 11:03:06    399s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=1559.4M) ***
[09/09 11:03:06    399s] 
[09/09 11:03:06    399s] *** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:02.0 mem=1559.4M) ***
[09/09 11:03:06    399s] ** GigaOpt Optimizer WNS Slack -1.189 TNS Slack -535.321 Density 100.00
[09/09 11:03:06    399s] Update Timing Windows (Threshold 0.010) ...
[09/09 11:03:06    399s] Re Calculate Delays on 0 Nets
[09/09 11:03:06    399s] **** Begin NDR-Layer Usage Statistics ****
[09/09 11:03:06    399s] 0 Ndr or Layer constraints added by optimization 
[09/09 11:03:06    399s] **** End NDR-Layer Usage Statistics ****
[09/09 11:03:06    399s] 
[09/09 11:03:06    399s] *** Finish Post Route Setup Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=1559.4M) ***
[09/09 11:03:06    399s] *** Starting refinePlace (0:06:40 mem=1540.4M) ***
[09/09 11:03:06    399s] Total net bbox length = 8.371e+04 (4.582e+04 3.790e+04) (ext = 1.182e+01)
[09/09 11:03:06    399s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[09/09 11:03:06    399s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[09/09 11:03:06    399s] Type 'man IMPSP-5140' for more detail.
[09/09 11:03:06    399s] **WARN: (IMPSP-315):	Found 24072 instances insts with no PG Term connections.
[09/09 11:03:06    399s] Type 'man IMPSP-315' for more detail.
[09/09 11:03:06    399s] Total net bbox length = 8.371e+04 (4.582e+04 3.790e+04) (ext = 1.182e+01)
[09/09 11:03:06    399s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1540.4MB
[09/09 11:03:06    399s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1540.4MB) @(0:06:40 - 0:06:40).
[09/09 11:03:06    399s] *** Finished refinePlace (0:06:40 mem=1540.4M) ***
[09/09 11:03:06    399s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
[09/09 11:03:06    399s] Deleting Lib Analyzer.
[09/09 11:03:06    399s] Begin: GigaOpt Optimization in TNS mode
[09/09 11:03:06    399s] Info: 0 don't touch net , 64 undriven nets excluded from IPO operation.
[09/09 11:03:06    399s] Info: 1 clock net  excluded from IPO operation.
[09/09 11:03:06    399s] End AAE Lib Interpolated Model. (MEM=1420.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:03:06    399s] PhyDesignGrid: maxLocalDensity 0.96
[09/09 11:03:06    399s] ### Creating PhyDesignMc. totSessionCpu=0:06:40 mem=1420.7M
[09/09 11:03:06    399s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:40 mem=1420.7M
[09/09 11:03:06    399s] 
[09/09 11:03:06    399s] Creating Lib Analyzer ...
[09/09 11:03:06    399s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[09/09 11:03:06    399s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[09/09 11:03:06    399s] Total number of usable delay cells from Lib Analyzer: 0 ()
[09/09 11:03:06    399s] 
[09/09 11:03:07    400s] Creating Lib Analyzer, finished. 
[09/09 11:03:11    404s] *info: 1 clock net excluded
[09/09 11:03:11    404s] *info: 2 special nets excluded.
[09/09 11:03:11    404s] *info: 763 no-driver nets excluded.
[09/09 11:03:12    405s] PathGroup :  reg2reg  TargetSlack : 0 
[09/09 11:03:12    406s] ** GigaOpt Optimizer WNS Slack -1.189 TNS Slack -535.321 Density 100.00
[09/09 11:03:12    406s] Optimizer TNS Opt
[09/09 11:03:12    406s] Active Path Group: reg2reg  
[09/09 11:03:12    406s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[09/09 11:03:12    406s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[09/09 11:03:12    406s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[09/09 11:03:12    406s] |  -0.324|   -1.189| -19.577| -535.321|   100.00%|   0:00:00.0| 1556.2M|   default|  reg2reg| DP/FetchStage/PC_reg/DOUT_reg_29_/RN               |
[09/09 11:03:13    406s] |  -0.324|   -1.189| -19.577| -535.321|   100.00%|   0:00:01.0| 1559.3M|   default|  reg2reg| DP/FetchStage/PC_reg/DOUT_reg_29_/RN               |
[09/09 11:03:13    406s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[09/09 11:03:13    406s] 
[09/09 11:03:13    406s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1559.3M) ***
[09/09 11:03:13    406s] Active Path Group: default 
[09/09 11:03:13    406s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[09/09 11:03:13    406s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[09/09 11:03:13    406s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[09/09 11:03:13    406s] |  -1.189|   -1.189|-535.321| -535.321|   100.00%|   0:00:00.0| 1559.3M|   default|  default| DP/FetchStage/PC_reg/DOUT_reg_29_/RN               |
[09/09 11:03:14    407s] |  -1.189|   -1.189|-535.321| -535.321|   100.00%|   0:00:01.0| 1559.3M|   default|  default| DP/DecodeStage/regPC/DOUT_reg_30_/RN               |
[09/09 11:03:14    407s] |  -1.189|   -1.189|-535.321| -535.321|   100.00%|   0:00:00.0| 1559.3M|   default|  default| DP/FetchStage/PC_reg/DOUT_reg_29_/RN               |
[09/09 11:03:14    407s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[09/09 11:03:14    407s] 
[09/09 11:03:14    407s] *** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1559.3M) ***
[09/09 11:03:14    407s] 
[09/09 11:03:14    407s] *** Finished Optimize Step Cumulative (cpu=0:00:01.6 real=0:00:02.0 mem=1559.3M) ***
[09/09 11:03:14    407s] ** GigaOpt Optimizer WNS Slack -1.189 TNS Slack -535.321 Density 100.00
[09/09 11:03:14    407s] Update Timing Windows (Threshold 0.010) ...
[09/09 11:03:14    407s] Re Calculate Delays on 0 Nets
[09/09 11:03:14    407s] **** Begin NDR-Layer Usage Statistics ****
[09/09 11:03:14    407s] 0 Ndr or Layer constraints added by optimization 
[09/09 11:03:14    407s] **** End NDR-Layer Usage Statistics ****
[09/09 11:03:14    407s] 
[09/09 11:03:14    407s] *** Finish Post Route Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=1559.3M) ***
[09/09 11:03:14    407s] *** Starting refinePlace (0:06:48 mem=1540.2M) ***
[09/09 11:03:14    407s] Total net bbox length = 8.371e+04 (4.582e+04 3.790e+04) (ext = 1.182e+01)
[09/09 11:03:14    407s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[09/09 11:03:14    407s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[09/09 11:03:14    407s] Type 'man IMPSP-5140' for more detail.
[09/09 11:03:14    407s] **WARN: (IMPSP-315):	Found 24072 instances insts with no PG Term connections.
[09/09 11:03:14    407s] Type 'man IMPSP-315' for more detail.
[09/09 11:03:14    407s] Total net bbox length = 8.371e+04 (4.582e+04 3.790e+04) (ext = 1.182e+01)
[09/09 11:03:14    407s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1540.2MB
[09/09 11:03:14    407s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1540.2MB) @(0:06:48 - 0:06:48).
[09/09 11:03:14    407s] *** Finished refinePlace (0:06:48 mem=1540.2M) ***
[09/09 11:03:14    408s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
[09/09 11:03:14    408s]   Timing Snapshot: (REF)
[09/09 11:03:14    408s]      Weighted WNS: -0.411
[09/09 11:03:14    408s]       All  PG WNS: -1.189
[09/09 11:03:14    408s]       High PG WNS: -0.324
[09/09 11:03:14    408s]       All  PG TNS: -535.321
[09/09 11:03:14    408s]       High PG TNS: -19.577
[09/09 11:03:14    408s]    Category Slack: { [L, -1.189] [H, -0.324] }
[09/09 11:03:14    408s] 
[09/09 11:03:14    408s] Running postRoute recovery in preEcoRoute mode
[09/09 11:03:14    408s] **optDesign ... cpu = 0:01:11, real = 0:01:11, mem = 1140.2M, totSessionCpu=0:06:48 **
[09/09 11:03:15    408s]   DRV Snapshot: (TGT)
[09/09 11:03:15    408s]          Tran DRV: 47
[09/09 11:03:15    408s]           Cap DRV: 137
[09/09 11:03:15    408s]        Fanout DRV: 0
[09/09 11:03:15    408s]            Glitch: 0
[09/09 11:03:15    408s] Checking DRV degradation...
[09/09 11:03:15    408s] 
[09/09 11:03:15    408s] Recovery Manager:
[09/09 11:03:15    408s]     Tran DRV degradation : 0 (47 -> 47, Margin 10) - Skip
[09/09 11:03:15    408s]      Cap DRV degradation : 0 (137 -> 137, Margin 10) - Skip
[09/09 11:03:15    408s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/09 11:03:15    408s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[09/09 11:03:15    408s] 
[09/09 11:03:15    408s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/09 11:03:15    408s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=1420.67M, totSessionCpu=0:06:49).
[09/09 11:03:15    408s] **optDesign ... cpu = 0:01:11, real = 0:01:12, mem = 1140.4M, totSessionCpu=0:06:49 **
[09/09 11:03:15    408s] 
[09/09 11:03:15    409s]   Timing/DRV Snapshot: (REF)
[09/09 11:03:15    409s]      Weighted WNS: -0.411
[09/09 11:03:15    409s]       All  PG WNS: -1.189
[09/09 11:03:15    409s]       High PG WNS: -0.324
[09/09 11:03:15    409s]       All  PG TNS: -535.321
[09/09 11:03:15    409s]       High PG TNS: -19.577
[09/09 11:03:15    409s]          Tran DRV: 47
[09/09 11:03:15    409s]           Cap DRV: 137
[09/09 11:03:15    409s]        Fanout DRV: 0
[09/09 11:03:15    409s]            Glitch: 0
[09/09 11:03:15    409s]    Category Slack: { [L, -1.189] [H, -0.324] }
[09/09 11:03:15    409s] 
[09/09 11:03:15    409s] ### Creating LA Mngr. totSessionCpu=0:06:49 mem=1420.7M
[09/09 11:03:15    409s] ### Creating LA Mngr, finished. totSessionCpu=0:06:49 mem=1420.7M
[09/09 11:03:15    409s] Default Rule : ""
[09/09 11:03:15    409s] Non Default Rules :
[09/09 11:03:15    409s] Worst Slack : -0.324 ns
[09/09 11:03:15    409s] Total 0 nets layer assigned (0.1).
[09/09 11:03:15    409s] GigaOpt: setting up router preferences
[09/09 11:03:15    409s] GigaOpt: 1 nets assigned router directives
[09/09 11:03:15    409s] 
[09/09 11:03:15    409s] Start Assign Priority Nets ...
[09/09 11:03:15    409s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/09 11:03:15    409s] Existing Priority Nets 0 (0.0%)
[09/09 11:03:15    409s] Total Assign Priority Nets 5 (0.1%)
[09/09 11:03:15    409s] ### Creating LA Mngr. totSessionCpu=0:06:49 mem=1477.9M
[09/09 11:03:15    409s] ### Creating LA Mngr, finished. totSessionCpu=0:06:49 mem=1477.9M
[09/09 11:03:16    409s] Default Rule : ""
[09/09 11:03:16    409s] Non Default Rules :
[09/09 11:03:16    409s] Worst Slack : -1.189 ns
[09/09 11:03:16    409s] Total 0 nets layer assigned (0.3).
[09/09 11:03:16    409s] GigaOpt: setting up router preferences
[09/09 11:03:16    409s] GigaOpt: 0 nets assigned router directives
[09/09 11:03:16    409s] 
[09/09 11:03:16    409s] Start Assign Priority Nets ...
[09/09 11:03:16    409s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/09 11:03:16    409s] Existing Priority Nets 0 (0.0%)
[09/09 11:03:16    409s] Total Assign Priority Nets 6 (0.1%)
[09/09 11:03:16    410s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.189  | -0.324  | -1.189  |
|           TNS (ns):|-535.379 | -19.577 |-535.379 |
|    Violating Paths:|  1377   |   64    |  1377   |
|          All Paths:|  2782   |  1548   |  1377   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    137 (137)     |   -0.149   |    137 (137)     |
|   max_tran     |    47 (1843)     |   -0.439   |    47 (1843)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.145%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:13, real = 0:01:13, mem = 1062.6M, totSessionCpu=0:06:50 **
[09/09 11:03:16    410s] -routeWithEco false                       # bool, default=false
[09/09 11:03:16    410s] -routeWithEco true                        # bool, default=false, user setting
[09/09 11:03:16    410s] -routeSelectedNetOnly false               # bool, default=false
[09/09 11:03:16    410s] -routeWithTimingDriven false              # bool, default=false, user setting
[09/09 11:03:16    410s] -routeWithSiDriven false                  # bool, default=false, user setting
[09/09 11:03:16    410s] 
[09/09 11:03:16    410s] globalDetailRoute
[09/09 11:03:16    410s] 
[09/09 11:03:16    410s] #setNanoRouteMode -routeWithEco true
[09/09 11:03:16    410s] #setNanoRouteMode -routeWithSiDriven false
[09/09 11:03:16    410s] #setNanoRouteMode -routeWithTimingDriven false
[09/09 11:03:16    410s] #Start globalDetailRoute on Thu Sep  9 11:03:16 2021
[09/09 11:03:16    410s] #
[09/09 11:03:16    410s] Closing parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d'. 8727 times net's RC data read were performed.
[09/09 11:03:17    410s] ### Net info: total nets: 9398
[09/09 11:03:17    410s] ### Net info: dirty nets: 0
[09/09 11:03:17    410s] ### Net info: marked as disconnected nets: 0
[09/09 11:03:17    411s] ### Net info: fully routed nets: 8669
[09/09 11:03:17    411s] ### Net info: trivial (single pin) nets: 0
[09/09 11:03:17    411s] ### Net info: unrouted nets: 729
[09/09 11:03:17    411s] ### Net info: re-extraction nets: 0
[09/09 11:03:17    411s] ### Net info: ignored nets: 0
[09/09 11:03:17    411s] ### Net info: skip routing nets: 0
[09/09 11:03:17    411s] ### import route signature (33) = 1068122324
[09/09 11:03:17    411s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[09/09 11:03:17    411s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[09/09 11:03:18    411s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[09/09 11:03:18    411s] #RTESIG:78da535609730d52503234d73334d42d36b030883754f00b323437303732d435323435d5
[09/09 11:03:18    411s] #       37348f074a853a297129abf807849899192ba425e614a72a6824e5e7e7e8289416a71629
[09/09 11:03:18    411s] #       14a7969464e6a56b42d4181a181a1156646461a25052548a578db1a129413526160644a8
[09/09 11:03:18    411s] #       b124ec20134b43c2065912e133532353052525058de29222a028ba1a060021ac6ecb
[09/09 11:03:18    411s] #
[09/09 11:03:18    411s] #Loading the last recorded routing design signature
[09/09 11:03:18    411s] #No placement changes detected since last routing
[09/09 11:03:18    411s] #RTESIG:78da535609730d52503234d73334d42d36b030883754f00b323437303732d435323435d5
[09/09 11:03:18    411s] #       37348f074a853a297129abf807849899192ba425e614a72a6824e5e7e7e8289416a71629
[09/09 11:03:18    411s] #       14a7969464e6a56b42d4181a181a1156646461a25052548a578db1a129413526160644a8
[09/09 11:03:18    411s] #       b124ec20134b43c2065912e133532353052525058de29222a028ba1a060021ac6ecb
[09/09 11:03:18    411s] #
[09/09 11:03:18    411s] #Start routing data preparation on Thu Sep  9 11:03:18 2021
[09/09 11:03:18    411s] #
[09/09 11:03:18    411s] #Minimum voltage of a net in the design = 0.000.
[09/09 11:03:18    411s] #Maximum voltage of a net in the design = 1.100.
[09/09 11:03:18    411s] #Voltage range [0.000 - 0.000] has 456 nets.
[09/09 11:03:18    411s] #Voltage range [1.100 - 1.100] has 21 nets.
[09/09 11:03:18    411s] #Voltage range [0.000 - 1.100] has 8921 nets.
[09/09 11:03:18    411s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[09/09 11:03:18    411s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[09/09 11:03:18    411s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[09/09 11:03:18    411s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[09/09 11:03:18    411s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[09/09 11:03:18    411s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[09/09 11:03:18    411s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[09/09 11:03:18    411s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[09/09 11:03:18    411s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[09/09 11:03:18    411s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[09/09 11:03:18    411s] #Regenerating Ggrids automatically.
[09/09 11:03:18    411s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[09/09 11:03:18    411s] #Using automatically generated G-grids.
[09/09 11:03:18    411s] #Done routing data preparation.
[09/09 11:03:18    411s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1063.04 (MB), peak = 1204.00 (MB)
[09/09 11:03:18    411s] #Merging special wires...
[09/09 11:03:18    412s] #Found 0 nets for post-route si or timing fixing.
[09/09 11:03:18    412s] #
[09/09 11:03:18    412s] #Finished routing data preparation on Thu Sep  9 11:03:18 2021
[09/09 11:03:18    412s] #
[09/09 11:03:18    412s] #Cpu time = 00:00:01
[09/09 11:03:18    412s] #Elapsed time = 00:00:01
[09/09 11:03:18    412s] #Increased memory = 3.80 (MB)
[09/09 11:03:18    412s] #Total memory = 1063.04 (MB)
[09/09 11:03:18    412s] #Peak memory = 1204.00 (MB)
[09/09 11:03:18    412s] #
[09/09 11:03:18    412s] #
[09/09 11:03:18    412s] #Start global routing on Thu Sep  9 11:03:18 2021
[09/09 11:03:18    412s] #
[09/09 11:03:18    412s] #WARNING (NRGR-22) Design is already detail routed.
[09/09 11:03:18    412s] ### route signature (36) =  280328423
[09/09 11:03:18    412s] ### violation signature (33) = 1905142130
[09/09 11:03:18    412s] ### route signature (39) =  747147112
[09/09 11:03:18    412s] ### violation signature (36) = 1905142130
[09/09 11:03:18    412s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/09 11:03:18    412s] #Cpu time = 00:00:01
[09/09 11:03:18    412s] #Elapsed time = 00:00:01
[09/09 11:03:18    412s] #Increased memory = 4.03 (MB)
[09/09 11:03:18    412s] #Total memory = 1063.05 (MB)
[09/09 11:03:18    412s] #Peak memory = 1204.00 (MB)
[09/09 11:03:19    412s] ### max drc and si pitch = 5600 (  2.8000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[09/09 11:03:19    412s] #
[09/09 11:03:19    412s] #Start Detail Routing..
[09/09 11:03:19    412s] #start initial detail routing ...
[09/09 11:03:19    412s] #   number of violations = 0
[09/09 11:03:19    412s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.17 (MB), peak = 1204.00 (MB)
[09/09 11:03:19    412s] #start 1st optimization iteration ...
[09/09 11:03:19    412s] #   number of violations = 0
[09/09 11:03:19    412s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.32 (MB), peak = 1204.00 (MB)
[09/09 11:03:19    412s] #Complete Detail Routing.
[09/09 11:03:19    412s] #Total number of nets with non-default rule or having extra spacing = 1
[09/09 11:03:19    412s] #Total wire length = 115778 um.
[09/09 11:03:19    412s] #Total half perimeter of net bounding box = 91741 um.
[09/09 11:03:19    412s] #Total wire length on LAYER metal1 = 5962 um.
[09/09 11:03:19    412s] #Total wire length on LAYER metal2 = 41936 um.
[09/09 11:03:19    412s] #Total wire length on LAYER metal3 = 47658 um.
[09/09 11:03:19    412s] #Total wire length on LAYER metal4 = 14735 um.
[09/09 11:03:19    412s] #Total wire length on LAYER metal5 = 4825 um.
[09/09 11:03:19    412s] #Total wire length on LAYER metal6 = 663 um.
[09/09 11:03:19    412s] #Total wire length on LAYER metal7 = 0 um.
[09/09 11:03:19    412s] #Total wire length on LAYER metal8 = 0 um.
[09/09 11:03:19    412s] #Total wire length on LAYER metal9 = 0 um.
[09/09 11:03:19    412s] #Total wire length on LAYER metal10 = 0 um.
[09/09 11:03:19    412s] #Total number of vias = 55069
[09/09 11:03:19    412s] #Up-Via Summary (total 55069):
[09/09 11:03:19    412s] #           
[09/09 11:03:19    412s] #-----------------------
[09/09 11:03:19    412s] # metal1          31940
[09/09 11:03:19    412s] # metal2          20130
[09/09 11:03:19    412s] # metal3           2577
[09/09 11:03:19    412s] # metal4            362
[09/09 11:03:19    412s] # metal5             60
[09/09 11:03:19    412s] #-----------------------
[09/09 11:03:19    412s] #                 55069 
[09/09 11:03:19    412s] #
[09/09 11:03:19    412s] #Total number of DRC violations = 0
[09/09 11:03:19    412s] ### route signature (44) =  747147112
[09/09 11:03:19    412s] ### violation signature (41) = 1905142130
[09/09 11:03:19    412s] #Cpu time = 00:00:01
[09/09 11:03:19    412s] #Elapsed time = 00:00:01
[09/09 11:03:19    412s] #Increased memory = 0.22 (MB)
[09/09 11:03:19    412s] #Total memory = 1063.27 (MB)
[09/09 11:03:19    412s] #Peak memory = 1204.00 (MB)
[09/09 11:03:19    412s] ### max drc and si pitch = 5600 (  2.8000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[09/09 11:03:19    413s] #
[09/09 11:03:19    413s] #Start Post Route wire spreading..
[09/09 11:03:19    413s] #
[09/09 11:03:19    413s] #Start data preparation for wire spreading...
[09/09 11:03:19    413s] #
[09/09 11:03:19    413s] #Data preparation is done on Thu Sep  9 11:03:19 2021
[09/09 11:03:19    413s] #
[09/09 11:03:19    413s] #
[09/09 11:03:19    413s] #Start Post Route Wire Spread.
[09/09 11:03:21    414s] #Done with 1392 horizontal wires in 2 hboxes and 506 vertical wires in 2 hboxes.
[09/09 11:03:21    414s] #Complete Post Route Wire Spread.
[09/09 11:03:21    414s] #
[09/09 11:03:21    414s] #Total number of nets with non-default rule or having extra spacing = 1
[09/09 11:03:21    414s] #Total wire length = 116196 um.
[09/09 11:03:21    414s] #Total half perimeter of net bounding box = 91741 um.
[09/09 11:03:21    414s] #Total wire length on LAYER metal1 = 5962 um.
[09/09 11:03:21    414s] #Total wire length on LAYER metal2 = 42052 um.
[09/09 11:03:21    414s] #Total wire length on LAYER metal3 = 47918 um.
[09/09 11:03:21    414s] #Total wire length on LAYER metal4 = 14774 um.
[09/09 11:03:21    414s] #Total wire length on LAYER metal5 = 4827 um.
[09/09 11:03:21    414s] #Total wire length on LAYER metal6 = 663 um.
[09/09 11:03:21    414s] #Total wire length on LAYER metal7 = 0 um.
[09/09 11:03:21    414s] #Total wire length on LAYER metal8 = 0 um.
[09/09 11:03:21    414s] #Total wire length on LAYER metal9 = 0 um.
[09/09 11:03:21    414s] #Total wire length on LAYER metal10 = 0 um.
[09/09 11:03:21    414s] #Total number of vias = 55069
[09/09 11:03:21    414s] #Up-Via Summary (total 55069):
[09/09 11:03:21    414s] #           
[09/09 11:03:21    414s] #-----------------------
[09/09 11:03:21    414s] # metal1          31940
[09/09 11:03:21    414s] # metal2          20130
[09/09 11:03:21    414s] # metal3           2577
[09/09 11:03:21    414s] # metal4            362
[09/09 11:03:21    414s] # metal5             60
[09/09 11:03:21    414s] #-----------------------
[09/09 11:03:21    414s] #                 55069 
[09/09 11:03:21    414s] #
[09/09 11:03:21    414s] ### route signature (48) =  269318863
[09/09 11:03:21    414s] ### violation signature (45) = 1905142130
[09/09 11:03:21    414s] #   number of violations = 0
[09/09 11:03:21    414s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1093.93 (MB), peak = 1204.00 (MB)
[09/09 11:03:21    414s] #CELL_VIEW DLX,init has no DRC violation.
[09/09 11:03:21    414s] #Total number of DRC violations = 0
[09/09 11:03:21    414s] #Post Route wire spread is done.
[09/09 11:03:21    414s] #Total number of nets with non-default rule or having extra spacing = 1
[09/09 11:03:21    414s] #Total wire length = 116196 um.
[09/09 11:03:21    414s] #Total half perimeter of net bounding box = 91741 um.
[09/09 11:03:21    414s] #Total wire length on LAYER metal1 = 5962 um.
[09/09 11:03:21    414s] #Total wire length on LAYER metal2 = 42052 um.
[09/09 11:03:21    414s] #Total wire length on LAYER metal3 = 47918 um.
[09/09 11:03:21    414s] #Total wire length on LAYER metal4 = 14774 um.
[09/09 11:03:21    414s] #Total wire length on LAYER metal5 = 4827 um.
[09/09 11:03:21    414s] #Total wire length on LAYER metal6 = 663 um.
[09/09 11:03:21    414s] #Total wire length on LAYER metal7 = 0 um.
[09/09 11:03:21    414s] #Total wire length on LAYER metal8 = 0 um.
[09/09 11:03:21    414s] #Total wire length on LAYER metal9 = 0 um.
[09/09 11:03:21    414s] #Total wire length on LAYER metal10 = 0 um.
[09/09 11:03:21    414s] #Total number of vias = 55069
[09/09 11:03:21    414s] #Up-Via Summary (total 55069):
[09/09 11:03:21    414s] #           
[09/09 11:03:21    414s] #-----------------------
[09/09 11:03:21    414s] # metal1          31940
[09/09 11:03:21    414s] # metal2          20130
[09/09 11:03:21    414s] # metal3           2577
[09/09 11:03:21    414s] # metal4            362
[09/09 11:03:21    414s] # metal5             60
[09/09 11:03:21    414s] #-----------------------
[09/09 11:03:21    414s] #                 55069 
[09/09 11:03:21    414s] #
[09/09 11:03:21    414s] ### route signature (50) =  269318863
[09/09 11:03:21    414s] ### violation signature (47) = 1905142130
[09/09 11:03:21    414s] #detailRoute Statistics:
[09/09 11:03:21    414s] #Cpu time = 00:00:03
[09/09 11:03:21    414s] #Elapsed time = 00:00:03
[09/09 11:03:21    414s] #Increased memory = 0.95 (MB)
[09/09 11:03:21    414s] #Total memory = 1064.00 (MB)
[09/09 11:03:21    414s] #Peak memory = 1204.00 (MB)
[09/09 11:03:21    414s] #Updating routing design signature
[09/09 11:03:21    414s] #Created 135 library cell signatures
[09/09 11:03:21    414s] #Created 9398 NETS and 0 SPECIALNETS signatures
[09/09 11:03:21    414s] #Created 24072 instance signatures
[09/09 11:03:21    414s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.54 (MB), peak = 1204.00 (MB)
[09/09 11:03:21    415s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.57 (MB), peak = 1204.00 (MB)
[09/09 11:03:21    415s] ### export route signature (51) =  269318863
[09/09 11:03:22    415s] #
[09/09 11:03:22    415s] #globalDetailRoute statistics:
[09/09 11:03:22    415s] #Cpu time = 00:00:05
[09/09 11:03:22    415s] #Elapsed time = 00:00:05
[09/09 11:03:22    415s] #Increased memory = -7.74 (MB)
[09/09 11:03:22    415s] #Total memory = 1054.97 (MB)
[09/09 11:03:22    415s] #Peak memory = 1204.00 (MB)
[09/09 11:03:22    415s] #Number of warnings = 3
[09/09 11:03:22    415s] #Total number of warnings = 42
[09/09 11:03:22    415s] #Number of fails = 0
[09/09 11:03:22    415s] #Total number of fails = 0
[09/09 11:03:22    415s] #Complete globalDetailRoute on Thu Sep  9 11:03:22 2021
[09/09 11:03:22    415s] #
[09/09 11:03:22    415s] ### 
[09/09 11:03:22    415s] ###   Scalability Statistics
[09/09 11:03:22    415s] ### 
[09/09 11:03:22    415s] ### ------------------------+----------------+----------------+----------------+
[09/09 11:03:22    415s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[09/09 11:03:22    415s] ### ------------------------+----------------+----------------+----------------+
[09/09 11:03:22    415s] ###   Data Preparation      |        00:00:00|        00:00:00|             1.0|
[09/09 11:03:22    415s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[09/09 11:03:22    415s] ###   Detail Routing        |        00:00:01|        00:00:01|             1.0|
[09/09 11:03:22    415s] ###   Total                 |        00:00:05|        00:00:05|             1.0|
[09/09 11:03:22    415s] ### ------------------------+----------------+----------------+----------------+
[09/09 11:03:22    415s] ### 
[09/09 11:03:22    415s] **optDesign ... cpu = 0:01:18, real = 0:01:19, mem = 1055.1M, totSessionCpu=0:06:56 **
[09/09 11:03:22    415s] -routeWithEco false                       # bool, default=false
[09/09 11:03:22    415s] -routeSelectedNetOnly false               # bool, default=false
[09/09 11:03:22    415s] -routeWithTimingDriven false              # bool, default=false, user setting
[09/09 11:03:22    415s] -routeWithSiDriven false                  # bool, default=false, user setting
[09/09 11:03:22    415s] Extraction called for design 'DLX' of instances=24072 and nets=9398 using extraction engine 'postRoute' at effort level 'low' .
[09/09 11:03:22    415s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/09 11:03:22    415s] Type 'man IMPEXT-3530' for more detail.
[09/09 11:03:22    415s] PostRoute (effortLevel low) RC Extraction called for design DLX.
[09/09 11:03:22    415s] RC Extraction called in multi-corner(1) mode.
[09/09 11:03:22    415s] Process corner(s) are loaded.
[09/09 11:03:22    415s]  Corner: standard
[09/09 11:03:22    415s] extractDetailRC Option : -outfile /tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d -maxResLength 200  -extended
[09/09 11:03:22    415s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/09 11:03:22    415s]       RC Corner Indexes            0   
[09/09 11:03:22    415s] Capacitance Scaling Factor   : 1.00000 
[09/09 11:03:22    415s] Coupling Cap. Scaling Factor : 1.00000 
[09/09 11:03:22    415s] Resistance Scaling Factor    : 1.00000 
[09/09 11:03:22    415s] Clock Cap. Scaling Factor    : 1.00000 
[09/09 11:03:22    415s] Clock Res. Scaling Factor    : 1.00000 
[09/09 11:03:22    415s] Shrink Factor                : 1.00000
[09/09 11:03:22    415s] Initializing multi-corner capacitance tables ... 
[09/09 11:03:22    415s] Initializing multi-corner resistance tables ...
[09/09 11:03:22    416s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1350.6M)
[09/09 11:03:22    416s] Creating parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d' for storing RC.
[09/09 11:03:22    416s] Extracted 10.0019% (CPU Time= 0:00:00.4  MEM= 1412.9M)
[09/09 11:03:23    416s] Extracted 20.0018% (CPU Time= 0:00:00.6  MEM= 1412.9M)
[09/09 11:03:23    416s] Extracted 30.0017% (CPU Time= 0:00:00.6  MEM= 1412.9M)
[09/09 11:03:23    416s] Extracted 40.0016% (CPU Time= 0:00:00.7  MEM= 1412.9M)
[09/09 11:03:23    416s] Extracted 50.0015% (CPU Time= 0:00:00.8  MEM= 1412.9M)
[09/09 11:03:23    416s] Extracted 60.0014% (CPU Time= 0:00:00.9  MEM= 1412.9M)
[09/09 11:03:23    416s] Extracted 70.0013% (CPU Time= 0:00:01.0  MEM= 1412.9M)
[09/09 11:03:23    417s] Extracted 80.0012% (CPU Time= 0:00:01.2  MEM= 1412.9M)
[09/09 11:03:23    417s] Extracted 90.0011% (CPU Time= 0:00:01.3  MEM= 1412.9M)
[09/09 11:03:24    417s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 1416.9M)
[09/09 11:03:24    417s] Number of Extracted Resistors     : 153425
[09/09 11:03:24    417s] Number of Extracted Ground Cap.   : 162022
[09/09 11:03:24    417s] Number of Extracted Coupling Cap. : 247936
[09/09 11:03:24    417s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d' for reading.
[09/09 11:03:24    417s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/09 11:03:24    417s]  Corner: standard
[09/09 11:03:24    417s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1384.9M)
[09/09 11:03:24    417s] Creating parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb_Filter.rcdb.d' for storing RC.
[09/09 11:03:24    418s] Closing parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d'. 8601 times net's RC data read were performed.
[09/09 11:03:24    418s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1384.859M)
[09/09 11:03:24    418s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d' for reading.
[09/09 11:03:24    418s] processing rcdb (/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d) for hinst (top) of cell (DLX);
[09/09 11:03:24    418s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1384.859M)
[09/09 11:03:24    418s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:02.0  MEM: 1384.859M)
[09/09 11:03:25    418s] **optDesign ... cpu = 0:01:21, real = 0:01:22, mem = 1020.0M, totSessionCpu=0:06:58 **
[09/09 11:03:25    418s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 11:03:25    418s] Begin IPO call back ...
[09/09 11:03:25    418s] End IPO call back ...
[09/09 11:03:25    418s] #################################################################################
[09/09 11:03:25    418s] # Design Stage: PostRoute
[09/09 11:03:25    418s] # Design Name: DLX
[09/09 11:03:25    418s] # Design Mode: 90nm
[09/09 11:03:25    418s] # Analysis Mode: MMMC OCV 
[09/09 11:03:25    418s] # Parasitics Mode: SPEF/RCDB
[09/09 11:03:25    418s] # Signoff Settings: SI On 
[09/09 11:03:25    418s] #################################################################################
[09/09 11:03:26    419s] AAE_INFO: 1 threads acquired from CTE.
[09/09 11:03:26    419s] Setting infinite Tws ...
[09/09 11:03:26    419s] First Iteration Infinite Tw... 
[09/09 11:03:26    419s] Calculate early delays in OCV mode...
[09/09 11:03:26    419s] Calculate late delays in OCV mode...
[09/09 11:03:26    419s] Topological Sorting (REAL = 0:00:00.0, MEM = 1322.2M, InitMEM = 1322.2M)
[09/09 11:03:26    419s] Start delay calculation (fullDC) (1 T). (MEM=1322.22)
[09/09 11:03:26    419s] Initializing multi-corner capacitance tables ... 
[09/09 11:03:26    419s] Initializing multi-corner resistance tables ...
[09/09 11:03:26    419s] End AAE Lib Interpolated Model. (MEM=1338.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:03:26    419s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d' for reading.
[09/09 11:03:26    419s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1340.5M)
[09/09 11:03:26    419s] AAE_INFO: 1 threads acquired from CTE.
[09/09 11:03:33    426s] Total number of fetched objects 9432
[09/09 11:03:33    426s] AAE_INFO-618: Total number of nets in the design is 9398,  100.0 percent of the nets selected for SI analysis
[09/09 11:03:33    426s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[09/09 11:03:33    426s] End delay calculation. (MEM=1407.27 CPU=0:00:06.7 REAL=0:00:07.0)
[09/09 11:03:33    426s] End delay calculation (fullDC). (MEM=1407.27 CPU=0:00:07.3 REAL=0:00:07.0)
[09/09 11:03:33    426s] *** CDM Built up (cpu=0:00:07.9  real=0:00:08.0  mem= 1407.3M) ***
[09/09 11:03:34    427s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1407.3M)
[09/09 11:03:34    427s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 11:03:34    427s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1407.3M)
[09/09 11:03:34    427s] Starting SI iteration 2
[09/09 11:03:34    427s] AAE_INFO: 1 threads acquired from CTE.
[09/09 11:03:34    427s] Calculate early delays in OCV mode...
[09/09 11:03:34    427s] Calculate late delays in OCV mode...
[09/09 11:03:34    427s] Start delay calculation (fullDC) (1 T). (MEM=1415.32)
[09/09 11:03:34    427s] End AAE Lib Interpolated Model. (MEM=1415.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:03:34    427s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[09/09 11:03:34    427s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 9432. 
[09/09 11:03:34    427s] Total number of fetched objects 9432
[09/09 11:03:34    427s] AAE_INFO-618: Total number of nets in the design is 9398,  0.0 percent of the nets selected for SI analysis
[09/09 11:03:34    427s] End delay calculation. (MEM=1383.31 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 11:03:34    427s] End delay calculation (fullDC). (MEM=1383.31 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 11:03:34    427s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1383.3M) ***
[09/09 11:03:35    428s] *** Done Building Timing Graph (cpu=0:00:10.4 real=0:00:10.0 totSessionCpu=0:07:09 mem=1383.3M)
[09/09 11:03:35    428s] **optDesign ... cpu = 0:01:31, real = 0:01:32, mem = 1056.2M, totSessionCpu=0:07:09 **
[09/09 11:03:35    428s] Executing marking Critical Nets1
[09/09 11:03:35    428s] Footprint XOR2_X1 has at least 2 pins...
[09/09 11:03:35    428s] Footprint XNOR2_X1 has at least 3 pins...
[09/09 11:03:35    428s] Footprint TLAT_X1 has at least 4 pins...
[09/09 11:03:35    428s] Footprint SDFF_X1 has at least 5 pins...
[09/09 11:03:35    428s] *** Number of Vt Cells Partition = 1
[09/09 11:03:35    428s] Running postRoute recovery in postEcoRoute mode
[09/09 11:03:35    428s] **optDesign ... cpu = 0:01:31, real = 0:01:32, mem = 1056.3M, totSessionCpu=0:07:09 **
[09/09 11:03:36    429s]   Timing/DRV Snapshot: (TGT)
[09/09 11:03:36    429s]      Weighted WNS: -0.411
[09/09 11:03:36    429s]       All  PG WNS: -1.190
[09/09 11:03:36    429s]       High PG WNS: -0.325
[09/09 11:03:36    429s]       All  PG TNS: -535.326
[09/09 11:03:36    429s]       High PG TNS: -19.597
[09/09 11:03:36    429s]          Tran DRV: 47
[09/09 11:03:36    429s]           Cap DRV: 137
[09/09 11:03:36    429s]        Fanout DRV: 0
[09/09 11:03:36    429s]            Glitch: 0
[09/09 11:03:36    429s]    Category Slack: { [L, -1.190] [H, -0.325] }
[09/09 11:03:36    429s] 
[09/09 11:03:36    429s] Checking setup slack degradation ...
[09/09 11:03:36    429s] 
[09/09 11:03:36    429s] Recovery Manager:
[09/09 11:03:36    429s]   Low  Effort WNS Jump: 0.001 (REF: -1.189, TGT: -1.190, Threshold: 0.119) - Skip
[09/09 11:03:36    429s]   High Effort WNS Jump: 0.001 (REF: -0.324, TGT: -0.325, Threshold: 0.051) - Skip
[09/09 11:03:36    429s]   Low  Effort TNS Jump: 0.005 (REF: -535.321, TGT: -535.326, Threshold: 100.000) - Skip
[09/09 11:03:36    429s]   High Effort TNS Jump: 0.021 (REF: -19.577, TGT: -19.597, Threshold: 25.000) - Skip
[09/09 11:03:36    429s] 
[09/09 11:03:36    429s] Checking DRV degradation...
[09/09 11:03:36    429s] 
[09/09 11:03:36    429s] Recovery Manager:
[09/09 11:03:36    429s]     Tran DRV degradation : 0 (47 -> 47, Margin 20) - Skip
[09/09 11:03:36    429s]      Cap DRV degradation : 0 (137 -> 137, Margin 20) - Skip
[09/09 11:03:36    429s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[09/09 11:03:36    429s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[09/09 11:03:36    429s] 
[09/09 11:03:36    429s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/09 11:03:36    429s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1318.54M, totSessionCpu=0:07:09).
[09/09 11:03:36    429s] **optDesign ... cpu = 0:01:32, real = 0:01:33, mem = 1056.4M, totSessionCpu=0:07:09 **
[09/09 11:03:36    429s] 
[09/09 11:03:36    429s] Latch borrow mode reset to max_borrow
[09/09 11:03:36    429s] Reported timing to dir ./timingReports
[09/09 11:03:36    429s] **optDesign ... cpu = 0:01:32, real = 0:01:33, mem = 1056.5M, totSessionCpu=0:07:10 **
[09/09 11:03:36    429s] End AAE Lib Interpolated Model. (MEM=1318.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:03:36    429s] Begin: glitch net info
[09/09 11:03:36    429s] glitch slack range: number of glitch nets
[09/09 11:03:36    429s] glitch slack < -0.32 : 0
[09/09 11:03:36    429s] -0.32 < glitch slack < -0.28 : 0
[09/09 11:03:36    429s] -0.28 < glitch slack < -0.24 : 0
[09/09 11:03:36    429s] -0.24 < glitch slack < -0.2 : 0
[09/09 11:03:36    429s] -0.2 < glitch slack < -0.16 : 0
[09/09 11:03:36    429s] -0.16 < glitch slack < -0.12 : 0
[09/09 11:03:36    429s] -0.12 < glitch slack < -0.08 : 0
[09/09 11:03:36    429s] -0.08 < glitch slack < -0.04 : 0
[09/09 11:03:36    429s] -0.04 < glitch slack : 0
[09/09 11:03:36    429s] End: glitch net info
[09/09 11:03:37    430s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.190  | -0.324  | -1.190  |
|           TNS (ns):|-535.383 | -19.597 |-535.383 |
|    Violating Paths:|  1377   |   64    |  1377   |
|          All Paths:|  2782   |  1548   |  1377   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    137 (137)     |   -0.149   |    137 (137)     |
|   max_tran     |    47 (1843)     |   -0.440   |    47 (1843)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.145%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:33, real = 0:01:34, mem = 1058.7M, totSessionCpu=0:07:11 **
[09/09 11:03:37    430s]  ReSet Options after AAE Based Opt flow 
[09/09 11:03:37    430s] Opt: RC extraction mode changed to 'detail'
[09/09 11:03:37    430s] *** Finished optDesign ***
[09/09 11:03:37    430s] 
[09/09 11:03:37    430s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:36 real=  0:01:37)
[09/09 11:03:37    430s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/09 11:03:37    430s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:05.1 real=0:00:05.3)
[09/09 11:03:37    430s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:16.3 real=0:00:17.4)
[09/09 11:03:37    430s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/09 11:03:37    430s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/09 11:03:37    430s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:34.6 real=0:00:34.6)
[09/09 11:03:37    430s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:17.5 real=0:00:17.5)
[09/09 11:03:37    430s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[09/09 11:03:37    430s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:05.5 real=0:00:05.4)
[09/09 11:03:37    430s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:10.4 real=0:00:10.4)
[09/09 11:03:37    430s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/09 11:03:37    430s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[09/09 11:03:37    430s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[09/09 11:03:37    430s] Info: pop threads available for lower-level modules during optimization.
[09/09 11:03:37    430s] Deleting Lib Analyzer.
[09/09 11:03:37    430s] Info: Destroy the CCOpt slew target map.
[09/09 11:03:37    431s] <CMD> optDesign -postRoute -hold
[09/09 11:03:37    431s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/09 11:03:37    431s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[09/09 11:03:37    431s] GigaOpt running with 1 threads.
[09/09 11:03:37    431s] Info: 1 threads available for lower-level modules during optimization.
[09/09 11:03:37    431s] #spOpts: mergeVia=F 
[09/09 11:03:37    431s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[09/09 11:03:37    431s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 11:03:37    431s] #spOpts: mergeVia=F 
[09/09 11:03:38    431s] #spOpts: mergeVia=F 
[09/09 11:03:38    431s] 
[09/09 11:03:38    431s] Creating Lib Analyzer ...
[09/09 11:03:38    431s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[09/09 11:03:38    431s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[09/09 11:03:38    431s] Total number of usable delay cells from Lib Analyzer: 0 ()
[09/09 11:03:38    431s] 
[09/09 11:03:38    431s] Creating Lib Analyzer, finished. 
[09/09 11:03:38    432s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1062.0M, totSessionCpu=0:07:12 **
[09/09 11:03:38    432s] #Created 135 library cell signatures
[09/09 11:03:38    432s] #Created 9398 NETS and 0 SPECIALNETS signatures
[09/09 11:03:38    432s] #Created 24072 instance signatures
[09/09 11:03:38    432s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1062.52 (MB), peak = 1204.00 (MB)
[09/09 11:03:38    432s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1062.58 (MB), peak = 1204.00 (MB)
[09/09 11:03:38    432s] Begin checking placement ... (start mem=1336.6M, init mem=1336.6M)
[09/09 11:03:39    432s] *info: Placed = 24072         
[09/09 11:03:39    432s] *info: Unplaced = 0           
[09/09 11:03:39    432s] Placement Density:100.00%(27138/27138)
[09/09 11:03:39    432s] Placement Density (including fixed std cells):100.00%(27138/27138)
[09/09 11:03:39    432s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.2; mem=1336.6M)
[09/09 11:03:39    432s]  Initial DC engine is -> aae
[09/09 11:03:39    432s]  
[09/09 11:03:39    432s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[09/09 11:03:39    432s]  
[09/09 11:03:39    432s]  
[09/09 11:03:39    432s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[09/09 11:03:39    432s]  
[09/09 11:03:39    432s] Reset EOS DB
[09/09 11:03:39    432s] Ignoring AAE DB Resetting ...
[09/09 11:03:39    432s]  Set Options for AAE Based Opt flow 
[09/09 11:03:39    432s] *** optDesign -postRoute ***
[09/09 11:03:39    432s] DRC Margin: user margin 0.0; extra margin 0
[09/09 11:03:39    432s] Setup Target Slack: user slack 0
[09/09 11:03:39    432s] Hold Target Slack: user slack 0
[09/09 11:03:39    432s] Deleting Cell Server ...
[09/09 11:03:39    432s] Deleting Lib Analyzer.
[09/09 11:03:39    432s] Creating Cell Server ...(0, 0, 0, 0)
[09/09 11:03:39    432s] Summary for sequential cells identification: 
[09/09 11:03:39    432s]   Identified SBFF number: 16
[09/09 11:03:39    432s]   Identified MBFF number: 0
[09/09 11:03:39    432s]   Identified SB Latch number: 0
[09/09 11:03:39    432s]   Identified MB Latch number: 0
[09/09 11:03:39    432s]   Not identified SBFF number: 0
[09/09 11:03:39    432s]   Not identified MBFF number: 0
[09/09 11:03:39    432s]   Not identified SB Latch number: 0
[09/09 11:03:39    432s]   Not identified MB Latch number: 0
[09/09 11:03:39    432s]   Number of sequential cells which are not FFs: 13
[09/09 11:03:39    432s] Creating Cell Server, finished. 
[09/09 11:03:39    432s] 
[09/09 11:03:39    432s] Deleting Cell Server ...
[09/09 11:03:39    432s] ** INFO : this run is activating 'postRoute' automaton
[09/09 11:03:39    432s] Closing parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d'. 8582 times net's RC data read were performed.
[09/09 11:03:39    432s] Extraction called for design 'DLX' of instances=24072 and nets=9398 using extraction engine 'postRoute' at effort level 'low' .
[09/09 11:03:39    432s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/09 11:03:39    432s] Type 'man IMPEXT-3530' for more detail.
[09/09 11:03:39    432s] PostRoute (effortLevel low) RC Extraction called for design DLX.
[09/09 11:03:39    432s] RC Extraction called in multi-corner(1) mode.
[09/09 11:03:39    432s] Process corner(s) are loaded.
[09/09 11:03:39    432s]  Corner: standard
[09/09 11:03:39    432s] extractDetailRC Option : -outfile /tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d -maxResLength 200  -extended
[09/09 11:03:39    432s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/09 11:03:39    432s]       RC Corner Indexes            0   
[09/09 11:03:39    432s] Capacitance Scaling Factor   : 1.00000 
[09/09 11:03:39    432s] Coupling Cap. Scaling Factor : 1.00000 
[09/09 11:03:39    432s] Resistance Scaling Factor    : 1.00000 
[09/09 11:03:39    432s] Clock Cap. Scaling Factor    : 1.00000 
[09/09 11:03:39    432s] Clock Res. Scaling Factor    : 1.00000 
[09/09 11:03:39    432s] Shrink Factor                : 1.00000
[09/09 11:03:39    432s] Initializing multi-corner capacitance tables ... 
[09/09 11:03:39    432s] Initializing multi-corner resistance tables ...
[09/09 11:03:39    432s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1328.5M)
[09/09 11:03:39    432s] Creating parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d' for storing RC.
[09/09 11:03:39    433s] Extracted 10.0019% (CPU Time= 0:00:00.4  MEM= 1398.9M)
[09/09 11:03:39    433s] Extracted 20.0018% (CPU Time= 0:00:00.5  MEM= 1398.9M)
[09/09 11:03:39    433s] Extracted 30.0017% (CPU Time= 0:00:00.6  MEM= 1398.9M)
[09/09 11:03:40    433s] Extracted 40.0016% (CPU Time= 0:00:00.7  MEM= 1398.9M)
[09/09 11:03:40    433s] Extracted 50.0015% (CPU Time= 0:00:00.8  MEM= 1398.9M)
[09/09 11:03:40    433s] Extracted 60.0014% (CPU Time= 0:00:00.9  MEM= 1398.9M)
[09/09 11:03:40    433s] Extracted 70.0013% (CPU Time= 0:00:01.0  MEM= 1398.9M)
[09/09 11:03:40    433s] Extracted 80.0012% (CPU Time= 0:00:01.2  MEM= 1398.9M)
[09/09 11:03:40    434s] Extracted 90.0011% (CPU Time= 0:00:01.4  MEM= 1398.9M)
[09/09 11:03:41    434s] Extracted 100% (CPU Time= 0:00:01.9  MEM= 1402.9M)
[09/09 11:03:41    434s] Number of Extracted Resistors     : 153425
[09/09 11:03:41    434s] Number of Extracted Ground Cap.   : 162022
[09/09 11:03:41    434s] Number of Extracted Coupling Cap. : 247936
[09/09 11:03:41    434s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d' for reading.
[09/09 11:03:41    434s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/09 11:03:41    434s]  Corner: standard
[09/09 11:03:41    434s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1378.8M)
[09/09 11:03:41    434s] Creating parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb_Filter.rcdb.d' for storing RC.
[09/09 11:03:41    434s] Closing parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d'. 8601 times net's RC data read were performed.
[09/09 11:03:41    435s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1378.836M)
[09/09 11:03:41    435s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d' for reading.
[09/09 11:03:41    435s] processing rcdb (/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d) for hinst (top) of cell (DLX);
[09/09 11:03:41    435s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1378.836M)
[09/09 11:03:41    435s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.6  Real Time: 0:00:02.0  MEM: 1378.836M)
[09/09 11:03:42    435s] Unfixed 0 ViaPillar Nets
[09/09 11:03:42    435s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[09/09 11:03:42    435s] *info: All cells identified as Buffer and Delay cells:
[09/09 11:03:42    435s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[09/09 11:03:42    435s] *info: ------------------------------------------------------------------
[09/09 11:03:42    435s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[09/09 11:03:42    435s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[09/09 11:03:42    435s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[09/09 11:03:42    435s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[09/09 11:03:42    435s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[09/09 11:03:42    435s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[09/09 11:03:42    435s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[09/09 11:03:42    435s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[09/09 11:03:42    435s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[09/09 11:03:42    435s] Unfixed 0 ViaPillar Nets
[09/09 11:03:42    435s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[09/09 11:03:42    435s] GigaOpt Hold Optimizer is used
[09/09 11:03:42    435s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d' for reading.
[09/09 11:03:42    435s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1356.5M)
[09/09 11:03:42    435s] Initializing multi-corner capacitance tables ... 
[09/09 11:03:42    435s] Initializing multi-corner resistance tables ...
[09/09 11:03:42    435s] End AAE Lib Interpolated Model. (MEM=1356.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:03:42    435s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:15 mem=1356.5M ***
[09/09 11:03:43    436s] 
[09/09 11:03:43    436s] Creating Lib Analyzer ...
[09/09 11:03:43    436s] Creating Cell Server ...(0, 0, 0, 0)
[09/09 11:03:43    436s] Summary for sequential cells identification: 
[09/09 11:03:43    436s]   Identified SBFF number: 16
[09/09 11:03:43    436s]   Identified MBFF number: 0
[09/09 11:03:43    436s]   Identified SB Latch number: 0
[09/09 11:03:43    436s]   Identified MB Latch number: 0
[09/09 11:03:43    436s]   Not identified SBFF number: 0
[09/09 11:03:43    436s]   Not identified MBFF number: 0
[09/09 11:03:43    436s]   Not identified SB Latch number: 0
[09/09 11:03:43    436s]   Not identified MB Latch number: 0
[09/09 11:03:43    436s]   Number of sequential cells which are not FFs: 13
[09/09 11:03:43    436s] Creating Cell Server, finished. 
[09/09 11:03:43    436s] 
[09/09 11:03:43    436s] 
[09/09 11:03:43    436s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[09/09 11:03:43    436s]   
[09/09 11:03:43    436s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[09/09 11:03:43    436s]   Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[09/09 11:03:43    436s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[09/09 11:03:43    436s] Total number of usable delay cells from Lib Analyzer: 0 ()
[09/09 11:03:43    436s] 
[09/09 11:03:43    437s] Creating Lib Analyzer, finished. 
[09/09 11:03:43    437s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[09/09 11:03:43    437s] *info: Run optDesign holdfix with 1 thread.
[09/09 11:03:43    437s] Effort level <high> specified for reg2reg path_group
[09/09 11:03:44    437s] End AAE Lib Interpolated Model. (MEM=1568.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:03:44    437s] **INFO: Starting Blocking QThread with 1 CPU
[09/09 11:03:44    437s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[09/09 11:03:44    437s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 11:03:44    437s] Begin IPO call back ...
[09/09 11:03:44    437s] End IPO call back ...
[09/09 11:03:44    437s] #################################################################################
[09/09 11:03:44    437s] # Design Stage: PostRoute
[09/09 11:03:44    437s] # Design Name: DLX
[09/09 11:03:44    437s] # Design Mode: 90nm
[09/09 11:03:44    437s] # Analysis Mode: MMMC OCV 
[09/09 11:03:44    437s] # Parasitics Mode: SPEF/RCDB
[09/09 11:03:44    437s] # Signoff Settings: SI On 
[09/09 11:03:44    437s] #################################################################################
[09/09 11:03:44    437s] AAE_INFO: 1 threads acquired from CTE.
[09/09 11:03:44    437s] Setting infinite Tws ...
[09/09 11:03:44    437s] First Iteration Infinite Tw... 
[09/09 11:03:44    437s] Calculate late delays in OCV mode...
[09/09 11:03:44    437s] Calculate early delays in OCV mode...
[09/09 11:03:44    437s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[09/09 11:03:44    437s] Start delay calculation (fullDC) (1 T). (MEM=0)
[09/09 11:03:44    437s] End AAE Lib Interpolated Model. (MEM=15.0352 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:03:44    437s] Total number of fetched objects 9432
[09/09 11:03:44    437s] AAE_INFO-618: Total number of nets in the design is 9398,  100.0 percent of the nets selected for SI analysis
[09/09 11:03:44    437s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[09/09 11:03:44    437s] End delay calculation. (MEM=0 CPU=0:00:06.6 REAL=0:00:06.0)
[09/09 11:03:44    437s] End delay calculation (fullDC). (MEM=0 CPU=0:00:07.1 REAL=0:00:07.0)
[09/09 11:03:44    437s] *** CDM Built up (cpu=0:00:07.2  real=0:00:07.0  mem= 0.0M) ***
[09/09 11:03:44    437s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[09/09 11:03:44    437s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 11:03:44    437s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[09/09 11:03:44    437s] 
[09/09 11:03:44    437s] Executing IPO callback for view pruning ..
[09/09 11:03:44    437s] Starting SI iteration 2
[09/09 11:03:44    437s] AAE_INFO: 1 threads acquired from CTE.
[09/09 11:03:44    437s] Calculate late delays in OCV mode...
[09/09 11:03:44    437s] Calculate early delays in OCV mode...
[09/09 11:03:44    437s] Start delay calculation (fullDC) (1 T). (MEM=0)
[09/09 11:03:44    437s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:03:44    437s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[09/09 11:03:44    437s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
[09/09 11:03:44    437s] Total number of fetched objects 9432
[09/09 11:03:44    437s] AAE_INFO-618: Total number of nets in the design is 9398,  0.0 percent of the nets selected for SI analysis
[09/09 11:03:44    437s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 11:03:44    437s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 11:03:44    437s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[09/09 11:03:44    437s] *** Done Building Timing Graph (cpu=0:00:09.3 real=0:00:10.0 totSessionCpu=0:00:15.1 mem=0.0M)
[09/09 11:03:44    437s] 
[09/09 11:03:44    437s] Active hold views:
[09/09 11:03:44    437s]  default
[09/09 11:03:44    437s]   Dominating endpoints: 0
[09/09 11:03:44    437s]   Dominating TNS: -0.000
[09/09 11:03:44    437s] 
[09/09 11:03:44    437s] Done building cte hold timing graph (fixHold) cpu=0:00:10.1 real=0:00:10.0 totSessionCpu=0:00:15.1 mem=0.0M ***
[09/09 11:03:44    437s] Done building hold timer [853 node(s), 931 edge(s), 1 view(s)] (fixHold) cpu=0:00:10.6 real=0:00:10.0 totSessionCpu=0:00:15.6 mem=0.0M ***
[09/09 11:03:44    437s] Timing Data dump into file /tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/coe_eosdata_X79VWr/default.twf, for view: default 
[09/09 11:03:44    437s] 	 Dumping view 0 default 
[09/09 11:03:54    447s]  
_______________________________________________________________________
[09/09 11:03:55    447s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 11:03:55    447s] Begin IPO call back ...
[09/09 11:03:55    447s] End IPO call back ...
[09/09 11:03:55    448s] #################################################################################
[09/09 11:03:55    448s] # Design Stage: PostRoute
[09/09 11:03:55    448s] # Design Name: DLX
[09/09 11:03:55    448s] # Design Mode: 90nm
[09/09 11:03:55    448s] # Analysis Mode: MMMC OCV 
[09/09 11:03:55    448s] # Parasitics Mode: SPEF/RCDB
[09/09 11:03:55    448s] # Signoff Settings: SI On 
[09/09 11:03:55    448s] #################################################################################
[09/09 11:03:55    448s] AAE_INFO: 1 threads acquired from CTE.
[09/09 11:03:55    448s] Setting infinite Tws ...
[09/09 11:03:55    448s] First Iteration Infinite Tw... 
[09/09 11:03:55    448s] Calculate early delays in OCV mode...
[09/09 11:03:55    448s] Calculate late delays in OCV mode...
[09/09 11:03:55    448s] Topological Sorting (REAL = 0:00:00.0, MEM = 1566.7M, InitMEM = 1566.7M)
[09/09 11:03:55    448s] Start delay calculation (fullDC) (1 T). (MEM=1566.75)
[09/09 11:03:56    448s] End AAE Lib Interpolated Model. (MEM=1583.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:04:03    455s] Total number of fetched objects 9432
[09/09 11:04:03    455s] AAE_INFO-618: Total number of nets in the design is 9398,  100.0 percent of the nets selected for SI analysis
[09/09 11:04:03    455s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[09/09 11:04:03    455s] End delay calculation. (MEM=1656.27 CPU=0:00:06.9 REAL=0:00:07.0)
[09/09 11:04:03    455s] End delay calculation (fullDC). (MEM=1656.27 CPU=0:00:07.3 REAL=0:00:08.0)
[09/09 11:04:03    455s] *** CDM Built up (cpu=0:00:07.5  real=0:00:08.0  mem= 1656.3M) ***
[09/09 11:04:03    456s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1656.3M)
[09/09 11:04:03    456s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 11:04:03    456s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1656.3M)
[09/09 11:04:03    456s] 
[09/09 11:04:03    456s] Executing IPO callback for view pruning ..
[09/09 11:04:03    456s] Starting SI iteration 2
[09/09 11:04:04    456s] AAE_INFO: 1 threads acquired from CTE.
[09/09 11:04:04    456s] Calculate early delays in OCV mode...
[09/09 11:04:04    456s] Calculate late delays in OCV mode...
[09/09 11:04:04    456s] Start delay calculation (fullDC) (1 T). (MEM=1664.31)
[09/09 11:04:04    456s] End AAE Lib Interpolated Model. (MEM=1664.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:04:04    456s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[09/09 11:04:04    456s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 9432. 
[09/09 11:04:04    456s] Total number of fetched objects 9432
[09/09 11:04:04    456s] AAE_INFO-618: Total number of nets in the design is 9398,  0.0 percent of the nets selected for SI analysis
[09/09 11:04:04    456s] End delay calculation. (MEM=1632.31 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 11:04:04    456s] End delay calculation (fullDC). (MEM=1632.31 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 11:04:04    456s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1632.3M) ***
[09/09 11:04:04    457s] *** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:09.0 totSessionCpu=0:07:37 mem=1632.3M)
[09/09 11:04:04    457s] Done building cte setup timing graph (fixHold) cpu=0:00:21.9 real=0:00:22.0 totSessionCpu=0:07:37 mem=1632.3M ***
[09/09 11:04:05    457s] Setting latch borrow mode to budget during optimization.
[09/09 11:04:06    458s] *info: category slack lower bound [L -1189.8] default
[09/09 11:04:06    458s] *info: category slack lower bound [H -324.5] reg2reg 
[09/09 11:04:06    458s] --------------------------------------------------- 
[09/09 11:04:06    458s]    Setup Violation Summary with Target Slack (0.000 ns)
[09/09 11:04:06    458s] --------------------------------------------------- 
[09/09 11:04:06    458s]          WNS    reg2regWNS
[09/09 11:04:06    458s]    -1.190 ns     -0.325 ns
[09/09 11:04:06    458s] --------------------------------------------------- 
[09/09 11:04:06    458s]   Timing Snapshot: (REF)
[09/09 11:04:06    458s]      Weighted WNS: -0.411
[09/09 11:04:06    458s]       All  PG WNS: -1.190
[09/09 11:04:06    458s]       High PG WNS: -0.325
[09/09 11:04:06    458s]       All  PG TNS: -535.326
[09/09 11:04:06    458s]       High PG TNS: -19.597
[09/09 11:04:06    458s]    Category Slack: { [L, -1.190] [H, -0.325] }
[09/09 11:04:06    458s] 
[09/09 11:04:06    458s] Restoring autoHoldViews:  default
[09/09 11:04:06    458s] Loading timing data from /tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/coe_eosdata_X79VWr/default.twf 
[09/09 11:04:06    458s] 	 Loading view 0 default 
[09/09 11:04:06    458s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.190  | -0.324  | -1.190  |
|           TNS (ns):|-535.383 | -19.597 |-535.383 |
|    Violating Paths:|  1377   |   64    |  1377   |
|          All Paths:|  2782   |  1548   |  1377   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.154  | -0.154  |  0.711  |
|           TNS (ns):| -17.219 | -17.219 |  0.000  |
|    Violating Paths:|   143   |   143   |    0    |
|          All Paths:|  2782   |  1548   |  1377   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    137 (137)     |   -0.149   |    137 (137)     |
|   max_tran     |    47 (1843)     |   -0.440   |    47 (1843)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.145%
       (100.000% with Fillers)
------------------------------------------------------------
Deleting Cell Server ...
[09/09 11:04:06    458s] Deleting Lib Analyzer.
[09/09 11:04:06    458s] Creating Cell Server ...(0, 0, 0, 0)
[09/09 11:04:06    458s] Summary for sequential cells identification: 
[09/09 11:04:06    458s]   Identified SBFF number: 16
[09/09 11:04:06    458s]   Identified MBFF number: 0
[09/09 11:04:06    458s]   Identified SB Latch number: 0
[09/09 11:04:06    458s]   Identified MB Latch number: 0
[09/09 11:04:06    458s]   Not identified SBFF number: 0
[09/09 11:04:06    458s]   Not identified MBFF number: 0
[09/09 11:04:06    458s]   Not identified SB Latch number: 0
[09/09 11:04:06    458s]   Not identified MB Latch number: 0
[09/09 11:04:06    458s]   Number of sequential cells which are not FFs: 13
[09/09 11:04:06    458s] Creating Cell Server, finished. 
[09/09 11:04:06    458s] 
[09/09 11:04:06    458s] Deleting Cell Server ...
[09/09 11:04:06    458s] 
[09/09 11:04:06    458s] Creating Lib Analyzer ...
[09/09 11:04:06    458s] Creating Cell Server ...(0, 0, 0, 0)
[09/09 11:04:06    458s] Summary for sequential cells identification: 
[09/09 11:04:06    458s]   Identified SBFF number: 16
[09/09 11:04:06    458s]   Identified MBFF number: 0
[09/09 11:04:06    458s]   Identified SB Latch number: 0
[09/09 11:04:06    458s]   Identified MB Latch number: 0
[09/09 11:04:06    458s]   Not identified SBFF number: 0
[09/09 11:04:06    458s]   Not identified MBFF number: 0
[09/09 11:04:06    458s]   Not identified SB Latch number: 0
[09/09 11:04:06    458s]   Not identified MB Latch number: 0
[09/09 11:04:06    458s]   Number of sequential cells which are not FFs: 13
[09/09 11:04:06    458s] Creating Cell Server, finished. 
[09/09 11:04:06    458s] 
[09/09 11:04:06    458s] 
[09/09 11:04:06    458s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[09/09 11:04:06    458s]   
[09/09 11:04:06    458s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[09/09 11:04:06    458s]   Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[09/09 11:04:06    458s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[09/09 11:04:06    458s] Total number of usable delay cells from Lib Analyzer: 0 ()
[09/09 11:04:06    458s] 
[09/09 11:04:07    459s] Creating Lib Analyzer, finished. 
[09/09 11:04:07    459s] 
[09/09 11:04:07    459s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[09/09 11:04:07    459s] *Info: worst delay setup view: default
[09/09 11:04:07    459s] Footprint list for hold buffering (delay unit: ps)
[09/09 11:04:07    459s] =================================================================
[09/09 11:04:07    459s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[09/09 11:04:07    459s] ------------------------------------------------------------------
[09/09 11:04:07    459s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[09/09 11:04:07    459s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[09/09 11:04:07    459s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[09/09 11:04:07    459s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[09/09 11:04:07    459s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[09/09 11:04:07    459s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[09/09 11:04:07    459s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[09/09 11:04:07    459s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[09/09 11:04:07    459s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[09/09 11:04:07    459s] =================================================================
[09/09 11:04:07    459s] **optDesign ... cpu = 0:00:27, real = 0:00:29, mem = 1152.8M, totSessionCpu=0:07:39 **
[09/09 11:04:07    459s] Info: 0 don't touch net , 64 undriven nets excluded from IPO operation.
[09/09 11:04:07    459s] Info: 1 clock net  excluded from IPO operation.
[09/09 11:04:07    459s] --------------------------------------------------- 
[09/09 11:04:07    459s]    Hold Timing Summary  - Initial 
[09/09 11:04:07    459s] --------------------------------------------------- 
[09/09 11:04:07    459s]  Target slack: 0.000 ns
[09/09 11:04:07    459s] View: default 
[09/09 11:04:07    459s] 	WNS: -0.154 
[09/09 11:04:07    459s] 	TNS: -17.218 
[09/09 11:04:07    459s] 	VP: 143 
[09/09 11:04:07    459s] 	Worst hold path end point: DP/FetchStage/IR/DOUT_reg_12_/RN 
[09/09 11:04:07    459s] --------------------------------------------------- 
[09/09 11:04:07    459s]    Setup Timing Summary  - Initial 
[09/09 11:04:07    459s] --------------------------------------------------- 
[09/09 11:04:07    459s]  Target slack: 0.000 ns
[09/09 11:04:07    459s] View: default 
[09/09 11:04:07    459s] 	WNS: -1.190 
[09/09 11:04:07    459s] 	TNS: -535.326 
[09/09 11:04:07    459s] 	VP: 1377 
[09/09 11:04:07    459s] 	Worst setup path end point:DP/FetchStage/PC_reg/DOUT_reg_28_/RN 
[09/09 11:04:07    459s] --------------------------------------------------- 
[09/09 11:04:07    459s] PhyDesignGrid: maxLocalDensity 0.98
[09/09 11:04:07    459s] ### Creating PhyDesignMc. totSessionCpu=0:07:40 mem=1568.4M
[09/09 11:04:07    459s] #spOpts: mergeVia=F 
[09/09 11:04:07    459s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:40 mem=1568.4M
[09/09 11:04:07    459s] 
[09/09 11:04:07    459s] *** Starting Core Fixing (fixHold) cpu=0:00:24.4 real=0:00:25.0 totSessionCpu=0:07:40 mem=1568.4M density=100.000% ***
[09/09 11:04:07    459s] Optimizer Target Slack 0.000 StdDelay is 0.010  
[09/09 11:04:07    460s] 
[09/09 11:04:07    460s] Phase I ......
[09/09 11:04:07    460s] *info: Multithread Hold Batch Commit is enabled
[09/09 11:04:07    460s] *info: Levelized Batch Commit is enabled
[09/09 11:04:07    460s] Executing transform: ECO Safe Resize
[09/09 11:04:07    460s] +-----------------------------------------------------------------------------------------------+
[09/09 11:04:07    460s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[09/09 11:04:07    460s] +-----------------------------------------------------------------------------------------------+
[09/09 11:04:07    460s] Worst hold path end point:
[09/09 11:04:07    460s]   DP/FetchStage/IR/DOUT_reg_12_/RN
[09/09 11:04:07    460s]     net: DP/FetchStage/sig_RST (nrTerm=65)
[09/09 11:04:07    460s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[09/09 11:04:07    460s] |   0|  -0.154|   -17.22|     143|          0|       0(     0)|   100.00%|   0:00:25.0|  1568.4M|
[09/09 11:04:07    460s] +-----------------------------------------------------------------------------------------------+
[09/09 11:04:07    460s] Executing transform: AddBuffer + LegalResize
[09/09 11:04:07    460s] +-----------------------------------------------------------------------------------------------+
[09/09 11:04:07    460s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[09/09 11:04:07    460s] +-----------------------------------------------------------------------------------------------+
[09/09 11:04:07    460s] Worst hold path end point:
[09/09 11:04:07    460s]   DP/FetchStage/IR/DOUT_reg_12_/RN
[09/09 11:04:07    460s]     net: DP/FetchStage/sig_RST (nrTerm=65)
[09/09 11:04:07    460s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[09/09 11:04:07    460s] |   0|  -0.154|   -17.22|     143|          0|       0(     0)|   100.00%|   0:00:25.0|  1568.4M|
[09/09 11:04:07    460s] +-----------------------------------------------------------------------------------------------+
[09/09 11:04:07    460s] --------------------------------------------------- 
[09/09 11:04:07    460s]    Hold Timing Summary  - Phase I 
[09/09 11:04:07    460s] --------------------------------------------------- 
[09/09 11:04:07    460s]  Target slack: 0.000 ns
[09/09 11:04:07    460s] View: default 
[09/09 11:04:07    460s] 	WNS: -0.154 
[09/09 11:04:07    460s] 	TNS: -17.218 
[09/09 11:04:07    460s] 	VP: 143 
[09/09 11:04:07    460s] 	Worst hold path end point: DP/FetchStage/IR/DOUT_reg_12_/RN 
[09/09 11:04:07    460s] --------------------------------------------------- 
[09/09 11:04:07    460s]    Setup Timing Summary  - Phase I 
[09/09 11:04:07    460s] --------------------------------------------------- 
[09/09 11:04:07    460s]  Target slack: 0.000 ns
[09/09 11:04:07    460s] View: default 
[09/09 11:04:07    460s] 	WNS: -1.190 
[09/09 11:04:07    460s] 	TNS: -535.326 
[09/09 11:04:07    460s] 	VP: 1377 
[09/09 11:04:07    460s] 	Worst setup path end point:DP/FetchStage/PC_reg/DOUT_reg_28_/RN 
[09/09 11:04:07    460s] --------------------------------------------------- 
[09/09 11:04:07    460s] 
[09/09 11:04:07    460s] 
[09/09 11:04:07    460s] =======================================================================
[09/09 11:04:07    460s]                 Reasons for remaining hold violations
[09/09 11:04:07    460s] =======================================================================
[09/09 11:04:07    460s] *info: Total 3 net(s) have violated hold timing slacks.
[09/09 11:04:07    460s] 
[09/09 11:04:07    460s] Buffering failure reasons
[09/09 11:04:07    460s] ------------------------------------------------
[09/09 11:04:07    460s] *info:     3 net(s): Could not be fixed because of internal reason: UnknownReason.
[09/09 11:04:07    460s] 
[09/09 11:04:07    460s] Resizing failure reasons
[09/09 11:04:07    460s] ------------------------------------------------
[09/09 11:04:07    460s] *info:     3 net(s): Could not be fixed because of internal reason: UnknownReason.
[09/09 11:04:07    460s] 
[09/09 11:04:07    460s] 
[09/09 11:04:07    460s] *** Finished Core Fixing (fixHold) cpu=0:00:24.7 real=0:00:25.0 totSessionCpu=0:07:40 mem=1568.4M density=100.000% ***
[09/09 11:04:07    460s] 
[09/09 11:04:07    460s] 
[09/09 11:04:07    460s] *** Finish Post Route Hold Fixing (cpu=0:00:24.7 real=0:00:25.0 totSessionCpu=0:07:40 mem=1568.4M density=100.000%) ***
[09/09 11:04:07    460s] Latch borrow mode reset to max_borrow
[09/09 11:04:08    460s] Reported timing to dir ./timingReports
[09/09 11:04:08    460s] **optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 1155.0M, totSessionCpu=0:07:41 **
[09/09 11:04:08    460s] End AAE Lib Interpolated Model. (MEM=1434.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:04:08    460s] Begin: glitch net info
[09/09 11:04:08    460s] glitch slack range: number of glitch nets
[09/09 11:04:08    460s] glitch slack < -0.32 : 0
[09/09 11:04:08    460s] -0.32 < glitch slack < -0.28 : 0
[09/09 11:04:08    460s] -0.28 < glitch slack < -0.24 : 0
[09/09 11:04:08    460s] -0.24 < glitch slack < -0.2 : 0
[09/09 11:04:08    460s] -0.2 < glitch slack < -0.16 : 0
[09/09 11:04:08    460s] -0.16 < glitch slack < -0.12 : 0
[09/09 11:04:08    460s] -0.12 < glitch slack < -0.08 : 0
[09/09 11:04:08    460s] -0.08 < glitch slack < -0.04 : 0
[09/09 11:04:08    460s] -0.04 < glitch slack : 0
[09/09 11:04:08    460s] End: glitch net info
[09/09 11:04:08    460s] End AAE Lib Interpolated Model. (MEM=1492.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:04:08    460s] **INFO: Starting Blocking QThread with 1 CPU
[09/09 11:04:08    460s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[09/09 11:04:08    460s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 11:04:08    460s] Begin IPO call back ...
[09/09 11:04:08    460s] End IPO call back ...
[09/09 11:04:08    460s] #################################################################################
[09/09 11:04:08    460s] # Design Stage: PostRoute
[09/09 11:04:08    460s] # Design Name: DLX
[09/09 11:04:08    460s] # Design Mode: 90nm
[09/09 11:04:08    460s] # Analysis Mode: MMMC OCV 
[09/09 11:04:08    460s] # Parasitics Mode: SPEF/RCDB
[09/09 11:04:08    460s] # Signoff Settings: SI On 
[09/09 11:04:08    460s] #################################################################################
[09/09 11:04:08    460s] AAE_INFO: 1 threads acquired from CTE.
[09/09 11:04:08    460s] Setting infinite Tws ...
[09/09 11:04:08    460s] First Iteration Infinite Tw... 
[09/09 11:04:08    460s] Calculate late delays in OCV mode...
[09/09 11:04:08    460s] Calculate early delays in OCV mode...
[09/09 11:04:08    460s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[09/09 11:04:08    460s] Start delay calculation (fullDC) (1 T). (MEM=0)
[09/09 11:04:08    460s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:04:08    460s] Total number of fetched objects 9432
[09/09 11:04:08    460s] AAE_INFO-618: Total number of nets in the design is 9398,  100.0 percent of the nets selected for SI analysis
[09/09 11:04:08    460s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[09/09 11:04:08    460s] End delay calculation. (MEM=0 CPU=0:00:06.5 REAL=0:00:07.0)
[09/09 11:04:08    460s] End delay calculation (fullDC). (MEM=0 CPU=0:00:07.0 REAL=0:00:07.0)
[09/09 11:04:08    460s] *** CDM Built up (cpu=0:00:07.2  real=0:00:07.0  mem= 0.0M) ***
[09/09 11:04:08    460s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[09/09 11:04:08    460s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 11:04:08    460s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[09/09 11:04:08    460s] Starting SI iteration 2
[09/09 11:04:08    460s] AAE_INFO: 1 threads acquired from CTE.
[09/09 11:04:08    460s] Calculate late delays in OCV mode...
[09/09 11:04:08    460s] Calculate early delays in OCV mode...
[09/09 11:04:08    460s] Start delay calculation (fullDC) (1 T). (MEM=0)
[09/09 11:04:08    460s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:04:08    460s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[09/09 11:04:08    460s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
[09/09 11:04:08    460s] Total number of fetched objects 9432
[09/09 11:04:08    460s] AAE_INFO-618: Total number of nets in the design is 9398,  0.0 percent of the nets selected for SI analysis
[09/09 11:04:08    460s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 11:04:08    460s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 11:04:08    460s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
[09/09 11:04:08    460s] *** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:09.0 totSessionCpu=0:00:25.3 mem=0.0M)
[09/09 11:04:19    470s]  
_______________________________________________________________________
[09/09 11:04:20    471s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.190  | -0.324  | -1.190  |
|           TNS (ns):|-535.383 | -19.597 |-535.383 |
|    Violating Paths:|  1377   |   64    |  1377   |
|          All Paths:|  2782   |  1548   |  1377   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.154  | -0.154  |  0.711  |
|           TNS (ns):| -17.219 | -17.219 |  0.000  |
|    Violating Paths:|   143   |   143   |    0    |
|          All Paths:|  2782   |  1548   |  1377   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    137 (137)     |   -0.149   |    137 (137)     |
|   max_tran     |    47 (1843)     |   -0.440   |    47 (1843)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.145%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:11.1, REAL=0:00:12.0, MEM=1436.9M
[09/09 11:04:20    471s] **optDesign ... cpu = 0:00:40, real = 0:00:42, mem = 1144.4M, totSessionCpu=0:07:52 **
[09/09 11:04:20    471s]  ReSet Options after AAE Based Opt flow 
[09/09 11:04:20    471s] *** Finished optDesign ***
[09/09 11:04:20    471s] 
[09/09 11:04:20    471s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:41.1 real=0:00:42.6)
[09/09 11:04:20    471s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/09 11:04:20    471s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:02.8 real=0:00:02.9)
[09/09 11:04:20    471s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/09 11:04:20    471s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:25.4 real=0:00:26.3)
[09/09 11:04:20    471s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[09/09 11:04:20    471s] Info: pop threads available for lower-level modules during optimization.
[09/09 11:04:20    471s] Deleting Lib Analyzer.
[09/09 11:04:20    471s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d' for reading.
[09/09 11:04:20    471s] Closing parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_sBt5fx.rcdb.d'. 8582 times net's RC data read were performed.
[09/09 11:04:20    471s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1434.9M)
[09/09 11:04:20    472s] Info: Destroy the CCOpt slew target map.
[09/09 11:05:44    486s] <CMD> saveDesign DLX_routed
[09/09 11:05:44    486s] The in-memory database contained RC information but was not saved. To save 
[09/09 11:05:44    486s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[09/09 11:05:44    486s] so it should only be saved when it is really desired.
[09/09 11:05:44    486s] #% Begin save design ... (date=09/09 11:05:44, mem=1143.6M)
[09/09 11:05:44    486s] % Begin Save netlist data ... (date=09/09 11:05:44, mem=1144.2M)
[09/09 11:05:44    486s] Writing Binary DB to DLX_routed.dat/DLX.v.bin in single-threaded mode...
[09/09 11:05:44    486s] % End Save netlist data ... (date=09/09 11:05:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1144.5M, current mem=1144.5M)
[09/09 11:05:44    486s] % Begin Save AAE data ... (date=09/09 11:05:44, mem=1144.5M)
[09/09 11:05:44    486s] Saving AAE Data ...
[09/09 11:05:44    486s] % End Save AAE data ... (date=09/09 11:05:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1144.5M, current mem=1144.5M)
[09/09 11:05:44    486s] % Begin Save clock tree data ... (date=09/09 11:05:44, mem=1144.6M)
[09/09 11:05:44    486s] % End Save clock tree data ... (date=09/09 11:05:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1144.7M, current mem=1144.7M)
[09/09 11:05:44    486s] Saving preference file DLX_routed.dat/gui.pref.tcl ...
[09/09 11:05:44    486s] Saving mode setting ...
[09/09 11:05:44    486s] Saving global file ...
[09/09 11:05:44    487s] % Begin Save floorplan data ... (date=09/09 11:05:44, mem=1145.3M)
[09/09 11:05:44    487s] Saving floorplan file ...
[09/09 11:05:44    487s] % End Save floorplan data ... (date=09/09 11:05:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1145.3M, current mem=1145.3M)
[09/09 11:05:44    487s] Saving Drc markers ...
[09/09 11:05:44    487s] ... No Drc file written since there is no markers found.
[09/09 11:05:44    487s] % Begin Save placement data ... (date=09/09 11:05:44, mem=1145.3M)
[09/09 11:05:44    487s] ** Saving stdCellPlacement_binary (version# 1) ...
[09/09 11:05:44    487s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1434.9M) ***
[09/09 11:05:44    487s] % End Save placement data ... (date=09/09 11:05:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1145.4M, current mem=1145.4M)
[09/09 11:05:44    487s] % Begin Save routing data ... (date=09/09 11:05:44, mem=1145.4M)
[09/09 11:05:44    487s] Saving route file ...
[09/09 11:05:45    487s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1434.9M) ***
[09/09 11:05:45    487s] % End Save routing data ... (date=09/09 11:05:45, total cpu=0:00:00.3, real=0:00:01.0, peak res=1146.2M, current mem=1146.2M)
[09/09 11:05:45    487s] Saving property file DLX_routed.dat/DLX.prop
[09/09 11:05:45    487s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1434.9M) ***
[09/09 11:05:45    487s] #Saving pin access info...
[09/09 11:05:45    487s] #
[09/09 11:05:45    487s] % Begin Save power constraints data ... (date=09/09 11:05:45, mem=1148.4M)
[09/09 11:05:45    487s] % End Save power constraints data ... (date=09/09 11:05:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1148.5M, current mem=1148.5M)
[09/09 11:05:46    487s] Generated self-contained design DLX_routed.dat
[09/09 11:05:46    487s] #% End save design ... (date=09/09 11:05:46, total cpu=0:00:01.1, real=0:00:02.0, peak res=1148.5M, current mem=1065.6M)
[09/09 11:05:46    487s] *** Message Summary: 0 warning(s), 0 error(s)
[09/09 11:05:46    487s] 
[09/09 11:07:08    501s] <CMD> win
[09/09 11:07:09    501s] XWindow dump put in file DLX_screen_dump
[09/09 11:08:54    517s] <CMD> reset_parasitics
[09/09 11:08:54    517s] Performing RC Extraction ...
[09/09 11:08:54    517s] <CMD> extractRC
[09/09 11:08:54    517s] Extraction called for design 'DLX' of instances=24072 and nets=9398 using extraction engine 'postRoute' at effort level 'low' .
[09/09 11:08:54    517s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/09 11:08:54    517s] Type 'man IMPEXT-3530' for more detail.
[09/09 11:08:54    517s] PostRoute (effortLevel low) RC Extraction called for design DLX.
[09/09 11:08:54    517s] RC Extraction called in multi-corner(1) mode.
[09/09 11:08:54    517s] Process corner(s) are loaded.
[09/09 11:08:54    517s]  Corner: standard
[09/09 11:08:54    517s] extractDetailRC Option : -outfile /tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d -maxResLength 200  -extended
[09/09 11:08:54    517s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/09 11:08:54    517s]       RC Corner Indexes            0   
[09/09 11:08:54    517s] Capacitance Scaling Factor   : 1.00000 
[09/09 11:08:54    517s] Coupling Cap. Scaling Factor : 1.00000 
[09/09 11:08:54    517s] Resistance Scaling Factor    : 1.00000 
[09/09 11:08:54    517s] Clock Cap. Scaling Factor    : 1.00000 
[09/09 11:08:54    517s] Clock Res. Scaling Factor    : 1.00000 
[09/09 11:08:54    517s] Shrink Factor                : 1.00000
[09/09 11:08:55    518s] Initializing multi-corner capacitance tables ... 
[09/09 11:08:55    518s] Initializing multi-corner resistance tables ...
[09/09 11:08:55    518s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1369.5M)
[09/09 11:08:55    518s] Creating parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d' for storing RC.
[09/09 11:08:55    518s] Extracted 10.0019% (CPU Time= 0:00:00.4  MEM= 1417.9M)
[09/09 11:08:55    518s] Extracted 20.0018% (CPU Time= 0:00:00.5  MEM= 1417.9M)
[09/09 11:08:55    518s] Extracted 30.0017% (CPU Time= 0:00:00.5  MEM= 1417.9M)
[09/09 11:08:55    518s] Extracted 40.0016% (CPU Time= 0:00:00.6  MEM= 1417.9M)
[09/09 11:08:55    518s] Extracted 50.0015% (CPU Time= 0:00:00.7  MEM= 1417.9M)
[09/09 11:08:55    518s] Extracted 60.0014% (CPU Time= 0:00:00.8  MEM= 1417.9M)
[09/09 11:08:55    518s] Extracted 70.0013% (CPU Time= 0:00:01.0  MEM= 1417.9M)
[09/09 11:08:56    519s] Extracted 80.0012% (CPU Time= 0:00:01.1  MEM= 1417.9M)
[09/09 11:08:56    519s] Extracted 90.0011% (CPU Time= 0:00:01.3  MEM= 1417.9M)
[09/09 11:08:56    519s] Extracted 100% (CPU Time= 0:00:01.9  MEM= 1421.9M)
[09/09 11:08:57    519s] Number of Extracted Resistors     : 153425
[09/09 11:08:57    519s] Number of Extracted Ground Cap.   : 162022
[09/09 11:08:57    519s] Number of Extracted Coupling Cap. : 247936
[09/09 11:08:57    519s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d' for reading.
[09/09 11:08:57    519s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/09 11:08:57    519s]  Corner: standard
[09/09 11:08:57    520s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1406.9M)
[09/09 11:08:57    520s] Creating parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb_Filter.rcdb.d' for storing RC.
[09/09 11:08:57    520s] Closing parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d'. 8601 times net's RC data read were performed.
[09/09 11:08:57    520s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1406.859M)
[09/09 11:08:57    520s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d' for reading.
[09/09 11:08:57    520s] processing rcdb (/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d) for hinst (top) of cell (DLX);
[09/09 11:08:57    520s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1406.859M)
[09/09 11:08:57    520s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:03.0  MEM: 1406.859M)
[09/09 11:08:57    520s] <CMD> rcOut -setload DLX.setload -rc_corner standard
[09/09 11:08:57    520s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d' for reading.
[09/09 11:08:57    520s] RC Out has the following PVT Info:
[09/09 11:08:57    520s]    RC:standard, Operating temperature 300 C
[09/09 11:08:57    520s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1384.5M)
[09/09 11:08:57    520s] Closing parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d'. 8584 times net's RC data read were performed.
[09/09 11:08:57    520s] <CMD> rcOut -setres DLX.setres -rc_corner standard
[09/09 11:08:57    520s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d' for reading.
[09/09 11:08:57    520s] RC Out has the following PVT Info:
[09/09 11:08:57    520s]    RC:standard, Operating temperature 300 C
[09/09 11:08:57    520s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1384.5M)
[09/09 11:08:57    520s] Closing parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d'. 8584 times net's RC data read were performed.
[09/09 11:08:57    520s] <CMD> rcOut -spf DLX.spf -rc_corner standard
[09/09 11:08:57    520s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d' for reading.
[09/09 11:08:57    520s] RC Out has the following PVT Info:
[09/09 11:08:57    520s]    RC:standard, Operating temperature 300 C
[09/09 11:08:57    520s] Printing *|NET...
[09/09 11:08:59    522s] RC Out from RCDB Completed (CPU Time= 0:00:01.7  MEM= 1384.5M)
[09/09 11:08:59    522s] Closing parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d'. 8584 times net's RC data read were performed.
[09/09 11:08:59    522s] <CMD> rcOut -spef DLX.spef -rc_corner standard
[09/09 11:08:59    522s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d' for reading.
[09/09 11:08:59    522s] RC Out has the following PVT Info:
[09/09 11:08:59    522s]    RC:standard, Operating temperature 300 C
[09/09 11:08:59    522s] Dumping Spef file.....
[09/09 11:08:59    522s] Printing D_NET...
[09/09 11:09:00    523s] RC Out from RCDB Completed (CPU Time= 0:00:00.7  MEM= 1384.5M)
[09/09 11:09:00    523s] Closing parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d'. 8584 times net's RC data read were performed.
[09/09 11:10:32    537s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/09 11:10:32    537s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix DLX_postRoute -outDir timingReports
[09/09 11:10:32    537s]  Reset EOS DB
[09/09 11:10:32    537s] Ignoring AAE DB Resetting ...
[09/09 11:10:32    537s] Extraction called for design 'DLX' of instances=24072 and nets=9398 using extraction engine 'postRoute' at effort level 'low' .
[09/09 11:10:32    537s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/09 11:10:32    537s] Type 'man IMPEXT-3530' for more detail.
[09/09 11:10:32    537s] PostRoute (effortLevel low) RC Extraction called for design DLX.
[09/09 11:10:32    537s] RC Extraction called in multi-corner(1) mode.
[09/09 11:10:32    537s] Process corner(s) are loaded.
[09/09 11:10:32    537s]  Corner: standard
[09/09 11:10:32    537s] extractDetailRC Option : -outfile /tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d -maxResLength 200  -extended
[09/09 11:10:32    537s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/09 11:10:32    537s]       RC Corner Indexes            0   
[09/09 11:10:32    537s] Capacitance Scaling Factor   : 1.00000 
[09/09 11:10:32    537s] Coupling Cap. Scaling Factor : 1.00000 
[09/09 11:10:32    537s] Resistance Scaling Factor    : 1.00000 
[09/09 11:10:32    537s] Clock Cap. Scaling Factor    : 1.00000 
[09/09 11:10:32    537s] Clock Res. Scaling Factor    : 1.00000 
[09/09 11:10:32    537s] Shrink Factor                : 1.00000
[09/09 11:10:32    537s] Initializing multi-corner capacitance tables ... 
[09/09 11:10:32    537s] Initializing multi-corner resistance tables ...
[09/09 11:10:32    537s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1342.7M)
[09/09 11:10:32    537s] Creating parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d' for storing RC.
[09/09 11:10:33    538s] Extracted 10.0019% (CPU Time= 0:00:00.4  MEM= 1389.0M)
[09/09 11:10:33    538s] Extracted 20.0018% (CPU Time= 0:00:00.5  MEM= 1389.0M)
[09/09 11:10:33    538s] Extracted 30.0017% (CPU Time= 0:00:00.5  MEM= 1389.0M)
[09/09 11:10:33    538s] Extracted 40.0016% (CPU Time= 0:00:00.6  MEM= 1389.0M)
[09/09 11:10:33    538s] Extracted 50.0015% (CPU Time= 0:00:00.7  MEM= 1389.0M)
[09/09 11:10:33    538s] Extracted 60.0014% (CPU Time= 0:00:00.9  MEM= 1389.0M)
[09/09 11:10:33    538s] Extracted 70.0013% (CPU Time= 0:00:01.0  MEM= 1389.0M)
[09/09 11:10:33    538s] Extracted 80.0012% (CPU Time= 0:00:01.1  MEM= 1389.0M)
[09/09 11:10:34    538s] Extracted 90.0011% (CPU Time= 0:00:01.3  MEM= 1389.0M)
[09/09 11:10:34    539s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 1393.0M)
[09/09 11:10:34    539s] Number of Extracted Resistors     : 153425
[09/09 11:10:34    539s] Number of Extracted Ground Cap.   : 162022
[09/09 11:10:34    539s] Number of Extracted Coupling Cap. : 247936
[09/09 11:10:34    539s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d' for reading.
[09/09 11:10:34    539s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/09 11:10:34    539s]  Corner: standard
[09/09 11:10:34    539s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1377.0M)
[09/09 11:10:34    539s] Creating parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb_Filter.rcdb.d' for storing RC.
[09/09 11:10:35    539s] Closing parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d'. 8601 times net's RC data read were performed.
[09/09 11:10:35    539s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1376.992M)
[09/09 11:10:35    539s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d' for reading.
[09/09 11:10:35    539s] processing rcdb (/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d) for hinst (top) of cell (DLX);
[09/09 11:10:35    539s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1376.992M)
[09/09 11:10:35    539s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.6  Real Time: 0:00:03.0  MEM: 1376.992M)
[09/09 11:10:35    540s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 11:10:35    540s] Begin IPO call back ...
[09/09 11:10:35    540s] End IPO call back ...
[09/09 11:10:35    540s] #################################################################################
[09/09 11:10:35    540s] # Design Stage: PostRoute
[09/09 11:10:35    540s] # Design Name: DLX
[09/09 11:10:35    540s] # Design Mode: 90nm
[09/09 11:10:35    540s] # Analysis Mode: MMMC OCV 
[09/09 11:10:35    540s] # Parasitics Mode: SPEF/RCDB
[09/09 11:10:35    540s] # Signoff Settings: SI On 
[09/09 11:10:35    540s] #################################################################################
[09/09 11:10:36    541s] AAE_INFO: 1 threads acquired from CTE.
[09/09 11:10:36    541s] Setting infinite Tws ...
[09/09 11:10:36    541s] First Iteration Infinite Tw... 
[09/09 11:10:36    541s] Calculate early delays in OCV mode...
[09/09 11:10:36    541s] Calculate late delays in OCV mode...
[09/09 11:10:36    541s] Topological Sorting (REAL = 0:00:00.0, MEM = 1375.0M, InitMEM = 1375.0M)
[09/09 11:10:36    541s] Start delay calculation (fullDC) (1 T). (MEM=1374.99)
[09/09 11:10:36    541s] Initializing multi-corner capacitance tables ... 
[09/09 11:10:36    541s] Initializing multi-corner resistance tables ...
[09/09 11:10:36    541s] End AAE Lib Interpolated Model. (MEM=1391.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:10:36    541s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d' for reading.
[09/09 11:10:36    541s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1391.3M)
[09/09 11:10:36    541s] AAE_INFO: 1 threads acquired from CTE.
[09/09 11:10:43    548s] Total number of fetched objects 9432
[09/09 11:10:43    548s] AAE_INFO-618: Total number of nets in the design is 9398,  100.0 percent of the nets selected for SI analysis
[09/09 11:10:43    548s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[09/09 11:10:43    548s] End delay calculation. (MEM=1448.5 CPU=0:00:06.6 REAL=0:00:07.0)
[09/09 11:10:43    548s] End delay calculation (fullDC). (MEM=1448.5 CPU=0:00:07.2 REAL=0:00:07.0)
[09/09 11:10:43    548s] *** CDM Built up (cpu=0:00:07.8  real=0:00:08.0  mem= 1448.5M) ***
[09/09 11:10:44    548s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1448.5M)
[09/09 11:10:44    548s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 11:10:44    548s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1448.5M)
[09/09 11:10:44    548s] Starting SI iteration 2
[09/09 11:10:44    549s] AAE_INFO: 1 threads acquired from CTE.
[09/09 11:10:44    549s] Calculate early delays in OCV mode...
[09/09 11:10:44    549s] Calculate late delays in OCV mode...
[09/09 11:10:44    549s] Start delay calculation (fullDC) (1 T). (MEM=1456.55)
[09/09 11:10:44    549s] End AAE Lib Interpolated Model. (MEM=1456.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:10:44    549s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[09/09 11:10:44    549s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 9432. 
[09/09 11:10:44    549s] Total number of fetched objects 9432
[09/09 11:10:44    549s] AAE_INFO-618: Total number of nets in the design is 9398,  0.0 percent of the nets selected for SI analysis
[09/09 11:10:44    549s] End delay calculation. (MEM=1424.55 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 11:10:44    549s] End delay calculation (fullDC). (MEM=1424.55 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 11:10:44    549s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1424.5M) ***
[09/09 11:10:44    549s] Effort level <high> specified for reg2reg path_group
[09/09 11:10:45    549s] End AAE Lib Interpolated Model. (MEM=1351.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:10:45    549s] Begin: glitch net info
[09/09 11:10:45    549s] glitch slack range: number of glitch nets
[09/09 11:10:45    549s] glitch slack < -0.32 : 0
[09/09 11:10:45    549s] -0.32 < glitch slack < -0.28 : 0
[09/09 11:10:45    549s] -0.28 < glitch slack < -0.24 : 0
[09/09 11:10:45    549s] -0.24 < glitch slack < -0.2 : 0
[09/09 11:10:45    549s] -0.2 < glitch slack < -0.16 : 0
[09/09 11:10:45    549s] -0.16 < glitch slack < -0.12 : 0
[09/09 11:10:45    549s] -0.12 < glitch slack < -0.08 : 0
[09/09 11:10:45    549s] -0.08 < glitch slack < -0.04 : 0
[09/09 11:10:45    549s] -0.04 < glitch slack : 0
[09/09 11:10:45    549s] End: glitch net info
[09/09 11:10:46    551s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.190  | -0.324  | -1.190  |
|           TNS (ns):|-535.383 | -19.597 |-535.383 |
|    Violating Paths:|  1377   |   64    |  1377   |
|          All Paths:|  2782   |  1548   |  1377   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    137 (137)     |   -0.149   |    137 (137)     |
|   max_tran     |    47 (1843)     |   -0.440   |    47 (1843)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.145%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[09/09 11:10:46    551s] Total CPU time: 14.04 sec
[09/09 11:10:46    551s] Total Real time: 14.0 sec
[09/09 11:10:46    551s] Total Memory Usage: 1349.023438 Mbytes
[09/09 11:10:46    551s] Reset AAE Options
[09/09 11:11:22    557s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/09 11:11:22    557s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix DLX_postRoute -outDir timingReports
[09/09 11:11:22    557s]  Reset EOS DB
[09/09 11:11:22    557s] Ignoring AAE DB Resetting ...
[09/09 11:11:22    557s] Closing parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d'. 8582 times net's RC data read were performed.
[09/09 11:11:22    557s] Extraction called for design 'DLX' of instances=24072 and nets=9398 using extraction engine 'postRoute' at effort level 'low' .
[09/09 11:11:22    557s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/09 11:11:22    557s] Type 'man IMPEXT-3530' for more detail.
[09/09 11:11:22    557s] PostRoute (effortLevel low) RC Extraction called for design DLX.
[09/09 11:11:22    557s] RC Extraction called in multi-corner(1) mode.
[09/09 11:11:22    557s] Process corner(s) are loaded.
[09/09 11:11:22    557s]  Corner: standard
[09/09 11:11:22    557s] extractDetailRC Option : -outfile /tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d -maxResLength 200  -extended
[09/09 11:11:22    557s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/09 11:11:22    557s]       RC Corner Indexes            0   
[09/09 11:11:22    557s] Capacitance Scaling Factor   : 1.00000 
[09/09 11:11:22    557s] Coupling Cap. Scaling Factor : 1.00000 
[09/09 11:11:22    557s] Resistance Scaling Factor    : 1.00000 
[09/09 11:11:22    557s] Clock Cap. Scaling Factor    : 1.00000 
[09/09 11:11:22    557s] Clock Res. Scaling Factor    : 1.00000 
[09/09 11:11:22    557s] Shrink Factor                : 1.00000
[09/09 11:11:22    557s] Initializing multi-corner capacitance tables ... 
[09/09 11:11:22    557s] Initializing multi-corner resistance tables ...
[09/09 11:11:22    557s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1355.0M)
[09/09 11:11:22    557s] Creating parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d' for storing RC.
[09/09 11:11:22    558s] Extracted 10.0019% (CPU Time= 0:00:00.4  MEM= 1425.3M)
[09/09 11:11:23    558s] Extracted 20.0018% (CPU Time= 0:00:00.5  MEM= 1425.3M)
[09/09 11:11:23    558s] Extracted 30.0017% (CPU Time= 0:00:00.6  MEM= 1425.3M)
[09/09 11:11:23    558s] Extracted 40.0016% (CPU Time= 0:00:00.7  MEM= 1425.3M)
[09/09 11:11:23    558s] Extracted 50.0015% (CPU Time= 0:00:00.8  MEM= 1425.3M)
[09/09 11:11:23    558s] Extracted 60.0014% (CPU Time= 0:00:00.9  MEM= 1425.3M)
[09/09 11:11:23    558s] Extracted 70.0013% (CPU Time= 0:00:01.0  MEM= 1425.3M)
[09/09 11:11:23    558s] Extracted 80.0012% (CPU Time= 0:00:01.2  MEM= 1425.3M)
[09/09 11:11:23    559s] Extracted 90.0011% (CPU Time= 0:00:01.4  MEM= 1425.3M)
[09/09 11:11:24    559s] Extracted 100% (CPU Time= 0:00:01.9  MEM= 1429.3M)
[09/09 11:11:24    559s] Number of Extracted Resistors     : 153425
[09/09 11:11:24    559s] Number of Extracted Ground Cap.   : 162022
[09/09 11:11:24    559s] Number of Extracted Coupling Cap. : 247936
[09/09 11:11:24    559s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d' for reading.
[09/09 11:11:24    559s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/09 11:11:24    559s]  Corner: standard
[09/09 11:11:24    559s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1413.3M)
[09/09 11:11:24    559s] Creating parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb_Filter.rcdb.d' for storing RC.
[09/09 11:11:24    559s] Closing parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d'. 8601 times net's RC data read were performed.
[09/09 11:11:25    559s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1413.328M)
[09/09 11:11:25    559s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d' for reading.
[09/09 11:11:25    559s] processing rcdb (/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d) for hinst (top) of cell (DLX);
[09/09 11:11:25    560s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1413.328M)
[09/09 11:11:25    560s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.7  Real Time: 0:00:03.0  MEM: 1413.328M)
[09/09 11:11:25    560s] Effort level <high> specified for reg2reg path_group
[09/09 11:11:25    560s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 11:11:26    561s] #################################################################################
[09/09 11:11:26    561s] # Design Stage: PostRoute
[09/09 11:11:26    561s] # Design Name: DLX
[09/09 11:11:26    561s] # Design Mode: 90nm
[09/09 11:11:26    561s] # Analysis Mode: MMMC OCV 
[09/09 11:11:26    561s] # Parasitics Mode: SPEF/RCDB
[09/09 11:11:26    561s] # Signoff Settings: SI On 
[09/09 11:11:26    561s] #################################################################################
[09/09 11:11:26    561s] AAE_INFO: 1 threads acquired from CTE.
[09/09 11:11:26    561s] Setting infinite Tws ...
[09/09 11:11:26    561s] First Iteration Infinite Tw... 
[09/09 11:11:26    561s] Calculate late delays in OCV mode...
[09/09 11:11:26    561s] Calculate early delays in OCV mode...
[09/09 11:11:26    561s] Topological Sorting (REAL = 0:00:00.0, MEM = 1347.9M, InitMEM = 1347.9M)
[09/09 11:11:26    561s] Start delay calculation (fullDC) (1 T). (MEM=1347.92)
[09/09 11:11:26    561s] Initializing multi-corner capacitance tables ... 
[09/09 11:11:26    561s] Initializing multi-corner resistance tables ...
[09/09 11:11:26    561s] End AAE Lib Interpolated Model. (MEM=1364.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:11:26    561s] Opening parasitic data file '/tmp/innovus_temp_22551_localhost.localdomain_ms21.21_lYc3kT/DLX_22551_uUssyK.rcdb.d' for reading.
[09/09 11:11:26    561s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1364.2M)
[09/09 11:11:26    561s] AAE_INFO: 1 threads acquired from CTE.
[09/09 11:11:33    568s] Total number of fetched objects 9432
[09/09 11:11:33    568s] AAE_INFO-618: Total number of nets in the design is 9398,  100.0 percent of the nets selected for SI analysis
[09/09 11:11:33    568s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[09/09 11:11:33    568s] End delay calculation. (MEM=1430.97 CPU=0:00:06.6 REAL=0:00:07.0)
[09/09 11:11:33    568s] End delay calculation (fullDC). (MEM=1430.97 CPU=0:00:07.2 REAL=0:00:07.0)
[09/09 11:11:33    568s] *** CDM Built up (cpu=0:00:07.2  real=0:00:07.0  mem= 1431.0M) ***
[09/09 11:11:33    568s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1431.0M)
[09/09 11:11:33    568s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 11:11:33    568s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1431.0M)
[09/09 11:11:33    568s] Starting SI iteration 2
[09/09 11:11:34    569s] AAE_INFO: 1 threads acquired from CTE.
[09/09 11:11:34    569s] Calculate late delays in OCV mode...
[09/09 11:11:34    569s] Calculate early delays in OCV mode...
[09/09 11:11:34    569s] Start delay calculation (fullDC) (1 T). (MEM=1439.02)
[09/09 11:11:34    569s] End AAE Lib Interpolated Model. (MEM=1439.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:11:34    569s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[09/09 11:11:34    569s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
[09/09 11:11:34    569s] Total number of fetched objects 9432
[09/09 11:11:34    569s] AAE_INFO-618: Total number of nets in the design is 9398,  0.0 percent of the nets selected for SI analysis
[09/09 11:11:34    569s] End delay calculation. (MEM=1407.01 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 11:11:34    569s] End delay calculation (fullDC). (MEM=1407.01 CPU=0:00:00.3 REAL=0:00:00.0)
[09/09 11:11:34    569s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1407.0M) ***
[09/09 11:11:34    569s] *** Done Building Timing Graph (cpu=0:00:09.0 real=0:00:09.0 totSessionCpu=0:09:30 mem=1407.0M)
[09/09 11:11:35    570s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 default 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.154  | -0.154  |  0.711  |
|           TNS (ns):| -17.219 | -17.219 |  0.000  |
|    Violating Paths:|   143   |   143   |    0    |
|          All Paths:|  2782   |  1548   |  1377   |
+--------------------+---------+---------+---------+

Density: 58.145%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
[09/09 11:11:35    570s] Total CPU time: 12.97 sec
[09/09 11:11:35    570s] Total Real time: 13.0 sec
[09/09 11:11:35    570s] Total Memory Usage: 1310.382812 Mbytes
[09/09 11:11:35    570s] Reset AAE Options
[09/09 11:14:30    595s] <CMD> get_time_unit
[09/09 11:14:30    595s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
[09/09 11:14:30    595s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 11:14:30    595s] #################################################################################
[09/09 11:14:30    595s] # Design Stage: PostRoute
[09/09 11:14:30    595s] # Design Name: DLX
[09/09 11:14:30    595s] # Design Mode: 90nm
[09/09 11:14:30    595s] # Analysis Mode: MMMC OCV 
[09/09 11:14:30    595s] # Parasitics Mode: SPEF/RCDB
[09/09 11:14:30    595s] # Signoff Settings: SI On 
[09/09 11:14:30    595s] #################################################################################
[09/09 11:14:31    596s] AAE_INFO: 1 threads acquired from CTE.
[09/09 11:14:31    596s] Setting infinite Tws ...
[09/09 11:14:31    596s] First Iteration Infinite Tw... 
[09/09 11:14:31    596s] Calculate early delays in OCV mode...
[09/09 11:14:31    596s] Calculate late delays in OCV mode...
[09/09 11:14:31    596s] Topological Sorting (REAL = 0:00:00.0, MEM = 1315.1M, InitMEM = 1313.9M)
[09/09 11:14:31    596s] Start delay calculation (fullDC) (1 T). (MEM=1315.13)
[09/09 11:14:31    596s] End AAE Lib Interpolated Model. (MEM=1331.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:14:38    603s] Total number of fetched objects 9432
[09/09 11:14:38    603s] AAE_INFO-618: Total number of nets in the design is 9398,  100.0 percent of the nets selected for SI analysis
[09/09 11:14:38    603s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[09/09 11:14:38    603s] End delay calculation. (MEM=1430.2 CPU=0:00:06.6 REAL=0:00:07.0)
[09/09 11:14:38    603s] End delay calculation (fullDC). (MEM=1430.2 CPU=0:00:07.1 REAL=0:00:07.0)
[09/09 11:14:38    603s] *** CDM Built up (cpu=0:00:07.7  real=0:00:08.0  mem= 1430.2M) ***
[09/09 11:14:38    603s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1430.2M)
[09/09 11:14:38    603s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 11:14:38    604s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1430.2M)
[09/09 11:14:38    604s] Starting SI iteration 2
[09/09 11:14:39    604s] AAE_INFO: 1 threads acquired from CTE.
[09/09 11:14:39    604s] Calculate early delays in OCV mode...
[09/09 11:14:39    604s] Calculate late delays in OCV mode...
[09/09 11:14:39    604s] Start delay calculation (fullDC) (1 T). (MEM=1438.24)
[09/09 11:14:39    604s] End AAE Lib Interpolated Model. (MEM=1438.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:14:39    604s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[09/09 11:14:39    604s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 9432. 
[09/09 11:14:39    604s] Total number of fetched objects 9432
[09/09 11:14:39    604s] AAE_INFO-618: Total number of nets in the design is 9398,  0.0 percent of the nets selected for SI analysis
[09/09 11:14:39    604s] End delay calculation. (MEM=1406.24 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 11:14:39    604s] End delay calculation (fullDC). (MEM=1406.24 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 11:14:39    604s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1406.2M) ***
[09/09 11:14:41    606s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[09/09 11:14:41    606s] Parsing file top.mtarpt...
[09/09 11:16:10    625s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[09/09 11:16:10    625s] VERIFY_CONNECTIVITY use new engine.
[09/09 11:16:10    625s] 
[09/09 11:16:10    625s] ******** Start: VERIFY CONNECTIVITY ********
[09/09 11:16:10    625s] Start Time: Thu Sep  9 11:16:10 2021
[09/09 11:16:10    625s] 
[09/09 11:16:10    625s] Design Name: DLX
[09/09 11:16:10    625s] Database Units: 2000
[09/09 11:16:10    625s] Design Boundary: (0.0000, 0.0000) (175.9400, 173.8800)
[09/09 11:16:10    625s] Error Limit = 1000; Warning Limit = 50
[09/09 11:16:10    625s] Check all nets
[09/09 11:16:10    625s] **** 11:16:10 **** Processed 5000 nets.
[09/09 11:16:11    626s] 
[09/09 11:16:11    626s] Begin Summary 
[09/09 11:16:11    626s]   Found no problems or warnings.
[09/09 11:16:11    626s] End Summary
[09/09 11:16:11    626s] 
[09/09 11:16:11    626s] End Time: Thu Sep  9 11:16:11 2021
[09/09 11:16:11    626s] Time Elapsed: 0:00:01.0
[09/09 11:16:11    626s] 
[09/09 11:16:11    626s] ******** End: VERIFY CONNECTIVITY ********
[09/09 11:16:11    626s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/09 11:16:11    626s]   (CPU Time: 0:00:00.7  MEM: 0.000M)
[09/09 11:16:11    626s] 
[09/09 11:16:39    630s] <CMD> fit
[09/09 11:16:59    634s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[09/09 11:16:59    634s] <CMD> verifyGeometry
[09/09 11:16:59    634s]  *** Starting Verify Geometry (MEM: 1406.2) ***
[09/09 11:16:59    634s] 
[09/09 11:16:59    634s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[09/09 11:16:59    634s]   VERIFY GEOMETRY ...... Starting Verification
[09/09 11:16:59    634s]   VERIFY GEOMETRY ...... Initializing
[09/09 11:16:59    634s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[09/09 11:16:59    634s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[09/09 11:16:59    634s]                   ...... bin size: 2160
[09/09 11:16:59    634s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[09/09 11:17:01    636s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[09/09 11:17:01    636s] 
[09/09 11:17:03    638s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[09/09 11:17:03    638s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[09/09 11:17:03    638s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[09/09 11:17:03    638s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[09/09 11:17:04    639s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[09/09 11:17:04    639s] VG: elapsed time: 5.00
[09/09 11:17:04    639s] Begin Summary ...
[09/09 11:17:04    639s]   Cells       : 0
[09/09 11:17:04    639s]   SameNet     : 0
[09/09 11:17:04    639s]   Wiring      : 0
[09/09 11:17:04    639s]   Antenna     : 0
[09/09 11:17:04    639s]   Short       : 0
[09/09 11:17:04    639s]   Overlap     : 0
[09/09 11:17:04    639s] End Summary
[09/09 11:17:04    639s] 
[09/09 11:17:04    639s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/09 11:17:04    639s] 
[09/09 11:17:04    639s] **********End: VERIFY GEOMETRY**********
[09/09 11:17:04    639s]  *** verify geometry (CPU: 0:00:05.0  MEM: 194.1M)
[09/09 11:17:04    639s] 
[09/09 11:17:04    639s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[09/09 11:17:43    645s] <CMD> reportGateCount -level 5 -limit 100 -outfile DLX.gateCount
[09/09 11:17:43    645s] Gate area 0.7980 um^2
[09/09 11:17:43    645s] [0] DLX Gates=19774 Cells=7953 Area=15779.7 um^2
[09/09 11:17:43    645s] [1] DP Gates=19636 Cells=7879 Area=15669.5 um^2
[09/09 11:17:43    645s] [2] DP/FetchStage Gates=1278 Cells=593 Area=1019.8 um^2
[09/09 11:17:43    645s] [3] DP/FetchStage/PC Gates=299 Cells=95 Area=238.9 um^2
[09/09 11:17:43    645s] [3] DP/FetchStage/PC_reg Gates=288 Cells=96 Area=229.8 um^2
[09/09 11:17:43    645s] [3] DP/FetchStage/IR Gates=288 Cells=96 Area=229.8 um^2
[09/09 11:17:43    645s] [3] DP/FetchStage/add_54 Gates=171 Cells=121 Area=136.5 um^2
[09/09 11:17:43    645s] [2] DP/DecodeStage Gates=12748 Cells=4051 Area=10172.9 um^2
[09/09 11:17:43    645s] [3] DP/DecodeStage/regPC Gates=288 Cells=96 Area=229.8 um^2
[09/09 11:17:43    645s] [3] DP/DecodeStage/regIMM Gates=288 Cells=96 Area=229.8 um^2
[09/09 11:17:43    645s] [3] DP/DecodeStage/rf Gates=11930 Cells=3719 Area=9520.7 um^2
[09/09 11:17:43    645s] [2] DP/ExecuteStage Gates=4620 Cells=2771 Area=3686.8 um^2
[09/09 11:17:43    645s] [3] DP/ExecuteStage/FW1 Gates=144 Cells=101 Area=114.9 um^2
[09/09 11:17:43    645s] [3] DP/ExecuteStage/FW2 Gates=144 Cells=101 Area=114.9 um^2
[09/09 11:17:43    645s] [3] DP/ExecuteStage/muxB Gates=144 Cells=101 Area=114.9 um^2
[09/09 11:17:43    645s] [3] DP/ExecuteStage/alu0 Gates=2517 Cells=1834 Area=2008.8 um^2
[09/09 11:17:43    645s] [4] DP/ExecuteStage/alu0/Comp Gates=221 Cells=212 Area=176.9 um^2
[09/09 11:17:43    645s] [5] DP/ExecuteStage/alu0/Comp/r57 Gates=211 Cells=205 Area=168.9 um^2
[09/09 11:17:43    645s] [4] DP/ExecuteStage/alu0/Shift Gates=988 Cells=642 Area=789.0 um^2
[09/09 11:17:43    645s] [4] DP/ExecuteStage/alu0/Add_Sub_unit Gates=700 Cells=492 Area=558.6 um^2
[09/09 11:17:43    645s] [5] DP/ExecuteStage/alu0/Add_Sub_unit/Carrygen0 Gates=215 Cells=165 Area=171.8 um^2
[09/09 11:17:43    645s] [5] DP/ExecuteStage/alu0/Add_Sub_unit/Sumgen0 Gates=484 Cells=327 Area=386.8 um^2
[09/09 11:17:43    645s] [4] DP/ExecuteStage/alu0/Res_mux Gates=144 Cells=101 Area=114.9 um^2
[09/09 11:17:43    645s] [3] DP/ExecuteStage/alureg Gates=288 Cells=96 Area=229.8 um^2
[09/09 11:17:43    645s] [3] DP/ExecuteStage/B_reg Gates=288 Cells=96 Area=229.8 um^2
[09/09 11:17:43    645s] [3] DP/ExecuteStage/NPC_ABS_reg Gates=288 Cells=96 Area=229.8 um^2
[09/09 11:17:43    645s] [3] DP/ExecuteStage/NPC_REL_reg Gates=288 Cells=96 Area=229.8 um^2
[09/09 11:17:43    645s] [3] DP/ExecuteStage/add_0_root_add_0_root_add_118_2 Gates=168 Cells=33 Area=134.6 um^2
[09/09 11:17:43    645s] [2] DP/MemoryStage Gates=773 Cells=319 Area=616.9 um^2
[09/09 11:17:43    645s] [3] DP/MemoryStage/LMD Gates=288 Cells=96 Area=229.8 um^2
[09/09 11:17:43    645s] [3] DP/MemoryStage/reg1 Gates=288 Cells=96 Area=229.8 um^2
[09/09 11:17:43    645s] [3] DP/MemoryStage/PCsel Gates=152 Cells=112 Area=121.3 um^2
[09/09 11:17:43    645s] [2] DP/HDU Gates=123 Cells=74 Area=98.7 um^2
[09/09 11:17:43    645s] [1] CU Gates=138 Cells=74 Area=110.1 um^2
[09/09 11:18:35    653s] <CMD> saveNetlist DLX_post_placeAndRoute.v
[09/09 11:18:35    653s] Writing Netlist "DLX_post_placeAndRoute.v" ...
[09/09 11:18:55    656s] <CMD> all_hold_analysis_views 
[09/09 11:18:55    656s] <CMD> all_setup_analysis_views 
[09/09 11:19:01    657s] <CMD> write_sdf  -ideal_clock_network DLX.sdf
[09/09 11:19:01    657s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[09/09 11:19:01    657s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 11:19:01    657s] #################################################################################
[09/09 11:19:01    657s] # Design Stage: PostRoute
[09/09 11:19:01    657s] # Design Name: DLX
[09/09 11:19:01    657s] # Design Mode: 90nm
[09/09 11:19:01    657s] # Analysis Mode: MMMC OCV 
[09/09 11:19:01    657s] # Parasitics Mode: SPEF/RCDB
[09/09 11:19:01    657s] # Signoff Settings: SI On 
[09/09 11:19:01    657s] #################################################################################
[09/09 11:19:02    658s] AAE_INFO: 1 threads acquired from CTE.
[09/09 11:19:02    658s] Setting infinite Tws ...
[09/09 11:19:02    658s] First Iteration Infinite Tw... 
[09/09 11:19:02    658s] Topological Sorting (REAL = 0:00:00.0, MEM = 1576.0M, InitMEM = 1576.0M)
[09/09 11:19:02    658s] Start delay calculation (fullDC) (1 T). (MEM=1575.98)
[09/09 11:19:02    658s] End AAE Lib Interpolated Model. (MEM=1584.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:19:08    665s] Total number of fetched objects 9432
[09/09 11:19:08    665s] AAE_INFO-618: Total number of nets in the design is 9398,  100.0 percent of the nets selected for SI analysis
[09/09 11:19:09    665s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[09/09 11:19:09    665s] End delay calculation. (MEM=1616.06 CPU=0:00:06.5 REAL=0:00:07.0)
[09/09 11:19:09    665s] End delay calculation (fullDC). (MEM=1616.06 CPU=0:00:07.1 REAL=0:00:07.0)
[09/09 11:19:09    665s] *** CDM Built up (cpu=0:00:07.7  real=0:00:08.0  mem= 1616.1M) ***
[09/09 11:19:09    666s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1616.1M)
[09/09 11:19:09    666s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 11:19:09    666s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1616.1M)
[09/09 11:19:09    666s] Starting SI iteration 2
[09/09 11:19:09    666s] AAE_INFO: 1 threads acquired from CTE.
[09/09 11:19:09    666s] Start delay calculation (fullDC) (1 T). (MEM=1616.06)
[09/09 11:19:09    666s] End AAE Lib Interpolated Model. (MEM=1616.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 11:19:09    666s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[09/09 11:19:09    666s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 9432. 
[09/09 11:19:09    666s] Total number of fetched objects 9432
[09/09 11:19:09    666s] AAE_INFO-618: Total number of nets in the design is 9398,  0.0 percent of the nets selected for SI analysis
[09/09 11:19:09    666s] End delay calculation. (MEM=1584.05 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 11:19:10    666s] End delay calculation (fullDC). (MEM=1584.05 CPU=0:00:00.3 REAL=0:00:00.0)
[09/09 11:19:10    666s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1584.1M) ***
[09/09 11:31:45    784s] 
[09/09 11:31:45    784s] *** Memory Usage v#1 (Current mem = 1575.984M, initial mem = 179.684M) ***
[09/09 11:31:45    784s] 
[09/09 11:31:45    784s] *** Summary of all messages that are not suppressed in this session:
[09/09 11:31:45    784s] Severity  ID               Count  Summary                                  
[09/09 11:31:45    784s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[09/09 11:31:45    784s] WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
[09/09 11:31:45    784s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/09 11:31:45    784s] WARNING   IMPVL-346            2  Module '%s' is instantiated in the netli...
[09/09 11:31:45    784s] WARNING   IMPDB-2504           2  Cell '%s' is instantiated in the Verilog...
[09/09 11:31:45    784s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[09/09 11:31:45    784s] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[09/09 11:31:45    784s] WARNING   IMPVFG-47            1  This warning message means the PG pin of...
[09/09 11:31:45    784s] WARNING   IMPSR-468            4  Cannot find any standard cell pin connec...
[09/09 11:31:45    784s] WARNING   IMPSR-1253           2  Cannot find any standard cell pin connec...
[09/09 11:31:45    784s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[09/09 11:31:45    784s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[09/09 11:31:45    784s] WARNING   IMPSP-5140           2  Global net connect rules have not been c...
[09/09 11:31:45    784s] ERROR     IMPSP-9022           2  Command '%s' completed with some error(s...
[09/09 11:31:45    784s] WARNING   IMPSP-315            2  Found %d instances insts with no PG Term...
[09/09 11:31:45    784s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/09 11:31:45    784s] ERROR     IMPSP-2002           2  Density too high (%.1f%%), stopping deta...
[09/09 11:31:45    784s] ERROR     IMPOPT-310           2  Design density (%.2f%%) exceeds/equals l...
[09/09 11:31:45    784s] WARNING   IMPTCM-77            4  Option "%s" for command %s is obsolete a...
[09/09 11:31:45    784s] WARNING   SDF-808              1  The software is currently operating in a...
[09/09 11:31:45    784s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[09/09 11:31:45    784s] *** Message Summary: 55 warning(s), 6 error(s)
[09/09 11:31:45    784s] 
[09/09 11:31:45    784s] --- Ending "Innovus" (totcpu=0:13:05, real=0:50:07, mem=1576.0M) ---
