/*
 * arch_xt_device.h
 *
 *  Copyright 2021-2025 Clement Savergne <csavergne@yahoo.com>

    This file is part of yasim-avr.

    yasim-avr is free software: you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation, either version 3 of the License, or
    (at your option) any later version.

    yasim-avr is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with yasim-avr.  If not, see <http://www.gnu.org/licenses/>.
 */

//=======================================================================================

#ifndef __YASIMAVR_XT_DEVICE_H__
#define __YASIMAVR_XT_DEVICE_H__

#include "arch_xt_globals.h"
#include "core/sim_core.h"
#include "core/sim_device.h"
#include "core/sim_interrupt.h"
#include "core/sim_types.h"

YASIMAVR_BEGIN_NAMESPACE


//=======================================================================================

/**
   \brief Configuration structure for ArchXT_Core
 */
struct ArchXT_CoreConfig : CoreConfiguration {

    /// Size of the EEPROM
    mem_addr_t              eepromsize;

    /// First address of the flash in the data space
    mem_addr_t              flashstart_ds;
    /// Last address of the flash in the data space
    mem_addr_t              flashend_ds;

    /// First address of the EEPROM in the data space
    mem_addr_t              eepromstart_ds;
    /// Last address of the EEPROM in the data space
    mem_addr_t              eepromend_ds;

    /// Size of the USERROW space
    mem_addr_t              userrowsize;

};


//=======================================================================================

/**
   \brief Configuration structure for ArchXT_Device
 */
typedef DeviceConfiguration ArchXT_DeviceConfig;


//=======================================================================================

/**
   \brief Implementation of a core model for Mega0/Mega1 series

   The model adds 2 NVM : EEPROM and USERROW
   It implements the data space access for the CPU, in which the FLASH and the EEPROM
   are accessible (read-only) at the address defined in the configuration structure.
 */
class AVR_ARCHXT_PUBLIC_API ArchXT_Core : public Core {

public:

    enum ArchXT_NVM {
        NVM_EEPROM = NVM_ArchDefined,
        NVM_USERROW = NVM_ArchDefined + 1,
    };

    explicit ArchXT_Core(const ArchXT_CoreConfig& variant);

protected:

    virtual uint8_t cpu_read_data(mem_addr_t data_addr) override;
    virtual void cpu_write_data(mem_addr_t data_addr, uint8_t value) override;

    virtual void dbg_read_data(mem_addr_t start, uint8_t* buf, mem_addr_t len) override;
    virtual void dbg_write_data(mem_addr_t start, const uint8_t* buf, mem_addr_t len) override;

private:

    NonVolatileMemory m_eeprom;
    NonVolatileMemory m_userrow;

friend class ArchXT_Device;

};


//=======================================================================================

/**
   \brief Implementation of a device model for Mega0/Mega1 series
 */
class AVR_ARCHXT_PUBLIC_API ArchXT_Device : public Device {

public:

    //Definitions for the memory section manager
    enum FlashSection {
        Section_Boot = 0,
        Section_AppCode,
        Section_AppData,
        Section_Count
    };

    static const size_t SECTION_PAGE_SIZE = 256;

    explicit ArchXT_Device(const ArchXT_DeviceConfig& config);
    virtual ~ArchXT_Device();

protected:

    /// Override to provide access to EEPROM and USERROW via AVR_CTLREQ_CORE_NVM
    virtual bool core_ctlreq(ctlreq_id_t req, ctlreq_data_t* reqdata) override;

    /// Override to load the EEPROM and the USERROW
    virtual bool program(const Firmware& firmware) override;

private:

    ArchXT_Core m_core_impl;
    MemorySectionManager m_sections;

};


YASIMAVR_END_NAMESPACE

#endif //__YASIMAVR_XT_DEVICE_H__
