// Seed: 2597717838
module module_0 (
    input wand id_0
    , id_2
);
  wire id_3;
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    input wand id_2,
    input wor id_3,
    input tri0 id_4,
    output wand id_5,
    input wire id_6
    , id_8
);
  always @(*) id_5 = id_8 < (id_4 - 1 ? id_3 : 1);
  assign id_1 = id_6;
  rtran (id_1, 1);
  module_0(
      id_2
  );
  assign id_8 = id_6 ? 1 : id_3;
endmodule
