
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000601                       # Number of seconds simulated
sim_ticks                                   601119456                       # Number of ticks simulated
final_tick                                  601119456                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 120124                       # Simulator instruction rate (inst/s)
host_op_rate                                   139822                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1025347165                       # Simulator tick rate (ticks/s)
host_mem_usage                                1193092                       # Number of bytes of host memory used
host_seconds                                     0.59                       # Real time elapsed on the host
sim_insts                                       70422                       # Number of instructions simulated
sim_ops                                         81971                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    601119456                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          437376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          182016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             619392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       437376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        437376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        58432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           58432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             6834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           913                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                913                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          727602468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          302795057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1030397526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     727602468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        727602468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        97205305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             97205305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        97205305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         727602468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         302795057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1127602830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        9678                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9433                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19356                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    18866                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 487136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  132256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  553824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  619392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               603712                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4133                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1538                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2348                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     601111126                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 19356                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                18866                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    189.667213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.229636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   159.721429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63           130      2.37%      2.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         2203     40.15%     42.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         1069     19.48%     62.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255          519      9.46%     71.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319          302      5.50%     76.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383          204      3.72%     80.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447          173      3.15%     83.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          150      2.73%     86.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          737     13.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5487                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.649663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.158082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.331459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              15      1.44%      1.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            139     13.38%     14.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           422     40.62%     55.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           374     36.00%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            79      7.60%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27             8      0.77%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1039                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.657363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.598240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.495021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              832     80.08%     80.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      2.98%     83.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               33      3.18%     86.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               44      4.23%     90.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               66      6.35%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               22      2.12%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.38%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.38%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.10%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1039                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    622813931                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               927273931                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   76115000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     40912.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60912.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       810.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       921.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1030.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1004.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   14.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    12064                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   14976                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.43                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      31453.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9799650                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             5162169.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                17902248                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               16199352                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3723720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         17218153.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         204979.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    3237376.800000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     3973.500000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           73451622.600000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            122.191391                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            207036191                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       443333                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      20020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      1105096                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     373619932                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    205931095                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    601119456                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   16100                       # Number of BP lookups
system.cpu.branchPred.condPredicted              8429                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1929                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 6967                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    4954                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.106646                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2936                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                786                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             665                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                445                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              220                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          106                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    601119456                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    601119456                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    601119456                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    601119456                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       601119456                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           721633                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             194699                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          85015                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       16100                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               8335                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        111455                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    4036                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  237                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           653                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         2139                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     86880                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1131                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             311201                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.318415                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.521600                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   220674     70.91%     70.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    81963     26.34%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8564      2.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               311201                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.022311                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.117809                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   154693                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 83825                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     64945                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  6193                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1545                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 5211                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   480                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  88831                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2632                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1545                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   162972                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   36769                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          16785                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     62158                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 30972                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  86678                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   917                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  1641                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1466                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  16703                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   9948                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               84882                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                396278                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            97727                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 79379                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     5503                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                321                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            321                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     12468                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                19643                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               14186                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               753                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               50                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      85344                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 633                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     84768                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                81                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            4005                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         9641                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        311201                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.272390                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.548139                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              242345     77.87%     77.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               52944     17.01%     94.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               15912      5.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          311201                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1707     41.28%     41.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2425     58.65%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                58      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 51370     60.60%     60.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    8      0.01%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                19249     22.71%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               14067     16.59%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  84768                       # Type of FU issued
system.cpu.iq.rate                           0.117467                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        4135                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.048780                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             484918                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             89989                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        83640                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  35                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  88826                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      19                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1664                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1190                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          347                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1545                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1530                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 28715                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               85977                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 19643                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                14186                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                322                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 28448                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            804                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          717                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1521                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 83882                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 18760                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               886                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        32756                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    13195                       # Number of branches executed
system.cpu.iew.exec_stores                      13996                       # Number of stores executed
system.cpu.iew.exec_rate                     0.116239                       # Inst execution rate
system.cpu.iew.wb_sent                          83776                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         83656                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     31902                       # num instructions producing a value
system.cpu.iew.wb_consumers                     41831                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.115926                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.762640                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            3308                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             630                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1510                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       308747                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.265496                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.587308                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       249920     80.95%     80.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        35683     11.56%     92.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        23144      7.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       308747                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                70422                       # Number of instructions committed
system.cpu.commit.committedOps                  81971                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          32292                       # Number of memory references committed
system.cpu.commit.loads                         18453                       # Number of loads committed
system.cpu.commit.membars                         311                       # Number of memory barriers committed
system.cpu.commit.branches                      12836                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     74181                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2269                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            49675     60.60%     60.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           18453     22.51%     83.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13823     16.86%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             81971                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 23144                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       370739                       # The number of ROB reads
system.cpu.rob.rob_writes                      173014                       # The number of ROB writes
system.cpu.timesIdled                            6520                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          410432                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       70422                       # Number of Instructions Simulated
system.cpu.committedOps                         81971                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              10.247266                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        10.247266                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.097587                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.097587                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    89154                       # number of integer regfile reads
system.cpu.int_regfile_writes                   54090                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                    307623                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    24396                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   36264                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1229                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    601119456                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              2828                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.982245                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               26351                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2828                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.317893                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            188000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.982245                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998890                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998890                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            125752                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           125752                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    601119456                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        13973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           13973                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        12780                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          12780                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          305                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          305                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          307                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          307                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         26753                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            26753                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        26753                       # number of overall hits
system.cpu.dcache.overall_hits::total           26753                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2666                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2666                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          694                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          694                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         3360                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3360                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3360                       # number of overall misses
system.cpu.dcache.overall_misses::total          3360                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    222345883                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    222345883                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     61665881                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     61665881                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        88298                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        88298                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    284011764                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    284011764                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    284011764                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    284011764                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        16639                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        16639                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        13474                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13474                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          307                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          307                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        30113                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        30113                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        30113                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        30113                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.160226                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.160226                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.051507                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.051507                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.006515                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006515                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.111580                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.111580                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.111580                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.111580                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 83400.556264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83400.556264                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 88855.736311                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88855.736311                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        44149                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        44149                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 84527.310714                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84527.310714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 84527.310714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84527.310714                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         2828                       # number of writebacks
system.cpu.dcache.writebacks::total              2828                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          272                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          272                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          244                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          244                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          516                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          516                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          516                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          516                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2394                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2394                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          450                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          450                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2844                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2844                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2844                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2844                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    197236535                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    197236535                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     41046123                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     41046123                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    238282658                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    238282658                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    238282658                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    238282658                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.143879                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.143879                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.033398                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033398                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.094444                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.094444                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.094444                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.094444                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 82387.859231                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82387.859231                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 91213.606667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91213.606667                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 83784.338256                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83784.338256                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 83784.338256                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83784.338256                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    601119456                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    601119456                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    601119456                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              6818                       # number of replacements
system.cpu.icache.tags.tagsinuse            15.981623                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               79706                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6818                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.690525                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.981623                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998851                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998851                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            180592                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           180592                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    601119456                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        79902                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           79902                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         79902                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            79902                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        79902                       # number of overall hits
system.cpu.icache.overall_hits::total           79902                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         6977                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6977                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         6977                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6977                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         6977                       # number of overall misses
system.cpu.icache.overall_misses::total          6977                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    558435530                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    558435530                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    558435530                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    558435530                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    558435530                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    558435530                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        86879                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        86879                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        86879                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        86879                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        86879                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        86879                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.080307                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.080307                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.080307                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.080307                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.080307                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.080307                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80039.491185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80039.491185                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80039.491185                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80039.491185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80039.491185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80039.491185                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        60706                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               971                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.519053                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         6818                       # number of writebacks
system.cpu.icache.writebacks::total              6818                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          143                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          143                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          143                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         6834                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6834                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         6834                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6834                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         6834                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6834                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    541142670                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    541142670                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    541142670                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    541142670                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    541142670                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    541142670                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.078661                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.078661                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.078661                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.078661                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.078661                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.078661                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79183.884987                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79183.884987                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79183.884987                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79183.884987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79183.884987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79183.884987                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    601119456                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    601119456                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests         19324                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         9646                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          213                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    601119456                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9228                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          913                       # Transaction distribution
system.membus.trans_dist::WritebackClean         8733                       # Transaction distribution
system.membus.trans_dist::ReadExReq               450                       # Transaction distribution
system.membus.trans_dist::ReadExResp              450                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           6834                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2394                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        20486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       873728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       363008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1236736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9678                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.022009                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.146719                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9465     97.80%     97.80% # Request fanout histogram
system.membus.snoop_fanout::1                     213      2.20%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                9678                       # Request fanout histogram
system.membus.reqLayer0.occupancy            66927227                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36859750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           15270094                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000245                       # Number of seconds simulated
sim_ticks                                   244553806                       # Number of ticks simulated
final_tick                                  845687423                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 314211                       # Simulator instruction rate (inst/s)
host_op_rate                                   351020                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              536124595                       # Simulator tick rate (ticks/s)
host_mem_usage                                1194116                       # Number of bytes of host memory used
host_seconds                                     0.46                       # Real time elapsed on the host
sim_insts                                      143323                       # Number of instructions simulated
sim_ops                                        160116                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    244567967                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           32768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          122368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             155136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         7168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            7168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           112                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                112                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          133990963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          500372503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             634363466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     133990963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        133990963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        29310523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             29310523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        29310523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         133990963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         500372503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            663673989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2423                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2420                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4846                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4840                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 136832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  149664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  155072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               154880                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    570                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   158                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               100                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     244556305                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  4846                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 4840                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    350.429448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   270.546323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   187.391160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            28      3.44%      3.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          122     14.97%     18.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           61      7.48%     25.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           71      8.71%     34.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           39      4.79%     39.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           20      2.45%     41.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           36      4.42%     46.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           20      2.45%     48.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          418     51.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          815                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.003509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.771848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.461676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8                 9      3.16%      3.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10               14      4.91%      8.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12               23      8.07%     16.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13                8      2.81%     18.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14               51     17.89%     36.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15                5      1.75%     38.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16              136     47.72%     86.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17                1      0.35%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18               30     10.53%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19                2      0.70%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20                4      1.40%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22                2      0.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           285                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.410526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.368808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.271254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              251     88.07%     88.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.70%     88.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               10      3.51%     92.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      2.81%     95.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      2.11%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      1.75%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.70%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           285                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    133176759                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               218696759                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   21380000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31145.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51145.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       559.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       611.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    634.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    633.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3808                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4326                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.40                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      50496.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    90.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1463700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             766752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5030928                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4377672                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              1523340                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         5563930.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         101755.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    1814048.700000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy            2610                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           20644736.400000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower             84.417972                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            116092449                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       367500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       8190000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN       725053                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     119879094                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    115406320                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    244567967                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   11621                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4235                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               289                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 6527                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    6416                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.299372                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2682                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              38                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               24                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    244567967                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    244567967                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    244567967                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    244567967                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       244567967                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           293582                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              14150                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          79816                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       11621                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               9112                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        253880                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                     600                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     80110                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    79                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             268396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.318660                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.508220                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   188394     70.19%     70.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    74477     27.75%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5525      2.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               268396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.039583                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.271870                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    16494                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                207242                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     33346                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 11056                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    258                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 6054                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                    44                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  80149                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   359                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    258                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    25239                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   92201                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            597                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     34469                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                115632                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  79707                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   164                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 87002                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LQFullEvents                 107212                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    145                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               75226                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                356646                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            85459                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps                 73722                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     1507                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  6                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              6                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     23728                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                23845                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8044                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              2171                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                6                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      79464                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                   9                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     79219                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                46                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            1338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         2590                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        268396                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.295157                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.587274                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              207542     77.33%     77.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               42489     15.83%     93.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               18365      6.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          268396                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1750     84.95%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   310     15.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 47432     59.87%     59.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.01%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                23770     30.01%     89.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                8013     10.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  79219                       # Type of FU issued
system.cpu.iq.rate                           0.269836                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        2060                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.026004                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             428941                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             80822                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        78886                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  81279                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             5887                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          566                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          167                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    258                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     386                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 86310                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               79473                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 23845                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 8044                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  7                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 85461                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             96                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          152                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  248                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 78971                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 23595                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               249                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        31590                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    10714                       # Number of branches executed
system.cpu.iew.exec_stores                       7995                       # Number of stores executed
system.cpu.iew.exec_rate                     0.268991                       # Inst execution rate
system.cpu.iew.wb_sent                          78924                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         78886                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     50800                       # num instructions producing a value
system.cpu.iew.wb_consumers                     67071                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.268702                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.757406                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            1092                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               7                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               247                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       267782                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.291797                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.632548                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       215547     80.49%     80.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        26332      9.83%     90.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        25903      9.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       267782                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                72894                       # Number of instructions committed
system.cpu.commit.committedOps                  78138                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          31156                       # Number of memory references committed
system.cpu.commit.loads                         23279                       # Number of loads committed
system.cpu.commit.membars                           2                       # Number of memory barriers committed
system.cpu.commit.branches                      10583                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     72561                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2499                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            46978     60.12%     60.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.01%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           23279     29.79%     89.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           7877     10.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             78138                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 25903                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       321083                       # The number of ROB reads
system.cpu.rob.rob_writes                      159071                       # The number of ROB writes
system.cpu.timesIdled                             433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           25186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       72894                       # Number of Instructions Simulated
system.cpu.committedOps                         78138                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.027519                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.027519                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.248292                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.248292                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    80938                       # number of integer regfile reads
system.cpu.int_regfile_writes                   57128                       # number of integer regfile writes
system.cpu.cc_regfile_reads                    307539                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    17185                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   31569                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      8                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    244567967                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1912                       # number of replacements
system.cpu.dcache.tags.tagsinuse                   16                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               24424                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1912                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.774059                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data           16                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            104196                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           104196                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    244567967                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        15789                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           15789                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         7841                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7841                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data            2                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data            2                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         23630                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            23630                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        23630                       # number of overall hits
system.cpu.dcache.overall_hits::total           23630                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1909                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1909                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           28                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         1937                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1937                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1937                       # number of overall misses
system.cpu.dcache.overall_misses::total          1937                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    160538770                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    160538770                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      4505391                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4505391                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    165044161                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    165044161                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    165044161                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    165044161                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        17698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        17698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         7869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        25567                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        25567                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        25567                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        25567                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.107865                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.107865                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003558                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003558                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.075762                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.075762                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.075762                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.075762                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 84095.741226                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84095.741226                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 160906.821429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 160906.821429                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 85206.071760                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85206.071760                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 85206.071760                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85206.071760                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         1912                       # number of writebacks
system.cpu.dcache.writebacks::total              1912                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           17                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           25                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           25                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1901                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1901                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1912                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1912                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1912                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1912                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    156283504                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    156283504                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      1545901                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1545901                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    157829405                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    157829405                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    157829405                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    157829405                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.107413                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.107413                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001398                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001398                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.074784                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.074784                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.074784                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.074784                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 82211.206733                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82211.206733                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 140536.454545                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 140536.454545                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 82546.759937                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82546.759937                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 82546.759937                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82546.759937                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    244567967                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    244567967                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    244567967                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               512                       # number of replacements
system.cpu.icache.tags.tagsinuse                   16                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               79647                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               512                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            155.560547                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst           16                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            160732                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           160732                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    244567967                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        79575                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           79575                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         79575                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            79575                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        79575                       # number of overall hits
system.cpu.icache.overall_hits::total           79575                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          535                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           535                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          535                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            535                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          535                       # number of overall misses
system.cpu.icache.overall_misses::total           535                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     35799805                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35799805                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     35799805                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35799805                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     35799805                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35799805                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        80110                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        80110                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        80110                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        80110                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        80110                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        80110                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.006678                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006678                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.006678                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006678                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.006678                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006678                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66915.523364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66915.523364                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 66915.523364                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66915.523364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 66915.523364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66915.523364                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3588                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                49                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.224490                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          512                       # number of writebacks
system.cpu.icache.writebacks::total               512                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           24                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           24                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           24                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          511                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          511                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          511                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          511                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          511                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          511                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     34191572                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34191572                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     34191572                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34191572                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     34191572                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34191572                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006379                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006379                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006379                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006379                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006379                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006379                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 66911.099804                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66911.099804                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 66911.099804                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66911.099804                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 66911.099804                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66911.099804                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    244567967                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    244567967                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests          4847                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2424                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    244567967                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2413                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          112                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2312                       # Transaction distribution
system.membus.trans_dist::ReadExReq                11                       # Transaction distribution
system.membus.trans_dist::ReadExResp               11                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            511                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1901                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         5736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       244736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  310272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2423                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001651                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040605                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2419     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                       4      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2423                       # Request fanout histogram
system.membus.reqLayer0.occupancy            16753874                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2729466                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           10450125                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000023                       # Number of seconds simulated
sim_ticks                                    22656767                       # Number of ticks simulated
final_tick                                  868358351                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5589901                       # Simulator instruction rate (inst/s)
host_op_rate                                  6250809                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              860264721                       # Simulator tick rate (ticks/s)
host_mem_usage                                1194116                       # Number of bytes of host memory used
host_seconds                                     0.03                       # Real time elapsed on the host
sim_insts                                      147136                       # Number of instructions simulated
sim_ops                                        164585                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     22670928                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           14336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            4800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              19136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         14336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data               75                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            25                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 25                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          632746940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          211857235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             844604175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     632746940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        632746940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        70619078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             70619078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        70619078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         632746940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         211857235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            915223253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         298                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        284                       # Number of write requests accepted
system.mem_ctrls.readBursts                       596                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      568                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  17440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   17920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   19072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                18176                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     52                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               116                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      22655101                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   596                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  568                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    163.506849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.454232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   132.425689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            11      5.02%      5.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           91     41.55%     46.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           39     17.81%     64.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           18      8.22%     72.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           21      9.59%     82.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           18      8.22%     90.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            4      1.83%     92.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            5      2.28%     94.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           12      5.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          219                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           34                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.117647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.839985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.032798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10                1      2.94%      2.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12                4     11.76%     14.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14                7     20.59%     35.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16               11     32.35%     67.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18                5     14.71%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20                3      8.82%     91.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22                3      8.82%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            34                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           34                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.470588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.433740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.186676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               27     79.41%     79.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4     11.76%     91.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.94%     94.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      2.94%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      2.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            34                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     26243447                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                37143447                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2725000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     48241.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5009.19                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68278.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       769.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       790.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    802.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.46                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      424                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     464                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.30                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      38926.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   389130                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   206976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                  642096                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 524160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy               145080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy               619158                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          9914.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    132185.550000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        4.500000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           2668704.450000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            117.788405                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime              8401884                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE         7500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF        780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN         1250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      13469882                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN      8400634                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     22670928                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    1277                       # Number of BP lookups
system.cpu.branchPred.condPredicted               921                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               137                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                  370                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     232                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             62.702703                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     117                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              82                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 53                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               29                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     22670928                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     22670928                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     22670928                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     22670928                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        22670928                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            27199                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               5327                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                           4793                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        1277                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches                402                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                          5539                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                     282                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           88                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      4925                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    80                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              11102                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.503513                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.580853                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     5997     54.02%     54.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4620     41.61%     95.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      485      4.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                11102                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.046950                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.176220                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     4686                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  1983                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      4129                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   193                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    111                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  246                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                    30                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                   5041                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   174                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    111                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                     5067                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                     924                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            348                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      3920                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                   732                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                   4878                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                    60                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   211                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LQFullEvents                    547                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                     38                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands                5233                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 21298                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups             4881                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps                  4724                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                      511                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 10                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       308                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 1028                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 557                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 3                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               17                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                       4799                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  16                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                      4725                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                 7                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined             356                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined          680                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         11102                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.425599                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.668708                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                7502     67.57%     67.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2475     22.29%     89.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1125     10.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           11102                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    128     37.54%     37.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   213     62.46%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  3155     66.77%     66.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    1      0.02%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1017     21.52%     88.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 552     11.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   4725                       # Type of FU issued
system.cpu.iq.rate                           0.173720                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         341                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.072169                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              20902                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes              5173                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses         4635                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                   5066                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads               11                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads           78                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores           21                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    111                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     216                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   524                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts                4815                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  1028                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                  557                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 10                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   517                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             17                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect           90                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  107                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                  4659                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                   990                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                68                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         1533                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     1071                       # Number of branches executed
system.cpu.iew.exec_stores                        543                       # Number of stores executed
system.cpu.iew.exec_rate                     0.171293                       # Inst execution rate
system.cpu.iew.wb_sent                           4642                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                          4635                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                      1893                       # num instructions producing a value
system.cpu.iew.wb_consumers                      2596                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.170411                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.729199                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts             294                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              15                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               107                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        10899                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.409395                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.708292                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         7853     72.05%     72.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1630     14.96%     87.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1416     12.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        10899                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                 3806                       # Number of instructions committed
system.cpu.commit.committedOps                   4462                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           1487                       # Number of memory references committed
system.cpu.commit.loads                           951                       # Number of loads committed
system.cpu.commit.membars                           6                       # Number of memory barriers committed
system.cpu.commit.branches                       1032                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                      3630                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   94                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             2974     66.65%     66.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               1      0.02%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             951     21.31%     87.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            536     12.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              4462                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  1416                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        14213                       # The number of ROB reads
system.cpu.rob.rob_writes                        9712                       # The number of ROB writes
system.cpu.timesIdled                             200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           16097                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                        3806                       # Number of Instructions Simulated
system.cpu.committedOps                          4462                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               7.146348                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.146348                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.139932                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.139932                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                     4581                       # number of integer regfile reads
system.cpu.int_regfile_writes                    2529                       # number of integer regfile writes
system.cpu.cc_regfile_reads                     16879                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     2310                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    1569                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     24                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     22670928                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                75                       # number of replacements
system.cpu.dcache.tags.tagsinuse                   16                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1620                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                91                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.802198                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data           16                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6055                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6055                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     22670928                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data          875                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             875                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            510                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data            5                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data            6                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          1385                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1385                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         1385                       # number of overall hits
system.cpu.dcache.overall_hits::total            1385                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           86                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            86                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data           98                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             98                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data           98                       # number of overall misses
system.cpu.dcache.overall_misses::total            98                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      9471737                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9471737                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data       999608                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       999608                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        69807                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        69807                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     10471345                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     10471345                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     10471345                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     10471345                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data          961                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          961                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data          522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         1483                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1483                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         1483                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1483                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.089490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.089490                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.022989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022989                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.066082                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066082                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.066082                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066082                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 110136.476744                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 110136.476744                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 83300.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83300.666667                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        69807                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        69807                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 106850.459184                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 106850.459184                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 106850.459184                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 106850.459184                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           75                       # number of writebacks
system.cpu.dcache.writebacks::total                75                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           23                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           68                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           75                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           75                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      6997382                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6997382                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data       639302                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       639302                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      7636684                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      7636684                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      7636684                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7636684                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.070760                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070760                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.013410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.050573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050573                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.050573                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050573                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 102902.676471                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 102902.676471                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 91328.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91328.857143                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 101822.453333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 101822.453333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 101822.453333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 101822.453333                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     22670928                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     22670928                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     22670928                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               224                       # number of replacements
system.cpu.icache.tags.tagsinuse                   16                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4822                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               240                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.091667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst           16                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10074                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10074                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     22670928                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst         4680                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4680                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          4680                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4680                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         4680                       # number of overall hits
system.cpu.icache.overall_hits::total            4680                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          245                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           245                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          245                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            245                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          245                       # number of overall misses
system.cpu.icache.overall_misses::total           245                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     23318628                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23318628                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     23318628                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23318628                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     23318628                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23318628                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         4925                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4925                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         4925                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4925                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         4925                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4925                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.049746                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049746                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.049746                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049746                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.049746                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049746                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 95178.073469                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95178.073469                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 95178.073469                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95178.073469                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 95178.073469                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95178.073469                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4138                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                52                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    79.576923                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          224                       # number of writebacks
system.cpu.icache.writebacks::total               224                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           22                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          223                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          223                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          223                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          223                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          223                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          223                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     21241820                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21241820                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     21241820                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21241820                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     21241820                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21241820                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.045279                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045279                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.045279                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045279                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.045279                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045279                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 95254.798206                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95254.798206                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 95254.798206                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95254.798206                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 95254.798206                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95254.798206                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     22670928                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     22670928                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests           597                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          300                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     22670928                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                292                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           25                       # Transaction distribution
system.membus.trans_dist::WritebackClean          274                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            223                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            68                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          671                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        28672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         9600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   38272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               298                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.053691                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.225787                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     282     94.63%     94.63% # Request fanout histogram
system.membus.snoop_fanout::1                      16      5.37%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 298                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2059865                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1225173                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy             405944                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
