#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Mar 18 11:59:49 2021
# Process ID: 25272
# Current directory: D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.runs/synth_1
# Command line: vivado.exe -log Top_Student.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl
# Log file: D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.runs/synth_1/Top_Student.vds
# Journal file: D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 355.992 ; gain = 99.387
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:18]
INFO: [Synth 8-6157] synthesizing module 'volumeLeveller' [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:163]
INFO: [Synth 8-6155] done synthesizing module 'volumeLeveller' (1#1) [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:163]
INFO: [Synth 8-6157] synthesizing module 'clk6p25m' [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:281]
INFO: [Synth 8-6155] done synthesizing module 'clk6p25m' (2#1) [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:281]
INFO: [Synth 8-6157] synthesizing module 'single_pulse' [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:218]
INFO: [Synth 8-6157] synthesizing module 'slow_blinky_module' [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:245]
INFO: [Synth 8-6155] done synthesizing module 'slow_blinky_module' (3#1) [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:245]
INFO: [Synth 8-6157] synthesizing module 'flipflop' [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:229]
INFO: [Synth 8-6157] synthesizing module 'dflipflop' [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:256]
INFO: [Synth 8-6155] done synthesizing module 'dflipflop' (4#1) [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:256]
INFO: [Synth 8-6155] done synthesizing module 'flipflop' (5#1) [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:229]
INFO: [Synth 8-6155] done synthesizing module 'single_pulse' (6#1) [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:218]
INFO: [Synth 8-6157] synthesizing module 'clk20k' [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:267]
INFO: [Synth 8-6155] done synthesizing module 'clk20k' (7#1) [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:267]
INFO: [Synth 8-6157] synthesizing module 'Audio_Capture' [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Capture' (8#1) [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6157] synthesizing module 'alternate_view' [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:55]
INFO: [Synth 8-6157] synthesizing module 'sevenSegVolume' [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:59]
INFO: [Synth 8-6155] done synthesizing module 'sevenSegVolume' (9#1) [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:59]
INFO: [Synth 8-6155] done synthesizing module 'alternate_view' (10#1) [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:55]
WARNING: [Synth 8-3848] Net out in module/entity Top_Student does not have driver. [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:37]
WARNING: [Synth 8-3848] Net CLOCK in module/entity Top_Student does not have driver. [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:48]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (11#1) [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:18]
WARNING: [Synth 8-3917] design Top_Student has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student has port dp driven by constant 0
WARNING: [Synth 8-3331] design alternate_view has unconnected port sw
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.578 ; gain = 153.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin av:CLOCK to constant 0 [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:48]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.578 ; gain = 153.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.578 ; gain = 153.973
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 742.527 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 742.527 ; gain = 485.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 742.527 ; gain = 485.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 742.527 ; gain = 485.922
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "level" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCLOCK0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCLOCK0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "currentAN" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 742.527 ; gain = 485.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   5 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module volumeLeveller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk6p25m 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module slow_blinky_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dflipflop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clk20k 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Audio_Capture 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module sevenSegVolume 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   5 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element clkled/count_reg was removed.  [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:288]
WARNING: [Synth 8-6014] Unused sequential element clkled/clk_reg was removed.  [D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:289]
INFO: [Synth 8-5546] ROM "vl/level" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "resetbutton/slow_clk/SCLOCK0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "resetbutton/single_pulse_debouncer/nolabel_line236/SCLOCK0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk20khz/SCLOCK0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "av/ssv/currentAN" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Top_Student has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student has port dp driven by constant 0
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[21]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[20]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[19]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[18]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[17]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[16]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[15]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[14]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[13]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[12]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[11]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[10]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[9]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[8]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[7]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[6]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[5]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[4]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[3]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[2]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/COUNT_reg[0]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/slow_clk/SCLOCK_reg) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[21]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[20]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[19]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[18]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[17]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[16]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[15]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[14]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[13]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[12]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[11]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[10]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[9]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[8]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[7]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[6]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[5]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[4]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[3]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[2]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/COUNT_reg[0]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/nolabel_line236/SCLOCK_reg) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/dff1/Q_reg) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (resetbutton/single_pulse_debouncer/dff2/Q_reg) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (audio/sample_reg[3]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (audio/sample_reg[2]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (audio/sample_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (audio/sample_reg[0]) is unused and will be removed from module Top_Student.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 742.527 ; gain = 485.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 742.527 ; gain = 485.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 763.395 ; gain = 506.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (av/ssv/COUNT_NOW_reg[0]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/COUNT_NOW_reg[15]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/COUNT_NOW_reg[14]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/COUNT_NOW_reg[13]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/COUNT_NOW_reg[12]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/COUNT_NOW_reg[11]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/COUNT_NOW_reg[10]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/COUNT_NOW_reg[9]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/COUNT_NOW_reg[8]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/COUNT_NOW_reg[7]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/COUNT_NOW_reg[6]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/COUNT_NOW_reg[5]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/COUNT_NOW_reg[4]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/COUNT_NOW_reg[3]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/COUNT_NOW_reg[2]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/COUNT_NOW_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/isSecondDigit_reg) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/currentAN_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/currentSeg_reg[5]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/currentSeg_reg[4]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/currentSeg_reg[3]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/currentSeg_reg[2]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/currentSeg_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (av/ssv/currentSeg_reg[0]) is unused and will be removed from module Top_Student.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 763.395 ; gain = 506.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 763.395 ; gain = 506.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 763.395 ; gain = 506.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 763.395 ; gain = 506.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 763.395 ; gain = 506.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 763.395 ; gain = 506.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 763.395 ; gain = 506.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Top_Student | audio/temp_reg[4] | 5      | 1     | NO           | YES                | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     4|
|4     |LUT2   |     8|
|5     |LUT3   |    15|
|6     |LUT4   |    19|
|7     |LUT5   |    10|
|8     |LUT6   |    32|
|9     |SRL16E |     1|
|10    |FDRE   |    86|
|11    |IBUF   |     2|
|12    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+-----------+---------------+------+
|      |Instance   |Module         |Cells |
+------+-----------+---------------+------+
|1     |top        |               |   218|
|2     |  audio    |Audio_Capture  |    88|
|3     |  av       |alternate_view |     2|
|4     |    ssv    |sevenSegVolume |     2|
|5     |  clk20khz |clk20k         |    22|
|6     |  vl       |volumeLeveller |    74|
+------+-----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 763.395 ; gain = 506.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 84 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 763.395 ; gain = 174.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 763.395 ; gain = 506.789
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 93 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 763.395 ; gain = 519.211
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/NUS/EE2026/finalProject/SoundDisplay/SoundDisplay/SoundDisplay.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 763.395 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 18 12:00:20 2021...
