<?xml version="1.0" encoding="UTF-8"?>
<testsuites>
<testsuite timestamp="2024-07-23T19:49:32" hostname="SNPS-A1iGRuJX2K" package="FPV" id="0" name="prv" tests="36" errors="0" failures="0" time="13" skipped="23">
<properties>
<property name="os" value="Linux"/>
<property name="expect" value="PASS"/>
<property name="status" value="PASS"/>
</properties>
<testcase classname="prv" name="build execution" time="0">
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:359.4-359.35" time="0" type="COVER" location="alu.sv:359.4-359.35" id="cov_carry_false">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:358.4-358.34" time="0" type="COVER" location="alu.sv:358.4-358.34" id="cov_carry_true">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:345.4-345.38" time="0" type="COVER" location="alu.sv:345.4-345.38" id="cov_op1_one">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:344.4-344.38" time="0" type="COVER" location="alu.sv:344.4-344.38" id="cov_op1_zero">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:347.4-347.38" time="0" type="COVER" location="alu.sv:347.4-347.38" id="cov_op2_one">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:346.4-346.38" time="0" type="COVER" location="alu.sv:346.4-346.38" id="cov_op2_zero">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:342.4-342.43" time="0" type="COVER" location="alu.sv:342.4-342.43" id="cov_opcode_one">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:341.4-341.43" time="0" type="COVER" location="alu.sv:341.4-341.43" id="cov_opcode_zero">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:350.4-350.74" time="0" type="COVER" location="alu.sv:350.4-350.74" id="cov_optest1">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:352.4-352.56" time="0" type="COVER" location="alu.sv:352.4-352.56" id="cov_optest2">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:354.4-354.74" time="0" type="COVER" location="alu.sv:354.4-354.74" id="cov_optest4">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:367.4-367.44" time="0" type="COVER" location="alu.sv:367.4-367.44" id="cov_result_one">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:366.4-366.44" time="0" type="COVER" location="alu.sv:366.4-366.44" id="cov_result_zero">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:363.4-363.33" time="0" type="COVER" location="alu.sv:363.4-363.33" id="cov_zero_false">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:362.4-362.32" time="0" type="COVER" location="alu.sv:362.4-362.32" id="cov_zero_true">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:371.6-371.49" time="0" type="COVER" location="alu.sv:371.6-371.49" id="cover_res0">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:374.6-374.50" time="0" type="COVER" location="alu.sv:374.6-374.50" id="cover_res1">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:377.6-377.51" time="0" type="COVER" location="alu.sv:377.6-377.51" id="cover_res2">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:380.6-380.48" time="0" type="COVER" location="alu.sv:380.6-380.48" id="cover_res3">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:383.6-383.49" time="0" type="COVER" location="alu.sv:383.6-383.49" id="cover_res4">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:386.6-386.49" time="0" type="COVER" location="alu.sv:386.6-386.49" id="cover_res5">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:389.6-389.50" time="0" type="COVER" location="alu.sv:389.6-389.50" id="cover_res6">
<skipped />
</testcase>
<testcase classname="prv" name="Property COVER in alu at alu.sv:392.6-392.50" time="0" type="COVER" location="alu.sv:392.6-392.50" id="cover_res7">
<skipped />
</testcase>
<testcase classname="prv" name="Property ASSERT in alu at alu.sv:308.6-308.39" time="0" type="ASSERT" location="alu.sv:308.6-308.39" id="assert_carry">
</testcase>
<testcase classname="prv" name="Property ASSERT in alu at alu.sv:301.5-301.40" time="0" type="ASSERT" location="alu.sv:301.5-301.40" id="assert_carry_reset">
</testcase>
<testcase classname="prv" name="Property ASSERT in alu at alu.sv:313.8-313.55" time="0" type="ASSERT" location="alu.sv:313.8-313.55" id="assert_res0">
</testcase>
<testcase classname="prv" name="Property ASSERT in alu at alu.sv:316.8-316.55" time="0" type="ASSERT" location="alu.sv:316.8-316.55" id="assert_res1">
</testcase>
<testcase classname="prv" name="Property ASSERT in alu at alu.sv:319.8-319.56" time="0" type="ASSERT" location="alu.sv:319.8-319.56" id="assert_res2">
</testcase>
<testcase classname="prv" name="Property ASSERT in alu at alu.sv:322.8-322.56" time="0" type="ASSERT" location="alu.sv:322.8-322.56" id="assert_res3">
</testcase>
<testcase classname="prv" name="Property ASSERT in alu at alu.sv:325.8-325.48" time="0" type="ASSERT" location="alu.sv:325.8-325.48" id="assert_res4">
</testcase>
<testcase classname="prv" name="Property ASSERT in alu at alu.sv:328.8-328.47" time="0" type="ASSERT" location="alu.sv:328.8-328.47" id="assert_res5">
</testcase>
<testcase classname="prv" name="Property ASSERT in alu at alu.sv:331.8-331.49" time="0" type="ASSERT" location="alu.sv:331.8-331.49" id="assert_res6">
</testcase>
<testcase classname="prv" name="Property ASSERT in alu at alu.sv:334.8-334.47" time="0" type="ASSERT" location="alu.sv:334.8-334.47" id="assert_res7">
</testcase>
<testcase classname="prv" name="Property ASSERT in alu at alu.sv:307.6-307.37" time="0" type="ASSERT" location="alu.sv:307.6-307.37" id="assert_zero">
</testcase>
<testcase classname="prv" name="Property ASSERT in alu at alu.sv:302.5-302.38" time="0" type="ASSERT" location="alu.sv:302.5-302.38" id="assert_zero_reset">
</testcase>
<testcase classname="prv" name="Property ASSERT in alu at alu.sv:303.5-303.50" time="0" type="ASSERT" location="alu.sv:303.5-303.50" id="assert_zero_result">
</testcase>
<system-out>SBY 19:49:23 [alu/FPV_cvr] Removing directory '/mnt/c/Users/renatoj/git_clones/ll_hl_verif/src/verif_sby/alu/FPV_cvr'.
SBY 19:49:23 [alu/FPV_prv] Removing directory '/mnt/c/Users/renatoj/git_clones/ll_hl_verif/src/verif_sby/alu/FPV_prv'.
SBY 19:49:23 [alu/FPV_prv] Copy '/mnt/c/Users/renatoj/git_clones/ll_hl_verif/src/verif_sby/alu/alu.sv' to '/mnt/c/Users/renatoj/git_clones/ll_hl_verif/src/verif_sby/alu/FPV_prv/src/alu.sv'.
SBY 19:49:23 [alu/FPV_prv] engine_0: smtbmc z3
SBY 19:49:23 [alu/FPV_prv] base: starting process &quot;cd alu/FPV_prv/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 19:49:23 [alu/FPV_prv] base: Warning: reg '\op_add' is assigned in a continuous assignment at alu.sv:260.10-260.36.
SBY 19:49:23 [alu/FPV_prv] base: Warning: reg '\op_sub' is assigned in a continuous assignment at alu.sv:261.10-261.36.
SBY 19:49:23 [alu/FPV_prv] base: Warning: reg '\op_incr' is assigned in a continuous assignment at alu.sv:262.10-262.31.
SBY 19:49:23 [alu/FPV_prv] base: Warning: reg '\op_decr' is assigned in a continuous assignment at alu.sv:263.10-263.31.
SBY 19:49:23 [alu/FPV_prv] base: Warning: reg '\op_and' is assigned in a continuous assignment at alu.sv:264.10-264.35.
SBY 19:49:23 [alu/FPV_prv] base: Warning: reg '\op_or' is assigned in a continuous assignment at alu.sv:265.10-265.35.
SBY 19:49:23 [alu/FPV_prv] base: Warning: reg '\op_nand' is assigned in a continuous assignment at alu.sv:266.10-266.36.
SBY 19:49:23 [alu/FPV_prv] base: Warning: reg '\op_xor' is assigned in a continuous assignment at alu.sv:267.10-267.35.
SBY 19:49:23 [alu/FPV_prv] base: alu.sv:269: Warning: Identifier `\f_carry' is implicitly declared.
SBY 19:49:23 [alu/FPV_prv] base: alu.sv:274: Warning: Identifier `\f_zero' is implicitly declared.
SBY 19:49:25 [alu/FPV_prv] base: finished (returncode=0)
SBY 19:49:25 [alu/FPV_prv] prep: starting process &quot;cd alu/FPV_prv/model; yosys -ql design_prep.log design_prep.ys&quot;
SBY 19:49:25 [alu/FPV_prv] prep: finished (returncode=0)
SBY 19:49:25 [alu/FPV_prv] smt2: starting process &quot;cd alu/FPV_prv/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 19:49:25 [alu/FPV_prv] smt2: finished (returncode=0)
SBY 19:49:25 [alu/FPV_prv] engine_0.basecase: starting process &quot;cd alu/FPV_prv; yosys-smtbmc -s z3 --presat --noprogress -t 20  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2&quot;
SBY 19:49:25 [alu/FPV_prv] engine_0.induction: starting process &quot;cd alu/FPV_prv; yosys-smtbmc -s z3 --presat -i --noprogress -t 20  --append 0 --dump-vcd engine_0/trace_induct.vcd --dump-yw engine_0/trace_induct.yw --dump-vlogtb engine_0/trace_induct_tb.v --dump-smtc engine_0/trace_induct.smtc model/design_smt2.smt2&quot;
SBY 19:49:25 [alu/FPV_prv] engine_0.basecase: ##   0:00:00  Solver: z3
SBY 19:49:25 [alu/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 0..
SBY 19:49:25 [alu/FPV_prv] engine_0.induction: ##   0:00:00  Solver: z3
SBY 19:49:25 [alu/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 0..
SBY 19:49:25 [alu/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 1..
SBY 19:49:25 [alu/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 1..
SBY 19:49:25 [alu/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 2..
SBY 19:49:25 [alu/FPV_prv] engine_0.induction: ##   0:00:00  Trying induction in step 20..
SBY 19:49:25 [alu/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 2..
SBY 19:49:25 [alu/FPV_prv] engine_0.induction: ##   0:00:00  Trying induction in step 19..
SBY 19:49:25 [alu/FPV_prv] engine_0.induction: ##   0:00:00  Trying induction in step 18..
SBY 19:49:26 [alu/FPV_prv] engine_0.induction: ##   0:00:00  Temporal induction successful.
SBY 19:49:26 [alu/FPV_prv] engine_0.induction: ##   0:00:00  Status: passed
SBY 19:49:26 [alu/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assumptions in step 3..
SBY 19:49:26 [alu/FPV_prv] engine_0.induction: finished (returncode=0)
SBY 19:49:26 [alu/FPV_prv] engine_0.induction: Status returned by engine for induction: pass
SBY 19:49:26 [alu/FPV_prv] engine_0.basecase: ##   0:00:00  Checking assertions in step 3..
SBY 19:49:26 [alu/FPV_prv] engine_0.basecase: ##   0:00:01  Checking assumptions in step 4..
SBY 19:49:26 [alu/FPV_prv] engine_0.basecase: ##   0:00:01  Checking assertions in step 4..
SBY 19:49:27 [alu/FPV_prv] engine_0.basecase: ##   0:00:01  Checking assumptions in step 5..
SBY 19:49:27 [alu/FPV_prv] engine_0.basecase: ##   0:00:01  Checking assertions in step 5..
SBY 19:49:27 [alu/FPV_prv] engine_0.basecase: ##   0:00:01  Checking assumptions in step 6..
SBY 19:49:27 [alu/FPV_prv] engine_0.basecase: ##   0:00:01  Checking assertions in step 6..
SBY 19:49:27 [alu/FPV_prv] engine_0.basecase: ##   0:00:02  Checking assumptions in step 7..
SBY 19:49:27 [alu/FPV_prv] engine_0.basecase: ##   0:00:02  Checking assertions in step 7..
SBY 19:49:28 [alu/FPV_prv] engine_0.basecase: ##   0:00:02  Checking assumptions in step 8..
SBY 19:49:28 [alu/FPV_prv] engine_0.basecase: ##   0:00:02  Checking assertions in step 8..
SBY 19:49:28 [alu/FPV_prv] engine_0.basecase: ##   0:00:02  Checking assumptions in step 9..
SBY 19:49:28 [alu/FPV_prv] engine_0.basecase: ##   0:00:02  Checking assertions in step 9..
SBY 19:49:28 [alu/FPV_prv] engine_0.basecase: ##   0:00:03  Checking assumptions in step 10..
SBY 19:49:28 [alu/FPV_prv] engine_0.basecase: ##   0:00:03  Checking assertions in step 10..
SBY 19:49:29 [alu/FPV_prv] engine_0.basecase: ##   0:00:03  Checking assumptions in step 11..
SBY 19:49:29 [alu/FPV_prv] engine_0.basecase: ##   0:00:03  Checking assertions in step 11..
SBY 19:49:29 [alu/FPV_prv] engine_0.basecase: ##   0:00:04  Checking assumptions in step 12..
SBY 19:49:29 [alu/FPV_prv] engine_0.basecase: ##   0:00:04  Checking assertions in step 12..
SBY 19:49:30 [alu/FPV_prv] engine_0.basecase: ##   0:00:04  Checking assumptions in step 13..
SBY 19:49:30 [alu/FPV_prv] engine_0.basecase: ##   0:00:04  Checking assertions in step 13..
SBY 19:49:30 [alu/FPV_prv] engine_0.basecase: ##   0:00:04  Checking assumptions in step 14..
SBY 19:49:30 [alu/FPV_prv] engine_0.basecase: ##   0:00:04  Checking assertions in step 14..
SBY 19:49:30 [alu/FPV_prv] engine_0.basecase: ##   0:00:05  Checking assumptions in step 15..
SBY 19:49:30 [alu/FPV_prv] engine_0.basecase: ##   0:00:05  Checking assertions in step 15..
SBY 19:49:30 [alu/FPV_prv] engine_0.basecase: ##   0:00:05  Checking assumptions in step 16..
SBY 19:49:30 [alu/FPV_prv] engine_0.basecase: ##   0:00:05  Checking assertions in step 16..
SBY 19:49:31 [alu/FPV_prv] engine_0.basecase: ##   0:00:05  Checking assumptions in step 17..
SBY 19:49:31 [alu/FPV_prv] engine_0.basecase: ##   0:00:05  Checking assertions in step 17..
SBY 19:49:31 [alu/FPV_prv] engine_0.basecase: ##   0:00:06  Checking assumptions in step 18..
SBY 19:49:31 [alu/FPV_prv] engine_0.basecase: ##   0:00:06  Checking assertions in step 18..
SBY 19:49:31 [alu/FPV_prv] engine_0.basecase: ##   0:00:06  Checking assumptions in step 19..
SBY 19:49:31 [alu/FPV_prv] engine_0.basecase: ##   0:00:06  Checking assertions in step 19..
SBY 19:49:32 [alu/FPV_prv] engine_0.basecase: ##   0:00:06  Status: passed
SBY 19:49:32 [alu/FPV_prv] engine_0.basecase: finished (returncode=0)
SBY 19:49:32 [alu/FPV_prv] engine_0.basecase: Status returned by engine for basecase: pass
SBY 19:49:32 [alu/FPV_prv] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)
SBY 19:49:32 [alu/FPV_prv] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:13 (13)
SBY 19:49:32 [alu/FPV_prv] summary: engine_0 (smtbmc z3) returned pass for basecase
SBY 19:49:32 [alu/FPV_prv] summary: engine_0 (smtbmc z3) returned pass for induction
SBY 19:49:32 [alu/FPV_prv] summary: engine_0 did not produce any traces
SBY 19:49:32 [alu/FPV_prv] summary: successful proof by k-induction.
SBY 19:49:32 [alu/FPV_prv] DONE (PASS, rc=0)
</system-out>
<system-err>
</system-err>
</testsuite>
</testsuites>
