INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:32:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 init0/control/fullReg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.870ns period=3.740ns})
  Destination:            buffer25/dataReg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.870ns period=3.740ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.740ns  (clk rise@3.740ns - clk rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.652ns (19.356%)  route 2.716ns (80.644%))
  Logic Levels:           8  (LUT3=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.223 - 3.740 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1313, unset)         0.508     0.508    init0/control/clk
    SLICE_X16Y122        FDSE                                         r  init0/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122        FDSE (Prop_fdse_C_Q)         0.232     0.740 f  init0/control/fullReg_reg/Q
                         net (fo=7, routed)           0.283     1.023    fork4/control/generateBlocks[4].regblock/fullReg
    SLICE_X17Y122        LUT3 (Prop_lut3_I2_O)        0.119     1.142 f  fork4/control/generateBlocks[4].regblock/start_ready_INST_0_i_7/O
                         net (fo=2, routed)           0.439     1.582    init0/control/fullReg_reg_6
    SLICE_X17Y120        LUT6 (Prop_lut6_I0_O)        0.043     1.625 f  init0/control/fullReg_i_2__5/O
                         net (fo=4, routed)           0.236     1.861    init0/control/fullReg_i_2__5_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I0_O)        0.043     1.904 r  init0/control/fullReg_i_2__4/O
                         net (fo=2, routed)           0.252     2.157    buffer12/transmitValue_reg
    SLICE_X14Y120        LUT3 (Prop_lut3_I2_O)        0.043     2.200 f  buffer12/transmitValue_i_2__29/O
                         net (fo=6, routed)           0.239     2.439    fork12/control/generateBlocks[1].regblock/i___0_i_5_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I4_O)        0.043     2.482 r  fork12/control/generateBlocks[1].regblock/i___0_i_16/O
                         net (fo=1, routed)           0.373     2.855    fork12/control/generateBlocks[2].regblock/join_inputs//i___0_0
    SLICE_X13Y119        LUT6 (Prop_lut6_I5_O)        0.043     2.898 r  fork12/control/generateBlocks[2].regblock/i___0_i_5/O
                         net (fo=2, routed)           0.378     3.276    buffer27/control/dataReg_reg[0]_4
    SLICE_X13Y116        LUT6 (Prop_lut6_I4_O)        0.043     3.319 f  buffer27/control/join_inputs//i___0/O
                         net (fo=1, routed)           0.168     3.488    fork10/control/generateBlocks[1].regblock/buffer24_outs_ready
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.043     3.531 r  fork10/control/generateBlocks[1].regblock/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.346     3.876    buffer25/E[0]
    SLICE_X13Y117        FDRE                                         r  buffer25/dataReg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.740     3.740 r  
                                                      0.000     3.740 r  clk (IN)
                         net (fo=1313, unset)         0.483     4.223    buffer25/clk
    SLICE_X13Y117        FDRE                                         r  buffer25/dataReg_reg[14]/C
                         clock pessimism              0.000     4.223    
                         clock uncertainty           -0.035     4.187    
    SLICE_X13Y117        FDRE (Setup_fdre_C_CE)      -0.194     3.993    buffer25/dataReg_reg[14]
  -------------------------------------------------------------------
                         required time                          3.993    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                  0.117    




