library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;	

entity "7-Segment" is 
	port(In_fb: in std_logic_vector(3 downto 0);
			output: out std_logic_vector(6 downto 0));
end "7-Segment";
	
architecture Behavioral of seven is
begin process (In_fb)
begin
output <= "0000000";
case In_fb is
	when "0000" =>
		output <= "0111111";
	when "0001" =>
		output <= "0000110";
	when "0010" =>
		output <= "1011011";
	when "0011" =>
		output <= "1001111";
	when "0100" =>
		output <= "1100110";
	when "0101" =>
		output <= "1101101";
	when "0110" =>
		output <= "1111101";
	when "0111" =>
		output <= "0000111";
	when "1000" =>
		output <= "1111111";
	when "1001" =>
		output <= "1101111";
	when "1010" =>
		output <= "1011111";
	when "1011" =>
		output <= "1111100";
	when "1100" =>
		output <= "0111001";
	when "1101" =>
		output <= "1011110";
	when "1110" =>
		output <= "1111001";
	when "1111" =>
		output <= "1110001";
	when others =>
		null;

end case;
end process;

component binary_counter is
	port(C_in, CLR : in std_logic;
			C_out : out std_logic:= '0';
			O : out std_logic_vector(3 downto 0));
end component;	

component debounce_switch is
	port( CLK : in std_logic;
			button : in std_logic;
			result : out std_logic);
			
end component;

component counter_debounce is
	port (In_put, CLR, clk : in std_logic;
					Carry: out std_logic;
					binary_out : out std_logic_vector(3 downto 0);
					output2 : out std_logic_vector(7 downto 0)
					);
end component;

begin
U3: seven
			port map (binary_out, output2);
	
end Behavioral;
	
		
		
		  