$date
	Sun Oct 23 05:17:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#143424
b1 !
1"
#143426
b1 &
b1 %
1$
#143427
0"
#143430
1#
#143434
b0 &
b0 %
0#
0$
#1174104
b1100 !
1"
#1174106
b1100 &
b1100 %
1$
#1174107
0"
#1174110
b110 &
b110 %
#1174114
b11 &
b11 %
#1174118
b1010 &
b1010 %
#1174122
b101 &
b101 %
#1174126
b10000 &
b10000 %
#1174130
b1000 &
b1000 %
#1174134
b100 &
b100 %
#1174138
b10 &
b10 %
#1174142
b1 &
1#
b1 %
#1174146
b0 &
b0 %
0#
0$
#2144989
b1001 !
1"
#2144990
b1001 &
b1001 %
1$
#2144991
0"
#2144994
b11100 &
b11100 %
#2144998
b1110 &
b1110 %
#2145002
b111 &
b111 %
#2145006
b10110 &
b10110 %
#2145010
b1011 &
b1011 %
#2145014
b100010 &
b100010 %
#2145018
b10001 &
b10001 %
#2145022
b110100 &
b110100 %
#2145026
b11010 &
b11010 %
#2145030
b1101 &
b1101 %
#2145034
b101000 &
b101000 %
#2145038
b10100 &
b10100 %
#2145042
b1010 &
b1010 %
#2145046
b101 &
b101 %
#2145050
b10000 &
b10000 %
#2145054
b1000 &
b1000 %
#2145058
b100 &
b100 %
#2145062
b10 &
b10 %
#2145066
b1 &
b1 %
1#
#2145070
b0 &
0#
b0 %
0$
#4500012
