Logfile for Reveal Analyzer
Version: Diamond 3.12.1.454
Platform: Windows8 64bit
Filename: C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_debug.log
First created: Tue 1. Mar 12:43:43 2022
[12:43:52] runProject on device [1. LCMXO2-1200HC] using C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timer_analyser.rva [POP_timer_Reveal.rvl]
[12:43:52] Connecting cableserver to run Reveal debugger....
[12:44:00] @Connect
[12:44:00] @SetSharableApplications,2,Reveal,Mico
[12:44:02] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[12:44:02] @LockCable
[12:44:02] @GetServerStatus
[12:44:02] @Read
[12:44:02] @SetTargetDevice,0
[12:44:02] Connecting core0....
[12:44:02] @ShiftIR,8,0,ER1
[12:44:02] @ShiftDR,21,0,data (select core0)
[12:44:02] @ShiftIR,8,0,ER2
[12:44:02] Configuring core0....
[12:44:02] @JumpState,RUN_TEST_IDLE
[12:44:02] @JumpState,RUN_TEST_IDLE
[12:44:02] @JumpState,RUN_TEST_IDLE
[12:44:02] @ShiftIR,8,0,NOP
[12:44:02] @JumpState,RUN_TEST_IDLE
[12:44:02] @ShiftIR,8,0,ER2
[12:44:02] @Set Odd Parity readback
[12:44:02] @Set Odd Parity
[12:44:02] @Set LA Start/Stop readback
[12:44:02] @Set LA Start/Stop 
[12:44:02] #Reveal IP Version = 1_6_042617
[12:44:02] @Get Pattern
[12:44:02] #pattern readout = a5a5
[12:44:02] pattern readout passed!
[12:44:02] @Get Tracy Signature
[12:44:02] @Get Tracy Signature
[12:44:02] #signature from core0 = 415418820
[12:44:02] signature from core0 passed!
[12:44:02] @Set Opcode Value
[12:44:02] @Set Mask Value
[12:44:02] @Set Then Num
[12:44:02] @Set NEXT THEN
[12:44:02] @Set Cnt Cntg
[12:44:02] @Set Event Count
[12:44:02] @Get BurstWrite CRC
[12:44:02] @Set Truth Tbl Addr Cnter Init
[12:44:02] @Set Truth Table Prog
[12:44:02] Configuring in burst mode....
[12:44:02] @Get BurstWrite CRC
[12:44:02] @Enable TE Trig
[12:44:02] @Enable Trig Output OR All readback
[12:44:02] @Enable Trig Output OR All
[12:44:02] @Set Pre-Trig Sample
[12:44:02] @Set Post-Trig Sample
[12:44:02] finished configuration of core0
[12:44:02] Starting all active cores....
[12:44:02] @ShiftIR,8,0,ER1
[12:44:02] @ShiftDR,21,0,data (select active cores)
[12:44:02] @ShiftIR,8,0,ER2
[12:44:02] @Set LA Start cores
[12:44:02] @UnlockCable
[12:44:02] Running all active cores....
[12:44:02] @LockCable
[12:44:02] Polling trigger memory of core0....
[12:44:02] @ShiftIR,8,0,ER1
[12:44:02] @ShiftDR,21,0,data (select core0)
[12:44:02] @ShiftIR,8,0,ER2
[12:44:02] @Get Force Trigger bit
[12:44:02] #TM_CTL_0=3
[12:44:02] @Get Trig Detected Cnt
[12:44:02] #numDetectedTriggers = 0
[12:44:02] @Get Mem Block Full Cnt
[12:44:02] #memFullCnt = 0
[12:44:02] detected 0 triggers of core0
[12:44:02] captured 0 memory blocks of core0
[12:44:02] @UnlockCable
[12:44:03] Running all active cores....
[12:44:03] @LockCable
[12:44:03] Polling trigger memory of core0....
[12:44:03] @ShiftIR,8,0,ER1
[12:44:03] @ShiftDR,21,0,data (select core0)
[12:44:03] @ShiftIR,8,0,ER2
[12:44:03] @Get Force Trigger bit
[12:44:03] #TM_CTL_0=3
[12:44:03] @Get Trig Detected Cnt
[12:44:03] #numDetectedTriggers = 0
[12:44:03] @Get Mem Block Full Cnt
[12:44:03] #memFullCnt = 0
[12:44:03] detected 0 triggers of core0
[12:44:03] captured 0 memory blocks of core0
[12:44:03] @UnlockCable
[12:44:04] Running all active cores....
[12:44:04] @LockCable
[12:44:04] Polling trigger memory of core0....
[12:44:04] @ShiftIR,8,0,ER1
[12:44:04] @ShiftDR,21,0,data (select core0)
[12:44:04] @ShiftIR,8,0,ER2
[12:44:04] @Get Force Trigger bit
[12:44:04] #TM_CTL_0=3
[12:44:04] @Get Trig Detected Cnt
[12:44:04] #numDetectedTriggers = 0
[12:44:04] @Get Mem Block Full Cnt
[12:44:04] #memFullCnt = 0
[12:44:04] detected 0 triggers of core0
[12:44:04] captured 0 memory blocks of core0
[12:44:04] @UnlockCable
[12:44:05] Running all active cores....
[12:44:05] @LockCable
[12:44:05] Polling trigger memory of core0....
[12:44:05] @ShiftIR,8,0,ER1
[12:44:05] @ShiftDR,21,0,data (select core0)
[12:44:05] @ShiftIR,8,0,ER2
[12:44:05] @Get Force Trigger bit
[12:44:05] #TM_CTL_0=3
[12:44:05] @Get Trig Detected Cnt
[12:44:05] #numDetectedTriggers = 0
[12:44:05] @Get Mem Block Full Cnt
[12:44:05] #memFullCnt = 0
[12:44:05] detected 0 triggers of core0
[12:44:05] captured 0 memory blocks of core0
[12:44:05] @UnlockCable
[12:44:06] Running all active cores....
[12:44:06] @LockCable
[12:44:06] Polling trigger memory of core0....
[12:44:06] @ShiftIR,8,0,ER1
[12:44:06] @ShiftDR,21,0,data (select core0)
[12:44:06] @ShiftIR,8,0,ER2
[12:44:06] @Get Force Trigger bit
[12:44:06] #TM_CTL_0=3
[12:44:06] @Get Trig Detected Cnt
[12:44:06] #numDetectedTriggers = 0
[12:44:06] @Get Mem Block Full Cnt
[12:44:06] #memFullCnt = 0
[12:44:06] detected 0 triggers of core0
[12:44:06] captured 0 memory blocks of core0
[12:44:06] @UnlockCable
[12:44:07] Running all active cores....
[12:44:07] @LockCable
[12:44:07] Polling trigger memory of core0....
[12:44:07] @ShiftIR,8,0,ER1
[12:44:07] @ShiftDR,21,0,data (select core0)
[12:44:07] @ShiftIR,8,0,ER2
[12:44:07] @Get Force Trigger bit
[12:44:07] #TM_CTL_0=3
[12:44:07] @Get Trig Detected Cnt
[12:44:07] #numDetectedTriggers = 0
[12:44:07] @Get Mem Block Full Cnt
[12:44:07] #memFullCnt = 0
[12:44:07] detected 0 triggers of core0
[12:44:07] captured 0 memory blocks of core0
[12:44:07] @UnlockCable
[12:44:08] Running all active cores....
[12:44:08] @LockCable
[12:44:08] Polling trigger memory of core0....
[12:44:08] @ShiftIR,8,0,ER1
[12:44:08] @ShiftDR,21,0,data (select core0)
[12:44:08] @ShiftIR,8,0,ER2
[12:44:08] @Get Force Trigger bit
[12:44:08] #TM_CTL_0=3
[12:44:08] @Get Trig Detected Cnt
[12:44:08] #numDetectedTriggers = 0
[12:44:08] @Get Mem Block Full Cnt
[12:44:08] #memFullCnt = 0
[12:44:08] detected 0 triggers of core0
[12:44:08] captured 0 memory blocks of core0
[12:44:08] @UnlockCable
[12:44:09] Running all active cores....
[12:44:09] @LockCable
[12:44:09] Polling trigger memory of core0....
[12:44:09] @ShiftIR,8,0,ER1
[12:44:09] @ShiftDR,21,0,data (select core0)
[12:44:09] @ShiftIR,8,0,ER2
[12:44:09] @Get Force Trigger bit
[12:44:09] #TM_CTL_0=3
[12:44:09] @Get Trig Detected Cnt
[12:44:09] #numDetectedTriggers = 0
[12:44:09] @Get Mem Block Full Cnt
[12:44:09] #memFullCnt = 0
[12:44:09] detected 0 triggers of core0
[12:44:09] captured 0 memory blocks of core0
[12:44:09] @UnlockCable
[12:44:10] Running all active cores....
[12:44:10] @LockCable
[12:44:10] Polling trigger memory of core0....
[12:44:10] @ShiftIR,8,0,ER1
[12:44:10] @ShiftDR,21,0,data (select core0)
[12:44:10] @ShiftIR,8,0,ER2
[12:44:10] @Get Force Trigger bit
[12:44:10] #TM_CTL_0=3
[12:44:10] @Get Trig Detected Cnt
[12:44:10] #numDetectedTriggers = 0
[12:44:10] @Get Mem Block Full Cnt
[12:44:10] #memFullCnt = 0
[12:44:10] detected 0 triggers of core0
[12:44:10] captured 0 memory blocks of core0
[12:44:10] @UnlockCable
[12:44:11] Running all active cores....
[12:44:11] @LockCable
[12:44:11] Polling trigger memory of core0....
[12:44:11] @ShiftIR,8,0,ER1
[12:44:11] @ShiftDR,21,0,data (select core0)
[12:44:11] @ShiftIR,8,0,ER2
[12:44:11] @Get Force Trigger bit
[12:44:11] #TM_CTL_0=3
[12:44:11] @Get Trig Detected Cnt
[12:44:11] #numDetectedTriggers = 0
[12:44:11] @Get Mem Block Full Cnt
[12:44:11] #memFullCnt = 0
[12:44:11] detected 0 triggers of core0
[12:44:11] captured 0 memory blocks of core0
[12:44:11] @UnlockCable
[12:44:12] Running all active cores....
[12:44:12] @LockCable
[12:44:12] Polling trigger memory of core0....
[12:44:12] @ShiftIR,8,0,ER1
[12:44:12] @ShiftDR,21,0,data (select core0)
[12:44:12] @ShiftIR,8,0,ER2
[12:44:12] @Get Force Trigger bit
[12:44:12] #TM_CTL_0=3
[12:44:12] @Get Trig Detected Cnt
[12:44:12] #numDetectedTriggers = 0
[12:44:12] @Get Mem Block Full Cnt
[12:44:12] #memFullCnt = 0
[12:44:12] detected 0 triggers of core0
[12:44:12] captured 0 memory blocks of core0
[12:44:12] @UnlockCable
[12:44:13] Running all active cores....
[12:44:13] @LockCable
[12:44:13] Polling trigger memory of core0....
[12:44:13] @ShiftIR,8,0,ER1
[12:44:13] @ShiftDR,21,0,data (select core0)
[12:44:13] @ShiftIR,8,0,ER2
[12:44:13] @Get Force Trigger bit
[12:44:13] #TM_CTL_0=3
[12:44:13] @Get Trig Detected Cnt
[12:44:13] #numDetectedTriggers = 0
[12:44:13] @Get Mem Block Full Cnt
[12:44:13] #memFullCnt = 0
[12:44:13] detected 0 triggers of core0
[12:44:13] captured 0 memory blocks of core0
[12:44:13] @UnlockCable
[12:44:14] Running all active cores....
[12:44:14] @LockCable
[12:44:14] Polling trigger memory of core0....
[12:44:14] @ShiftIR,8,0,ER1
[12:44:14] @ShiftDR,21,0,data (select core0)
[12:44:14] @ShiftIR,8,0,ER2
[12:44:14] @Get Force Trigger bit
[12:44:14] #TM_CTL_0=3
[12:44:14] User has manually triggered core0!
[12:44:14] @set Force Trigger bit
[12:44:14] @set Force Trigger bit
[12:44:14] @Get Trig Detected Cnt
[12:44:14] #numDetectedTriggers = 1
[12:44:14] @Get Mem Block Full Cnt
[12:44:14] #memFullCnt = 1
[12:44:14] Downloading trigger memory of core0....
[12:44:14] @Is LA Armed
[12:44:14] @Set LA Start/Stop readback
[12:44:14] @Set LA Start/Stop 
[12:44:14] @Set LA Start/Stop readback
[12:44:14] @Set LA Start/Stop 
[12:44:14] @Get Trig Detected Cnt
[12:44:14] #numDetectedTriggers = 1
[12:44:14] @Get Mem Block Full Cnt
[12:44:14] #memFullCnt = 1
[12:44:14] @Get Last Addr Written
[12:44:14] #lastAddrWritten = 15
[12:44:14] @Get Multiple Trig Enbl
[12:44:14] #traceWidth=32, userSelectedTriggers=1, numTrigEnable=1
[12:44:14] @Get BurstRead CRC
[12:44:14] @Set Trace Mem Cnter Init
[12:44:14] Uploading in burst mode....
[12:44:14] @ShiftDR,512,1,data (burst read)
[12:44:14] @GetTDO,data,512
[12:44:14] @Get BurstRead CRC
[12:44:14] @Get BurstRead CRC
[12:44:14] @Get Pre-Trig Sample Num
[12:44:14] @Get Post-Trig Sample Num
[12:44:14] @Get Pre-Trig Samples Captured
[12:44:14] @Get Trig Ptr
[12:44:14] #trigPtr = 13
[12:44:14] #dataSize=4, numRead=16, trace_out=16
[12:44:14] #trig0={blockPosition:0,triggerPosition:8}
[12:44:14] finished download trigger memory of core0
[12:44:14] @UnlockCable
[12:44:14] @ReleaseCablePort
[12:44:14] @Disconnect
[12:44:14] All messages logged in file C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_debug.log
Last closed: Tue 1. Mar 12:57:37 2022
