// Seed: 3557912166
module module_0;
  assign id_1 = id_1 & 1;
  assign id_1 = id_1;
  wire id_2, id_3;
  supply1 id_4 = 1;
  assign id_1 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input logic id_1,
    input wire id_2,
    output logic id_3,
    output wand id_4
);
  always @(1 or negedge id_2 != 1 / 1)
    if (id_0) begin
      if ((1'b0))
        assert (1);
        else begin
          id_3 <= (1'h0);
          if ((id_0)) id_3 <= 1;
          else id_3 = id_1;
        end
    end
  module_0();
endmodule
