// Seed: 3953561871
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    output supply1 id_2,
    output wand id_3,
    input tri1 id_4
);
  uwire id_6;
  tri0  id_7 = -1 | 1;
  wire  id_8;
  assign id_3 = 1'd0;
  supply1 id_9, id_10, id_11;
  assign id_3 = id_10;
  assign id_6 = -1'b0;
  wire id_12;
  wire id_13, id_14;
  wire id_15;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input wire id_3,
    input tri id_4,
    output tri id_5,
    input supply1 id_6,
    input tri id_7,
    output tri0 id_8,
    output tri1 id_9,
    output tri0 id_10
);
  module_0 modCall_1 (
      id_2,
      id_8,
      id_5,
      id_9,
      id_7
  );
  assign modCall_1.id_10 = 0;
  parameter id_12 = -1'b0;
  initial id_10 = -1;
endmodule
