// Copyright (C) 2025  lihanrui2913
extern "C"{
#include "e1000.h"
#include "../../include/netdev.h"
#include "../../include/proto.hpp"
}
// Global device array
e1000_device_t *e1000_devices[MAX_E1000_DEVICES];
int e1000_device_count = 0;
static uint32_t g_e1000_tx_log_count = 0;
static uint32_t g_e1000_rx_log_count = 0;

// MMIO Read/Write functions
static inline uint32_t e1000_read32(e1000_device_t *dev, uint32_t reg) {
    return *(volatile uint32_t *)((uint8_t *)dev->mmio_base + reg);
}

static inline void e1000_write32(e1000_device_t *dev, uint32_t reg,
                                 uint32_t value) {
    *(volatile uint32_t *)((uint8_t *)dev->mmio_base + reg) = value;
}

// Read from EEPROM
static int e1000_read_eeprom(e1000_device_t *dev, uint16_t offset,
                             uint16_t *data) {
    e1000_write32(dev, E1000_EERD,
                  (offset << E1000_EERD_ADDR_SHIFT) | E1000_EERD_START);

    for (int i = 0; i < 1000; i++) {
        uint32_t val = e1000_read32(dev, E1000_EERD);
        if (val & E1000_EERD_DONE) {
            *data = (val >> E1000_EERD_DATA_SHIFT) & 0xFFFF;
            return 0;
        }
    }
    return -1;
}

// Get MAC address from EEPROM or registers
static int e1000_get_mac_address(e1000_device_t *dev) {
    uint16_t data;

    // Try to read from EEPROM first
    if (e1000_read_eeprom(dev, 0, &data) == 0) {
        dev->mac[0] = data & 0xFF;
        dev->mac[1] = (data >> 8) & 0xFF;

        if (e1000_read_eeprom(dev, 1, &data) == 0) {
            dev->mac[2] = data & 0xFF;
            dev->mac[3] = (data >> 8) & 0xFF;

            if (e1000_read_eeprom(dev, 2, &data) == 0) {
                dev->mac[4] = data & 0xFF;
                dev->mac[5] = (data >> 8) & 0xFF;
                return 0;
            }
        }
    }

    // Fallback to reading from RAL/RAH registers
    uint32_t ral = e1000_read32(dev, E1000_RA);
    uint32_t rah = e1000_read32(dev, E1000_RA + 4);

    dev->mac[0] = ral & 0xFF;
    dev->mac[1] = (ral >> 8) & 0xFF;
    dev->mac[2] = (ral >> 16) & 0xFF;
    dev->mac[3] = (ral >> 24) & 0xFF;
    dev->mac[4] = rah & 0xFF;
    dev->mac[5] = (rah >> 8) & 0xFF;

    return 0;
}
static inline void *alloc_frames_bytes(uint64_t bytes) {
    uint64_t addr = (uint64_t)phys_to_virt(
        alloc_frames((bytes + PAGE_SIZE - 1) / PAGE_SIZE));
    return (void *)addr;
}

static inline void free_frames_bytes(void *ptr, uint64_t bytes) {
    free_frames((uint64_t)virt_to_phys((uint64_t)ptr),
                (bytes + PAGE_SIZE - 1) / PAGE_SIZE);
}

// Initialize RX descriptors and buffers
static int e1000_init_rx(e1000_device_t *dev) {
    // Allocate RX descriptors (must be 16-byte aligned)
    dev->rx_descs = (struct e1000_rx_desc *)alloc_frames_bytes(
        E1000_NUM_RX_DESC * sizeof(struct e1000_rx_desc) + 15);
    if (!dev->rx_descs) {
        return -1;
    }

    // Align to 16-byte boundary
    dev->rx_descs =
        (struct e1000_rx_desc *)(((uintptr_t)dev->rx_descs + 15) & ~15);

    // Initialize RX descriptors and buffers
    for (int i = 0; i < E1000_NUM_RX_DESC; i++) {
        dev->rx_buffers[i] = alloc_frames_bytes(E1000_RX_BUFFER_SIZE);
        if (!dev->rx_buffers[i]) {
            return -1;
        }

        dev->rx_descs[i].buffer_addr =
            (uint64_t)virt_to_phys((uint64_t)dev->rx_buffers[i]);
        dev->rx_descs[i].status = 0;
        dev->rx_descs[i].errors = 0;
        dev->rx_descs[i].length = 0;
    }

    // Program RX descriptor registers
    uint64_t rx_desc_phys = (uint64_t)virt_to_phys((uint64_t)dev->rx_descs);
    e1000_write32(dev, E1000_RDBAL, rx_desc_phys & 0xFFFFFFFF);
    e1000_write32(dev, E1000_RDBAH, rx_desc_phys >> 32);
    e1000_write32(dev, E1000_RDLEN,
                  E1000_NUM_RX_DESC * sizeof(struct e1000_rx_desc));
    e1000_write32(dev, E1000_RDH, 0);
    e1000_write32(dev, E1000_RDT, E1000_NUM_RX_DESC - 1);
    dev->rx_tail = E1000_NUM_RX_DESC - 1;

    // Configure RX control
    uint32_t rctl = e1000_read32(dev, E1000_RCTL);
    rctl |= E1000_RCTL_EN | E1000_RCTL_BAM | E1000_RCTL_SECRC | E1000_RCTL_LPE;
    e1000_write32(dev, E1000_RCTL, rctl);

    return 0;
}

// Initialize TX descriptors and buffers
static int e1000_init_tx(e1000_device_t *dev) {
    // Allocate TX descriptors (must be 16-byte aligned)
    dev->tx_descs = (struct e1000_tx_desc *)alloc_frames_bytes(
        E1000_NUM_TX_DESC * sizeof(struct e1000_tx_desc) + 15);
    if (!dev->tx_descs) {
        return -1;
    }

    // Align to 16-byte boundary
    dev->tx_descs =
        (struct e1000_tx_desc *)(((uintptr_t)dev->tx_descs + 15) & ~15);

    // Initialize TX descriptors
    memset(dev->tx_descs, 0, E1000_NUM_TX_DESC * sizeof(struct e1000_tx_desc));

    // Program TX descriptor registers
    uint64_t tx_desc_phys = (uint64_t)virt_to_phys((uint64_t)dev->tx_descs);
    e1000_write32(dev, E1000_TDBAL, tx_desc_phys & 0xFFFFFFFF);
    e1000_write32(dev, E1000_TDBAH, tx_desc_phys >> 32);
    e1000_write32(dev, E1000_TDLEN,
                  E1000_NUM_TX_DESC * sizeof(struct e1000_tx_desc));
    e1000_write32(dev, E1000_TDH, 0);
    e1000_write32(dev, E1000_TDT, 0);
    dev->tx_head = 0;
    dev->tx_tail = 0;

    // Configure TX control
    uint32_t tctl = e1000_read32(dev, E1000_TCTL);
    tctl |= E1000_TCTL_EN | E1000_TCTL_PSP;
    tctl |= (0x10 << E1000_TCTL_CT_SHIFT) | (0x40 << E1000_TCTL_COLD_SHIFT);
    e1000_write32(dev, E1000_TCTL, tctl);

    // Configure TX IPG
    e1000_write32(dev, E1000_TIPG, 0x0060200A);

    return 0;
}

// Reset the E1000 device
static void e1000_reset(e1000_device_t *dev) {
    // Set reset bit
    uint32_t ctrl = e1000_read32(dev, E1000_CTRL);
    e1000_write32(dev, E1000_CTRL, ctrl | E1000_CTRL_RST);

    // Wait for reset to complete
    for (int i = 0; i < 1000; i++) {
        if (!(e1000_read32(dev, E1000_CTRL) & E1000_CTRL_RST)) {
            break;
        }
    }
}

// Initialize E1000 device
int e1000_init(void *mmio_base) {
    e1000_device_t *dev = (e1000_device_t *)malloc(sizeof(e1000_device_t));
    if (!dev) {
        printk("e1000: Failed to allocate device structure\n");
        return -1;
    }

    memset(dev, 0, sizeof(e1000_device_t));
    dev->mmio_base = mmio_base;
    dev->mtu = E1000_MTU;

    // Reset device
    e1000_reset(dev);

    uint32_t ctrl = e1000_read32(dev, E1000_CTRL);
    ctrl |= E1000_CTRL_ASDE | E1000_CTRL_SLU;
    ctrl &= ~(E1000_CTRL_FRCSPD | E1000_CTRL_FRCDPLX);
    e1000_write32(dev, E1000_CTRL, ctrl);

    // Get MAC address
    if (e1000_get_mac_address(dev) != 0) {
        printk("e1000: Failed to get MAC address\n");
        free(dev);
        return -1;
    }

    printk("e1000: MAC address: %02x:%02x:%02x:%02x:%02x:%02x\n", dev->mac[0],
           dev->mac[1], dev->mac[2], dev->mac[3], dev->mac[4], dev->mac[5]);

    // Initialize RX and TX
    if (e1000_init_rx(dev) != 0) {
        printk("e1000: Failed to initialize RX\n");
        free(dev);
        return -1;
    }

    if (e1000_init_tx(dev) != 0) {
        printk("e1000: Failed to initialize TX\n");
        free(dev);
        return -1;
    }

    // Disable interrupts (polling mode)
    e1000_write32(dev, E1000_IMC, 0xFFFFFFFF);

    // Store device and register with network framework
    e1000_devices[e1000_device_count++] = dev;
    regist_netdev(dev, dev->mac, dev->mtu, e1000_send, e1000_receive);

    return 0;
}

// Send packet (polling mode)
int e1000_send(void *dev_desc, void *data, uint32_t len) {
    e1000_device_t *dev = (e1000_device_t *)dev_desc;

    if (len > E1000_MAX_FRAME_SIZE || len == 0) {
        printk("e1000: tx invalid frame len=%u max=%u\n",
               (unsigned int)len,
               (unsigned int)E1000_MAX_FRAME_SIZE);
        return -1;
    }

    if (g_e1000_tx_log_count < 24 && len >= 14) {
        uint8_t *frame = (uint8_t *)data;
        uint16_t eth_type = ((uint16_t)frame[12] << 8) | frame[13];
        // printk("e1000: tx len=%u type=0x%04x dst=%02x:%02x:%02x:%02x:%02x:%02x src=%02x:%02x:%02x:%02x:%02x:%02x\n",
        //        len,
        //        (unsigned int)eth_type,
        //        frame[0], frame[1], frame[2], frame[3], frame[4], frame[5],
        //        frame[6], frame[7], frame[8], frame[9], frame[10], frame[11]);
        g_e1000_tx_log_count++;
    }

    // Check if we have a free TX descriptor
    uint16_t next_tail = (dev->tx_tail + 1) % E1000_NUM_TX_DESC;
    if (next_tail == dev->tx_head) {
        // TX queue full
        return -1;
    }

    // Allocate buffer for packet
    void *tx_buffer = alloc_frames_bytes(len);
    if (!tx_buffer) {
        return -1;
    }

    // Copy data to buffer
    memcpy(tx_buffer, data, len);

    // Setup TX descriptor
    dev->tx_descs[dev->tx_tail].buffer_addr = (uint64_t)virt_to_phys((uint64_t)tx_buffer);
    dev->tx_descs[dev->tx_tail].length = len;
    dev->tx_descs[dev->tx_tail].cmd =
        E1000_TXD_CMD_EOP | E1000_TXD_CMD_IFCS | E1000_TXD_CMD_RS;
    dev->tx_descs[dev->tx_tail].status = 0;

    // Store buffer pointer for later cleanup
    dev->tx_buffers[dev->tx_tail] = tx_buffer;

    // Update tail pointer
    dev->tx_tail = next_tail;
    e1000_write32(dev, E1000_TDT, dev->tx_tail);

    // Poll for completion, but never spin forever.
    uint64_t wait_start = nanoTime();
    while (!(dev->tx_descs[dev->tx_head].status & E1000_TXD_STAT_DD)) {
        if (nanoTime() - wait_start >= 100000000ULL) {
            // printk("e1000: tx timeout head=%u tail=%u len=%u status=0x%x\n",
            //        (unsigned int)dev->tx_head,
            //        (unsigned int)dev->tx_tail,
            //        (unsigned int)len,
            //        (unsigned int)dev->tx_descs[dev->tx_head].status);
            return -1;
        }
        __asm__ volatile("pause" ::: "memory");
    }

    // Clean up completed descriptors
    while (dev->tx_head != dev->tx_tail) {
        if (dev->tx_descs[dev->tx_head].status & E1000_TXD_STAT_DD) {
            if (dev->tx_buffers[dev->tx_head]) {
                free_frames_bytes(dev->tx_buffers[dev->tx_head], len);
                dev->tx_buffers[dev->tx_head] = NULL;
            }
            dev->tx_descs[dev->tx_head].status = 0;
            dev->tx_head = (dev->tx_head + 1) % E1000_NUM_TX_DESC;
        } else {
            break;
        }
    }

    return len;
}

// Receive packet (polling mode)
int e1000_receive(void *dev_desc, void *buffer, uint32_t buffer_size) {
    e1000_device_t *dev = (e1000_device_t *)dev_desc;

    uint16_t next_rx = (dev->rx_tail + 1) % E1000_NUM_RX_DESC;
    struct e1000_rx_desc *desc = &dev->rx_descs[next_rx];

    bool have_data = !!(desc->status & E1000_RXD_STAT_DD);

    if (!have_data) {
        // No packet available
        return 0;
    }
    uint32_t packet_len;
    if (desc->errors &
        (E1000_RXD_ERR_CE | E1000_RXD_ERR_SE | E1000_RXD_ERR_SEQ |
         E1000_RXD_ERR_CXE | E1000_RXD_ERR_RXE)) {
        // Packet has errors, discard it
        goto cleanup;
    }

    packet_len = desc->length;
    if (packet_len > buffer_size) {
        packet_len = buffer_size;
    }

    // Copy packet data to user buffer
    memcpy(buffer, phys_to_virt((uint64_t)(void *)desc->buffer_addr), packet_len);

    if (g_e1000_rx_log_count < 24 && packet_len >= 14) {
        uint8_t *frame = (uint8_t *)buffer;
        uint16_t eth_type = ((uint16_t)frame[12] << 8) | frame[13];
        // printk("e1000: rx len=%u type=0x%04x dst=%02x:%02x:%02x:%02x:%02x:%02x src=%02x:%02x:%02x:%02x:%02x:%02x status=0x%x err=0x%x\n",
        //        packet_len,
        //        (unsigned int)eth_type,
        //        frame[0], frame[1], frame[2], frame[3], frame[4], frame[5],
        //        frame[6], frame[7], frame[8], frame[9], frame[10], frame[11],
        //        (unsigned int)desc->status,
        //        (unsigned int)desc->errors);
        g_e1000_rx_log_count++;
    }

cleanup:
    // Recycle the descriptor
    desc->status = 0;
    dev->rx_tail = next_rx;
    e1000_write32(dev, E1000_RDT, dev->rx_tail);

    return have_data ? packet_len : 0;
}

// Check if packets are available
bool e1000_has_packets(void *dev_desc) {
    e1000_device_t *dev = (e1000_device_t *)dev_desc;
    uint16_t next_rx = (dev->rx_tail + 1) % E1000_NUM_RX_DESC;
    return (dev->rx_descs[next_rx].status & E1000_RXD_STAT_DD) != 0;
}

// Poll for received packets (can be called periodically)
void e1000_poll(void *dev_desc) {
    // This function can be implemented if needed for background polling
    // Currently, packets are checked on-demand in e1000_receive
}

// Get device by index (similar to virtio-net interface)
e1000_device_t *e1000_get_device(uint32_t index) {
    if (index >= e1000_device_count) {
        return NULL;
    }
    return e1000_devices[index];
}

// Get device count (similar to virtio-net interface)
uint32_t e1000_get_device_count(void) { return e1000_device_count; }

// PCI Driver Interface
static int e1000_pci_probe(pci_device_t *pci_dev, uint32_t vendor_device_id) {
    (void)vendor_device_id;
    if (pci_dev->device_id != 0x100e && pci_dev->device_id != 0x100f) {
        return 0;
    }

    printk("e1000: Found Intel E1000 network controller\n");

    // Find MMIO BAR
    uint64_t mmio_base = 0;
    uint64_t mmio_size = 0;
    for (int i = 0; i < 6; i++) {
        if (pci_dev->bars[i].size > 0 && pci_dev->bars[i].mmio) {
            mmio_base = pci_dev->bars[i].address;
            mmio_size = pci_dev->bars[i].size;
            break;
        }
    }

    if (mmio_base == 0) {
        printk("e1000: No MMIO BAR found\n");
        return -1;
    }

    printk("e1000: MMIO BAR base=0x%llx size=0x%llx\n", mmio_base, mmio_size);

    // PCI MMIO is already reachable through the kernel's direct physical mapping.
    void *mmio_vaddr = (void *)phys_to_virt(mmio_base);

    // Initialize E1000 device
    return e1000_init(mmio_vaddr);
}

static void e1000_pci_remove(pci_device_t *pci_dev) {
    // Find and remove the device
    for (int i = 0; i < e1000_device_count; i++) {
        e1000_device_t *dev = e1000_devices[i];
        // Compare MMIO base to identify the device
        if ((uint64_t)dev->mmio_base >= pci_dev->bars[0].address &&
            (uint64_t)dev->mmio_base <
                pci_dev->bars[0].address + pci_dev->bars[0].size) {
            // Disable device
            e1000_write32(dev, E1000_RCTL, 0);
            e1000_write32(dev, E1000_TCTL, 0);

            // Free buffers
            for (int j = 0; j < E1000_NUM_RX_DESC; j++) {
                if (dev->rx_buffers[j]) {
                    free_frames_bytes(dev->rx_buffers[j], E1000_RX_BUFFER_SIZE);
                }
            }
            for (int j = 0; j < E1000_NUM_TX_DESC; j++) {
                if (dev->tx_buffers[j]) {
                    free_frames_bytes(dev->tx_buffers[j], E1000_TX_BUFFER_SIZE);
                }
            }

            // Free descriptors
            if (dev->rx_descs) {
                free_frames_bytes(dev->rx_descs,
                                  E1000_NUM_RX_DESC *
                                      sizeof(struct e1000_rx_desc));
            }
            if (dev->tx_descs) {
                free_frames_bytes(dev->tx_descs,
                                  E1000_NUM_TX_DESC *
                                      sizeof(struct e1000_tx_desc));
            }

            // Remove from device array
            free(dev);
            e1000_devices[i] = NULL;

            // Shift remaining devices
            for (int j = i; j < e1000_device_count - 1; j++) {
                e1000_devices[j] = e1000_devices[j + 1];
            }
            e1000_device_count--;
            break;
        }
    }
}

static void e1000_pci_shutdown(pci_device_t *pci_dev) {
    e1000_pci_remove(pci_dev);
}
extern "C"
__attribute__((used)) __attribute__((visibility("default"))) int dlstart(void)
{
    return 0;
}
extern "C"
__attribute__((used)) __attribute__((visibility("default"))) int dlmain(void){
    pci_device_t *e1000_dev = pci_find_class(0x020000);
    if(!e1000_dev)
    {
        printk("No E1000 Device\n");
        return -ENODEV;
    }
    return e1000_pci_probe(e1000_dev,0);
}
