{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728905595402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728905595403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 08:33:15 2024 " "Processing started: Mon Oct 14 08:33:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728905595403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905595403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905595403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728905596770 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728905596770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/edge_capture_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/edge_capture_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_capture_clear " "Found entity 1: edge_capture_clear" {  } { { "modulos/module_io/edge_capture_clear.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/edge_capture_clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/select_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/select_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_read_data " "Found entity 1: select_read_data" {  } { { "modulos/module_io/select_read_data.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/select_read_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/i_o_data.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/i_o_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_o_data " "Found entity 1: i_o_data" {  } { { "modulos/module_io/i_o_data.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/i_o_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/wr_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/wr_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 wr_pulse " "Found entity 1: wr_pulse" {  } { { "modulos/module_io/wr_pulse.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/wr_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/top_input_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/top_input_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_input_controller " "Found entity 1: top_input_controller" {  } { { "modulos/module_io/top_input_controller.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/top_input_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/controle.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "modulos/module_io/controle.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/select_data.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/select_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_data " "Found entity 1: select_data" {  } { { "modulos/module_io/select_data.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/select_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/opcode_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/opcode_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 opcode_controller " "Found entity 1: opcode_controller" {  } { { "modulos/module_io/opcode_controller.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/opcode_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/io_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/io_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_avalon_interface " "Found entity 1: io_avalon_interface" {  } { { "modulos/module_io/io_avalon_interface.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/io_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "modulos/module_io/edge_detector.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/edge_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/edge_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_capture " "Found entity 1: edge_capture" {  } { { "modulos/module_io/edge_capture.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/edge_capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609151 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ArquiteturaCollenda.v(134) " "Verilog HDL Module Instantiation warning at ArquiteturaCollenda.v(134): ignored dangling comma in List of Port Connections" {  } { { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 134 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1728905609157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/arquiteturacollenda.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/arquiteturacollenda.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArquiteturaCollenda " "Found entity 1: ArquiteturaCollenda" {  } { { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/co_processor/color_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/co_processor/color_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_comparator " "Found entity 1: color_comparator" {  } { { "modulos/Co_Processor/color_comparator.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/color_comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/co_processor/vertice_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/co_processor/vertice_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertice_calculator " "Found entity 1: vertice_calculator" {  } { { "modulos/Co_Processor/vertice_calculator.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/vertice_calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/co_processor/table_size.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/co_processor/table_size.v" { { "Info" "ISGN_ENTITY_NAME" "1 table_size " "Found entity 1: table_size" {  } { { "modulos/Co_Processor/table_size.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/table_size.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/co_processor/registers_file.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/co_processor/registers_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "modulos/Co_Processor/registers_file.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/registers_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/co_processor/pipeline_geometricforms.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/co_processor/pipeline_geometricforms.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_geometricForms " "Found entity 1: pipeline_geometricForms" {  } { { "modulos/Co_Processor/pipeline_geometricForms.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/pipeline_geometricForms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/co_processor/geometric_forms_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/co_processor/geometric_forms_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 geometric_Forms_Processor " "Found entity 1: geometric_Forms_Processor" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/co_processor/determinants.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/co_processor/determinants.v" { { "Info" "ISGN_ENTITY_NAME" "1 determinants " "Found entity 1: determinants" {  } { { "modulos/Co_Processor/determinants.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET controls_pipeline.v(3) " "Verilog HDL Declaration information at controls_pipeline.v(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "modulos/Co_Processor/controls_pipeline.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/controls_pipeline.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728905609199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/co_processor/controls_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/co_processor/controls_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 controls_pipeline " "Found entity 1: controls_pipeline" {  } { { "modulos/Co_Processor/controls_pipeline.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/controls_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/written_pulse/written_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/written_pulse/written_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 written_pulse " "Found entity 1: written_pulse" {  } { { "modulos/written_pulse/written_pulse.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/written_pulse/written_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/generator_rgb/rgb_out_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/generator_rgb/rgb_out_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_out_generator " "Found entity 1: rgb_out_generator" {  } { { "modulos/generator_rgb/rgb_out_generator.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/generator_rgb/rgb_out_generator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/drawing_module/background_block/blockmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/drawing_module/background_block/blockmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlockModule " "Found entity 1: BlockModule" {  } { { "modulos/Drawing_Module/background_block/BlockModule.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/background_block/BlockModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET background_block.v(3) " "Verilog HDL Declaration information at background_block.v(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "modulos/Drawing_Module/background_block/background_block.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/background_block/background_block.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728905609221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/drawing_module/background_block/background_block.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/drawing_module/background_block/background_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 background_block " "Found entity 1: background_block" {  } { { "modulos/Drawing_Module/background_block/background_block.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/background_block/background_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/background_memory/back_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/background_memory/back_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 back_memory " "Found entity 1: back_memory" {  } { { "modulos/background_memory/back_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 PushButton_Debouncer " "Found entity 1: PushButton_Debouncer" {  } { { "modulos/debounce/debounce.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/debounce/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/controlunit/controlunit_aux.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/controlunit/controlunit_aux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_aux " "Found entity 1: ControlUnit_aux" {  } { { "modulos/ControlUnit/ControlUnit_aux.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/ControlUnit/ControlUnit_aux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609238 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "calculo_address_memory.v(37) " "Verilog HDL warning at calculo_address_memory.v(37): extended using \"x\" or \"z\"" {  } { { "modulos/sprite_memory/calculo_address_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728905609242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_memory/calculo_address_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_memory/calculo_address_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculo_address_memory " "Found entity 1: calculo_address_memory" {  } { { "modulos/sprite_memory/calculo_address_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/pulsecounter/pulsecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/pulsecounter/pulsecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulseCounter " "Found entity 1: pulseCounter" {  } { { "modulos/pulseCounter/pulseCounter.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/pulseCounter/pulseCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/vga_controller/vga_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/vga_controller/vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_sync " "Found entity 1: VGA_sync" {  } { { "modulos/VGA_Controller/VGA_sync.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/VGA_Controller/VGA_sync.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET stateMachine_2.v(3) " "Verilog HDL Declaration information at stateMachine_2.v(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "modulos/Drawing_Module/stateMachine_2.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/stateMachine_2.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728905609257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/drawing_module/statemachine_2.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/drawing_module/statemachine_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 stateMachine_2 " "Found entity 1: stateMachine_2" {  } { { "modulos/Drawing_Module/stateMachine_2.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/stateMachine_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET stateMachine_1.v(3) " "Verilog HDL Declaration information at stateMachine_1.v(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "modulos/Drawing_Module/stateMachine_1.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/stateMachine_1.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728905609264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/drawing_module/statemachine_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/drawing_module/statemachine_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 stateMachine_1 " "Found entity 1: stateMachine_1" {  } { { "modulos/Drawing_Module/stateMachine_1.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/stateMachine_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/drawing_module/drawingmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/drawing_module/drawingmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 DrawingModule " "Found entity 1: DrawingModule" {  } { { "modulos/Drawing_Module/DrawingModule.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/DrawingModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "modulos/Counter/counter.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Counter/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET controlUnit.v(23) " "Verilog HDL Declaration information at controlUnit.v(23): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/ControlUnit/controlUnit.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728905609280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/controlunit/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/controlunit/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/ControlUnit/controlUnit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mod_comparator/comparator_module.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/mod_comparator/comparator_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_module " "Found entity 1: comparator_module" {  } { { "modulos/mod_comparator/comparator_module.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/mod_comparator/comparator_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609285 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_select.v(39) " "Verilog HDL information at data_select.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "modulos/mod_comparator/data_select.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/mod_comparator/data_select.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728905609291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mod_comparator/data_select.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/mod_comparator/data_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_select " "Found entity 1: data_select" {  } { { "modulos/mod_comparator/data_select.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/mod_comparator/data_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/arquitetura.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/arquitetura.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura " "Found entity 1: Arquitetura" {  } { { "Arquitetura/synthesis/Arquitetura.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_irq_mapper " "Found entity 1: Arquitetura_irq_mapper" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_irq_mapper.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0 " "Found entity 1: Arquitetura_mm_interconnect_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Arquitetura_mm_interconnect_0_avalon_st_adapter" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Arquitetura_mm_interconnect_0_rsp_mux_001" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609360 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_rsp_mux " "Found entity 1: Arquitetura_mm_interconnect_0_rsp_mux" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_rsp_demux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_rsp_demux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_rsp_demux_010 " "Found entity 1: Arquitetura_mm_interconnect_0_rsp_demux_010" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_demux_010.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_demux_010.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_rsp_demux " "Found entity 1: Arquitetura_mm_interconnect_0_rsp_demux" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_cmd_mux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_cmd_mux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_cmd_mux_010 " "Found entity 1: Arquitetura_mm_interconnect_0_cmd_mux_010" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux_010.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux_010.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_cmd_mux " "Found entity 1: Arquitetura_mm_interconnect_0_cmd_mux" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Arquitetura_mm_interconnect_0_cmd_demux_001" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_cmd_demux " "Found entity 1: Arquitetura_mm_interconnect_0_cmd_demux" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Arquitetura_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728905609402 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Arquitetura_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728905609402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_router_012_default_decode " "Found entity 1: Arquitetura_mm_interconnect_0_router_012_default_decode" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609404 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arquitetura_mm_interconnect_0_router_012 " "Found entity 2: Arquitetura_mm_interconnect_0_router_012" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Arquitetura_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728905609408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Arquitetura_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728905609409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_router_002_default_decode " "Found entity 1: Arquitetura_mm_interconnect_0_router_002_default_decode" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609410 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arquitetura_mm_interconnect_0_router_002 " "Found entity 2: Arquitetura_mm_interconnect_0_router_002" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Arquitetura_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728905609413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Arquitetura_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728905609414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_router_001_default_decode " "Found entity 1: Arquitetura_mm_interconnect_0_router_001_default_decode" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609416 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arquitetura_mm_interconnect_0_router_001 " "Found entity 2: Arquitetura_mm_interconnect_0_router_001" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Arquitetura_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728905609420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Arquitetura_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728905609421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_router_default_decode " "Found entity 1: Arquitetura_mm_interconnect_0_router_default_decode" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609423 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arquitetura_mm_interconnect_0_router " "Found entity 2: Arquitetura_mm_interconnect_0_router" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_sysid_qsys_0 " "Found entity 1: Arquitetura_sysid_qsys_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_sysid_qsys_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_screen.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_screen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_screen " "Found entity 1: Arquitetura_screen" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_screen.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_screen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_reset_pulsecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_reset_pulsecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_reset_pulseCounter " "Found entity 1: Arquitetura_reset_pulseCounter" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_reset_pulseCounter.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_reset_pulseCounter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_rd_joystick_lsb.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_rd_joystick_lsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_rd_joystick_lsb " "Found entity 1: Arquitetura_rd_joystick_lsb" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_rd_joystick_lsb.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_rd_joystick_lsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_onchip_memory2_0 " "Found entity 1: Arquitetura_onchip_memory2_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0 " "Found entity 1: Arquitetura_nios2_gen2_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: Arquitetura_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arquitetura_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: Arquitetura_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""} { "Info" "ISGN_ENTITY_NAME" "3 Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""} { "Info" "ISGN_ENTITY_NAME" "4 Arquitetura_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: Arquitetura_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""} { "Info" "ISGN_ENTITY_NAME" "5 Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""} { "Info" "ISGN_ENTITY_NAME" "6 Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""} { "Info" "ISGN_ENTITY_NAME" "7 Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""} { "Info" "ISGN_ENTITY_NAME" "8 Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""} { "Info" "ISGN_ENTITY_NAME" "9 Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""} { "Info" "ISGN_ENTITY_NAME" "10 Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""} { "Info" "ISGN_ENTITY_NAME" "11 Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""} { "Info" "ISGN_ENTITY_NAME" "12 Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""} { "Info" "ISGN_ENTITY_NAME" "13 Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""} { "Info" "ISGN_ENTITY_NAME" "14 Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""} { "Info" "ISGN_ENTITY_NAME" "15 Arquitetura_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: Arquitetura_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""} { "Info" "ISGN_ENTITY_NAME" "16 Arquitetura_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: Arquitetura_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""} { "Info" "ISGN_ENTITY_NAME" "17 Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""} { "Info" "ISGN_ENTITY_NAME" "18 Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""} { "Info" "ISGN_ENTITY_NAME" "19 Arquitetura_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: Arquitetura_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""} { "Info" "ISGN_ENTITY_NAME" "20 Arquitetura_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: Arquitetura_nios2_gen2_0_cpu_nios2_oci" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""} { "Info" "ISGN_ENTITY_NAME" "21 Arquitetura_nios2_gen2_0_cpu " "Found entity 21: Arquitetura_nios2_gen2_0_cpu" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Arquitetura_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0_cpu_test_bench " "Found entity 1: Arquitetura_nios2_gen2_0_cpu_test_bench" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file arquitetura/synthesis/submodules/arquitetura_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_jtag_uart_0_sim_scfifo_w " "Found entity 1: Arquitetura_jtag_uart_0_sim_scfifo_w" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609567 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arquitetura_jtag_uart_0_scfifo_w " "Found entity 2: Arquitetura_jtag_uart_0_scfifo_w" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609567 ""} { "Info" "ISGN_ENTITY_NAME" "3 Arquitetura_jtag_uart_0_sim_scfifo_r " "Found entity 3: Arquitetura_jtag_uart_0_sim_scfifo_r" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609567 ""} { "Info" "ISGN_ENTITY_NAME" "4 Arquitetura_jtag_uart_0_scfifo_r " "Found entity 4: Arquitetura_jtag_uart_0_scfifo_r" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609567 ""} { "Info" "ISGN_ENTITY_NAME" "5 Arquitetura_jtag_uart_0 " "Found entity 5: Arquitetura_jtag_uart_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_irq_joystick.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_irq_joystick.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_irq_joystick " "Found entity 1: Arquitetura_irq_joystick" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_irq_joystick.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_irq_joystick.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_data_a.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_data_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_data_A " "Found entity 1: Arquitetura_data_A" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_data_A.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_data_A.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/top_level/video_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/top_level/video_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_processor " "Found entity 1: video_processor" {  } { { "modulos/Top_level/video_processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_memory/sprite_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_memory/sprite_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_memory " "Found entity 1: sprite_memory" {  } { { "modulos/sprite_memory/sprite_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/sprite_memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/registerfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/registerfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "modulos/registerFile/registerFile.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/registerFile/registerFile.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/multiplexador/multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/multiplexador/multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "modulos/multiplexador/multiplexador.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/multiplexador/multiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mod_comparator/mod_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/mod_comparator/mod_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_comparator " "Found entity 1: mod_comparator" {  } { { "modulos/mod_comparator/mod_comparator.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/mod_comparator/mod_comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mod_comparator/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/mod_comparator/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "modulos/mod_comparator/comparator.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/mod_comparator/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/demultiplexador/demultiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/demultiplexador/demultiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexador " "Found entity 1: demultiplexador" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/demultiplexador/demultiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/decoderinstruction/decoderinstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/decoderinstruction/decoderinstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 decorderInstruction " "Found entity 1: decorderInstruction" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/decoderInstruction/decoderInstruction.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/fifo/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/fifo/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "modulos/FIFO/FIFO.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/FIFO/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/pll/clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/pll/clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll " "Found entity 1: clock_pll" {  } { { "modulos/PLL/clock_pll.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/PLL/clock_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/background_memory/background_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/background_memory/background_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 background_memory " "Found entity 1: background_memory" {  } { { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "modulos/sprite_memory/memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/co_processor/memory_fg/memory_fg.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/co_processor/memory_fg/memory_fg.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_fg " "Found entity 1: memory_fg" {  } { { "modulos/Co_Processor/memory_fg/memory_fg.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/memory_fg/memory_fg.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/co_processor/pixels_memory/pixels_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/co_processor/pixels_memory/pixels_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixels_memory " "Found entity 1: pixels_memory" {  } { { "modulos/Co_Processor/pixels_memory/pixels_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/pixels_memory/pixels_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905609651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905609651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ArquiteturaCollenda " "Elaborating entity \"ArquiteturaCollenda\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728905610082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:b2v_dataA " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:b2v_dataA\"" {  } { { "Arquitetura/ArquiteturaCollenda.v" "b2v_dataA" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905610143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO:b2v_dataA\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\"" {  } { { "modulos/FIFO/FIFO.v" "dcfifo_component" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/FIFO/FIFO.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905610601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:b2v_dataA\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\"" {  } { { "modulos/FIFO/FIFO.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/FIFO/FIFO.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905610617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:b2v_dataA\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905610618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905610618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905610618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905610618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905610618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905610618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905610618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905610618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905610618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905610618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905610618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905610618 ""}  } { { "modulos/FIFO/FIFO.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/FIFO/FIFO.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728905610618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_doi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_doi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_doi1 " "Found entity 1: dcfifo_doi1" {  } { { "db/dcfifo_doi1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_doi1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905610709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905610709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_doi1 FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated " "Elaborating entity \"dcfifo_doi1\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905610710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_3dc " "Found entity 1: a_fefifo_3dc" {  } { { "db/a_fefifo_3dc.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_fefifo_3dc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905610799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905610799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_3dc FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|a_fefifo_3dc:read_state " "Elaborating entity \"a_fefifo_3dc\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|a_fefifo_3dc:read_state\"" {  } { { "db/dcfifo_doi1.tdf" "read_state" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_doi1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905610801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c9c " "Found entity 1: a_fefifo_c9c" {  } { { "db/a_fefifo_c9c.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_fefifo_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905610836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905610836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c9c FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|a_fefifo_c9c:write_state " "Elaborating entity \"a_fefifo_c9c\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|a_fefifo_c9c:write_state\"" {  } { { "db/dcfifo_doi1.tdf" "write_state" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_doi1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905610837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_pgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_pgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_pgb " "Found entity 1: a_gray2bin_pgb" {  } { { "db/a_gray2bin_pgb.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_gray2bin_pgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905610872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905610872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_pgb FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|a_gray2bin_pgb:gray2bin_rs_nbwp " "Elaborating entity \"a_gray2bin_pgb\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|a_gray2bin_pgb:gray2bin_rs_nbwp\"" {  } { { "db/dcfifo_doi1.tdf" "gray2bin_rs_nbwp" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_doi1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905610874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_o57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o57 " "Found entity 1: a_graycounter_o57" {  } { { "db/a_graycounter_o57.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_graycounter_o57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905610951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905610951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o57 FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|a_graycounter_o57:rdptr_g " "Elaborating entity \"a_graycounter_o57\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|a_graycounter_o57:rdptr_g\"" {  } { { "db/dcfifo_doi1.tdf" "rdptr_g" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_doi1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905610952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_tc6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_tc6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_tc6 " "Found entity 1: a_graycounter_tc6" {  } { { "db/a_graycounter_tc6.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_graycounter_tc6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905611030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905611030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_tc6 FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|a_graycounter_tc6:wrptr_g " "Elaborating entity \"a_graycounter_tc6\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|a_graycounter_tc6:wrptr_g\"" {  } { { "db/dcfifo_doi1.tdf" "wrptr_g" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_doi1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905611031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam " "Elaborating entity \"altdpram\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam\"" {  } { { "db/dcfifo_doi1.tdf" "fiforam" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_doi1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905611161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam " "Elaborated megafunction instantiation \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam\"" {  } { { "db/dcfifo_doi1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_doi1.tdf" 64 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905611208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam " "Instantiated megafunction \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG OUTCLOCK " "Parameter \"OUTDATA_REG\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905611208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR OFF " "Parameter \"RDCONTROL_ACLR\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905611208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG UNREGISTERED " "Parameter \"RDCONTROL_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905611208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB OFF " "Parameter \"USE_EAB\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905611208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905611208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA 1 " "Parameter \"WIDTH_BYTEENA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905611208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 4 " "Parameter \"WIDTHAD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905611208 ""}  } { { "db/dcfifo_doi1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_doi1.tdf" 64 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728905611208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam\|lpm_mux:mux " "Elaborating entity \"lpm_mux\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam\|lpm_mux:mux\"" {  } { { "altdpram.tdf" "mux" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf" 346 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905611270 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam\|lpm_mux:mux FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam " "Elaborated megafunction instantiation \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam\|lpm_mux:mux\", which is child of megafunction instantiation \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam\"" {  } { { "altdpram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf" 346 4 0 } } { "db/dcfifo_doi1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_doi1.tdf" 64 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905611288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_juc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_juc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_juc " "Found entity 1: mux_juc" {  } { { "db/mux_juc.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/mux_juc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905611387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905611387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_juc FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam\|lpm_mux:mux\|mux_juc:auto_generated " "Elaborating entity \"mux_juc\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam\|lpm_mux:mux\|mux_juc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905611388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder " "Elaborating entity \"lpm_decode\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\"" {  } { { "altdpram.tdf" "wdecoder" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf" 349 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905611507 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam " "Elaborated megafunction instantiation \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\", which is child of megafunction instantiation \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam\"" {  } { { "altdpram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf" 349 4 0 } } { "db/dcfifo_doi1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_doi1.tdf" 64 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905611525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_51g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_51g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_51g " "Found entity 1: decode_51g" {  } { { "db/decode_51g.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/decode_51g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905611603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905611603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_51g FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_51g:auto_generated " "Elaborating entity \"decode_51g\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_51g:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905611605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_bd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_bd9 " "Found entity 1: dffpipe_bd9" {  } { { "db/dffpipe_bd9.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dffpipe_bd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905611653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905611653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_bd9 FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|dffpipe_bd9:dffpipe_rdbuw " "Elaborating entity \"dffpipe_bd9\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|dffpipe_bd9:dffpipe_rdbuw\"" {  } { { "db/dcfifo_doi1.tdf" "dffpipe_rdbuw" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_doi1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905611655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kc8 " "Found entity 1: alt_synch_pipe_kc8" {  } { { "db/alt_synch_pipe_kc8.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/alt_synch_pipe_kc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905611694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905611694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kc8 FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|alt_synch_pipe_kc8:dffpipe_rs_dgwp " "Elaborating entity \"alt_synch_pipe_kc8\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|alt_synch_pipe_kc8:dffpipe_rs_dgwp\"" {  } { { "db/dcfifo_doi1.tdf" "dffpipe_rs_dgwp" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_doi1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905611696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dffpipe_ed9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905611743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905611743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|alt_synch_pipe_kc8:dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe10 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|alt_synch_pipe_kc8:dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe10\"" {  } { { "db/alt_synch_pipe_kc8.tdf" "dffpipe10" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/alt_synch_pipe_kc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905611745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b9b " "Found entity 1: cntr_b9b" {  } { { "db/cntr_b9b.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/cntr_b9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905611841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905611841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b9b FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|cntr_b9b:rdptr_b " "Elaborating entity \"cntr_b9b\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_doi1:auto_generated\|cntr_b9b:rdptr_b\"" {  } { { "db/dcfifo_doi1.tdf" "rdptr_b" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_doi1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905611842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll clock_pll:b2v_inst2 " "Elaborating entity \"clock_pll\" for hierarchy \"clock_pll:b2v_inst2\"" {  } { { "Arquitetura/ArquiteturaCollenda.v" "b2v_inst2" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905612316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_pll:b2v_inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_pll:b2v_inst2\|altpll:altpll_component\"" {  } { { "modulos/PLL/clock_pll.v" "altpll_component" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/PLL/clock_pll.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905612417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_pll:b2v_inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_pll:b2v_inst2\|altpll:altpll_component\"" {  } { { "modulos/PLL/clock_pll.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/PLL/clock_pll.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905612442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_pll:b2v_inst2\|altpll:altpll_component " "Instantiated megafunction \"clock_pll:b2v_inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905612443 ""}  } { { "modulos/PLL/clock_pll.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/PLL/clock_pll.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728905612442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll_altpll1 " "Found entity 1: clock_pll_altpll1" {  } { { "db/clock_pll_altpll1.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/clock_pll_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905612519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905612519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll_altpll1 clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated " "Elaborating entity \"clock_pll_altpll1\" for hierarchy \"clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905612521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulseCounter pulseCounter:b2v_inst4 " "Elaborating entity \"pulseCounter\" for hierarchy \"pulseCounter:b2v_inst4\"" {  } { { "Arquitetura/ArquiteturaCollenda.v" "b2v_inst4" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905612554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_processor video_processor:b2v_inst5 " "Elaborating entity \"video_processor\" for hierarchy \"video_processor:b2v_inst5\"" {  } { { "Arquitetura/ArquiteturaCollenda.v" "b2v_inst5" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905612573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decorderInstruction video_processor:b2v_inst5\|decorderInstruction:decorderInstruction_inst " "Elaborating entity \"decorderInstruction\" for hierarchy \"video_processor:b2v_inst5\|decorderInstruction:decorderInstruction_inst\"" {  } { { "modulos/Top_level/video_processor.v" "decorderInstruction_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905612632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit video_processor:b2v_inst5\|controlUnit:controlUnit_inst " "Elaborating entity \"controlUnit\" for hierarchy \"video_processor:b2v_inst5\|controlUnit:controlUnit_inst\"" {  } { { "modulos/Top_level/video_processor.v" "controlUnit_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905612663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit_aux video_processor:b2v_inst5\|ControlUnit_aux:ControlUnit_aux_inst " "Elaborating entity \"ControlUnit_aux\" for hierarchy \"video_processor:b2v_inst5\|ControlUnit_aux:ControlUnit_aux_inst\"" {  } { { "modulos/Top_level/video_processor.v" "ControlUnit_aux_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905612684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile video_processor:b2v_inst5\|registerFile:registerFile_inst " "Elaborating entity \"registerFile\" for hierarchy \"video_processor:b2v_inst5\|registerFile:registerFile_inst\"" {  } { { "modulos/Top_level/video_processor.v" "registerFile_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905612699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_module video_processor:b2v_inst5\|comparator_module:comparator_module_inst " "Elaborating entity \"comparator_module\" for hierarchy \"video_processor:b2v_inst5\|comparator_module:comparator_module_inst\"" {  } { { "modulos/Top_level/video_processor.v" "comparator_module_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905612907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_comparator video_processor:b2v_inst5\|comparator_module:comparator_module_inst\|mod_comparator:mod_comparator_inst " "Elaborating entity \"mod_comparator\" for hierarchy \"video_processor:b2v_inst5\|comparator_module:comparator_module_inst\|mod_comparator:mod_comparator_inst\"" {  } { { "modulos/mod_comparator/comparator_module.v" "mod_comparator_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/mod_comparator/comparator_module.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905612970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator video_processor:b2v_inst5\|comparator_module:comparator_module_inst\|mod_comparator:mod_comparator_inst\|comparator:comparator_inst_1 " "Elaborating entity \"comparator\" for hierarchy \"video_processor:b2v_inst5\|comparator_module:comparator_module_inst\|mod_comparator:mod_comparator_inst\|comparator:comparator_inst_1\"" {  } { { "modulos/mod_comparator/mod_comparator.v" "comparator_inst_1" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/mod_comparator/mod_comparator.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_select video_processor:b2v_inst5\|comparator_module:comparator_module_inst\|data_select:data_select_inst " "Elaborating entity \"data_select\" for hierarchy \"video_processor:b2v_inst5\|comparator_module:comparator_module_inst\|data_select:data_select_inst\"" {  } { { "modulos/mod_comparator/comparator_module.v" "data_select_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/mod_comparator/comparator_module.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador video_processor:b2v_inst5\|multiplexador:multiplexador_inst " "Elaborating entity \"multiplexador\" for hierarchy \"video_processor:b2v_inst5\|multiplexador:multiplexador_inst\"" {  } { { "modulos/Top_level/video_processor.v" "multiplexador_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador video_processor:b2v_inst5\|multiplexador:multiplexador_background_inst " "Elaborating entity \"multiplexador\" for hierarchy \"video_processor:b2v_inst5\|multiplexador:multiplexador_background_inst\"" {  } { { "modulos/Top_level/video_processor.v" "multiplexador_background_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DrawingModule video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst " "Elaborating entity \"DrawingModule\" for hierarchy \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\"" {  } { { "modulos/Top_level/video_processor.v" "DrawingModule_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stateMachine_1 video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|stateMachine_1:stateMachine_1_inst " "Elaborating entity \"stateMachine_1\" for hierarchy \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|stateMachine_1:stateMachine_1_inst\"" {  } { { "modulos/Drawing_Module/DrawingModule.v" "stateMachine_1_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/DrawingModule.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613168 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stateMachine_1.v(67) " "Verilog HDL Case Statement information at stateMachine_1.v(67): all case item expressions in this case statement are onehot" {  } { { "modulos/Drawing_Module/stateMachine_1.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/stateMachine_1.v" 67 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1728905613169 "|ArquiteturaCollenda|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stateMachine_2 video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|stateMachine_2:stateMachine_2_inst " "Elaborating entity \"stateMachine_2\" for hierarchy \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|stateMachine_2:stateMachine_2_inst\"" {  } { { "modulos/Drawing_Module/DrawingModule.v" "stateMachine_2_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/DrawingModule.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockModule video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|BlockModule:BlockModule_inst " "Elaborating entity \"BlockModule\" for hierarchy \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|BlockModule:BlockModule_inst\"" {  } { { "modulos/Drawing_Module/DrawingModule.v" "BlockModule_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/DrawingModule.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_block video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|BlockModule:BlockModule_inst\|background_block:background_block_inst " "Elaborating entity \"background_block\" for hierarchy \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|BlockModule:BlockModule_inst\|background_block:background_block_inst\"" {  } { { "modulos/Drawing_Module/background_block/BlockModule.v" "background_block_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/background_block/BlockModule.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculo_address_memory video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst " "Elaborating entity \"calculo_address_memory\" for hierarchy \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\"" {  } { { "modulos/Drawing_Module/DrawingModule.v" "calculo_address_memory_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/DrawingModule.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "geometric_Forms_Processor video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst " "Elaborating entity \"geometric_Forms_Processor\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\"" {  } { { "modulos/Top_level/video_processor.v" "geometric_Forms_Processor_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controls_pipeline video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|controls_pipeline:controls_pipeline_inst " "Elaborating entity \"controls_pipeline\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|controls_pipeline:controls_pipeline_inst\"" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "controls_pipeline_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_fg video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|memory_fg:memory_fg_inst " "Elaborating entity \"memory_fg\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|memory_fg:memory_fg_inst\"" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "memory_fg_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|memory_fg:memory_fg_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|memory_fg:memory_fg_inst\|altsyncram:altsyncram_component\"" {  } { { "modulos/Co_Processor/memory_fg/memory_fg.v" "altsyncram_component" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/memory_fg/memory_fg.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|memory_fg:memory_fg_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|memory_fg:memory_fg_inst\|altsyncram:altsyncram_component\"" {  } { { "modulos/Co_Processor/memory_fg/memory_fg.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/memory_fg/memory_fg.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|memory_fg:memory_fg_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|memory_fg:memory_fg_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./modulos/Co_Processor/memory_fg/memory_fg_rom.mif " "Parameter \"init_file\" = \"./modulos/Co_Processor/memory_fg/memory_fg_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613443 ""}  } { { "modulos/Co_Processor/memory_fg/memory_fg.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/memory_fg/memory_fg.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728905613443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1u1 " "Found entity 1: altsyncram_l1u1" {  } { { "db/altsyncram_l1u1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_l1u1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905613522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905613522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1u1 video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|memory_fg:memory_fg_inst\|altsyncram:altsyncram_component\|altsyncram_l1u1:auto_generated " "Elaborating entity \"altsyncram_l1u1\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|memory_fg:memory_fg_inst\|altsyncram:altsyncram_component\|altsyncram_l1u1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|register_file:register_file_inst_1 " "Elaborating entity \"register_file\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|register_file:register_file_inst_1\"" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "register_file_inst_1" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|register_file:register_file_inst_2 " "Elaborating entity \"register_file\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|register_file:register_file_inst_2\"" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "register_file_inst_2" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|register_file:register_file_inst_3 " "Elaborating entity \"register_file\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|register_file:register_file_inst_3\"" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "register_file_inst_3" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|register_file:register_file_inst_4 " "Elaborating entity \"register_file\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|register_file:register_file_inst_4\"" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "register_file_inst_4" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|register_file:register_file_inst_5 " "Elaborating entity \"register_file\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|register_file:register_file_inst_5\"" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "register_file_inst_5" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_geometricForms video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1 " "Elaborating entity \"pipeline_geometricForms\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\"" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "core_pipeline_1" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "table_size video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|table_size:table_size_inst " "Elaborating entity \"table_size\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|table_size:table_size_inst\"" {  } { { "modulos/Co_Processor/pipeline_geometricForms.v" "table_size_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/pipeline_geometricForms.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertice_calculator video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|vertice_calculator:vertice_calculator_inst " "Elaborating entity \"vertice_calculator\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|vertice_calculator:vertice_calculator_inst\"" {  } { { "modulos/Co_Processor/pipeline_geometricForms.v" "vertice_calculator_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/pipeline_geometricForms.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "determinants video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst " "Elaborating entity \"determinants\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\"" {  } { { "modulos/Co_Processor/pipeline_geometricForms.v" "determinants_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/pipeline_geometricForms.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_comparator video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|color_comparator:color_comparator_inst " "Elaborating entity \"color_comparator\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|color_comparator:color_comparator_inst\"" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "color_comparator_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixels_memory video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pixels_memory:pixels_memory_inst " "Elaborating entity \"pixels_memory\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pixels_memory:pixels_memory_inst\"" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "pixels_memory_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pixels_memory:pixels_memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pixels_memory:pixels_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "modulos/Co_Processor/pixels_memory/pixels_memory.v" "altsyncram_component" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/pixels_memory/pixels_memory.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pixels_memory:pixels_memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pixels_memory:pixels_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "modulos/Co_Processor/pixels_memory/pixels_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/pixels_memory/pixels_memory.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905613951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pixels_memory:pixels_memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pixels_memory:pixels_memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./modulos/Co_Processor/pixels_memory/pixels_memory.mif " "Parameter \"init_file\" = \"./modulos/Co_Processor/pixels_memory/pixels_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905613951 ""}  } { { "modulos/Co_Processor/pixels_memory/pixels_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/pixels_memory/pixels_memory.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728905613951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3kt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3kt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3kt1 " "Found entity 1: altsyncram_3kt1" {  } { { "db/altsyncram_3kt1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_3kt1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905614017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905614017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3kt1 video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pixels_memory:pixels_memory_inst\|altsyncram:altsyncram_component\|altsyncram_3kt1:auto_generated " "Elaborating entity \"altsyncram_3kt1\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pixels_memory:pixels_memory_inst\|altsyncram:altsyncram_component\|altsyncram_3kt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_memory video_processor:b2v_inst5\|back_memory:back_memory_inst " "Elaborating entity \"back_memory\" for hierarchy \"video_processor:b2v_inst5\|back_memory:back_memory_inst\"" {  } { { "modulos/Top_level/video_processor.v" "back_memory_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_memory video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst " "Elaborating entity \"background_memory\" for hierarchy \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\"" {  } { { "modulos/background_memory/back_memory.v" "background_memory_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "modulos/background_memory/background_memory.v" "altsyncram_component" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./modulos/background_memory/background_bit_rom.mif " "Parameter \"init_file\" = \"./modulos/background_memory/background_bit_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4800 " "Parameter \"numwords_a\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614120 ""}  } { { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728905614120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nak1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nak1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nak1 " "Found entity 1: altsyncram_nak1" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905614191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905614191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nak1 video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated " "Elaborating entity \"altsyncram_nak1\" for hierarchy \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_memory video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst " "Elaborating entity \"sprite_memory\" for hierarchy \"video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\"" {  } { { "modulos/Top_level/video_processor.v" "sprite_memory_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst " "Elaborating entity \"memory\" for hierarchy \"video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\"" {  } { { "modulos/sprite_memory/sprite_memory.v" "memory_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/sprite_memory.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\"" {  } { { "modulos/sprite_memory/memory.v" "altsyncram_component" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\"" {  } { { "modulos/sprite_memory/memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./modulos/sprite_memory/sprite_bit_rom.mif " "Parameter \"init_file\" = \"./modulos/sprite_memory/sprite_bit_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12800 " "Parameter \"numwords_a\" = \"12800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905614300 ""}  } { { "modulos/sprite_memory/memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728905614300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cnj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cnj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cnj1 " "Found entity 1: altsyncram_cnj1" {  } { { "db/altsyncram_cnj1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_cnj1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905614354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905614354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cnj1 video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_cnj1:auto_generated " "Elaborating entity \"altsyncram_cnj1\" for hierarchy \"video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_cnj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905614508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905614508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_cnj1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_cnj1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_cnj1.tdf" "decode3" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_cnj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905614568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905614568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_cnj1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_cnj1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_cnj1.tdf" "rden_decode" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_cnj1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nb " "Found entity 1: mux_4nb" {  } { { "db/mux_4nb.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/mux_4nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905614626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905614626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4nb video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_cnj1:auto_generated\|mux_4nb:mux2 " "Elaborating entity \"mux_4nb\" for hierarchy \"video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_cnj1:auto_generated\|mux_4nb:mux2\"" {  } { { "db/altsyncram_cnj1.tdf" "mux2" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_cnj1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_sync video_processor:b2v_inst5\|VGA_sync:VGA_sync_inst " "Elaborating entity \"VGA_sync\" for hierarchy \"video_processor:b2v_inst5\|VGA_sync:VGA_sync_inst\"" {  } { { "modulos/Top_level/video_processor.v" "VGA_sync_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_out_generator video_processor:b2v_inst5\|rgb_out_generator:rgb_out_generator_inst " "Elaborating entity \"rgb_out_generator\" for hierarchy \"video_processor:b2v_inst5\|rgb_out_generator:rgb_out_generator_inst\"" {  } { { "modulos/Top_level/video_processor.v" "rgb_out_generator_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "written_pulse written_pulse:b2v_inst7 " "Elaborating entity \"written_pulse\" for hierarchy \"written_pulse:b2v_inst7\"" {  } { { "Arquitetura/ArquiteturaCollenda.v" "b2v_inst7" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura Arquitetura:b2v_inst9 " "Elaborating entity \"Arquitetura\" for hierarchy \"Arquitetura:b2v_inst9\"" {  } { { "Arquitetura/ArquiteturaCollenda.v" "b2v_inst9" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_data_A Arquitetura:b2v_inst9\|Arquitetura_data_A:data_a " "Elaborating entity \"Arquitetura_data_A\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_data_A:data_a\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "data_a" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_irq_joystick Arquitetura:b2v_inst9\|Arquitetura_irq_joystick:irq_joystick " "Elaborating entity \"Arquitetura_irq_joystick\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_irq_joystick:irq_joystick\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "irq_joystick" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_jtag_uart_0 Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Arquitetura_jtag_uart_0\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "jtag_uart_0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_jtag_uart_0_scfifo_w Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w " "Elaborating entity \"Arquitetura_jtag_uart_0_scfifo_w\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "the_Arquitetura_jtag_uart_0_scfifo_w" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "wfifo" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905614987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905615004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905615004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905615004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905615004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905615004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905615004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905615004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905615004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905615004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905615004 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728905615004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905615057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905615057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905615058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905615085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905615085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905615086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905615116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905615116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905615117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905615217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905615217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905615218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905615280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905615280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905615282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905615345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905615345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905615346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_jtag_uart_0_scfifo_r Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r " "Elaborating entity \"Arquitetura_jtag_uart_0_scfifo_r\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "the_Arquitetura_jtag_uart_0_scfifo_r" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905615364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "Arquitetura_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905615659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905615687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905615687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905615687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905615687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905615687 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728905615687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905616450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905616608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0 Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"Arquitetura_nios2_gen2_0\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "nios2_gen2_0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905616654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v" "cpu" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905616673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_test_bench Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_test_bench:the_Arquitetura_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_test_bench\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_test_bench:the_Arquitetura_nios2_gen2_0_cpu_test_bench\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905616798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_register_bank_a_module Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "Arquitetura_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905616821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905616841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905616857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905616857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905616857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905616857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905616857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905616857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905616857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905616857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905616857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905616857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905616857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905616857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905616857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905616857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905616857 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728905616857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905616914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905616914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905616915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_register_bank_b_module Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "Arquitetura_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905616940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905616964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905616995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617045 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728905617045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_break Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_break:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_break:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode:Arquitetura_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode:Arquitetura_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_im Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_im:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_im:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_ocimem Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617356 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728905617356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905617413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905617413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_debug_slave_tck Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "Arquitetura_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617591 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728905617591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617594 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_onchip_memory2_0 Arquitetura:b2v_inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"Arquitetura_onchip_memory2_0\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "onchip_memory2_0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Arquitetura:b2v_inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:b2v_inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Arquitetura:b2v_inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:b2v_inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Arquitetura:b2v_inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Arquitetura_onchip_memory2_0.hex " "Parameter \"init_file\" = \"Arquitetura_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 7500 " "Parameter \"maximum_depth\" = \"7500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 7500 " "Parameter \"numwords_a\" = \"7500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905617676 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728905617676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ajh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ajh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ajh1 " "Found entity 1: altsyncram_ajh1" {  } { { "db/altsyncram_ajh1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_ajh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905617732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905617732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ajh1 Arquitetura:b2v_inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ajh1:auto_generated " "Elaborating entity \"altsyncram_ajh1\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ajh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905617733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_rd_joystick_lsb Arquitetura:b2v_inst9\|Arquitetura_rd_joystick_lsb:rd_joystick_lsb " "Elaborating entity \"Arquitetura_rd_joystick_lsb\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_rd_joystick_lsb:rd_joystick_lsb\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "rd_joystick_lsb" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905618013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_reset_pulseCounter Arquitetura:b2v_inst9\|Arquitetura_reset_pulseCounter:reset_pulsecounter " "Elaborating entity \"Arquitetura_reset_pulseCounter\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_reset_pulseCounter:reset_pulsecounter\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "reset_pulsecounter" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905618032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_screen Arquitetura:b2v_inst9\|Arquitetura_screen:screen " "Elaborating entity \"Arquitetura_screen\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_screen:screen\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "screen" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905618047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_sysid_qsys_0 Arquitetura:b2v_inst9\|Arquitetura_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"Arquitetura_sysid_qsys_0\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_sysid_qsys_0:sysid_qsys_0\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "sysid_qsys_0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905618064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0 Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Arquitetura_mm_interconnect_0\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "mm_interconnect_0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905618092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905618632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905618655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905618678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905618702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905618729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905618752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_a_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_a_s1_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "data_a_s1_translator" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905618774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 2411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905618834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905618855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 2576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905618875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905618898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 2617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905618920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_router Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router:router " "Elaborating entity \"Arquitetura_mm_interconnect_0_router\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router:router\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "router" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 4508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_router_default_decode Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router:router\|Arquitetura_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Arquitetura_mm_interconnect_0_router_default_decode\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router:router\|Arquitetura_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_router_001 Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Arquitetura_mm_interconnect_0_router_001\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_001:router_001\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "router_001" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 4524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_router_001_default_decode Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_001:router_001\|Arquitetura_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Arquitetura_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_001:router_001\|Arquitetura_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_001.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_router_002 Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Arquitetura_mm_interconnect_0_router_002\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_002:router_002\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "router_002" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 4540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_router_002_default_decode Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_002:router_002\|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Arquitetura_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_002:router_002\|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_router_012 Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"Arquitetura_mm_interconnect_0_router_012\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_012:router_012\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "router_012" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 4700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_router_012_default_decode Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_012:router_012\|Arquitetura_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"Arquitetura_mm_interconnect_0_router_012_default_decode\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_012:router_012\|Arquitetura_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_012.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_cmd_demux Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Arquitetura_mm_interconnect_0_cmd_demux\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 4887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_cmd_demux_001 Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Arquitetura_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 4958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_cmd_mux Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Arquitetura_mm_interconnect_0_cmd_mux\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 4981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_cmd_mux_010 Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux_010:cmd_mux_010 " "Elaborating entity \"Arquitetura_mm_interconnect_0_cmd_mux_010\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux_010:cmd_mux_010\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "cmd_mux_010" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 5205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_rsp_demux Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Arquitetura_mm_interconnect_0_rsp_demux\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 5313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_rsp_demux_010 Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_demux_010:rsp_demux_010 " "Elaborating entity \"Arquitetura_mm_interconnect_0_rsp_demux_010\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_demux_010:rsp_demux_010\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "rsp_demux_010" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 5537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_rsp_mux Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Arquitetura_mm_interconnect_0_rsp_mux\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 5729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_rsp_mux_001 Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Arquitetura_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 5800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux_001.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_avalon_st_adapter Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Arquitetura_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 5829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_irq_mapper Arquitetura:b2v_inst9\|Arquitetura_irq_mapper:irq_mapper " "Elaborating entity \"Arquitetura_irq_mapper\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_irq_mapper:irq_mapper\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "irq_mapper" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "rst_controller" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905619993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905620010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905620024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller_001\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "rst_controller_001" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905620035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_pulse wr_pulse:wp " "Elaborating entity \"wr_pulse\" for hierarchy \"wr_pulse:wp\"" {  } { { "Arquitetura/ArquiteturaCollenda.v" "wp" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905620053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_avalon_interface io_avalon_interface:ioai " "Elaborating entity \"io_avalon_interface\" for hierarchy \"io_avalon_interface:ioai\"" {  } { { "Arquitetura/ArquiteturaCollenda.v" "ioai" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905620062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_controller io_avalon_interface:ioai\|opcode_controller:oc " "Elaborating entity \"opcode_controller\" for hierarchy \"io_avalon_interface:ioai\|opcode_controller:oc\"" {  } { { "modulos/module_io/io_avalon_interface.v" "oc" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/io_avalon_interface.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905620076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_input_controller io_avalon_interface:ioai\|top_input_controller:tbc " "Elaborating entity \"top_input_controller\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\"" {  } { { "modulos/module_io/io_avalon_interface.v" "tbc" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/io_avalon_interface.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905620092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle io_avalon_interface:ioai\|top_input_controller:tbc\|controle:control_inst " "Elaborating entity \"controle\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|controle:control_inst\"" {  } { { "modulos/module_io/top_input_controller.v" "control_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/top_input_controller.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905620110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_capture_clear io_avalon_interface:ioai\|top_input_controller:tbc\|edge_capture_clear:ecc " "Elaborating entity \"edge_capture_clear\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|edge_capture_clear:ecc\"" {  } { { "modulos/module_io/top_input_controller.v" "ecc" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/top_input_controller.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905620129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_o_data io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst " "Elaborating entity \"i_o_data\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\"" {  } { { "modulos/module_io/top_input_controller.v" "io_data_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/top_input_controller.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905620141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_data io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst " "Elaborating entity \"select_data\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\"" {  } { { "modulos/module_io/i_o_data.v" "sb_inst\[0\].sb_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/i_o_data.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905620157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_detector:ed " "Elaborating entity \"edge_detector\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_detector:ed\"" {  } { { "modulos/module_io/select_data.v" "ed" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/select_data.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905620174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_capture io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_capture:ec " "Elaborating entity \"edge_capture\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_capture:ec\"" {  } { { "modulos/module_io/select_data.v" "ec" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/select_data.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905620183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_read_data io_avalon_interface:ioai\|top_input_controller:tbc\|select_read_data:srd " "Elaborating entity \"select_read_data\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|select_read_data:srd\"" {  } { { "modulos/module_io/top_input_controller.v" "srd" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/top_input_controller.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905620209 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1728905623355 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.10.14.08:33:49 Progress: Loading slda7bfb580/alt_sld_fab_wrapper_hw.tcl " "2024.10.14.08:33:49 Progress: Loading slda7bfb580/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905629029 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905632922 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905633145 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905636827 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905637030 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905637169 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905637343 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905637352 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905637353 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1728905638090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda7bfb580/alt_sld_fab.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/ip/slda7bfb580/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905638373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905638373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905638477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905638477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905638557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905638557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905638615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905638615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905638714 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905638714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905638714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905638791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905638791 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|table_size:table_size_inst\|out_st1_color_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|table_size:table_size_inst\|out_st1_color_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728905652694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728905652694 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 45 " "Parameter WIDTH set to 45" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1728905652694 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652694 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1728905652694 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "36 " "Inferred 36 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|Mult0\"" {  } { { "modulos/sprite_memory/calculo_address_memory.v" "Mult0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult1\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult1" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult0\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult2\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult2" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 200 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult5\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult5" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult4\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult4" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult7\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult7" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult6\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult6" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult1\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult1" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult0\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult2\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult2" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 200 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult5\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult5" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult4\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult4" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult7\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult7" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult6\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult6" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult7\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult7" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult6\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult6" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult1\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult1" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult0\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult2\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult2" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 200 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult5\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult5" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult4\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult4" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult7\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult7" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult6\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult6" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult1\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult1" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult0\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult2\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult2" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 200 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult5\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult5" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult4\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult4" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult1\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult1" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult0\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult2\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult2" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 200 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult5\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult5" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult4\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult4" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult7\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult7" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult6\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult6" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905652702 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1728905652702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|table_size:table_size_inst\|altshift_taps:out_st1_color_rtl_0 " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|table_size:table_size_inst\|altshift_taps:out_st1_color_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905652854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|table_size:table_size_inst\|altshift_taps:out_st1_color_rtl_0 " "Instantiated megafunction \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|table_size:table_size_inst\|altshift_taps:out_st1_color_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905652854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905652854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 45 " "Parameter \"WIDTH\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905652854 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728905652854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_g6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_g6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_g6m " "Found entity 1: shift_taps_g6m" {  } { { "db/shift_taps_g6m.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/shift_taps_g6m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905652912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905652912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6e81 " "Found entity 1: altsyncram_6e81" {  } { { "db/altsyncram_6e81.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_6e81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905652993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905652993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905653086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905653086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905653151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905653151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\"" {  } { { "modulos/sprite_memory/calculo_address_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905653258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905653259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905653259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905653259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905653259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905653259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905653259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905653259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905653259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905653259 ""}  } { { "modulos/sprite_memory/calculo_address_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728905653259 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|multcore:mult_core video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "modulos/sprite_memory/calculo_address_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 62 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905653356 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "modulos/sprite_memory/calculo_address_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 62 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905653405 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "modulos/sprite_memory/calculo_address_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 62 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905653480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905653541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905653541 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "modulos/sprite_memory/calculo_address_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 62 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905653567 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "modulos/sprite_memory/calculo_address_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 62 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905653596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/add_sub_qgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905653660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905653660 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "modulos/sprite_memory/calculo_address_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 62 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905653711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|lpm_mult:Mult1\"" {  } { { "modulos/Co_Processor/determinants.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905653740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905653740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905653740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905653740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905653740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905653740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905653740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905653740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905653740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905653740 ""}  } { { "modulos/Co_Processor/determinants.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728905653740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/mult_p5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905653799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905653799 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a1 " "RAM block slice \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } } { "modulos/background_memory/back_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 44 0 0 } } { "modulos/Top_level/video_processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 323 0 0 } } { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 107 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905655641 ""} { "Info" "IBAL_BAL_RAM_SLICE" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a0 " "RAM block slice \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } } { "modulos/background_memory/back_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 44 0 0 } } { "modulos/Top_level/video_processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 323 0 0 } } { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 107 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905655641 ""} { "Info" "IBAL_BAL_RAM_SLICE" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a2 " "RAM block slice \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } } { "modulos/background_memory/back_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 44 0 0 } } { "modulos/Top_level/video_processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 323 0 0 } } { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 107 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905655641 ""} { "Info" "IBAL_BAL_RAM_SLICE" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a3 " "RAM block slice \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } } { "modulos/background_memory/back_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 44 0 0 } } { "modulos/Top_level/video_processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 323 0 0 } } { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 107 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905655641 ""} { "Info" "IBAL_BAL_RAM_SLICE" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a4 " "RAM block slice \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } } { "modulos/background_memory/back_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 44 0 0 } } { "modulos/Top_level/video_processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 323 0 0 } } { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 107 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905655641 ""} { "Info" "IBAL_BAL_RAM_SLICE" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a5 " "RAM block slice \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } } { "modulos/background_memory/back_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 44 0 0 } } { "modulos/Top_level/video_processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 323 0 0 } } { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 107 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905655641 ""} { "Info" "IBAL_BAL_RAM_SLICE" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a6 " "RAM block slice \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } } { "modulos/background_memory/back_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 44 0 0 } } { "modulos/Top_level/video_processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 323 0 0 } } { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 107 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905655641 ""} { "Info" "IBAL_BAL_RAM_SLICE" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a7 " "RAM block slice \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } } { "modulos/background_memory/back_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 44 0 0 } } { "modulos/Top_level/video_processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 323 0 0 } } { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 107 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905655641 ""} { "Info" "IBAL_BAL_RAM_SLICE" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a8 " "RAM block slice \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } } { "modulos/background_memory/back_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 44 0 0 } } { "modulos/Top_level/video_processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 323 0 0 } } { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 107 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1728905655641 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1728905655641 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1728905655641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905655689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4800 " "Parameter \"NUMWORDS_A\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./modulos/background_memory/background_bit_rom.mif " "Parameter \"INIT_FILE\" = \"./modulos/background_memory/background_bit_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A BYPASS " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728905655690 ""}  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728905655690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0de3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0de3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0de3 " "Found entity 1: altsyncram_0de3" {  } { { "db/altsyncram_0de3.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_0de3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905655772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905655772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_osa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_osa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_osa " "Found entity 1: decode_osa" {  } { { "db/decode_osa.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/decode_osa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905655903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905655903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h8a " "Found entity 1: decode_h8a" {  } { { "db/decode_h8a.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/decode_h8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905655983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905655983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9nb " "Found entity 1: mux_9nb" {  } { { "db/mux_9nb.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/mux_9nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728905656064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905656064 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1728905657314 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "modulos/module_io/edge_detector.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/edge_detector.v" 17 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "modulos/mod_comparator/comparator_module.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/mod_comparator/comparator_module.v" 129 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 352 -1 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2899 -1 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 3899 -1 0 } } { "Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/decoderInstruction/decoderInstruction.v" 51 -1 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 398 -1 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 3521 -1 0 } } { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2120 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1728905657775 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1728905657776 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905664950 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "136 " "136 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728905675152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/output_files/ConsoleFPGA.map.smsg " "Generated suppressed messages file C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/output_files/ConsoleFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905676717 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728905680397 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728905680397 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/clock_pll_altpll1.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/clock_pll_altpll1.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "modulos/PLL/clock_pll.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/PLL/clock_pll.v" 99 0 0 } } { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 82 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1728905681035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12290 " "Implemented 12290 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728905681712 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728905681712 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11884 " "Implemented 11884 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728905681712 ""} { "Info" "ICUT_CUT_TM_RAMS" "293 " "Implemented 293 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1728905681712 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1728905681712 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "70 " "Implemented 70 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1728905681712 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728905681712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5122 " "Peak virtual memory: 5122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728905681863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 08:34:41 2024 " "Processing ended: Mon Oct 14 08:34:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728905681863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728905681863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728905681863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728905681863 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1728905684278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728905684279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 08:34:43 2024 " "Processing started: Mon Oct 14 08:34:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728905684279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1728905684279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ConsoleFPGA -c ConsoleFPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1728905684279 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1728905684551 ""}
{ "Info" "0" "" "Project  = ConsoleFPGA" {  } {  } 0 0 "Project  = ConsoleFPGA" 0 0 "Fitter" 0 0 1728905684552 ""}
{ "Info" "0" "" "Revision = ConsoleFPGA" {  } {  } 0 0 "Revision = ConsoleFPGA" 0 0 "Fitter" 0 0 1728905684552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1728905685001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1728905685002 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ConsoleFPGA EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ConsoleFPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1728905685107 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728905685159 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728905685159 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_pll_altpll1.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/clock_pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 5768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1728905685271 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clock_pll_altpll1.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/clock_pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 5769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1728905685271 ""}  } { { "db/clock_pll_altpll1.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/clock_pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 5768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1728905685271 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1728905685616 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1728905685639 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728905686512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728905686512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728905686512 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1728905686512 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 28072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728905686568 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 28074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728905686568 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 28076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728905686568 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 28078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728905686568 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 28080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728905686568 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1728905686568 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1728905686579 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1728905687360 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 37 " "No exact pin location assignment(s) for 4 pins of 37 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1728905688532 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_doi1 " "Entity dcfifo_doi1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from **fiforam\|cells** -to **fiforam\|xq**  " "set_false_path -from **fiforam\|cells** -to **fiforam\|xq** " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1728905690262 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1728905690262 ""}
{ "Info" "ISTA_SDC_FOUND" "ConsoleFPGA.sdc " "Reading SDC File: 'ConsoleFPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1728905690422 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1728905690435 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1728905690435 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1728905690435 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1728905690435 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 36 direction_analogic\[0\] port " "Ignored filter at ConsoleFPGA.sdc(36): direction_analogic\[0\] could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728905690436 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 36 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(36): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[0\]\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[0\]\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905690436 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728905690436 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 37 direction_analogic\[1\] port " "Ignored filter at ConsoleFPGA.sdc(37): direction_analogic\[1\] could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728905690437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 37 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(37): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[1\]\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[1\]\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905690437 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728905690437 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 38 direction_analogic\[2\] port " "Ignored filter at ConsoleFPGA.sdc(38): direction_analogic\[2\] could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728905690437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 38 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[2\]\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[2\]\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905690437 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728905690437 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 39 direction_analogic\[3\] port " "Ignored filter at ConsoleFPGA.sdc(39): direction_analogic\[3\] could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728905690437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 39 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(39): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[3\]\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[3\]\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905690438 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728905690438 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 40 select_button port " "Ignored filter at ConsoleFPGA.sdc(40): select_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728905690438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 40 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(40): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports select_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports select_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905690438 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728905690438 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 41 start_button port " "Ignored filter at ConsoleFPGA.sdc(41): start_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728905690438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 41 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports start_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports start_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905690438 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728905690438 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 42 x_button port " "Ignored filter at ConsoleFPGA.sdc(42): x_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728905690439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 42 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports x_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports x_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905690439 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728905690439 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 43 y_button port " "Ignored filter at ConsoleFPGA.sdc(43): y_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728905690440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 43 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports y_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports y_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905690440 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728905690440 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 44 b_button port " "Ignored filter at ConsoleFPGA.sdc(44): b_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728905690440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 44 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(44): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports b_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports b_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905690440 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728905690440 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 45 a_button port " "Ignored filter at ConsoleFPGA.sdc(45): a_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728905690441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 45 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(45): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports a_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports a_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905690441 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728905690441 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 46 tr_button port " "Ignored filter at ConsoleFPGA.sdc(46): tr_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728905690441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 46 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(46): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports tr_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports tr_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905690441 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728905690441 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 47 tl_button port " "Ignored filter at ConsoleFPGA.sdc(47): tl_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1728905690441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 47 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(47): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports tl_button\]  " "set_input_delay -clock main_clk -add_delay 0 \[get_ports tl_button\] " {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905690442 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1728905690442 ""}
{ "Info" "ISTA_SDC_FOUND" "Arquitetura/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Arquitetura/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1728905690443 ""}
{ "Info" "ISTA_SDC_FOUND" "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1728905690477 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Node: io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[5\].sb_inst\|edge_detector:ed\|reg_d\[0\] io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[5\].sb_inst\|edge_detector:ed\|reg_d\[0\] is being clocked by io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1728905690587 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1728905690587 "|ArquiteturaCollenda|io_avalon_interface:ioai|top_input_controller:tbc|i_o_data:io_data_inst|div[19]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1728905690844 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1728905690848 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1728905690865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1728905690865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1728905690865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1728905690865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  40.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1728905690865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     main_clk " "  20.000     main_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1728905690865 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1728905690865 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1728905692424 ""}  } { { "db/clock_pll_altpll1.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/clock_pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 5768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1728905692424 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1728905692425 ""}  } { { "db/clock_pll_altpll1.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/clock_pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 5768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1728905692425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node main_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1728905692425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Destination node io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\]" {  } { { "modulos/module_io/i_o_data.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/i_o_data.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1728905692425 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1728905692425 ""}  } { { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 28049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1728905692425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1728905692425 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 27584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1728905692425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\]  " "Automatically promoted node io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1728905692425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\]~55 " "Destination node io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\]~55" {  } { { "modulos/module_io/i_o_data.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/i_o_data.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 12692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1728905692425 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1728905692425 ""}  } { { "modulos/module_io/i_o_data.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/i_o_data.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1728905692425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_processor:b2v_inst5\|controlUnit:controlUnit_inst\|reset_rsd  " "Automatically promoted node video_processor:b2v_inst5\|controlUnit:controlUnit_inst\|reset_rsd " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1728905692425 ""}  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/ControlUnit/controlUnit.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 5572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1728905692425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1728905692425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 3472 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 2325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1728905692425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 13892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1728905692425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 1567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1728905692425 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1728905692425 ""}  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1728905692425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|controls_pipeline:controls_pipeline_inst\|registers_reset  " "Automatically promoted node video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|controls_pipeline:controls_pipeline_inst\|registers_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1728905692425 ""}  } { { "modulos/Co_Processor/controls_pipeline.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/controls_pipeline.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 4219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1728905692425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1728905692426 ""}  } { { "Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 6456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1728905692426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_processor:b2v_inst5\|controlUnit:controlUnit_inst\|reset_modules  " "Automatically promoted node video_processor:b2v_inst5\|controlUnit:controlUnit_inst\|reset_modules " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1728905692426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_processor:b2v_inst5\|VGA_sync:VGA_sync_inst\|printting " "Destination node video_processor:b2v_inst5\|VGA_sync:VGA_sync_inst\|printting" {  } { { "modulos/VGA_Controller/VGA_sync.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/VGA_Controller/VGA_sync.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 2699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1728905692426 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1728905692426 ""}  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/ControlUnit/controlUnit.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 5574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1728905692426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "io_avalon_interface:ioai\|top_input_controller:tbc\|rst_aux  " "Automatically promoted node io_avalon_interface:ioai\|top_input_controller:tbc\|rst_aux " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1728905692426 ""}  } { { "modulos/module_io/top_input_controller.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/top_input_controller.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1728905692426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1728905692426 ""}  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 20917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1728905692426 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1728905694152 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1728905694174 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1728905694175 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1728905694205 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1728905694257 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1728905694300 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1728905695284 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1728905695306 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "770 Embedded multiplier block " "Packed 770 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1728905695306 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "110 Embedded multiplier output " "Packed 110 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1728905695306 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "55 " "Created 55 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1728905695306 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1728905695306 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1728905695425 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1728905695425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1728905695425 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 7 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728905695426 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 1 15 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728905695426 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728905695426 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 18 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728905695426 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 11 7 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 11 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728905695426 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728905695426 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 6 18 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728905695426 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 9 15 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728905695426 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1728905695426 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1728905695426 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728905696170 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1728905696214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1728905698044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728905700367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1728905700512 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1728905725986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:26 " "Fitter placement operations ending: elapsed time is 00:00:26" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728905725986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1728905728317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1728905737124 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1728905737124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1728905742830 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1728905742830 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1728905742830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728905742839 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.82 " "Total time spent on timing analysis during the Fitter is 12.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1728905743290 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1728905743412 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1728905744285 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1728905744292 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1728905745152 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728905748351 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/output_files/ConsoleFPGA.fit.smsg " "Generated suppressed messages file C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/output_files/ConsoleFPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1728905750355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6712 " "Peak virtual memory: 6712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728905752936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 08:35:52 2024 " "Processing ended: Mon Oct 14 08:35:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728905752936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728905752936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728905752936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1728905752936 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1728905754516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728905754517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 08:35:54 2024 " "Processing started: Mon Oct 14 08:35:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728905754517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1728905754517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ConsoleFPGA -c ConsoleFPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1728905754517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1728905755325 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1728905757133 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1728905757172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728905757635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 08:35:57 2024 " "Processing ended: Mon Oct 14 08:35:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728905757635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728905757635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728905757635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1728905757635 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1728905758521 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1728905759760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728905759761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 08:35:58 2024 " "Processing started: Mon Oct 14 08:35:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728905759761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1728905759761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ConsoleFPGA -c ConsoleFPGA " "Command: quartus_sta ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1728905759762 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1728905760017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1728905760760 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1728905760760 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728905760816 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728905760816 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_doi1 " "Entity dcfifo_doi1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from **fiforam\|cells** -to **fiforam\|xq**  " "set_false_path -from **fiforam\|cells** -to **fiforam\|xq** " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1728905761858 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1728905761858 ""}
{ "Info" "ISTA_SDC_FOUND" "ConsoleFPGA.sdc " "Reading SDC File: 'ConsoleFPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1728905762010 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1728905762017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1728905762017 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728905762017 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1728905762018 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 36 direction_analogic\[0\] port " "Ignored filter at ConsoleFPGA.sdc(36): direction_analogic\[0\] could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 36 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(36): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[0\]\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[0\]\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905762019 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 37 direction_analogic\[1\] port " "Ignored filter at ConsoleFPGA.sdc(37): direction_analogic\[1\] could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 37 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(37): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[1\]\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[1\]\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905762019 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 38 direction_analogic\[2\] port " "Ignored filter at ConsoleFPGA.sdc(38): direction_analogic\[2\] could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 38 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[2\]\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[2\]\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905762020 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 39 direction_analogic\[3\] port " "Ignored filter at ConsoleFPGA.sdc(39): direction_analogic\[3\] could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 39 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(39): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[3\]\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[3\]\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905762020 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 40 select_button port " "Ignored filter at ConsoleFPGA.sdc(40): select_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 40 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(40): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports select_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports select_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905762021 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 41 start_button port " "Ignored filter at ConsoleFPGA.sdc(41): start_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 41 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports start_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports start_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905762021 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 42 x_button port " "Ignored filter at ConsoleFPGA.sdc(42): x_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 42 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports x_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports x_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905762022 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762022 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 43 y_button port " "Ignored filter at ConsoleFPGA.sdc(43): y_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 43 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports y_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports y_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905762022 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762022 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 44 b_button port " "Ignored filter at ConsoleFPGA.sdc(44): b_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 44 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(44): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports b_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports b_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905762023 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 45 a_button port " "Ignored filter at ConsoleFPGA.sdc(45): a_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 45 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(45): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports a_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports a_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905762024 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762024 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 46 tr_button port " "Ignored filter at ConsoleFPGA.sdc(46): tr_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 46 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(46): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports tr_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports tr_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905762024 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762024 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 47 tl_button port " "Ignored filter at ConsoleFPGA.sdc(47): tl_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 47 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(47): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports tl_button\]  " "set_input_delay -clock main_clk -add_delay 0 \[get_ports tl_button\] " {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728905762024 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1728905762024 ""}
{ "Info" "ISTA_SDC_FOUND" "Arquitetura/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Arquitetura/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1728905762029 ""}
{ "Info" "ISTA_SDC_FOUND" "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1728905762070 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Node: io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[7\].sb_inst\|edge_detector:ed\|reg_d\[1\] io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[7\].sb_inst\|edge_detector:ed\|reg_d\[1\] is being clocked by io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1728905762167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1728905762167 "|ArquiteturaCollenda|io_avalon_interface:ioai|top_input_controller:tbc|i_o_data:io_data_inst|div[19]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728905762340 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1728905762346 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1728905762400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.432 " "Worst-case setup slack is 0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.432               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.020               0.000 main_clk  " "    7.020               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.363               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   16.363               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.256               0.000 altera_reserved_tck  " "   46.256               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728905762776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.256 " "Worst-case hold slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.256               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 main_clk  " "    0.318               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.358               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728905762846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.835 " "Worst-case recovery slack is 1.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.835               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.835               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.947               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.947               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.363               0.000 main_clk  " "   15.363               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.171               0.000 altera_reserved_tck  " "   48.171               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728905762869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.258 " "Worst-case removal slack is 1.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.258               0.000 altera_reserved_tck  " "    1.258               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.743               0.000 main_clk  " "    1.743               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.052               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.052               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.338               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.338               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728905762892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.661 " "Worst-case minimum pulse width slack is 4.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.661               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.661               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.570               0.000 main_clk  " "    9.570               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.746               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.746               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.625               0.000 altera_reserved_tck  " "   49.625               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905762902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728905762902 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905763375 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905763375 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905763375 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905763375 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.091 ns " "Worst Case Available Settling Time: 36.091 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905763375 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905763375 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905763375 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905763375 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728905763375 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1728905763389 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1728905763462 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1728905764579 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Node: io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[7\].sb_inst\|edge_detector:ed\|reg_d\[1\] io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[7\].sb_inst\|edge_detector:ed\|reg_d\[1\] is being clocked by io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1728905765029 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1728905765029 "|ArquiteturaCollenda|io_avalon_interface:ioai|top_input_controller:tbc|i_o_data:io_data_inst|div[19]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728905765047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.873 " "Worst-case setup slack is 0.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.873               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.873               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.312               0.000 main_clk  " "    7.312               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.786               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   16.786               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.666               0.000 altera_reserved_tck  " "   46.666               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728905765250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.253 " "Worst-case hold slack is 0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.253               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 main_clk  " "    0.308               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.311               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728905765317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.204 " "Worst-case recovery slack is 2.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.204               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.204               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.302               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.302               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.977               0.000 main_clk  " "   15.977               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.406               0.000 altera_reserved_tck  " "   48.406               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728905765339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.144 " "Worst-case removal slack is 1.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.144               0.000 altera_reserved_tck  " "    1.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 main_clk  " "    1.500               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.945               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.945               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.080               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.080               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728905765359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.687 " "Worst-case minimum pulse width slack is 4.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.687               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.687               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.589               0.000 main_clk  " "    9.589               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.743               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.743               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.601               0.000 altera_reserved_tck  " "   49.601               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905765372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728905765372 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905765880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905765880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905765880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905765880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.526 ns " "Worst Case Available Settling Time: 36.526 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905765880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905765880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905765880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905765880 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728905765880 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1728905765894 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Node: io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[7\].sb_inst\|edge_detector:ed\|reg_d\[1\] io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[7\].sb_inst\|edge_detector:ed\|reg_d\[1\] is being clocked by io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1728905766203 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1728905766203 "|ArquiteturaCollenda|io_avalon_interface:ioai|top_input_controller:tbc|i_o_data:io_data_inst|div[19]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728905766220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.441 " "Worst-case setup slack is 2.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.441               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.441               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.082               0.000 main_clk  " "    8.082               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.844               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   17.844               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.102               0.000 altera_reserved_tck  " "   48.102               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728905766299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.113 " "Worst-case hold slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.113               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 main_clk  " "    0.157               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728905766373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.106 " "Worst-case recovery slack is 3.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.106               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.106               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.155               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.155               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.862               0.000 main_clk  " "   16.862               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.124               0.000 altera_reserved_tck  " "   49.124               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728905766400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.695 " "Worst-case removal slack is 0.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.695               0.000 altera_reserved_tck  " "    0.695               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.970               0.000 main_clk  " "    0.970               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.581               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.581               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.367               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.367               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728905766430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.748 " "Worst-case minimum pulse width slack is 4.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.748               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.748               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.377               0.000 main_clk  " "    9.377               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.755               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.755               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.483               0.000 altera_reserved_tck  " "   49.483               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728905766448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728905766448 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905766952 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905766952 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905766952 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905766952 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.794 ns " "Worst Case Available Settling Time: 37.794 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905766952 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905766952 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905766952 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728905766952 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728905766952 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1728905767506 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1728905767507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5060 " "Peak virtual memory: 5060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728905767774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 08:36:07 2024 " "Processing ended: Mon Oct 14 08:36:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728905767774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728905767774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728905767774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1728905767774 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1728905769347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728905769348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 08:36:09 2024 " "Processing started: Mon Oct 14 08:36:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728905769348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1728905769348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ConsoleFPGA -c ConsoleFPGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1728905769348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1728905770818 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ConsoleFPGA.vo C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/simulation/questa/ simulation " "Generated file ConsoleFPGA.vo in folder \"C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728905773561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728905774580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 08:36:14 2024 " "Processing ended: Mon Oct 14 08:36:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728905774580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728905774580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728905774580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1728905774580 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus Prime Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1728905775448 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728906048397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728906048397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 08:40:48 2024 " "Processing started: Mon Oct 14 08:40:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728906048397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1728906048397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp ConsoleFPGA -c ConsoleFPGA --netlist_type=sgate " "Command: quartus_npp ConsoleFPGA -c ConsoleFPGA --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1728906048397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1728906049192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728906053230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 08:40:53 2024 " "Processing ended: Mon Oct 14 08:40:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728906053230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728906053230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728906053230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1728906053230 ""}
