# FIFO A/SYNC

## Basic Signaling

### Write Side
```
              _   _   _   _   _   _   _   _
wclk_i       | |_| |_| |_| |_| |_| |_| |_| |_
                   _______________
wen_i        _____/               \__________
             _____ ___ ___ ___ ___ __________
data_i       _____X_0_X_1_X_2_X_3_X__________
```

### Read Side
```
              _   _   _   _   _   _   _   _  
rclk_i       | |_| |_| |_| |_| |_| |_| |_| |_
                   _______________
ren_i        _____/               \__________
                       _______________
valid_o      _________/               \______
             _________ ___ ___ ___ ___ ______
data_o       _________X_0_X_1_X_2_X_3_X______
```

## Advanced Signaling

### Write Side
```
              _   _   _   _   _   _   _   _   _   _
wclk_i       | |_| |_| |_| |_| |_| |_| |_| |_| |_| |_
                   ___________________     ___
wen_i        _____/                   \___/   \______
             _____ ___ ___ ___ ___ ___ _______ ______
data_i       _____X_0_X_1_X_2_X_3_X_4_X___X_5_X______
                           __________________________
afull_o      _____________/
                               ______________________
full_o       _________________/
                                   ___     ___
overflow_o   _____________________/   \___/   \______
```

### Read Side
```
              _   _   _   _   _   _   _   _   _   _
rclk_i       | |_| |_| |_| |_| |_| |_| |_| |_| |_| |_
                   ___________________     ___
ren_i        _____/                   \___/   \______
                       _______________
valid_o      _________/               \______________
             _________ ___ ___ ___ ___ ______________
data_o       _________X_0_X_1_X_2_X_3_X______________
                           __________________________
aempty_o     _____________/
                               ______________________
empty_o      _________________/
                                   ___     ___
underflow_o  _____________________/   \___/   \______
```

## Full Sync Example
