{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 22:42:45 2015 " "Info: Processing started: Mon Oct 26 22:42:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FIFO_16bit_100 -c FIFO_16bit_100 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FIFO_16bit_100 -c FIFO_16bit_100 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register end_p\[0\]~reg0 register wr~reg0 350.02 MHz 2.857 ns Internal " "Info: Clock \"clk\" has Internal fmax of 350.02 MHz between source register \"end_p\[0\]~reg0\" and destination register \"wr~reg0\" (period= 2.857 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.673 ns + Longest register register " "Info: + Longest register to register delay is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns end_p\[0\]~reg0 1 REG LCFF_X7_Y6_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y6_N19; Fanout = 5; REG Node = 'end_p\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { end_p[0]~reg0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.350 ns) 0.588 ns Add0~2 2 COMB LCCOMB_X7_Y6_N0 2 " "Info: 2: + IC(0.238 ns) + CELL(0.350 ns) = 0.588 ns; Loc. = LCCOMB_X7_Y6_N0; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { end_p[0]~reg0 Add0~2 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.623 ns Add0~6 3 COMB LCCOMB_X7_Y6_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.623 ns; Loc. = LCCOMB_X7_Y6_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.658 ns Add0~10 4 COMB LCCOMB_X7_Y6_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.658 ns; Loc. = LCCOMB_X7_Y6_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.693 ns Add0~14 5 COMB LCCOMB_X7_Y6_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.693 ns; Loc. = LCCOMB_X7_Y6_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.728 ns Add0~18 6 COMB LCCOMB_X7_Y6_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.728 ns; Loc. = LCCOMB_X7_Y6_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.853 ns Add0~21 7 COMB LCCOMB_X7_Y6_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 0.853 ns; Loc. = LCCOMB_X7_Y6_N10; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~18 Add0~21 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.272 ns) 1.421 ns Equal1~0 8 COMB LCCOMB_X7_Y6_N22 4 " "Info: 8: + IC(0.296 ns) + CELL(0.272 ns) = 1.421 ns; Loc. = LCCOMB_X7_Y6_N22; Fanout = 4; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { Add0~21 Equal1~0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.228 ns) 2.006 ns Mux0~0 9 COMB LCCOMB_X7_Y6_N28 1 " "Info: 9: + IC(0.357 ns) + CELL(0.228 ns) = 2.006 ns; Loc. = LCCOMB_X7_Y6_N28; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { Equal1~0 Mux0~0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.272 ns) 2.518 ns Mux0~1 10 COMB LCCOMB_X7_Y6_N16 1 " "Info: 10: + IC(0.240 ns) + CELL(0.272 ns) = 2.518 ns; Loc. = LCCOMB_X7_Y6_N16; Fanout = 1; COMB Node = 'Mux0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { Mux0~0 Mux0~1 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.673 ns wr~reg0 11 REG LCFF_X7_Y6_N17 27 " "Info: 11: + IC(0.000 ns) + CELL(0.155 ns) = 2.673 ns; Loc. = LCFF_X7_Y6_N17; Fanout = 27; REG Node = 'wr~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Mux0~1 wr~reg0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.542 ns ( 57.69 % ) " "Info: Total cell delay = 1.542 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { end_p[0]~reg0 Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~21 Equal1~0 Mux0~0 Mux0~1 wr~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { end_p[0]~reg0 {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~21 {} Equal1~0 {} Mux0~0 {} Mux0~1 {} wr~reg0 {} } { 0.000ns 0.238ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.296ns 0.357ns 0.240ns 0.000ns } { 0.000ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.477 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 81 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 81; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.618 ns) 2.477 ns wr~reg0 3 REG LCFF_X7_Y6_N17 27 " "Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X7_Y6_N17; Fanout = 27; REG Node = 'wr~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { clk~clkctrl wr~reg0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.43 % ) " "Info: Total cell delay = 1.472 ns ( 59.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 40.57 % ) " "Info: Total interconnect delay = 1.005 ns ( 40.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl wr~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} wr~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.477 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 81 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 81; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.618 ns) 2.477 ns end_p\[0\]~reg0 3 REG LCFF_X7_Y6_N19 5 " "Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X7_Y6_N19; Fanout = 5; REG Node = 'end_p\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { clk~clkctrl end_p[0]~reg0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.43 % ) " "Info: Total cell delay = 1.472 ns ( 59.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 40.57 % ) " "Info: Total interconnect delay = 1.005 ns ( 40.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl end_p[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} end_p[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl wr~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} wr~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl end_p[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} end_p[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 32 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 32 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { end_p[0]~reg0 Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~21 Equal1~0 Mux0~0 Mux0~1 wr~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { end_p[0]~reg0 {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~21 {} Equal1~0 {} Mux0~0 {} Mux0~1 {} wr~reg0 {} } { 0.000ns 0.238ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.296ns 0.357ns 0.240ns 0.000ns } { 0.000ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.272ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl wr~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} wr~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl end_p[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} end_p[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "wr~reg0 fifo_rd clk 4.518 ns register " "Info: tsu for register \"wr~reg0\" (data pin = \"fifo_rd\", clock pin = \"clk\") is 4.518 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.905 ns + Longest pin register " "Info: + Longest pin to register delay is 6.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns fifo_rd 1 PIN PIN_W15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W15; Fanout = 6; PIN Node = 'fifo_rd'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_rd } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.580 ns) + CELL(0.366 ns) 5.783 ns Equal2~0 2 COMB LCCOMB_X6_Y6_N26 2 " "Info: 2: + IC(4.580 ns) + CELL(0.366 ns) = 5.783 ns; Loc. = LCCOMB_X6_Y6_N26; Fanout = 2; COMB Node = 'Equal2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { fifo_rd Equal2~0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.378 ns) 6.750 ns Mux0~1 3 COMB LCCOMB_X7_Y6_N16 1 " "Info: 3: + IC(0.589 ns) + CELL(0.378 ns) = 6.750 ns; Loc. = LCCOMB_X7_Y6_N16; Fanout = 1; COMB Node = 'Mux0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { Equal2~0 Mux0~1 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.905 ns wr~reg0 4 REG LCFF_X7_Y6_N17 27 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.905 ns; Loc. = LCFF_X7_Y6_N17; Fanout = 27; REG Node = 'wr~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Mux0~1 wr~reg0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.736 ns ( 25.14 % ) " "Info: Total cell delay = 1.736 ns ( 25.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.169 ns ( 74.86 % ) " "Info: Total interconnect delay = 5.169 ns ( 74.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.905 ns" { fifo_rd Equal2~0 Mux0~1 wr~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.905 ns" { fifo_rd {} fifo_rd~combout {} Equal2~0 {} Mux0~1 {} wr~reg0 {} } { 0.000ns 0.000ns 4.580ns 0.589ns 0.000ns } { 0.000ns 0.837ns 0.366ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 32 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.477 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 81 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 81; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.618 ns) 2.477 ns wr~reg0 3 REG LCFF_X7_Y6_N17 27 " "Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X7_Y6_N17; Fanout = 27; REG Node = 'wr~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { clk~clkctrl wr~reg0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.43 % ) " "Info: Total cell delay = 1.472 ns ( 59.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 40.57 % ) " "Info: Total interconnect delay = 1.005 ns ( 40.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl wr~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} wr~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.905 ns" { fifo_rd Equal2~0 Mux0~1 wr~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.905 ns" { fifo_rd {} fifo_rd~combout {} Equal2~0 {} Mux0~1 {} wr~reg0 {} } { 0.000ns 0.000ns 4.580ns 0.589ns 0.000ns } { 0.000ns 0.837ns 0.366ns 0.378ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl wr~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} wr~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk nfull end_p\[0\]~reg0 7.289 ns register " "Info: tco from clock \"clk\" to destination pin \"nfull\" through register \"end_p\[0\]~reg0\" is 7.289 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.477 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 81 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 81; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.618 ns) 2.477 ns end_p\[0\]~reg0 3 REG LCFF_X7_Y6_N19 5 " "Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X7_Y6_N19; Fanout = 5; REG Node = 'end_p\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { clk~clkctrl end_p[0]~reg0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.43 % ) " "Info: Total cell delay = 1.472 ns ( 59.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 40.57 % ) " "Info: Total interconnect delay = 1.005 ns ( 40.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl end_p[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} end_p[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 32 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.718 ns + Longest register pin " "Info: + Longest register to pin delay is 4.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns end_p\[0\]~reg0 1 REG LCFF_X7_Y6_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y6_N19; Fanout = 5; REG Node = 'end_p\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { end_p[0]~reg0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.350 ns) 0.588 ns Add0~2 2 COMB LCCOMB_X7_Y6_N0 2 " "Info: 2: + IC(0.238 ns) + CELL(0.350 ns) = 0.588 ns; Loc. = LCCOMB_X7_Y6_N0; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { end_p[0]~reg0 Add0~2 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.623 ns Add0~6 3 COMB LCCOMB_X7_Y6_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.623 ns; Loc. = LCCOMB_X7_Y6_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.658 ns Add0~10 4 COMB LCCOMB_X7_Y6_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.658 ns; Loc. = LCCOMB_X7_Y6_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.693 ns Add0~14 5 COMB LCCOMB_X7_Y6_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.693 ns; Loc. = LCCOMB_X7_Y6_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.728 ns Add0~18 6 COMB LCCOMB_X7_Y6_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.728 ns; Loc. = LCCOMB_X7_Y6_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.853 ns Add0~21 7 COMB LCCOMB_X7_Y6_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 0.853 ns; Loc. = LCCOMB_X7_Y6_N10; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~18 Add0~21 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.272 ns) 1.421 ns Equal1~0 8 COMB LCCOMB_X7_Y6_N22 4 " "Info: 8: + IC(0.296 ns) + CELL(0.272 ns) = 1.421 ns; Loc. = LCCOMB_X7_Y6_N22; Fanout = 4; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { Add0~21 Equal1~0 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.225 ns) 1.959 ns Equal1~2 9 COMB LCCOMB_X6_Y6_N4 2 " "Info: 9: + IC(0.313 ns) + CELL(0.225 ns) = 1.959 ns; Loc. = LCCOMB_X6_Y6_N4; Fanout = 2; COMB Node = 'Equal1~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Equal1~0 Equal1~2 } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(1.932 ns) 4.718 ns nfull 10 PIN PIN_R14 0 " "Info: 10: + IC(0.827 ns) + CELL(1.932 ns) = 4.718 ns; Loc. = PIN_R14; Fanout = 0; PIN Node = 'nfull'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { Equal1~2 nfull } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.044 ns ( 64.52 % ) " "Info: Total cell delay = 3.044 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.674 ns ( 35.48 % ) " "Info: Total interconnect delay = 1.674 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { end_p[0]~reg0 Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~21 Equal1~0 Equal1~2 nfull } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.718 ns" { end_p[0]~reg0 {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~21 {} Equal1~0 {} Equal1~2 {} nfull {} } { 0.000ns 0.238ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.296ns 0.313ns 0.827ns } { 0.000ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.225ns 1.932ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl end_p[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} end_p[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { end_p[0]~reg0 Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~21 Equal1~0 Equal1~2 nfull } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.718 ns" { end_p[0]~reg0 {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~21 {} Equal1~0 {} Equal1~2 {} nfull {} } { 0.000ns 0.238ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.296ns 0.313ns 0.827ns } { 0.000ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.225ns 1.932ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk clk_op 6.612 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"clk_op\" is 6.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.614 ns) + CELL(2.144 ns) 6.612 ns clk_op 2 PIN PIN_N21 0 " "Info: 2: + IC(3.614 ns) + CELL(2.144 ns) = 6.612 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'clk_op'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.758 ns" { clk clk_op } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.998 ns ( 45.34 % ) " "Info: Total cell delay = 2.998 ns ( 45.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.614 ns ( 54.66 % ) " "Info: Total interconnect delay = 3.614 ns ( 54.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.612 ns" { clk clk_op } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.612 ns" { clk {} clk~combout {} clk_op {} } { 0.000ns 0.000ns 3.614ns } { 0.000ns 0.854ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a0~porta_datain_reg11 fifo_in\[11\] clk -2.333 ns memory " "Info: th for memory \"FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a0~porta_datain_reg11\" (data pin = \"fifo_in\[11\]\", clock pin = \"clk\") is -2.333 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.341 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 81 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 81; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.481 ns) 2.341 ns FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a0~porta_datain_reg11 3 MEM M4K_X8_Y6 1 " "Info: 3: + IC(0.663 ns) + CELL(0.481 ns) = 2.341 ns; Loc. = M4K_X8_Y6; Fanout = 1; MEM Node = 'FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a0~porta_datain_reg11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { clk~clkctrl FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg11 } "NODE_NAME" } } { "db/altsyncram_uar1.tdf" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/db/altsyncram_uar1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.03 % ) " "Info: Total cell delay = 1.335 ns ( 57.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 42.97 % ) " "Info: Total interconnect delay = 1.006 ns ( 42.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clk clk~clkctrl FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clk {} clk~combout {} clk~clkctrl {} FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg11 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_uar1.tdf" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/db/altsyncram_uar1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.877 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns fifo_in\[11\] 1 PIN PIN_P18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_P18; Fanout = 1; PIN Node = 'fifo_in\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_in[11] } "NODE_NAME" } } { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.971 ns) + CELL(0.096 ns) 4.877 ns FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a0~porta_datain_reg11 2 MEM M4K_X8_Y6 1 " "Info: 2: + IC(3.971 ns) + CELL(0.096 ns) = 4.877 ns; Loc. = M4K_X8_Y6; Fanout = 1; MEM Node = 'FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\|ram_block1a0~porta_datain_reg11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.067 ns" { fifo_in[11] FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg11 } "NODE_NAME" } } { "db/altsyncram_uar1.tdf" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/db/altsyncram_uar1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.906 ns ( 18.58 % ) " "Info: Total cell delay = 0.906 ns ( 18.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.971 ns ( 81.42 % ) " "Info: Total interconnect delay = 3.971 ns ( 81.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.877 ns" { fifo_in[11] FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.877 ns" { fifo_in[11] {} fifo_in[11]~combout {} FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg11 {} } { 0.000ns 0.000ns 3.971ns } { 0.000ns 0.810ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clk clk~clkctrl FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clk {} clk~combout {} clk~clkctrl {} FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg11 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.877 ns" { fifo_in[11] FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.877 ns" { fifo_in[11] {} fifo_in[11]~combout {} FIFO_RAM:U1|altsyncram:altsyncram_component|altsyncram_uar1:auto_generated|ram_block1a0~porta_datain_reg11 {} } { 0.000ns 0.000ns 3.971ns } { 0.000ns 0.810ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 22:42:45 2015 " "Info: Processing ended: Mon Oct 26 22:42:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
