Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  1 23:01:38 2019
| Host         : Franklin_Mao running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Stopwatch_main_timing_summary_routed.rpt -pb Stopwatch_main_timing_summary_routed.pb -rpx Stopwatch_main_timing_summary_routed.rpx -warn_on_violation
| Design       : Stopwatch_main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: c5/clk_out_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: c6/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.938        0.000                      0                  102        0.263        0.000                      0                  102        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.938        0.000                      0                  102        0.263        0.000                      0                  102        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 2.025ns (36.377%)  route 3.542ns (63.623%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.630     5.151    c6/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  c6/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  c6/count_reg[0]/Q
                         net (fo=3, routed)           0.647     6.254    c6/count_reg[0]
    SLICE_X63Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.834 r  c6/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.834    c6/count_reg[0]_i_6_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  c6/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.948    c6/count_reg[0]_i_9_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  c6/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.062    c6/count_reg[0]_i_13_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.396 f  c6/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.974     8.370    c6/count_reg[0]_i_12_n_6
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.303     8.673 r  c6/count[0]_i_5/O
                         net (fo=2, routed)           0.824     9.497    c6/count[0]_i_5_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.621 r  c6/count[0]_i_1/O
                         net (fo=25, routed)          1.097    10.718    c6/count[0]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  c6/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.505    14.846    c6/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  c6/count_reg[24]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    c6/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 2.025ns (37.329%)  route 3.400ns (62.671%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.630     5.151    c6/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  c6/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  c6/count_reg[0]/Q
                         net (fo=3, routed)           0.647     6.254    c6/count_reg[0]
    SLICE_X63Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.834 r  c6/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.834    c6/count_reg[0]_i_6_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  c6/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.948    c6/count_reg[0]_i_9_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  c6/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.062    c6/count_reg[0]_i_13_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.396 f  c6/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.974     8.370    c6/count_reg[0]_i_12_n_6
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.303     8.673 r  c6/count[0]_i_5/O
                         net (fo=2, routed)           0.824     9.497    c6/count[0]_i_5_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.621 r  c6/count[0]_i_1/O
                         net (fo=25, routed)          0.955    10.576    c6/count[0]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  c6/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507    14.848    c6/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  c6/count_reg[20]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    c6/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 2.025ns (37.329%)  route 3.400ns (62.671%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.630     5.151    c6/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  c6/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  c6/count_reg[0]/Q
                         net (fo=3, routed)           0.647     6.254    c6/count_reg[0]
    SLICE_X63Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.834 r  c6/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.834    c6/count_reg[0]_i_6_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  c6/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.948    c6/count_reg[0]_i_9_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  c6/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.062    c6/count_reg[0]_i_13_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.396 f  c6/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.974     8.370    c6/count_reg[0]_i_12_n_6
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.303     8.673 r  c6/count[0]_i_5/O
                         net (fo=2, routed)           0.824     9.497    c6/count[0]_i_5_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.621 r  c6/count[0]_i_1/O
                         net (fo=25, routed)          0.955    10.576    c6/count[0]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  c6/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507    14.848    c6/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  c6/count_reg[21]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    c6/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 2.025ns (37.329%)  route 3.400ns (62.671%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.630     5.151    c6/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  c6/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  c6/count_reg[0]/Q
                         net (fo=3, routed)           0.647     6.254    c6/count_reg[0]
    SLICE_X63Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.834 r  c6/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.834    c6/count_reg[0]_i_6_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  c6/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.948    c6/count_reg[0]_i_9_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  c6/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.062    c6/count_reg[0]_i_13_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.396 f  c6/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.974     8.370    c6/count_reg[0]_i_12_n_6
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.303     8.673 r  c6/count[0]_i_5/O
                         net (fo=2, routed)           0.824     9.497    c6/count[0]_i_5_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.621 r  c6/count[0]_i_1/O
                         net (fo=25, routed)          0.955    10.576    c6/count[0]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  c6/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507    14.848    c6/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  c6/count_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    c6/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 2.025ns (37.329%)  route 3.400ns (62.671%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.630     5.151    c6/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  c6/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  c6/count_reg[0]/Q
                         net (fo=3, routed)           0.647     6.254    c6/count_reg[0]
    SLICE_X63Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.834 r  c6/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.834    c6/count_reg[0]_i_6_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  c6/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.948    c6/count_reg[0]_i_9_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  c6/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.062    c6/count_reg[0]_i_13_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.396 f  c6/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.974     8.370    c6/count_reg[0]_i_12_n_6
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.303     8.673 r  c6/count[0]_i_5/O
                         net (fo=2, routed)           0.824     9.497    c6/count[0]_i_5_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.621 r  c6/count[0]_i_1/O
                         net (fo=25, routed)          0.955    10.576    c6/count[0]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  c6/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507    14.848    c6/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  c6/count_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    c6/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 2.025ns (38.403%)  route 3.248ns (61.597%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.630     5.151    c6/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  c6/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  c6/count_reg[0]/Q
                         net (fo=3, routed)           0.647     6.254    c6/count_reg[0]
    SLICE_X63Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.834 r  c6/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.834    c6/count_reg[0]_i_6_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  c6/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.948    c6/count_reg[0]_i_9_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  c6/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.062    c6/count_reg[0]_i_13_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.396 f  c6/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.974     8.370    c6/count_reg[0]_i_12_n_6
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.303     8.673 r  c6/count[0]_i_5/O
                         net (fo=2, routed)           0.824     9.497    c6/count[0]_i_5_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.621 r  c6/count[0]_i_1/O
                         net (fo=25, routed)          0.803    10.424    c6/count[0]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  c6/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.508    14.849    c6/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  c6/count_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    c6/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 2.025ns (38.403%)  route 3.248ns (61.597%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.630     5.151    c6/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  c6/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  c6/count_reg[0]/Q
                         net (fo=3, routed)           0.647     6.254    c6/count_reg[0]
    SLICE_X63Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.834 r  c6/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.834    c6/count_reg[0]_i_6_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  c6/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.948    c6/count_reg[0]_i_9_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  c6/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.062    c6/count_reg[0]_i_13_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.396 f  c6/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.974     8.370    c6/count_reg[0]_i_12_n_6
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.303     8.673 r  c6/count[0]_i_5/O
                         net (fo=2, routed)           0.824     9.497    c6/count[0]_i_5_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.621 r  c6/count[0]_i_1/O
                         net (fo=25, routed)          0.803    10.424    c6/count[0]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  c6/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.508    14.849    c6/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  c6/count_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    c6/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 2.025ns (38.403%)  route 3.248ns (61.597%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.630     5.151    c6/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  c6/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  c6/count_reg[0]/Q
                         net (fo=3, routed)           0.647     6.254    c6/count_reg[0]
    SLICE_X63Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.834 r  c6/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.834    c6/count_reg[0]_i_6_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  c6/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.948    c6/count_reg[0]_i_9_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  c6/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.062    c6/count_reg[0]_i_13_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.396 f  c6/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.974     8.370    c6/count_reg[0]_i_12_n_6
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.303     8.673 r  c6/count[0]_i_5/O
                         net (fo=2, routed)           0.824     9.497    c6/count[0]_i_5_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.621 r  c6/count[0]_i_1/O
                         net (fo=25, routed)          0.803    10.424    c6/count[0]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  c6/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.508    14.849    c6/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  c6/count_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    c6/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 2.025ns (38.403%)  route 3.248ns (61.597%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.630     5.151    c6/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  c6/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  c6/count_reg[0]/Q
                         net (fo=3, routed)           0.647     6.254    c6/count_reg[0]
    SLICE_X63Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.834 r  c6/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.834    c6/count_reg[0]_i_6_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  c6/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.948    c6/count_reg[0]_i_9_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  c6/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.062    c6/count_reg[0]_i_13_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.396 f  c6/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.974     8.370    c6/count_reg[0]_i_12_n_6
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.303     8.673 r  c6/count[0]_i_5/O
                         net (fo=2, routed)           0.824     9.497    c6/count[0]_i_5_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.621 r  c6/count[0]_i_1/O
                         net (fo=25, routed)          0.803    10.424    c6/count[0]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  c6/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.508    14.849    c6/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  c6/count_reg[19]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    c6/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 c6/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c6/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 2.025ns (39.454%)  route 3.107ns (60.546%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.630     5.151    c6/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  c6/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  c6/count_reg[0]/Q
                         net (fo=3, routed)           0.647     6.254    c6/count_reg[0]
    SLICE_X63Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.834 r  c6/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.834    c6/count_reg[0]_i_6_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  c6/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.948    c6/count_reg[0]_i_9_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  c6/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.062    c6/count_reg[0]_i_13_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.396 f  c6/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.974     8.370    c6/count_reg[0]_i_12_n_6
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.303     8.673 r  c6/count[0]_i_5/O
                         net (fo=2, routed)           0.824     9.497    c6/count[0]_i_5_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.621 r  c6/count[0]_i_1/O
                         net (fo=25, routed)          0.662    10.284    c6/count[0]_i_1_n_0
    SLICE_X62Y18         FDRE                                         r  c6/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.509    14.850    c6/clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  c6/count_reg[10]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429    14.660    c6/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  4.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c5/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    c5/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  c5/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  c5/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.701    c5/count_reg[11]
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  c5/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.809    c5/count_reg[8]_i_1__0_n_4
    SLICE_X55Y19         FDRE                                         r  c5/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.954    c5/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  c5/count_reg[11]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X55Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    c5/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c5/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.557     1.440    c5/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  c5/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  c5/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.700    c5/count_reg[15]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  c5/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.808    c5/count_reg[12]_i_1__0_n_4
    SLICE_X55Y20         FDRE                                         r  c5/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.953    c5/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  c5/count_reg[15]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    c5/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c5/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.556     1.439    c5/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  c5/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  c5/count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.699    c5/count_reg[23]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  c5/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.807    c5/count_reg[20]_i_1__0_n_4
    SLICE_X55Y22         FDRE                                         r  c5/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.824     1.951    c5/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  c5/count_reg[23]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    c5/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c5/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.560     1.443    c5/clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  c5/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  c5/count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.703    c5/count_reg[3]
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  c5/count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.811    c5/count_reg[0]_i_2__0_n_4
    SLICE_X55Y17         FDRE                                         r  c5/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.829     1.956    c5/clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  c5/count_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.105     1.548    c5/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c5/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.559     1.442    c5/clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  c5/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  c5/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.702    c5/count_reg[7]
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  c5/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.810    c5/count_reg[4]_i_1__0_n_4
    SLICE_X55Y18         FDRE                                         r  c5/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.955    c5/clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  c5/count_reg[7]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X55Y18         FDRE (Hold_fdre_C_D)         0.105     1.547    c5/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c5/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.556     1.439    c5/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  c5/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  c5/count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.699    c5/count_reg[19]
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  c5/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.807    c5/count_reg[16]_i_1__0_n_4
    SLICE_X55Y21         FDRE                                         r  c5/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.825     1.952    c5/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  c5/count_reg[19]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X55Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    c5/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 c5/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.559     1.442    c5/clk_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  c5/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  c5/clk_out_reg/Q
                         net (fo=3, routed)           0.175     1.781    c5/CLK
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.826 r  c5/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    c5/clk_out_i_1__0_n_0
    SLICE_X56Y20         FDRE                                         r  c5/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.953    c5/clk_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  c5/clk_out_reg/C
                         clock pessimism             -0.511     1.442    
    SLICE_X56Y20         FDRE (Hold_fdre_C_D)         0.120     1.562    c5/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c5/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.556     1.439    c5/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  c5/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  c5/count_reg[22]/Q
                         net (fo=2, routed)           0.120     1.701    c5/count_reg[22]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.812 r  c5/count_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.812    c5/count_reg[20]_i_1__0_n_5
    SLICE_X55Y22         FDRE                                         r  c5/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.824     1.951    c5/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  c5/count_reg[22]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    c5/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c5/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.558     1.441    c5/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  c5/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  c5/count_reg[10]/Q
                         net (fo=2, routed)           0.120     1.703    c5/count_reg[10]
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  c5/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.814    c5/count_reg[8]_i_1__0_n_5
    SLICE_X55Y19         FDRE                                         r  c5/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.954    c5/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  c5/count_reg[10]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X55Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    c5/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c5/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.557     1.440    c5/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  c5/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  c5/count_reg[14]/Q
                         net (fo=2, routed)           0.120     1.702    c5/count_reg[14]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.813 r  c5/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.813    c5/count_reg[12]_i_1__0_n_5
    SLICE_X55Y20         FDRE                                         r  c5/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.826     1.953    c5/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  c5/count_reg[14]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    c5/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y20   c5/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y17   c5/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y19   c5/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y19   c5/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y20   c5/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y20   c5/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y20   c5/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y20   c5/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y21   c5/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   c6/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   c6/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   c6/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   c6/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   c6/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   c6/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   c6/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   c6/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   c6/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   c6/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y20   c5/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   c5/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y19   c5/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y19   c5/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   c5/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   c5/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   c5/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   c5/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   c5/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   c5/count_reg[2]/C



