;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SPL 400, <0
	SPL 400, <0
	SLT 12, @-10
	SLT 12, @-10
	MOV -7, <-20
	MOV -7, <-20
	MOV 0, 101
	MOV -1, <-20
	SUB #-27, 50
	SUB #72, @201
	SLT 12, @-10
	ADD 30, 9
	SUB #207, <110
	SUB #-27, 50
	SUB @121, 164
	SUB @121, 164
	SUB 20, @12
	ADD #12, @200
	SLT 12, @10
	SLT 100, 10
	ADD 39, 409
	SUB #0, -5
	SUB #0, -5
	SUB #0, -5
	ADD #270, <0
	ADD #270, <0
	SUB @121, 164
	SPL @300, 90
	SUB #0, -5
	SUB 702, 0
	JMN -207, @-190
	SPL 9, <402
	SUB 38, 209
	SUB #207, <110
	JMP 100, 10
	MOV -1, <-20
	JMP 100, 10
	MOV -1, <-20
	SUB #0, -5
	SUB #0, -5
	SPL -20, <402
	MOV -7, <-20
	SPL 0, <402
	CMP -207, <-120
	SUB #372, @201
