/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module dma_chrf_flat(HCLK, HRSTn, be_d1_0, be_d1_1, be_d1_2, be_d1_3, chcsr_we, chcfg_we, chsad_we, chdad_we, chllp_we, chtsz_we, slv_wdti_0, slv_wdti_1, slv_wdti_2, slv_wdti_3, slv_wdti_4, slv_wdti_5, slv_wdti_6, slv_wdti_7, slv_wdti_8
, slv_wdti_9, slv_wdti_10, slv_wdti_11, slv_wdti_12, slv_wdti_13, slv_wdti_14, slv_wdti_15, slv_wdti_16, slv_wdti_17, slv_wdti_18, slv_wdti_19, slv_wdti_20, slv_wdti_21, slv_wdti_22, slv_wdti_23, slv_wdti_24, slv_wdti_25, slv_wdti_26, slv_wdti_27, slv_wdti_28, slv_wdti_29
, slv_wdti_30, slv_wdti_31, de_sad_we, de_dad_we, de_llp_we, de_tsz_we, de_en_clr, de_csr_we, de_llpen_we, de_sad_0, de_sad_1, de_sad_2, de_sad_3, de_sad_4, de_sad_5, de_sad_6, de_sad_7, de_sad_8, de_sad_9, de_sad_10, de_sad_11
, de_sad_12, de_sad_13, de_sad_14, de_sad_15, de_sad_16, de_sad_17, de_sad_18, de_sad_19, de_sad_20, de_sad_21, de_sad_22, de_sad_23, de_sad_24, de_sad_25, de_sad_26, de_sad_27, de_sad_28, de_sad_29, de_sad_30, de_sad_31, de_dad_0
, de_dad_1, de_dad_2, de_dad_3, de_dad_4, de_dad_5, de_dad_6, de_dad_7, de_dad_8, de_dad_9, de_dad_10, de_dad_11, de_dad_12, de_dad_13, de_dad_14, de_dad_15, de_dad_16, de_dad_17, de_dad_18, de_dad_19, de_dad_20, de_dad_21
, de_dad_22, de_dad_23, de_dad_24, de_dad_25, de_dad_26, de_dad_27, de_dad_28, de_dad_29, de_dad_30, de_dad_31, de_llp_0, de_llp_1, de_llp_2, de_llp_3, de_llp_4, de_llp_5, de_llp_6, de_llp_7, de_llp_8, de_llp_9, de_llp_10
, de_llp_11, de_llp_12, de_llp_13, de_llp_14, de_llp_15, de_llp_16, de_llp_17, de_llp_18, de_llp_19, de_llp_20, de_llp_21, de_llp_22, de_llp_23, de_llp_24, de_llp_25, de_llp_26, de_llp_27, de_llp_28, de_llp_29, de_llp_30, de_llp_31
, de_tsz_0, de_tsz_1, de_tsz_2, de_tsz_3, de_tsz_4, de_tsz_5, de_tsz_6, de_tsz_7, de_tsz_8, de_tsz_9, de_tsz_10, de_tsz_11, de_csr_0, de_csr_1, de_csr_2, de_csr_3, de_csr_4, de_csr_5, de_csr_6, de_csr_7, de_csr_8
, de_csr_9, de_csr_10, de_csr_11, de_csr_12, de_csr_13, de_csr_14, de_csr_15, de_csr_16, de_csr_17, de_csr_18, de_csr_19, de_csr_20, de_csr_21, de_csr_22, de_csr_23, de_csr_24, de_csr_25, de_csr_26, de_csr_27, de_csr_28, de_csr_29
, de_csr_30, de_csr_31, de_llpen, de_err_notify, tsz_eq0, de_busy, de_st_idle, de_st_upd, de_st_llp0, arb_ch_sel_0, arb_ch_sel_1, arb_ch_sel_2, chcsr_0, chcsr_1, chcsr_2, chcsr_3, chcsr_4, chcsr_5, chcsr_6, chcsr_7, chcsr_8
, chcsr_9, chcsr_10, chcsr_11, chcsr_12, chcsr_13, chcsr_14, chcsr_15, chcsr_16, chcsr_17, chcsr_18, chcsr_19, chcsr_20, chcsr_21, chcsr_22, chcsr_23, chcsr_24, chcsr_25, chcsr_26, chcsr_27, chcsr_28, chcsr_29
, chcsr_30, chcsr_31, chcfg_0, chcfg_1, chcfg_2, chcfg_3, chcfg_4, chcfg_5, chcfg_6, chcfg_7, chcfg_8, chcfg_9, chcfg_10, chcfg_11, chcfg_12, chcfg_13, chcfg_14, chcfg_15, chcfg_16, chcfg_17, chcfg_18
, chcfg_19, chcfg_20, chcfg_21, chcfg_22, chcfg_23, chcfg_24, chcfg_25, chcfg_26, chcfg_27, chcfg_28, chcfg_29, chcfg_30, chcfg_31, chsad_0, chsad_1, chsad_2, chsad_3, chsad_4, chsad_5, chsad_6, chsad_7
, chsad_8, chsad_9, chsad_10, chsad_11, chsad_12, chsad_13, chsad_14, chsad_15, chsad_16, chsad_17, chsad_18, chsad_19, chsad_20, chsad_21, chsad_22, chsad_23, chsad_24, chsad_25, chsad_26, chsad_27, chsad_28
, chsad_29, chsad_30, chsad_31, chdad_0, chdad_1, chdad_2, chdad_3, chdad_4, chdad_5, chdad_6, chdad_7, chdad_8, chdad_9, chdad_10, chdad_11, chdad_12, chdad_13, chdad_14, chdad_15, chdad_16, chdad_17
, chdad_18, chdad_19, chdad_20, chdad_21, chdad_22, chdad_23, chdad_24, chdad_25, chdad_26, chdad_27, chdad_28, chdad_29, chdad_30, chdad_31, chllp_0, chllp_1, chllp_2, chllp_3, chllp_4, chllp_5, chllp_6
, chllp_7, chllp_8, chllp_9, chllp_10, chllp_11, chllp_12, chllp_13, chllp_14, chllp_15, chllp_16, chllp_17, chllp_18, chllp_19, chllp_20, chllp_21, chllp_22, chllp_23, chllp_24, chllp_25, chllp_26, chllp_27
, chllp_28, chllp_29, chllp_30, chllp_31, chtsz_0, chtsz_1, chtsz_2, chtsz_3, chtsz_4, chtsz_5, chtsz_6, chtsz_7, chtsz_8, chtsz_9, chtsz_10, chtsz_11, chabt, chllpen);
  input HCLK;
  wire HCLK;
  input HRSTn;
  wire HRSTn;
  input be_d1_0;
  wire be_d1_0;
  input be_d1_1;
  wire be_d1_1;
  input be_d1_2;
  wire be_d1_2;
  input be_d1_3;
  wire be_d1_3;
  input chcsr_we;
  wire chcsr_we;
  input chcfg_we;
  wire chcfg_we;
  input chsad_we;
  wire chsad_we;
  input chdad_we;
  wire chdad_we;
  input chllp_we;
  wire chllp_we;
  input chtsz_we;
  wire chtsz_we;
  input slv_wdti_0;
  wire slv_wdti_0;
  input slv_wdti_1;
  wire slv_wdti_1;
  input slv_wdti_2;
  wire slv_wdti_2;
  input slv_wdti_3;
  wire slv_wdti_3;
  input slv_wdti_4;
  wire slv_wdti_4;
  input slv_wdti_5;
  wire slv_wdti_5;
  input slv_wdti_6;
  wire slv_wdti_6;
  input slv_wdti_7;
  wire slv_wdti_7;
  input slv_wdti_8;
  wire slv_wdti_8;
  input slv_wdti_9;
  wire slv_wdti_9;
  input slv_wdti_10;
  wire slv_wdti_10;
  input slv_wdti_11;
  wire slv_wdti_11;
  input slv_wdti_12;
  wire slv_wdti_12;
  input slv_wdti_13;
  wire slv_wdti_13;
  input slv_wdti_14;
  wire slv_wdti_14;
  input slv_wdti_15;
  wire slv_wdti_15;
  input slv_wdti_16;
  wire slv_wdti_16;
  input slv_wdti_17;
  wire slv_wdti_17;
  input slv_wdti_18;
  wire slv_wdti_18;
  input slv_wdti_19;
  wire slv_wdti_19;
  input slv_wdti_20;
  wire slv_wdti_20;
  input slv_wdti_21;
  wire slv_wdti_21;
  input slv_wdti_22;
  wire slv_wdti_22;
  input slv_wdti_23;
  wire slv_wdti_23;
  input slv_wdti_24;
  wire slv_wdti_24;
  input slv_wdti_25;
  wire slv_wdti_25;
  input slv_wdti_26;
  wire slv_wdti_26;
  input slv_wdti_27;
  wire slv_wdti_27;
  input slv_wdti_28;
  wire slv_wdti_28;
  input slv_wdti_29;
  wire slv_wdti_29;
  input slv_wdti_30;
  wire slv_wdti_30;
  input slv_wdti_31;
  wire slv_wdti_31;
  input de_sad_we;
  wire de_sad_we;
  input de_dad_we;
  wire de_dad_we;
  input de_llp_we;
  wire de_llp_we;
  input de_tsz_we;
  wire de_tsz_we;
  input de_en_clr;
  wire de_en_clr;
  input de_csr_we;
  wire de_csr_we;
  input de_llpen_we;
  wire de_llpen_we;
  input de_sad_0;
  wire de_sad_0;
  input de_sad_1;
  wire de_sad_1;
  input de_sad_2;
  wire de_sad_2;
  input de_sad_3;
  wire de_sad_3;
  input de_sad_4;
  wire de_sad_4;
  input de_sad_5;
  wire de_sad_5;
  input de_sad_6;
  wire de_sad_6;
  input de_sad_7;
  wire de_sad_7;
  input de_sad_8;
  wire de_sad_8;
  input de_sad_9;
  wire de_sad_9;
  input de_sad_10;
  wire de_sad_10;
  input de_sad_11;
  wire de_sad_11;
  input de_sad_12;
  wire de_sad_12;
  input de_sad_13;
  wire de_sad_13;
  input de_sad_14;
  wire de_sad_14;
  input de_sad_15;
  wire de_sad_15;
  input de_sad_16;
  wire de_sad_16;
  input de_sad_17;
  wire de_sad_17;
  input de_sad_18;
  wire de_sad_18;
  input de_sad_19;
  wire de_sad_19;
  input de_sad_20;
  wire de_sad_20;
  input de_sad_21;
  wire de_sad_21;
  input de_sad_22;
  wire de_sad_22;
  input de_sad_23;
  wire de_sad_23;
  input de_sad_24;
  wire de_sad_24;
  input de_sad_25;
  wire de_sad_25;
  input de_sad_26;
  wire de_sad_26;
  input de_sad_27;
  wire de_sad_27;
  input de_sad_28;
  wire de_sad_28;
  input de_sad_29;
  wire de_sad_29;
  input de_sad_30;
  wire de_sad_30;
  input de_sad_31;
  wire de_sad_31;
  input de_dad_0;
  wire de_dad_0;
  input de_dad_1;
  wire de_dad_1;
  input de_dad_2;
  wire de_dad_2;
  input de_dad_3;
  wire de_dad_3;
  input de_dad_4;
  wire de_dad_4;
  input de_dad_5;
  wire de_dad_5;
  input de_dad_6;
  wire de_dad_6;
  input de_dad_7;
  wire de_dad_7;
  input de_dad_8;
  wire de_dad_8;
  input de_dad_9;
  wire de_dad_9;
  input de_dad_10;
  wire de_dad_10;
  input de_dad_11;
  wire de_dad_11;
  input de_dad_12;
  wire de_dad_12;
  input de_dad_13;
  wire de_dad_13;
  input de_dad_14;
  wire de_dad_14;
  input de_dad_15;
  wire de_dad_15;
  input de_dad_16;
  wire de_dad_16;
  input de_dad_17;
  wire de_dad_17;
  input de_dad_18;
  wire de_dad_18;
  input de_dad_19;
  wire de_dad_19;
  input de_dad_20;
  wire de_dad_20;
  input de_dad_21;
  wire de_dad_21;
  input de_dad_22;
  wire de_dad_22;
  input de_dad_23;
  wire de_dad_23;
  input de_dad_24;
  wire de_dad_24;
  input de_dad_25;
  wire de_dad_25;
  input de_dad_26;
  wire de_dad_26;
  input de_dad_27;
  wire de_dad_27;
  input de_dad_28;
  wire de_dad_28;
  input de_dad_29;
  wire de_dad_29;
  input de_dad_30;
  wire de_dad_30;
  input de_dad_31;
  wire de_dad_31;
  input de_llp_0;
  wire de_llp_0;
  input de_llp_1;
  wire de_llp_1;
  input de_llp_2;
  wire de_llp_2;
  input de_llp_3;
  wire de_llp_3;
  input de_llp_4;
  wire de_llp_4;
  input de_llp_5;
  wire de_llp_5;
  input de_llp_6;
  wire de_llp_6;
  input de_llp_7;
  wire de_llp_7;
  input de_llp_8;
  wire de_llp_8;
  input de_llp_9;
  wire de_llp_9;
  input de_llp_10;
  wire de_llp_10;
  input de_llp_11;
  wire de_llp_11;
  input de_llp_12;
  wire de_llp_12;
  input de_llp_13;
  wire de_llp_13;
  input de_llp_14;
  wire de_llp_14;
  input de_llp_15;
  wire de_llp_15;
  input de_llp_16;
  wire de_llp_16;
  input de_llp_17;
  wire de_llp_17;
  input de_llp_18;
  wire de_llp_18;
  input de_llp_19;
  wire de_llp_19;
  input de_llp_20;
  wire de_llp_20;
  input de_llp_21;
  wire de_llp_21;
  input de_llp_22;
  wire de_llp_22;
  input de_llp_23;
  wire de_llp_23;
  input de_llp_24;
  wire de_llp_24;
  input de_llp_25;
  wire de_llp_25;
  input de_llp_26;
  wire de_llp_26;
  input de_llp_27;
  wire de_llp_27;
  input de_llp_28;
  wire de_llp_28;
  input de_llp_29;
  wire de_llp_29;
  input de_llp_30;
  wire de_llp_30;
  input de_llp_31;
  wire de_llp_31;
  input de_tsz_0;
  wire de_tsz_0;
  input de_tsz_1;
  wire de_tsz_1;
  input de_tsz_2;
  wire de_tsz_2;
  input de_tsz_3;
  wire de_tsz_3;
  input de_tsz_4;
  wire de_tsz_4;
  input de_tsz_5;
  wire de_tsz_5;
  input de_tsz_6;
  wire de_tsz_6;
  input de_tsz_7;
  wire de_tsz_7;
  input de_tsz_8;
  wire de_tsz_8;
  input de_tsz_9;
  wire de_tsz_9;
  input de_tsz_10;
  wire de_tsz_10;
  input de_tsz_11;
  wire de_tsz_11;
  input de_csr_0;
  wire de_csr_0;
  input de_csr_1;
  wire de_csr_1;
  input de_csr_2;
  wire de_csr_2;
  input de_csr_3;
  wire de_csr_3;
  input de_csr_4;
  wire de_csr_4;
  input de_csr_5;
  wire de_csr_5;
  input de_csr_6;
  wire de_csr_6;
  input de_csr_7;
  wire de_csr_7;
  input de_csr_8;
  wire de_csr_8;
  input de_csr_9;
  wire de_csr_9;
  input de_csr_10;
  wire de_csr_10;
  input de_csr_11;
  wire de_csr_11;
  input de_csr_12;
  wire de_csr_12;
  input de_csr_13;
  wire de_csr_13;
  input de_csr_14;
  wire de_csr_14;
  input de_csr_15;
  wire de_csr_15;
  input de_csr_16;
  wire de_csr_16;
  input de_csr_17;
  wire de_csr_17;
  input de_csr_18;
  wire de_csr_18;
  input de_csr_19;
  wire de_csr_19;
  input de_csr_20;
  wire de_csr_20;
  input de_csr_21;
  wire de_csr_21;
  input de_csr_22;
  wire de_csr_22;
  input de_csr_23;
  wire de_csr_23;
  input de_csr_24;
  wire de_csr_24;
  input de_csr_25;
  wire de_csr_25;
  input de_csr_26;
  wire de_csr_26;
  input de_csr_27;
  wire de_csr_27;
  input de_csr_28;
  wire de_csr_28;
  input de_csr_29;
  wire de_csr_29;
  input de_csr_30;
  wire de_csr_30;
  input de_csr_31;
  wire de_csr_31;
  input de_llpen;
  wire de_llpen;
  input de_err_notify;
  wire de_err_notify;
  input tsz_eq0;
  wire tsz_eq0;
  input de_busy;
  wire de_busy;
  input de_st_idle;
  wire de_st_idle;
  input de_st_upd;
  wire de_st_upd;
  input de_st_llp0;
  wire de_st_llp0;
  input arb_ch_sel_0;
  wire arb_ch_sel_0;
  input arb_ch_sel_1;
  wire arb_ch_sel_1;
  input arb_ch_sel_2;
  wire arb_ch_sel_2;
  output chcsr_0;
  wire chcsr_0;
  output chcsr_1;
  wire chcsr_1;
  output chcsr_2;
  wire chcsr_2;
  output chcsr_3;
  wire chcsr_3;
  output chcsr_4;
  wire chcsr_4;
  output chcsr_5;
  wire chcsr_5;
  output chcsr_6;
  wire chcsr_6;
  output chcsr_7;
  wire chcsr_7;
  output chcsr_8;
  wire chcsr_8;
  output chcsr_9;
  wire chcsr_9;
  output chcsr_10;
  wire chcsr_10;
  output chcsr_11;
  wire chcsr_11;
  output chcsr_12;
  wire chcsr_12;
  output chcsr_13;
  wire chcsr_13;
  output chcsr_14;
  wire chcsr_14;
  output chcsr_15;
  wire chcsr_15;
  output chcsr_16;
  wire chcsr_16;
  output chcsr_17;
  wire chcsr_17;
  output chcsr_18;
  wire chcsr_18;
  output chcsr_19;
  wire chcsr_19;
  output chcsr_20;
  wire chcsr_20;
  output chcsr_21;
  wire chcsr_21;
  output chcsr_22;
  wire chcsr_22;
  output chcsr_23;
  wire chcsr_23;
  output chcsr_24;
  wire chcsr_24;
  output chcsr_25;
  wire chcsr_25;
  output chcsr_26;
  wire chcsr_26;
  output chcsr_27;
  wire chcsr_27;
  output chcsr_28;
  wire chcsr_28;
  output chcsr_29;
  wire chcsr_29;
  output chcsr_30;
  wire chcsr_30;
  output chcsr_31;
  wire chcsr_31;
  output chcfg_0;
  wire chcfg_0;
  output chcfg_1;
  wire chcfg_1;
  output chcfg_2;
  wire chcfg_2;
  output chcfg_3;
  wire chcfg_3;
  output chcfg_4;
  wire chcfg_4;
  output chcfg_5;
  wire chcfg_5;
  output chcfg_6;
  wire chcfg_6;
  output chcfg_7;
  wire chcfg_7;
  output chcfg_8;
  wire chcfg_8;
  output chcfg_9;
  wire chcfg_9;
  output chcfg_10;
  wire chcfg_10;
  output chcfg_11;
  wire chcfg_11;
  output chcfg_12;
  wire chcfg_12;
  output chcfg_13;
  wire chcfg_13;
  output chcfg_14;
  wire chcfg_14;
  output chcfg_15;
  wire chcfg_15;
  output chcfg_16;
  wire chcfg_16;
  output chcfg_17;
  wire chcfg_17;
  output chcfg_18;
  wire chcfg_18;
  output chcfg_19;
  wire chcfg_19;
  output chcfg_20;
  wire chcfg_20;
  output chcfg_21;
  wire chcfg_21;
  output chcfg_22;
  wire chcfg_22;
  output chcfg_23;
  wire chcfg_23;
  output chcfg_24;
  wire chcfg_24;
  output chcfg_25;
  wire chcfg_25;
  output chcfg_26;
  wire chcfg_26;
  output chcfg_27;
  wire chcfg_27;
  output chcfg_28;
  wire chcfg_28;
  output chcfg_29;
  wire chcfg_29;
  output chcfg_30;
  wire chcfg_30;
  output chcfg_31;
  wire chcfg_31;
  output chsad_0;
  wire chsad_0;
  output chsad_1;
  wire chsad_1;
  output chsad_2;
  wire chsad_2;
  output chsad_3;
  wire chsad_3;
  output chsad_4;
  wire chsad_4;
  output chsad_5;
  wire chsad_5;
  output chsad_6;
  wire chsad_6;
  output chsad_7;
  wire chsad_7;
  output chsad_8;
  wire chsad_8;
  output chsad_9;
  wire chsad_9;
  output chsad_10;
  wire chsad_10;
  output chsad_11;
  wire chsad_11;
  output chsad_12;
  wire chsad_12;
  output chsad_13;
  wire chsad_13;
  output chsad_14;
  wire chsad_14;
  output chsad_15;
  wire chsad_15;
  output chsad_16;
  wire chsad_16;
  output chsad_17;
  wire chsad_17;
  output chsad_18;
  wire chsad_18;
  output chsad_19;
  wire chsad_19;
  output chsad_20;
  wire chsad_20;
  output chsad_21;
  wire chsad_21;
  output chsad_22;
  wire chsad_22;
  output chsad_23;
  wire chsad_23;
  output chsad_24;
  wire chsad_24;
  output chsad_25;
  wire chsad_25;
  output chsad_26;
  wire chsad_26;
  output chsad_27;
  wire chsad_27;
  output chsad_28;
  wire chsad_28;
  output chsad_29;
  wire chsad_29;
  output chsad_30;
  wire chsad_30;
  output chsad_31;
  wire chsad_31;
  output chdad_0;
  wire chdad_0;
  output chdad_1;
  wire chdad_1;
  output chdad_2;
  wire chdad_2;
  output chdad_3;
  wire chdad_3;
  output chdad_4;
  wire chdad_4;
  output chdad_5;
  wire chdad_5;
  output chdad_6;
  wire chdad_6;
  output chdad_7;
  wire chdad_7;
  output chdad_8;
  wire chdad_8;
  output chdad_9;
  wire chdad_9;
  output chdad_10;
  wire chdad_10;
  output chdad_11;
  wire chdad_11;
  output chdad_12;
  wire chdad_12;
  output chdad_13;
  wire chdad_13;
  output chdad_14;
  wire chdad_14;
  output chdad_15;
  wire chdad_15;
  output chdad_16;
  wire chdad_16;
  output chdad_17;
  wire chdad_17;
  output chdad_18;
  wire chdad_18;
  output chdad_19;
  wire chdad_19;
  output chdad_20;
  wire chdad_20;
  output chdad_21;
  wire chdad_21;
  output chdad_22;
  wire chdad_22;
  output chdad_23;
  wire chdad_23;
  output chdad_24;
  wire chdad_24;
  output chdad_25;
  wire chdad_25;
  output chdad_26;
  wire chdad_26;
  output chdad_27;
  wire chdad_27;
  output chdad_28;
  wire chdad_28;
  output chdad_29;
  wire chdad_29;
  output chdad_30;
  wire chdad_30;
  output chdad_31;
  wire chdad_31;
  output chllp_0;
  wire chllp_0;
  output chllp_1;
  wire chllp_1;
  output chllp_2;
  wire chllp_2;
  output chllp_3;
  wire chllp_3;
  output chllp_4;
  wire chllp_4;
  output chllp_5;
  wire chllp_5;
  output chllp_6;
  wire chllp_6;
  output chllp_7;
  wire chllp_7;
  output chllp_8;
  wire chllp_8;
  output chllp_9;
  wire chllp_9;
  output chllp_10;
  wire chllp_10;
  output chllp_11;
  wire chllp_11;
  output chllp_12;
  wire chllp_12;
  output chllp_13;
  wire chllp_13;
  output chllp_14;
  wire chllp_14;
  output chllp_15;
  wire chllp_15;
  output chllp_16;
  wire chllp_16;
  output chllp_17;
  wire chllp_17;
  output chllp_18;
  wire chllp_18;
  output chllp_19;
  wire chllp_19;
  output chllp_20;
  wire chllp_20;
  output chllp_21;
  wire chllp_21;
  output chllp_22;
  wire chllp_22;
  output chllp_23;
  wire chllp_23;
  output chllp_24;
  wire chllp_24;
  output chllp_25;
  wire chllp_25;
  output chllp_26;
  wire chllp_26;
  output chllp_27;
  wire chllp_27;
  output chllp_28;
  wire chllp_28;
  output chllp_29;
  wire chllp_29;
  output chllp_30;
  wire chllp_30;
  output chllp_31;
  wire chllp_31;
  output chtsz_0;
  wire chtsz_0;
  output chtsz_1;
  wire chtsz_1;
  output chtsz_2;
  wire chtsz_2;
  output chtsz_3;
  wire chtsz_3;
  output chtsz_4;
  wire chtsz_4;
  output chtsz_5;
  wire chtsz_5;
  output chtsz_6;
  wire chtsz_6;
  output chtsz_7;
  wire chtsz_7;
  output chtsz_8;
  wire chtsz_8;
  output chtsz_9;
  wire chtsz_9;
  output chtsz_10;
  wire chtsz_10;
  output chtsz_11;
  wire chtsz_11;
  output chabt;
  reg chabt;
  output chllpen;
  reg chllpen;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  wire _273_;
  wire _274_;
  wire _275_;
  wire _276_;
  wire _277_;
  wire _278_;
  wire _279_;
  wire _280_;
  wire _281_;
  wire _282_;
  wire _283_;
  wire _284_;
  wire _285_;
  wire _286_;
  wire _287_;
  wire _288_;
  wire _289_;
  wire _290_;
  wire _291_;
  wire _292_;
  wire _293_;
  wire _294_;
  wire _295_;
  wire _296_;
  wire _297_;
  wire _298_;
  wire _299_;
  wire _300_;
  wire _301_;
  wire _302_;
  wire _303_;
  wire _304_;
  wire _305_;
  wire _306_;
  wire _307_;
  wire _308_;
  wire _309_;
  wire _310_;
  wire _311_;
  wire _312_;
  wire _313_;
  wire _314_;
  wire _315_;
  wire _316_;
  wire _317_;
  wire _318_;
  wire _319_;
  wire _320_;
  wire _321_;
  wire _322_;
  wire _323_;
  wire _324_;
  wire _325_;
  wire _326_;
  wire _327_;
  wire _328_;
  wire _329_;
  wire _330_;
  wire _331_;
  wire _332_;
  wire _333_;
  wire _334_;
  wire _335_;
  wire _336_;
  wire _337_;
  wire _338_;
  wire _339_;
  wire _340_;
  wire _341_;
  wire _342_;
  wire _343_;
  wire _344_;
  wire _345_;
  wire _346_;
  wire _347_;
  wire _348_;
  wire _349_;
  wire _350_;
  wire _351_;
  wire _352_;
  wire _353_;
  wire _354_;
  wire _355_;
  wire _356_;
  wire _357_;
  wire _358_;
  wire _359_;
  wire _360_;
  reg autold;
  reg ch_en;
  wire chabt_clr;
  wire chabt_set;
  wire chbusy;
  wire chcfg_b0we;
  wire chcsr_b0we;
  wire chcsr_b0we_qf;
  wire chcsr_b1we;
  wire chcsr_b2we;
  wire chcsr_b3we;
  wire chdad_b0we;
  wire chdad_b1we;
  wire chdad_b2we;
  wire chdad_b3we;
  wire chdad_dewe;
  wire chen_declr;
  wire chllp_b0we;
  wire chllp_b1we;
  wire chllp_b2we;
  wire chllp_b3we;
  wire chllp_cnt_0;
  wire chllp_cnt_1;
  wire chllp_cnt_2;
  wire chllp_cnt_3;
  wire chllp_cnt_clr;
  wire chllp_cnt_inc;
  wire chllp_dewe;
  reg chllp_on;
  wire chllp_on_clr;
  wire chllp_on_set;
  wire chllpen_clr;
  wire chpri_0;
  wire chpri_1;
  wire chsad_b0we;
  wire chsad_b1we;
  wire chsad_b2we;
  wire chsad_b3we;
  wire chsad_dewe;
  wire chtsz_b0we;
  wire chtsz_b1we;
  wire chtsz_dewe;
  reg dad_ctl0;
  reg dad_ctl1;
  reg dreqmode;
  reg dst_sel;
  wire dwidth_0;
  wire dwidth_1;
  wire dwidth_2;
  reg int_abt_msk;
  reg int_err_msk;
  reg int_tc1_msk;
  reg int_tc_msk;
  reg mode;
  reg prot1;
  reg prot2;
  reg prot3;
  reg sad_ctl0;
  reg sad_ctl1;
  reg src_sel;
  wire src_sz_0;
  wire src_sz_1;
  wire src_sz_2;
  wire swidth_0;
  wire swidth_1;
  wire swidth_2;
  wire this_ch;
  assign { _168_, _167_, _165_, _164_, _163_, _162_, _161_, _160_, _159_, _158_, _157_, _156_, _154_, _153_, _152_, _151_, _150_, _149_, _148_, _147_, _146_, _145_, _174_, _173_, _172_, _171_, _170_, _169_, _166_, _155_, _144_, _143_ } = { chllp_cnt_3, chllp_cnt_2, chllp_cnt_1, chllp_cnt_0 } + 32'd1;
  assign _175_ = this_ch & _222_;
  assign _176_ = _175_ & de_st_upd;
  assign _177_ = _203_ & _204_;
  assign _178_ = chabt & _223_;
  assign _179_ = this_ch & ch_en;
  assign _180_ = _179_ & de_llpen_we;
  assign _181_ = _180_ & _212_;
  assign _182_ = _205_ & ch_en;
  assign chllp_on_set = _182_ & _360_;
  assign chllp_on_clr = chllp_on & _206_;
  assign _183_ = _207_ & chcsr_b0we_qf;
  assign chllp_cnt_clr = _183_ & slv_wdti_0;
  assign _184_ = chllp_on & de_st_upd;
  assign _185_ = _184_ & this_ch;
  assign chllp_cnt_inc = _185_ & _226_;
  assign chcsr_b0we = chcsr_we & be_d1_0;
  assign chcsr_b1we = chcsr_we & be_d1_1;
  assign chcsr_b2we = chcsr_we & be_d1_2;
  assign chcsr_b3we = chcsr_we & be_d1_3;
  assign _186_ = chcsr_b3we & _213_;
  assign _187_ = this_ch & de_csr_we;
  assign _188_ = chcsr_b2we & _214_;
  assign _189_ = chcsr_b3we & _215_;
  assign _190_ = chcsr_b2we & _216_;
  assign _191_ = chcsr_b2we & _217_;
  assign _192_ = this_ch & de_st_upd;
  assign _193_ = _208_ & _227_;
  assign chabt_clr = chabt & _229_;
  assign chabt_set = chcsr_b2we & slv_wdti_15;
  assign _194_ = chcsr_b1we & _218_;
  assign _195_ = chcsr_b1we & _219_;
  assign _196_ = this_ch & de_csr_we;
  assign _197_ = chcsr_b1we & _220_;
  assign _198_ = this_ch & de_csr_we;
  assign _199_ = this_ch & de_csr_we;
  assign _200_ = this_ch & de_en_clr;
  assign _201_ = _210_ & _211_;
  assign _202_ = chabt & _230_;
  assign chcsr_b0we_qf = chcsr_b0we & _221_;
  assign chcfg_b0we = chcfg_we & be_d1_0;
  assign chsad_b0we = chsad_we & be_d1_0;
  assign chsad_b1we = chsad_we & be_d1_1;
  assign chsad_b2we = chsad_we & be_d1_2;
  assign chsad_b3we = chsad_we & be_d1_3;
  assign chsad_dewe = this_ch & de_sad_we;
  assign chdad_b0we = chdad_we & be_d1_0;
  assign chdad_b1we = chdad_we & be_d1_1;
  assign chdad_b2we = chdad_we & be_d1_2;
  assign chdad_b3we = chdad_we & be_d1_3;
  assign chdad_dewe = this_ch & de_dad_we;
  assign chllp_b0we = chllp_we & be_d1_0;
  assign chllp_b1we = chllp_we & be_d1_1;
  assign chllp_b2we = chllp_we & be_d1_2;
  assign chllp_b3we = chllp_we & be_d1_3;
  assign chllp_dewe = this_ch & de_llp_we;
  assign chtsz_b0we = chtsz_we & be_d1_0;
  assign chtsz_b1we = chtsz_we & be_d1_1;
  assign chtsz_dewe = this_ch & de_tsz_we;
  assign chbusy = this_ch & de_busy;
  assign this_ch = ! { arb_ch_sel_2, arb_ch_sel_1, arb_ch_sel_0 };
  assign _203_ = ! de_st_idle;
  assign _204_ = ! this_ch;
  assign _205_ = ! chllp_on;
  assign _206_ = ! ch_en;
  assign _207_ = ! ch_en;
  assign _208_ = ! de_st_idle;
  assign _209_ = ! this_ch;
  assign _210_ = ! de_st_idle;
  assign _211_ = ! this_ch;
  assign _212_ = ~ _224_;
  assign _213_ = ~ chabt_set;
  assign _214_ = ~ chabt_set;
  assign _215_ = ~ chabt_set;
  assign _216_ = ~ chabt_set;
  assign _217_ = ~ chabt_set;
  assign _218_ = ~ chabt_set;
  assign _219_ = ~ chabt_set;
  assign _220_ = ~ chabt_set;
  assign _221_ = ~ chabt_set;
  assign chllpen_clr = _176_ | _178_;
  assign _222_ = de_err_notify | chabt;
  assign _223_ = de_st_idle | _177_;
  assign _224_ = de_err_notify | chabt;
  assign _225_ = tsz_eq0 | de_err_notify;
  assign _226_ = _225_ | chabt;
  assign _227_ = _192_ | _209_;
  assign _228_ = _193_ | de_st_upd;
  assign _229_ = _228_ | de_st_idle;
  assign chen_declr = _200_ | _202_;
  assign _230_ = de_st_idle | _201_;
  reg [3:0] _452_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _452_ <= 4'h0;
    else _452_ <= { _110_, _109_, _108_, _107_ };
  assign { chtsz_11, chtsz_10, chtsz_9, chtsz_8 } = _452_;
  reg [7:0] _453_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _453_ <= 8'h00;
    else _453_ <= { _118_, _117_, _116_, _115_, _114_, _113_, _112_, _111_ };
  assign { chtsz_7, chtsz_6, chtsz_5, chtsz_4, chtsz_3, chtsz_2, chtsz_1, chtsz_0 } = _453_;
  reg [7:0] _454_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _454_ <= 8'h00;
    else _454_ <= { _058_, _057_, _056_, _055_, _054_, _053_, _052_, _051_ };
  assign { chllp_31, chllp_30, chllp_29, chllp_28, chllp_27, chllp_26, chllp_25, chllp_24 } = _454_;
  reg [7:0] _455_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _455_ <= 8'h00;
    else _455_ <= { _050_, _049_, _048_, _047_, _046_, _045_, _044_, _043_ };
  assign { chllp_23, chllp_22, chllp_21, chllp_20, chllp_19, chllp_18, chllp_17, chllp_16 } = _455_;
  reg [7:0] _456_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _456_ <= 8'h00;
    else _456_ <= { _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_ };
  assign { chllp_15, chllp_14, chllp_13, chllp_12, chllp_11, chllp_10, chllp_9, chllp_8 } = _456_;
  reg [7:0] _457_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _457_ <= 8'h00;
    else _457_ <= { _066_, _065_, _064_, _063_, _062_, _061_, _060_, _059_ };
  assign { chllp_7, chllp_6, chllp_5, chllp_4, chllp_3, chllp_2, chllp_1, chllp_0 } = _457_;
  reg [7:0] _458_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _458_ <= 8'h00;
    else _458_ <= { _026_, _025_, _024_, _023_, _022_, _021_, _020_, _019_ };
  assign { chdad_31, chdad_30, chdad_29, chdad_28, chdad_27, chdad_26, chdad_25, chdad_24 } = _458_;
  reg [7:0] _459_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _459_ <= 8'h00;
    else _459_ <= { _018_, _017_, _016_, _015_, _014_, _013_, _012_, _011_ };
  assign { chdad_23, chdad_22, chdad_21, chdad_20, chdad_19, chdad_18, chdad_17, chdad_16 } = _459_;
  reg [7:0] _460_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _460_ <= 8'h00;
    else _460_ <= { _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_ };
  assign { chdad_15, chdad_14, chdad_13, chdad_12, chdad_11, chdad_10, chdad_9, chdad_8 } = _460_;
  reg [7:0] _461_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _461_ <= 8'h00;
    else _461_ <= { _034_, _033_, _032_, _031_, _030_, _029_, _028_, _027_ };
  assign { chdad_7, chdad_6, chdad_5, chdad_4, chdad_3, chdad_2, chdad_1, chdad_0 } = _461_;
  reg [7:0] _462_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _462_ <= 8'h00;
    else _462_ <= { _098_, _097_, _096_, _095_, _094_, _093_, _092_, _091_ };
  assign { chsad_31, chsad_30, chsad_29, chsad_28, chsad_27, chsad_26, chsad_25, chsad_24 } = _462_;
  reg [7:0] _463_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _463_ <= 8'h00;
    else _463_ <= { _090_, _089_, _088_, _087_, _086_, _085_, _084_, _083_ };
  assign { chsad_23, chsad_22, chsad_21, chsad_20, chsad_19, chsad_18, chsad_17, chsad_16 } = _463_;
  reg [7:0] _464_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _464_ <= 8'h00;
    else _464_ <= { _082_, _081_, _080_, _079_, _078_, _077_, _076_, _075_ };
  assign { chsad_15, chsad_14, chsad_13, chsad_12, chsad_11, chsad_10, chsad_9, chsad_8 } = _464_;
  reg [7:0] _465_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _465_ <= 8'h00;
    else _465_ <= { _106_, _105_, _104_, _103_, _102_, _101_, _100_, _099_ };
  assign { chsad_7, chsad_6, chsad_5, chsad_4, chsad_3, chsad_2, chsad_1, chsad_0 } = _465_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) int_abt_msk <= 1'h1;
    else int_abt_msk <= _126_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) int_err_msk <= 1'h1;
    else int_err_msk <= _127_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) int_tc1_msk <= 1'h1;
    else int_tc1_msk <= _128_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) ch_en <= 1'h0;
    else ch_en <= _001_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) sad_ctl1 <= 1'h0;
    else sad_ctl1 <= _135_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) sad_ctl0 <= 1'h0;
    else sad_ctl0 <= _134_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) dad_ctl1 <= 1'h0;
    else dad_ctl1 <= _120_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) dad_ctl0 <= 1'h0;
    else dad_ctl0 <= _119_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) src_sel <= 1'h0;
    else src_sel <= _136_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) dst_sel <= 1'h0;
    else dst_sel <= _122_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) mode <= 1'h0;
    else mode <= _130_;
  reg [2:0] _477_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _477_ <= 3'h2;
    else _477_ <= { _125_, _124_, _123_ };
  assign { dwidth_2, dwidth_1, dwidth_0 } = _477_;
  reg [2:0] _478_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _478_ <= 3'h2;
    else _478_ <= { _142_, _141_, _140_ };
  assign { swidth_2, swidth_1, swidth_0 } = _478_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) autold <= 1'h0;
    else autold <= _000_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) chabt <= 1'h0;
    else chabt <= _002_;
  reg [2:0] _481_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _481_ <= 3'h0;
    else _481_ <= { _139_, _138_, _137_ };
  assign { src_sz_2, src_sz_1, src_sz_0 } = _481_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) prot3 <= 1'h0;
    else prot3 <= _133_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) prot2 <= 1'h0;
    else prot2 <= _132_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) prot1 <= 1'h0;
    else prot1 <= _131_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) dreqmode <= 1'h0;
    else dreqmode <= _121_;
  reg [1:0] _486_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _486_ <= 2'h0;
    else _486_ <= { _074_, _073_ };
  assign { chpri_1, chpri_0 } = _486_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) int_tc_msk <= 1'h0;
    else int_tc_msk <= _129_;
  reg [3:0] _488_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _488_ <= 4'h0;
    else _488_ <= { _070_, _069_, _068_, _067_ };
  assign { chllp_cnt_3, chllp_cnt_2, chllp_cnt_1, chllp_cnt_0 } = _488_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) chllp_on <= 1'h0;
    else chllp_on <= _071_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) chllpen <= 1'h0;
    else chllpen <= _072_;
  assign { _234_, _233_, _232_, _231_ } = chtsz_dewe ? { de_tsz_11, de_tsz_10, de_tsz_9, de_tsz_8 } : { chtsz_11, chtsz_10, chtsz_9, chtsz_8 };
  assign { _110_, _109_, _108_, _107_ } = chtsz_b1we ? { slv_wdti_11, slv_wdti_10, slv_wdti_9, slv_wdti_8 } : { _234_, _233_, _232_, _231_ };
  assign { _242_, _241_, _240_, _239_, _238_, _237_, _236_, _235_ } = chtsz_dewe ? { de_tsz_7, de_tsz_6, de_tsz_5, de_tsz_4, de_tsz_3, de_tsz_2, de_tsz_1, de_tsz_0 } : { chtsz_7, chtsz_6, chtsz_5, chtsz_4, chtsz_3, chtsz_2, chtsz_1, chtsz_0 };
  assign { _118_, _117_, _116_, _115_, _114_, _113_, _112_, _111_ } = chtsz_b0we ? { slv_wdti_7, slv_wdti_6, slv_wdti_5, slv_wdti_4, slv_wdti_3, slv_wdti_2, slv_wdti_1, slv_wdti_0 } : { _242_, _241_, _240_, _239_, _238_, _237_, _236_, _235_ };
  assign { _250_, _249_, _248_, _247_, _246_, _245_, _244_, _243_ } = chllp_dewe ? { de_llp_31, de_llp_30, de_llp_29, de_llp_28, de_llp_27, de_llp_26, de_llp_25, de_llp_24 } : { chllp_31, chllp_30, chllp_29, chllp_28, chllp_27, chllp_26, chllp_25, chllp_24 };
  assign { _058_, _057_, _056_, _055_, _054_, _053_, _052_, _051_ } = chllp_b3we ? { slv_wdti_31, slv_wdti_30, slv_wdti_29, slv_wdti_28, slv_wdti_27, slv_wdti_26, slv_wdti_25, slv_wdti_24 } : { _250_, _249_, _248_, _247_, _246_, _245_, _244_, _243_ };
  assign { _258_, _257_, _256_, _255_, _254_, _253_, _252_, _251_ } = chllp_dewe ? { de_llp_23, de_llp_22, de_llp_21, de_llp_20, de_llp_19, de_llp_18, de_llp_17, de_llp_16 } : { chllp_23, chllp_22, chllp_21, chllp_20, chllp_19, chllp_18, chllp_17, chllp_16 };
  assign { _050_, _049_, _048_, _047_, _046_, _045_, _044_, _043_ } = chllp_b2we ? { slv_wdti_23, slv_wdti_22, slv_wdti_21, slv_wdti_20, slv_wdti_19, slv_wdti_18, slv_wdti_17, slv_wdti_16 } : { _258_, _257_, _256_, _255_, _254_, _253_, _252_, _251_ };
  assign { _266_, _265_, _264_, _263_, _262_, _261_, _260_, _259_ } = chllp_dewe ? { de_llp_15, de_llp_14, de_llp_13, de_llp_12, de_llp_11, de_llp_10, de_llp_9, de_llp_8 } : { chllp_15, chllp_14, chllp_13, chllp_12, chllp_11, chllp_10, chllp_9, chllp_8 };
  assign { _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_ } = chllp_b1we ? { slv_wdti_15, slv_wdti_14, slv_wdti_13, slv_wdti_12, slv_wdti_11, slv_wdti_10, slv_wdti_9, slv_wdti_8 } : { _266_, _265_, _264_, _263_, _262_, _261_, _260_, _259_ };
  assign { _274_, _273_, _272_, _271_, _270_, _269_, _268_, _267_ } = chllp_dewe ? { de_llp_7, de_llp_6, de_llp_5, de_llp_4, de_llp_3, de_llp_2, de_llp_1, de_llp_0 } : { chllp_7, chllp_6, chllp_5, chllp_4, chllp_3, chllp_2, chllp_1, chllp_0 };
  assign { _066_, _065_, _064_, _063_, _062_, _061_, _060_, _059_ } = chllp_b0we ? { slv_wdti_7, slv_wdti_6, slv_wdti_5, slv_wdti_4, slv_wdti_3, slv_wdti_2, slv_wdti_1, slv_wdti_0 } : { _274_, _273_, _272_, _271_, _270_, _269_, _268_, _267_ };
  assign { _282_, _281_, _280_, _279_, _278_, _277_, _276_, _275_ } = chdad_dewe ? { de_dad_31, de_dad_30, de_dad_29, de_dad_28, de_dad_27, de_dad_26, de_dad_25, de_dad_24 } : { chdad_31, chdad_30, chdad_29, chdad_28, chdad_27, chdad_26, chdad_25, chdad_24 };
  assign { _026_, _025_, _024_, _023_, _022_, _021_, _020_, _019_ } = chdad_b3we ? { slv_wdti_31, slv_wdti_30, slv_wdti_29, slv_wdti_28, slv_wdti_27, slv_wdti_26, slv_wdti_25, slv_wdti_24 } : { _282_, _281_, _280_, _279_, _278_, _277_, _276_, _275_ };
  assign { _290_, _289_, _288_, _287_, _286_, _285_, _284_, _283_ } = chdad_dewe ? { de_dad_23, de_dad_22, de_dad_21, de_dad_20, de_dad_19, de_dad_18, de_dad_17, de_dad_16 } : { chdad_23, chdad_22, chdad_21, chdad_20, chdad_19, chdad_18, chdad_17, chdad_16 };
  assign { _018_, _017_, _016_, _015_, _014_, _013_, _012_, _011_ } = chdad_b2we ? { slv_wdti_23, slv_wdti_22, slv_wdti_21, slv_wdti_20, slv_wdti_19, slv_wdti_18, slv_wdti_17, slv_wdti_16 } : { _290_, _289_, _288_, _287_, _286_, _285_, _284_, _283_ };
  assign { _298_, _297_, _296_, _295_, _294_, _293_, _292_, _291_ } = chdad_dewe ? { de_dad_15, de_dad_14, de_dad_13, de_dad_12, de_dad_11, de_dad_10, de_dad_9, de_dad_8 } : { chdad_15, chdad_14, chdad_13, chdad_12, chdad_11, chdad_10, chdad_9, chdad_8 };
  assign { _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_ } = chdad_b1we ? { slv_wdti_15, slv_wdti_14, slv_wdti_13, slv_wdti_12, slv_wdti_11, slv_wdti_10, slv_wdti_9, slv_wdti_8 } : { _298_, _297_, _296_, _295_, _294_, _293_, _292_, _291_ };
  assign { _306_, _305_, _304_, _303_, _302_, _301_, _300_, _299_ } = chdad_dewe ? { de_dad_7, de_dad_6, de_dad_5, de_dad_4, de_dad_3, de_dad_2, de_dad_1, de_dad_0 } : { chdad_7, chdad_6, chdad_5, chdad_4, chdad_3, chdad_2, chdad_1, chdad_0 };
  assign { _034_, _033_, _032_, _031_, _030_, _029_, _028_, _027_ } = chdad_b0we ? { slv_wdti_7, slv_wdti_6, slv_wdti_5, slv_wdti_4, slv_wdti_3, slv_wdti_2, slv_wdti_1, slv_wdti_0 } : { _306_, _305_, _304_, _303_, _302_, _301_, _300_, _299_ };
  assign { _314_, _313_, _312_, _311_, _310_, _309_, _308_, _307_ } = chsad_dewe ? { de_sad_31, de_sad_30, de_sad_29, de_sad_28, de_sad_27, de_sad_26, de_sad_25, de_sad_24 } : { chsad_31, chsad_30, chsad_29, chsad_28, chsad_27, chsad_26, chsad_25, chsad_24 };
  assign { _098_, _097_, _096_, _095_, _094_, _093_, _092_, _091_ } = chsad_b3we ? { slv_wdti_31, slv_wdti_30, slv_wdti_29, slv_wdti_28, slv_wdti_27, slv_wdti_26, slv_wdti_25, slv_wdti_24 } : { _314_, _313_, _312_, _311_, _310_, _309_, _308_, _307_ };
  assign { _322_, _321_, _320_, _319_, _318_, _317_, _316_, _315_ } = chsad_dewe ? { de_sad_23, de_sad_22, de_sad_21, de_sad_20, de_sad_19, de_sad_18, de_sad_17, de_sad_16 } : { chsad_23, chsad_22, chsad_21, chsad_20, chsad_19, chsad_18, chsad_17, chsad_16 };
  assign { _090_, _089_, _088_, _087_, _086_, _085_, _084_, _083_ } = chsad_b2we ? { slv_wdti_23, slv_wdti_22, slv_wdti_21, slv_wdti_20, slv_wdti_19, slv_wdti_18, slv_wdti_17, slv_wdti_16 } : { _322_, _321_, _320_, _319_, _318_, _317_, _316_, _315_ };
  assign { _330_, _329_, _328_, _327_, _326_, _325_, _324_, _323_ } = chsad_dewe ? { de_sad_15, de_sad_14, de_sad_13, de_sad_12, de_sad_11, de_sad_10, de_sad_9, de_sad_8 } : { chsad_15, chsad_14, chsad_13, chsad_12, chsad_11, chsad_10, chsad_9, chsad_8 };
  assign { _082_, _081_, _080_, _079_, _078_, _077_, _076_, _075_ } = chsad_b1we ? { slv_wdti_15, slv_wdti_14, slv_wdti_13, slv_wdti_12, slv_wdti_11, slv_wdti_10, slv_wdti_9, slv_wdti_8 } : { _330_, _329_, _328_, _327_, _326_, _325_, _324_, _323_ };
  assign { _338_, _337_, _336_, _335_, _334_, _333_, _332_, _331_ } = chsad_dewe ? { de_sad_7, de_sad_6, de_sad_5, de_sad_4, de_sad_3, de_sad_2, de_sad_1, de_sad_0 } : { chsad_7, chsad_6, chsad_5, chsad_4, chsad_3, chsad_2, chsad_1, chsad_0 };
  assign { _106_, _105_, _104_, _103_, _102_, _101_, _100_, _099_ } = chsad_b0we ? { slv_wdti_7, slv_wdti_6, slv_wdti_5, slv_wdti_4, slv_wdti_3, slv_wdti_2, slv_wdti_1, slv_wdti_0 } : { _338_, _337_, _336_, _335_, _334_, _333_, _332_, _331_ };
  assign _128_ = chcfg_b0we ? slv_wdti_0 : int_tc1_msk;
  assign _127_ = chcfg_b0we ? slv_wdti_1 : int_err_msk;
  assign _126_ = chcfg_b0we ? slv_wdti_2 : int_abt_msk;
  assign _339_ = chen_declr ? 1'h0 : ch_en;
  assign _001_ = chcsr_b0we_qf ? slv_wdti_0 : _339_;
  assign _340_ = _199_ ? de_csr_16 : dst_sel;
  assign _122_ = chcsr_b0we_qf ? slv_wdti_1 : _340_;
  assign _341_ = _199_ ? de_csr_17 : src_sel;
  assign _136_ = chcsr_b0we_qf ? slv_wdti_2 : _341_;
  assign _342_ = _199_ ? de_csr_18 : dad_ctl0;
  assign _119_ = chcsr_b0we_qf ? slv_wdti_3 : _342_;
  assign _343_ = _199_ ? de_csr_19 : dad_ctl1;
  assign _120_ = chcsr_b0we_qf ? slv_wdti_4 : _343_;
  assign _344_ = _199_ ? de_csr_20 : sad_ctl0;
  assign _134_ = chcsr_b0we_qf ? slv_wdti_5 : _344_;
  assign _345_ = _199_ ? de_csr_21 : sad_ctl1;
  assign _135_ = chcsr_b0we_qf ? slv_wdti_6 : _345_;
  assign _130_ = chcsr_b0we_qf ? slv_wdti_7 : mode;
  assign { _348_, _347_, _346_ } = _198_ ? { de_csr_24, de_csr_23, de_csr_22 } : { dwidth_2, dwidth_1, dwidth_0 };
  assign { _125_, _124_, _123_ } = _197_ ? { slv_wdti_10, slv_wdti_9, slv_wdti_8 } : { _348_, _347_, _346_ };
  assign { _351_, _350_, _349_ } = _196_ ? { de_csr_27, de_csr_26, de_csr_25 } : { swidth_2, swidth_1, swidth_0 };
  assign { _142_, _141_, _140_ } = _195_ ? { slv_wdti_13, slv_wdti_12, slv_wdti_11 } : { _351_, _350_, _349_ };
  assign _000_ = _194_ ? slv_wdti_14 : autold;
  assign _352_ = chabt_clr ? 1'h0 : chabt;
  assign _002_ = chcsr_b2we ? slv_wdti_15 : _352_;
  assign { _139_, _138_, _137_ } = _191_ ? { slv_wdti_18, slv_wdti_17, slv_wdti_16 } : { src_sz_2, src_sz_1, src_sz_0 };
  assign _131_ = _190_ ? slv_wdti_19 : prot1;
  assign _132_ = _190_ ? slv_wdti_20 : prot2;
  assign _133_ = _190_ ? slv_wdti_21 : prot3;
  assign _121_ = _189_ ? slv_wdti_24 : dreqmode;
  assign { _074_, _073_ } = _188_ ? { slv_wdti_23, slv_wdti_22 } : { chpri_1, chpri_0 };
  assign _353_ = _187_ ? de_csr_28 : int_tc_msk;
  assign _129_ = _186_ ? slv_wdti_31 : _353_;
  assign { _357_, _356_, _355_, _354_ } = chllp_cnt_inc ? { _166_, _155_, _144_, _143_ } : { chllp_cnt_3, chllp_cnt_2, chllp_cnt_1, chllp_cnt_0 };
  assign { _070_, _069_, _068_, _067_ } = chllp_cnt_clr ? 4'h0 : { _357_, _356_, _355_, _354_ };
  assign _358_ = chllp_on_clr ? 1'h0 : chllp_on;
  assign _071_ = chllp_on_set ? 1'h1 : _358_;
  assign _359_ = chllpen_clr ? 1'h0 : chllpen;
  assign _072_ = _181_ ? de_llpen : _359_;
  assign _360_ = | { chllp_31, chllp_30, chllp_29, chllp_28, chllp_27, chllp_26, chllp_25, chllp_24, chllp_23, chllp_22, chllp_21, chllp_20, chllp_19, chllp_18, chllp_17, chllp_16, chllp_15, chllp_14, chllp_13, chllp_12, chllp_11, chllp_10, chllp_9, chllp_8, chllp_7, chllp_6, chllp_5, chllp_4, chllp_3, chllp_2 };
  assign chcfg_0 = int_tc1_msk;
  assign chcfg_1 = int_err_msk;
  assign chcfg_2 = int_abt_msk;
  assign chcfg_3 = 1'h0;
  assign chcfg_4 = 1'h0;
  assign chcfg_5 = 1'h0;
  assign chcfg_6 = 1'h0;
  assign chcfg_7 = 1'h0;
  assign chcfg_8 = chbusy;
  assign chcfg_9 = 1'h0;
  assign chcfg_10 = 1'h0;
  assign chcfg_11 = 1'h0;
  assign chcfg_12 = 1'h0;
  assign chcfg_13 = 1'h0;
  assign chcfg_14 = 1'h0;
  assign chcfg_15 = 1'h0;
  assign chcfg_16 = chllp_cnt_0;
  assign chcfg_17 = chllp_cnt_1;
  assign chcfg_18 = chllp_cnt_2;
  assign chcfg_19 = chllp_cnt_3;
  assign chcfg_20 = 1'h0;
  assign chcfg_21 = 1'h0;
  assign chcfg_22 = 1'h0;
  assign chcfg_23 = 1'h0;
  assign chcfg_24 = 1'h0;
  assign chcfg_25 = 1'h0;
  assign chcfg_26 = 1'h0;
  assign chcfg_27 = 1'h0;
  assign chcfg_28 = 1'h0;
  assign chcfg_29 = 1'h0;
  assign chcfg_30 = 1'h0;
  assign chcfg_31 = 1'h0;
  assign chcsr_0 = ch_en;
  assign chcsr_1 = dst_sel;
  assign chcsr_2 = src_sel;
  assign chcsr_3 = dad_ctl0;
  assign chcsr_4 = dad_ctl1;
  assign chcsr_5 = sad_ctl0;
  assign chcsr_6 = sad_ctl1;
  assign chcsr_7 = mode;
  assign chcsr_8 = dwidth_0;
  assign chcsr_9 = dwidth_1;
  assign chcsr_10 = dwidth_2;
  assign chcsr_11 = swidth_0;
  assign chcsr_12 = swidth_1;
  assign chcsr_13 = swidth_2;
  assign chcsr_14 = autold;
  assign chcsr_15 = chabt;
  assign chcsr_16 = src_sz_0;
  assign chcsr_17 = src_sz_1;
  assign chcsr_18 = src_sz_2;
  assign chcsr_19 = prot1;
  assign chcsr_20 = prot2;
  assign chcsr_21 = prot3;
  assign chcsr_22 = chpri_0;
  assign chcsr_23 = chpri_1;
  assign chcsr_24 = dreqmode;
  assign chcsr_25 = 1'h0;
  assign chcsr_26 = 1'h0;
  assign chcsr_27 = 1'h0;
  assign chcsr_28 = 1'h0;
  assign chcsr_29 = 1'h0;
  assign chcsr_30 = 1'h0;
  assign chcsr_31 = int_tc_msk;
endmodule
