MIG: 15:02:49 : xml_input_file: board.prj
MIG: 15:02:49 : Absolute path of xml_input_file: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:02:49 : xml_input_file: mig_a.prj
MIG: 15:02:49 : Absolute path of xml_input_file: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:02:49 : xml_input_file: mig_a.prj
MIG: 15:02:49 : Absolute path of xml_input_file: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:02:49 : In updateAllModelParams
MIG: 15:02:49 : ################# RUNNING MIG BATCH ###################
MIG: 15:02:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:02:49 : synp_flow:  -- synthesis_mode: Other
MIG: 15:02:49 : outputDirectory: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:02:49 : vivado_mode: xpg_bd
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 1
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 : isPortInterface: 0
MIG: 15:02:49 :  locked false  
MIG: 15:02:49 : HDL Language: Verilog
MIG: 15:02:49 : compInfo: true
MIG: 15:02:49 : Vivado Options xc7a200t sbg484 -1
MIG: 15:02:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:02:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 15:02:49 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 15:02:49 : I am in catch area
MIG: 15:02:49 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:02:59 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:02:59 : Component_Name: design_1_mig_7series_0_0
MIG: 15:02:59 : Moving design_1_mig_7series_0_0 ...
MIG: 15:02:59 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:02:59 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:02:59 : XGUI hdlLanguage: Verilog
MIG: 15:02:59 : xgui vivado_mode: xpg_bd
MIG: 15:02:59 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:02:59 : Reading C:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 15:03:00 : 1
MIG: 15:03:00 : Inside fn mem: DDR3
MIG: 15:03:00 : QDRII+ Inside fn ui: 100000000
MIG: 15:03:00 : cntrl:  memtype: DDR3
MIG: 15:03:00 : 800
MIG: 15:03:00 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:03:00 : 
MIG: 15:03:00 : 1
MIG: 15:03:00 : 100000000
MIG: 15:03:00 : 
MIG: 15:03:00 :  polarity_value: 1
MIG: 15:03:00 : 
MIG: 15:03:00 : 
MIG: 15:03:00 : cntrl:  memtype: DDR3
MIG: 15:03:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 15:03:00 : TRUE
MIG: 15:03:00 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 15:03:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 15:03:00 : 
MIG: 15:03:00 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 15:03:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 15:03:00 : 
MIG: 15:03:00 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 15:03:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 15:03:00 : 
MIG: 15:03:00 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 15:03:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 15:03:00 : 
MIG: 15:03:00 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 15:03:00 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 15:03:01 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 15:03:01 : 200000000
MIG: 15:03:01 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 15:03:01 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 15:03:01 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 15:03:01 : 800000000
MIG: 15:03:01 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 15:03:01 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 15:03:01 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 15:03:01 : 800000000
MIG: 15:03:01 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 15:03:01 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 15:03:01 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 15:03:01 : 800000000
MIG: 15:03:01 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 15:03:01 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 15:03:01 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 15:03:01 : 800000000
MIG: 15:03:01 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 15:03:01 : 
MIG: 15:03:01 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:03:01 : 
MIG: 15:03:01 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:03:01 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:03:01 : 
MIG: 15:03:01 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:03:01 : 
MIG: 15:03:01 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:03:01 : 
MIG: 15:03:01 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:03:01 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:03:01 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 15:03:01 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:03:01 : 2
MIG: 15:03:01 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 15:03:01 : 16
MIG: 15:03:01 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 15:03:01 : 2
MIG: 15:03:01 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 15:03:01 : 
MIG: 15:03:01 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 15:03:01 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:03:01 : 
MIG: 15:03:01 :  Valid Param: ECC ==> OFF
MIG: 15:03:01 : 16
MIG: 15:03:01 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 15:03:01 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:03:01 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:03:01 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:03:01 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:03:01 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:03:01 : 
MIG: 15:03:01 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:03:01 : 15
MIG: 15:03:01 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 15:03:01 : 29
MIG: 15:03:01 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 15:03:01 : 0
MIG: 15:03:01 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 15:03:01 : 
MIG: 15:03:01 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:03:01 : 
MIG: 15:03:01 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:03:01 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:03:01 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:03:01 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 15:03:01 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 15:03:01 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 15:03:01 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:03:01 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:03:01 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:03:01 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:03:01 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:03:01 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:03:01 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:03:01 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 15:03:01 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:03:01 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:03:01 : 
MIG: 15:03:01 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:03:01 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:03:01 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:03:01 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 15:03:01 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 15:03:01 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:03:01 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 15:03:01 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 15:03:01 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:03:01 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:03:01 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:03:01 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:03:01 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 15:03:01 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:03:01 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 15:03:01 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 15:03:01 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 15:03:01 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 15:03:01 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 15:03:01 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 15:03:01 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 15:03:01 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 15:03:01 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 15:03:01 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 15:03:01 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:03:01 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 15:03:01 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 15:03:01 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 15:03:01 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:03:01 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 15:03:01 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 15:03:01 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 15:03:01 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:03:01 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:03:01 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:03:01 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:03:01 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:03:01 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:03:01 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:03:01 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:03:01 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:03:01 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:03:01 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 15:03:01 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:03:01 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 15:03:01 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:03:01 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:03:01 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 15:03:01 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 15:03:01 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 15:03:01 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 15:03:01 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 15:03:01 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:03:01 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 15:03:01 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 15:03:01 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:03:01 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 15:03:01 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 15:03:01 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 15:03:01 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 15:03:01 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 15:03:01 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 15:03:01 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:03:01 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:03:01 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:03:01 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:03:01 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:03:01 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:03:01 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:03:01 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:03:01 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:03:01 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:03:01 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:03:01 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:03:01 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:03:01 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:03:01 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:03:01 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:03:01 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:03:01 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:03:01 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:03:01 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:03:01 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 15:03:01 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 15:03:01 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 15:03:01 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:03:01 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 15:03:01 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:03:01 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:03:01 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:03:01 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:03:01 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:03:01 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:03:01 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:03:01 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:03:01 : 4
MIG: 15:03:01 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:03:01 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:03:01 : TRUE
MIG: 15:03:01 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 15:03:01 : 2
MIG: 15:03:01 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 15:03:01 : 536870912
MIG: 15:03:01 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 15:03:01 : 29
MIG: 15:03:01 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 15:03:01 : 
MIG: 15:03:01 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 15:03:01 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:03:01 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:03:01 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:03:01 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:03:01 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:03:01 : 
MIG: 15:03:01 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:03:01 : 
MIG: 15:03:01 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:03:01 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:03:01 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:03:01 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:03:01 : 
MIG: 15:03:01 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:03:01 : 
MIG: 15:03:01 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:03:01 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:03:01 : SINGLE
MIG: 15:03:01 : NOBUF
MIG: 15:03:01 : 
MIG: 15:03:01 : Same Interface
MIG: 15:03:35 : Running synthesis.xit
MIG: 15:03:35 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:03:35 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 15:03:35 : ################# RUNNING MIG BATCH ###################
MIG: 15:03:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:03:35 : synp_flow:  -- synthesis_mode: Other
MIG: 15:03:35 : outputDirectory: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:03:35 : vivado_mode: xpg_bd
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:35 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 1
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 : isPortInterface: 0
MIG: 15:03:36 :  locked false  
MIG: 15:03:36 : HDL Language: Verilog
MIG: 15:03:36 : compInfo: false
MIG: 15:03:36 : Vivado Options xc7a200t sbg484 -1
MIG: 15:03:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:03:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 15:03:36 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 15:03:36 : I am in catch area
MIG: 15:03:36 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:03:44 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:03:44 : Component_Name: design_1_mig_7series_0_0
MIG: 15:03:44 : Moving design_1_mig_7series_0_0 ...
MIG: 15:03:44 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:03:44 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:03:44 : Running vhdl_synth_rpr.xit
MIG: 15:03:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:03:44 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 15:03:44 : ################# RUNNING MIG BATCH ###################
MIG: 15:03:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:03:44 : synp_flow:  -- synthesis_mode: Other
MIG: 15:03:44 : outputDirectory: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:03:44 : vivado_mode: xpg_bd
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:44 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 1
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 : isPortInterface: 0
MIG: 15:03:45 :  locked false  
MIG: 15:03:45 : HDL Language: Verilog
MIG: 15:03:45 : compInfo: false
MIG: 15:03:45 : Vivado Options xc7a200t sbg484 -1
MIG: 15:03:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:03:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 15:03:45 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 15:03:45 : I am in catch area
MIG: 15:03:45 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:03:53 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:03:53 : Component_Name: design_1_mig_7series_0_0
MIG: 15:03:53 : Moving design_1_mig_7series_0_0 ...
MIG: 15:03:53 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:03:53 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:03:53 : Running simulation.xit
MIG: 15:03:53 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:03:53 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 15:03:53 : ################# RUNNING MIG BATCH ###################
MIG: 15:03:53 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:03:53 : synp_flow:  -- synthesis_mode: Other
MIG: 15:03:53 : outputDirectory: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:03:53 : vivado_mode: xpg_bd
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 1
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 : isPortInterface: 0
MIG: 15:03:53 :  locked false  
MIG: 15:03:53 : HDL Language: Verilog
MIG: 15:03:53 : compInfo: false
MIG: 15:03:53 : Vivado Options xc7a200t sbg484 -1
MIG: 15:03:53 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:03:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 15:03:53 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 15:03:54 : I am in catch area
MIG: 15:03:54 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:04:01 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:04:01 : Component_Name: design_1_mig_7series_0_0
MIG: 15:04:01 : Moving design_1_mig_7series_0_0 ...
MIG: 15:04:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:04:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:04:02 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:04:02 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:04:02 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 15:04:02 : ################# RUNNING MIG BATCH ###################
MIG: 15:04:02 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:04:02 : synp_flow:  -- synthesis_mode: Other
MIG: 15:04:02 : outputDirectory: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:04:02 : vivado_mode: xpg_bd
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 1
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 : isPortInterface: 0
MIG: 15:04:02 :  locked false  
MIG: 15:04:02 : HDL Language: Verilog
MIG: 15:04:02 : compInfo: false
MIG: 15:04:02 : Vivado Options xc7a200t sbg484 -1
MIG: 15:04:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:04:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 15:04:02 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 15:04:02 : I am in catch area
MIG: 15:04:02 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:04:10 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:04:10 : Component_Name: design_1_mig_7series_0_0
MIG: 15:04:10 : Moving design_1_mig_7series_0_0 ...
MIG: 15:04:10 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:04:10 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:04:10 : Running implementation.xit
MIG: 15:04:10 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:04:10 : ERR:     <Version>2.3</Version> <==>     <Version>2.4</Version> 
MIG: 15:04:10 : ################# RUNNING MIG BATCH ###################
MIG: 15:04:10 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:04:10 : synp_flow:  -- synthesis_mode: Other
MIG: 15:04:10 : outputDirectory: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:04:10 : vivado_mode: xpg_bd
MIG: 15:04:10 : isPortInterface: 0
MIG: 15:04:10 : isPortInterface: 0
MIG: 15:04:10 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 1
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 : isPortInterface: 0
MIG: 15:04:11 :  locked false  
MIG: 15:04:11 : HDL Language: Verilog
MIG: 15:04:11 : compInfo: false
MIG: 15:04:11 : Vivado Options xc7a200t sbg484 -1
MIG: 15:04:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:04:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 15:04:11 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 15:04:11 : I am in catch area
MIG: 15:04:11 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:04:19 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/NexysVideo/Projects/dma/proj/dma.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:04:19 : Component_Name: design_1_mig_7series_0_0
MIG: 15:04:19 : Moving design_1_mig_7series_0_0 ...
MIG: 15:04:19 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:04:19 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:34:44 : xml_input_file: board.prj
MIG: 15:34:44 : Absolute path of xml_input_file: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:34:44 : xml_input_file: mig_a.prj
MIG: 15:34:44 : Absolute path of xml_input_file: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:34:44 : xml_input_file: mig_a.prj
MIG: 15:34:44 : Absolute path of xml_input_file: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:34:44 : In updateAllModelParams
MIG: 15:34:44 : ################# RUNNING MIG BATCH ###################
MIG: 15:34:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:34:44 : synp_flow:  -- synthesis_mode: Other
MIG: 15:34:44 : outputDirectory: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:34:44 : vivado_mode: xpg_bd
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:44 : isPortInterface: 0
MIG: 15:34:45 : isPortInterface: 0
MIG: 15:34:45 : isPortInterface: 0
MIG: 15:34:45 : isPortInterface: 0
MIG: 15:34:45 : isPortInterface: 0
MIG: 15:34:45 : isPortInterface: 1
MIG: 15:34:45 : isPortInterface: 0
MIG: 15:34:45 : isPortInterface: 0
MIG: 15:34:45 : isPortInterface: 0
MIG: 15:34:45 : isPortInterface: 0
MIG: 15:34:45 : isPortInterface: 0
MIG: 15:34:45 : isPortInterface: 0
MIG: 15:34:45 : isPortInterface: 0
MIG: 15:34:45 : isPortInterface: 0
MIG: 15:34:45 : isPortInterface: 0
MIG: 15:34:45 :  locked false  
MIG: 15:34:45 : HDL Language: Verilog
MIG: 15:34:45 : compInfo: true
MIG: 15:34:45 : Vivado Options xc7a200t sbg484 -1
MIG: 15:34:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:34:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:34:45 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 15:34:45 : I am in catch area
MIG: 15:34:45 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:34:53 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:34:53 : Component_Name: design_1_mig_7series_0_0
MIG: 15:34:53 : Moving design_1_mig_7series_0_0 ...
MIG: 15:34:53 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:34:53 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:34:53 : XGUI hdlLanguage: Verilog
MIG: 15:34:53 : xgui vivado_mode: xpg_bd
MIG: 15:34:53 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:34:53 : Reading C:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 15:34:54 : 1
MIG: 15:34:54 : Inside fn mem: DDR3
MIG: 15:34:54 : detect_uiclk: 100000000
MIG: 15:34:54 : cntrl:  memtype: DDR3
MIG: 15:34:54 : 800
MIG: 15:34:54 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:34:54 : 
MIG: 15:34:54 : 1
MIG: 15:34:54 : 100000000
MIG: 15:34:54 : 
MIG: 15:34:54 :  polarity_value: 1
MIG: 15:34:54 : 
MIG: 15:34:54 : 
MIG: 15:34:54 : cntrl:  memtype: DDR3
MIG: 15:34:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 15:34:54 : TRUE
MIG: 15:34:54 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 15:34:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 15:34:54 : 
MIG: 15:34:54 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 15:34:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 15:34:54 : 
MIG: 15:34:54 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 15:34:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 15:34:54 : 
MIG: 15:34:54 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 15:34:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 15:34:54 : 
MIG: 15:34:54 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 15:34:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 15:34:54 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 15:34:54 : 200000000
MIG: 15:34:54 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 15:34:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 15:34:54 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 15:34:54 : 800000000
MIG: 15:34:54 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 15:34:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 15:34:54 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 15:34:54 : 800000000
MIG: 15:34:54 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 15:34:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 15:34:54 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 15:34:54 : 800000000
MIG: 15:34:54 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 15:34:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 15:34:54 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 15:34:54 : 800000000
MIG: 15:34:54 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 15:34:54 : 
MIG: 15:34:54 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:34:54 : 
MIG: 15:34:54 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:34:54 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:34:54 : 
MIG: 15:34:54 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:34:54 : 
MIG: 15:34:54 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:34:54 : 
MIG: 15:34:54 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:34:54 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:34:54 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 15:34:54 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:34:54 : 2
MIG: 15:34:54 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 15:34:54 : 16
MIG: 15:34:54 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 15:34:54 : 2
MIG: 15:34:54 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 15:34:54 : 
MIG: 15:34:54 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 15:34:54 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:34:54 : 
MIG: 15:34:54 :  Valid Param: ECC ==> OFF
MIG: 15:34:54 : 16
MIG: 15:34:54 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 15:34:54 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:34:54 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:34:54 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:34:54 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:34:54 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:34:54 : 
MIG: 15:34:54 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:34:54 : 15
MIG: 15:34:54 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 15:34:54 : 29
MIG: 15:34:54 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 15:34:54 : 0
MIG: 15:34:54 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 15:34:54 : 
MIG: 15:34:54 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:34:54 : 
MIG: 15:34:54 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:34:54 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:34:54 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:34:54 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 15:34:54 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 15:34:54 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 15:34:54 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:34:54 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:34:54 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:34:54 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:34:54 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:34:54 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:34:54 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:34:54 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 15:34:54 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:34:54 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:34:54 : 
MIG: 15:34:54 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:34:54 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:34:54 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:34:54 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 15:34:54 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 15:34:54 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:34:54 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 15:34:54 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 15:34:54 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:34:54 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:34:54 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:34:54 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:34:54 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 15:34:54 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:34:54 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 15:34:54 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 15:34:54 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 15:34:54 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 15:34:54 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 15:34:54 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 15:34:54 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 15:34:54 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 15:34:54 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 15:34:54 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 15:34:54 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:34:54 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 15:34:54 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 15:34:54 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 15:34:54 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:34:54 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 15:34:54 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 15:34:54 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 15:34:54 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:34:54 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:34:54 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:34:54 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:34:54 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:34:54 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:34:54 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:34:54 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:34:54 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:34:54 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:34:54 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 15:34:54 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:34:54 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 15:34:54 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:34:54 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:34:54 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 15:34:54 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 15:34:54 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 15:34:54 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 15:34:54 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 15:34:54 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:34:54 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 15:34:54 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 15:34:54 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:34:54 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 15:34:54 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 15:34:54 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 15:34:54 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 15:34:54 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 15:34:54 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 15:34:54 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:34:54 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:34:54 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:34:54 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:34:54 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:34:54 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:34:54 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:34:54 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:34:54 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:34:54 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:34:54 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:34:54 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:34:54 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:34:54 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:34:54 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:34:54 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:34:54 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:34:54 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:34:54 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:34:54 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:34:54 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 15:34:54 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 15:34:54 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 15:34:54 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:34:54 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 15:34:54 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:34:54 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:34:54 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:34:54 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:34:54 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:34:54 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:34:54 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:34:54 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:34:54 : 4
MIG: 15:34:54 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:34:54 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:34:54 : TRUE
MIG: 15:34:54 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 15:34:54 : 2
MIG: 15:34:54 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 15:34:54 : 536870912
MIG: 15:34:54 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 15:34:54 : 29
MIG: 15:34:54 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 15:34:54 : 
MIG: 15:34:54 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 15:34:54 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:34:54 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:34:54 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:34:54 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:34:54 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:34:54 : 
MIG: 15:34:54 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:34:54 : 
MIG: 15:34:54 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:34:54 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:34:54 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:34:54 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:34:54 : 
MIG: 15:34:54 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:34:54 : 
MIG: 15:34:54 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:34:54 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:34:55 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:34:55 : SINGLE
MIG: 15:34:55 : NOBUF
MIG: 15:34:55 : 
MIG: 15:34:55 : Same Interface
MIG: 15:34:55 : xml_input_file: mig_a.prj
MIG: 15:34:55 : Absolute path of xml_input_file: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:34:55 : In updateAllModelParams
MIG: 15:34:55 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:34:55 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 15:34:55 : ################# RUNNING MIG BATCH ###################
MIG: 15:34:55 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:34:55 : synp_flow:  -- synthesis_mode: Other
MIG: 15:34:55 : outputDirectory: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:34:55 : vivado_mode: xpg_bd
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:55 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 1
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 : isPortInterface: 0
MIG: 15:34:56 :  locked false  
MIG: 15:34:56 : HDL Language: Verilog
MIG: 15:34:56 : compInfo: true
MIG: 15:34:56 : Vivado Options xc7a200t sbg484 -1
MIG: 15:34:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:34:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:34:56 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 15:34:56 : I am in catch area
MIG: 15:34:56 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:35:03 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:35:03 : Component_Name: design_1_mig_7series_0_0
MIG: 15:35:03 : Moving design_1_mig_7series_0_0 ...
MIG: 15:35:03 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:35:03 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:35:03 : XGUI hdlLanguage: Verilog
MIG: 15:35:03 : xgui vivado_mode: xpg_bd
MIG: 15:35:03 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:35:03 : Reading C:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 15:35:05 : 
MIG: 15:35:05 : Inside fn mem: DDR3
MIG: 15:35:05 : detect_uiclk: 100000000
MIG: 15:35:05 : cntrl:  memtype: DDR3
MIG: 15:35:05 : 
MIG: 15:35:05 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:35:05 : 
MIG: 15:35:05 : 
MIG: 15:35:05 : 
MIG: 15:35:05 : 
MIG: 15:35:05 :  polarity_value: 1
MIG: 15:35:05 : 
MIG: 15:35:05 : 
MIG: 15:35:05 : cntrl:  memtype: DDR3
MIG: 15:35:05 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 15:35:05 : 
MIG: 15:35:05 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 15:35:05 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 15:35:05 : 
MIG: 15:35:05 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 15:35:05 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 15:35:05 : 
MIG: 15:35:05 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 15:35:05 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 15:35:05 : 
MIG: 15:35:05 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 15:35:05 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 15:35:05 : 
MIG: 15:35:05 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 15:35:05 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 15:35:05 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 15:35:05 : 
MIG: 15:35:05 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 15:35:05 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 15:35:05 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 15:35:05 : 
MIG: 15:35:05 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 15:35:05 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 15:35:05 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 15:35:05 : 
MIG: 15:35:05 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 15:35:05 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 15:35:05 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 15:35:05 : 
MIG: 15:35:05 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 15:35:05 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 15:35:05 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 15:35:05 : 
MIG: 15:35:05 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:35:05 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:35:05 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:35:05 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 15:35:05 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 15:35:05 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: ECC ==> OFF
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 15:35:05 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:35:05 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:35:05 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:35:05 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:35:05 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:35:05 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:35:05 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:35:05 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 15:35:05 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 15:35:05 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 15:35:05 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:35:05 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:35:05 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:35:05 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:35:05 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:35:05 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:35:05 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:35:05 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 15:35:05 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:35:05 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:35:05 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:35:05 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:35:05 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 15:35:05 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 15:35:05 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:35:05 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 15:35:05 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 15:35:05 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:35:05 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:35:05 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:35:05 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:35:05 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 15:35:05 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:35:05 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 15:35:05 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 15:35:05 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 15:35:05 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 15:35:05 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 15:35:05 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 15:35:05 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 15:35:05 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 15:35:05 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 15:35:05 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 15:35:05 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:35:05 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 15:35:05 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 15:35:05 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 15:35:05 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:35:05 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 15:35:05 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 15:35:05 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 15:35:05 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:35:05 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:35:05 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:35:05 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:35:05 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:35:05 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:35:05 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:35:05 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:35:05 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:35:05 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:35:05 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 15:35:05 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:35:05 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 15:35:05 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:35:05 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:35:05 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 15:35:05 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 15:35:05 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 15:35:05 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 15:35:05 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 15:35:05 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:35:05 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 15:35:05 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 15:35:05 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:35:05 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 15:35:05 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 15:35:05 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 15:35:05 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 15:35:05 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 15:35:05 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 15:35:05 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:35:05 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:35:05 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:35:05 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:35:05 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:35:05 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:35:05 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:35:05 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:35:05 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:35:05 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:35:05 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:35:05 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:35:05 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:35:05 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:35:05 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:35:05 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:35:05 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:35:05 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:35:05 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:35:05 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:35:05 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 15:35:05 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 15:35:05 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 15:35:05 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:35:05 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 15:35:05 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:35:05 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:35:05 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:35:05 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:35:05 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:35:05 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:35:05 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:35:05 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:35:05 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 15:35:05 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:35:05 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:35:05 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:35:05 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:35:05 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:35:05 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:35:05 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:35:05 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:35:05 : 
MIG: 15:35:05 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:35:05 : 
MIG: 15:35:05 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:35:05 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 15:35:05 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 15:35:05 : 
MIG: 15:35:05 : 
MIG: 15:35:05 : 
MIG: 15:35:05 : Same Interface
MIG: 15:35:22 : Running synthesis.xit
MIG: 15:35:22 : ################# RUNNING MIG BATCH ###################
MIG: 15:35:22 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:35:22 : synp_flow:  -- synthesis_mode: Other
MIG: 15:35:22 : outputDirectory: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:35:22 : vivado_mode: xpg_bd
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 1
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 : isPortInterface: 0
MIG: 15:35:22 :  locked false  
MIG: 15:35:22 : HDL Language: Verilog
MIG: 15:35:22 : compInfo: false
MIG: 15:35:22 : Vivado Options xc7a200t sbg484 -1
MIG: 15:35:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:35:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:35:22 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 15:35:22 : I am in catch area
MIG: 15:35:22 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:35:30 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:35:30 : Component_Name: design_1_mig_7series_0_0
MIG: 15:35:30 : Moving design_1_mig_7series_0_0 ...
MIG: 15:35:30 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:35:30 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:35:30 : Running vhdl_synth_rpr.xit
MIG: 15:35:30 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:35:30 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 15:35:30 : ################# RUNNING MIG BATCH ###################
MIG: 15:35:30 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:35:30 : synp_flow:  -- synthesis_mode: Other
MIG: 15:35:30 : outputDirectory: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:35:30 : vivado_mode: xpg_bd
MIG: 15:35:30 : isPortInterface: 0
MIG: 15:35:30 : isPortInterface: 0
MIG: 15:35:30 : isPortInterface: 0
MIG: 15:35:30 : isPortInterface: 0
MIG: 15:35:30 : isPortInterface: 0
MIG: 15:35:30 : isPortInterface: 0
MIG: 15:35:30 : isPortInterface: 0
MIG: 15:35:30 : isPortInterface: 0
MIG: 15:35:30 : isPortInterface: 0
MIG: 15:35:30 : isPortInterface: 0
MIG: 15:35:30 : isPortInterface: 0
MIG: 15:35:30 : isPortInterface: 0
MIG: 15:35:30 : isPortInterface: 0
MIG: 15:35:30 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 1
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 : isPortInterface: 0
MIG: 15:35:31 :  locked false  
MIG: 15:35:31 : HDL Language: Verilog
MIG: 15:35:31 : compInfo: false
MIG: 15:35:31 : Vivado Options xc7a200t sbg484 -1
MIG: 15:35:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:35:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:35:31 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 15:35:31 : I am in catch area
MIG: 15:35:31 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:35:39 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:35:39 : Component_Name: design_1_mig_7series_0_0
MIG: 15:35:39 : Moving design_1_mig_7series_0_0 ...
MIG: 15:35:39 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:35:39 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:35:39 : Running simulation.xit
MIG: 15:35:39 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:35:39 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 15:35:39 : ################# RUNNING MIG BATCH ###################
MIG: 15:35:39 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:35:39 : synp_flow:  -- synthesis_mode: Other
MIG: 15:35:39 : outputDirectory: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:35:39 : vivado_mode: xpg_bd
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 1
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 : isPortInterface: 0
MIG: 15:35:39 :  locked false  
MIG: 15:35:39 : HDL Language: Verilog
MIG: 15:35:39 : compInfo: false
MIG: 15:35:39 : Vivado Options xc7a200t sbg484 -1
MIG: 15:35:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:35:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:35:39 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 15:35:39 : I am in catch area
MIG: 15:35:39 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:35:47 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:35:47 : Component_Name: design_1_mig_7series_0_0
MIG: 15:35:47 : Moving design_1_mig_7series_0_0 ...
MIG: 15:35:47 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:35:47 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:35:47 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:35:47 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:35:47 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 15:35:47 : ################# RUNNING MIG BATCH ###################
MIG: 15:35:47 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:35:47 : synp_flow:  -- synthesis_mode: Other
MIG: 15:35:47 : outputDirectory: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:35:47 : vivado_mode: xpg_bd
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:47 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 1
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 : isPortInterface: 0
MIG: 15:35:48 :  locked false  
MIG: 15:35:48 : HDL Language: Verilog
MIG: 15:35:48 : compInfo: false
MIG: 15:35:48 : Vivado Options xc7a200t sbg484 -1
MIG: 15:35:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:35:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:35:48 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 15:35:48 : I am in catch area
MIG: 15:35:48 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:35:55 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:35:55 : Component_Name: design_1_mig_7series_0_0
MIG: 15:35:55 : Moving design_1_mig_7series_0_0 ...
MIG: 15:35:55 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:35:55 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:35:56 : Running implementation.xit
MIG: 15:35:56 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:35:56 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 15:35:56 : ################# RUNNING MIG BATCH ###################
MIG: 15:35:56 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:35:56 : synp_flow:  -- synthesis_mode: Other
MIG: 15:35:56 : outputDirectory: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:35:56 : vivado_mode: xpg_bd
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 1
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 : isPortInterface: 0
MIG: 15:35:56 :  locked false  
MIG: 15:35:56 : HDL Language: Verilog
MIG: 15:35:56 : compInfo: false
MIG: 15:35:56 : Vivado Options xc7a200t sbg484 -1
MIG: 15:35:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:35:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:35:56 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 15:35:56 : I am in catch area
MIG: 15:35:56 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:36:04 : XML_INPUT_FILE: c:/Users/aholzer/Desktop/nexys-video-dma/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:36:04 : Component_Name: design_1_mig_7series_0_0
MIG: 15:36:04 : Moving design_1_mig_7series_0_0 ...
MIG: 15:36:04 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:36:04 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:34:29 : xml_input_file: board.prj
MIG: 17:34:29 : Absolute path of xml_input_file: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:34:29 : xml_input_file: mig_a.prj
MIG: 17:34:29 : Absolute path of xml_input_file: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:34:29 : xml_input_file: mig_a.prj
MIG: 17:34:29 : Absolute path of xml_input_file: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:34:29 : In updateAllModelParams
MIG: 17:34:29 : ################# RUNNING MIG BATCH ###################
MIG: 17:34:29 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:34:29 : synp_flow:  -- synthesis_mode: Other
MIG: 17:34:29 : outputDirectory: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:34:29 : vivado_mode: xpg_bd
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 1
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 : isPortInterface: 0
MIG: 17:34:29 :  locked false  
MIG: 17:34:29 : HDL Language: Verilog
MIG: 17:34:29 : compInfo: true
MIG: 17:34:29 : Vivado Options xc7a200t sbg484 -1
MIG: 17:34:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:34:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:34:29 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:34:29 : I am in catch area
MIG: 17:34:29 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 17:34:41 : XML_INPUT_FILE: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:34:41 : Component_Name: design_1_mig_7series_0_0
MIG: 17:34:41 : Moving design_1_mig_7series_0_0 ...
MIG: 17:34:41 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:34:41 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:34:41 : XGUI hdlLanguage: Verilog
MIG: 17:34:41 : xgui vivado_mode: xpg_bd
MIG: 17:34:41 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:34:41 : Reading C:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 17:34:42 : 1
MIG: 17:34:42 : Inside fn mem: DDR3
MIG: 17:34:42 : detect_uiclk: 100000000
MIG: 17:34:42 : cntrl:  memtype: DDR3
MIG: 17:34:42 : 800
MIG: 17:34:42 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:34:42 : 
MIG: 17:34:42 : 1
MIG: 17:34:42 : 100000000
MIG: 17:34:42 : 
MIG: 17:34:42 :  polarity_value: 1
MIG: 17:34:42 : 
MIG: 17:34:42 : 
MIG: 17:34:42 : cntrl:  memtype: DDR3
MIG: 17:34:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 17:34:42 : TRUE
MIG: 17:34:42 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 17:34:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 17:34:42 : 
MIG: 17:34:42 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 17:34:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 17:34:42 : 
MIG: 17:34:42 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 17:34:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 17:34:42 : 
MIG: 17:34:42 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 17:34:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 17:34:42 : 
MIG: 17:34:42 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 17:34:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 17:34:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 17:34:42 : 200000000
MIG: 17:34:42 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 17:34:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 17:34:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 17:34:42 : 800000000
MIG: 17:34:42 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 17:34:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 17:34:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 17:34:42 : 800000000
MIG: 17:34:42 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 17:34:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 17:34:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 17:34:42 : 800000000
MIG: 17:34:42 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 17:34:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 17:34:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 17:34:42 : 800000000
MIG: 17:34:42 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 17:34:42 : 
MIG: 17:34:42 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:34:42 : 
MIG: 17:34:42 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:34:42 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:34:42 : 
MIG: 17:34:42 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:34:42 : 
MIG: 17:34:42 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:34:42 : 
MIG: 17:34:42 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:34:42 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:34:42 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 17:34:42 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:34:42 : 2
MIG: 17:34:42 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 17:34:42 : 16
MIG: 17:34:42 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 17:34:42 : 2
MIG: 17:34:42 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 17:34:42 : 
MIG: 17:34:42 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 17:34:42 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:34:42 : 
MIG: 17:34:42 :  Valid Param: ECC ==> OFF
MIG: 17:34:42 : 16
MIG: 17:34:42 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 17:34:42 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:34:42 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:34:42 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:34:42 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:34:42 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:34:42 : 
MIG: 17:34:42 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:34:42 : 15
MIG: 17:34:42 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:34:42 : 29
MIG: 17:34:42 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:34:42 : 0
MIG: 17:34:42 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 17:34:42 : 
MIG: 17:34:42 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:34:42 : 
MIG: 17:34:42 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:34:42 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:34:42 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:34:42 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:34:42 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:34:42 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:34:42 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:34:42 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:34:42 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:34:42 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:34:42 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:34:42 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:34:42 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:34:42 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 17:34:42 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:34:42 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:34:42 : 
MIG: 17:34:42 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:34:42 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:34:42 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:34:42 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 17:34:42 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 17:34:42 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:34:42 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:34:42 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:34:42 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:34:42 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:34:42 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:34:42 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:34:42 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:34:42 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:34:42 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 17:34:42 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 17:34:42 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 17:34:42 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 17:34:42 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 17:34:42 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 17:34:42 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 17:34:42 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 17:34:42 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 17:34:42 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 17:34:42 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:34:42 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 17:34:42 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:34:42 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 17:34:42 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:34:42 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:34:42 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 17:34:42 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 17:34:42 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:34:42 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:34:42 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:34:42 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:34:42 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:34:42 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:34:42 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:34:42 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:34:42 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:34:42 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:34:42 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 17:34:42 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:34:42 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:34:42 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:34:42 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:34:42 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 17:34:42 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 17:34:42 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 17:34:42 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 17:34:42 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 17:34:42 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:34:42 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 17:34:42 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 17:34:42 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:34:42 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 17:34:42 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 17:34:42 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 17:34:42 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 17:34:42 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 17:34:42 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 17:34:42 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:34:42 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:34:42 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:34:42 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:34:42 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:34:42 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:34:42 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:34:42 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:34:42 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:34:42 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:34:42 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:34:42 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:34:42 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:34:42 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:34:42 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:34:42 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:34:42 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:34:42 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:34:42 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:34:42 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:34:42 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:34:42 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 17:34:42 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 17:34:42 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:34:42 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 17:34:42 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:34:42 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:34:42 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:34:42 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:34:42 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:34:42 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:34:42 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:34:42 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:34:42 : 4
MIG: 17:34:42 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:34:42 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:34:42 : TRUE
MIG: 17:34:42 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 17:34:42 : 2
MIG: 17:34:42 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 17:34:42 : 536870912
MIG: 17:34:42 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 17:34:42 : 29
MIG: 17:34:42 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 17:34:42 : 
MIG: 17:34:42 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 17:34:42 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:34:42 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:34:42 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:34:42 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:34:42 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:34:42 : 
MIG: 17:34:42 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:34:42 : 
MIG: 17:34:42 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:34:42 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:34:42 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:34:42 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:34:42 : 
MIG: 17:34:42 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:34:42 : 
MIG: 17:34:42 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:34:42 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:34:42 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:34:42 : SINGLE
MIG: 17:34:42 : NOBUF
MIG: 17:34:42 : 
MIG: 17:34:42 : Same Interface
MIG: 17:34:43 : xml_input_file: mig_a.prj
MIG: 17:34:43 : Absolute path of xml_input_file: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:34:43 : In updateAllModelParams
MIG: 17:34:43 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:34:43 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 17:34:43 : ################# RUNNING MIG BATCH ###################
MIG: 17:34:43 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:34:43 : synp_flow:  -- synthesis_mode: Other
MIG: 17:34:43 : outputDirectory: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:34:43 : vivado_mode: xpg_bd
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:43 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 1
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 : isPortInterface: 0
MIG: 17:34:44 :  locked false  
MIG: 17:34:44 : HDL Language: Verilog
MIG: 17:34:44 : compInfo: true
MIG: 17:34:44 : Vivado Options xc7a200t sbg484 -1
MIG: 17:34:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:34:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:34:44 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:34:44 : I am in catch area
MIG: 17:34:44 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 17:34:52 : XML_INPUT_FILE: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:34:52 : Component_Name: design_1_mig_7series_0_0
MIG: 17:34:52 : Moving design_1_mig_7series_0_0 ...
MIG: 17:34:52 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:34:52 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:34:52 : XGUI hdlLanguage: Verilog
MIG: 17:34:52 : xgui vivado_mode: xpg_bd
MIG: 17:34:52 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:34:52 : Reading C:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 17:34:53 : 
MIG: 17:34:53 : Inside fn mem: DDR3
MIG: 17:34:53 : detect_uiclk: 100000000
MIG: 17:34:53 : cntrl:  memtype: DDR3
MIG: 17:34:53 : 
MIG: 17:34:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:34:53 : 
MIG: 17:34:53 : 
MIG: 17:34:53 : 
MIG: 17:34:53 : 
MIG: 17:34:53 :  polarity_value: 1
MIG: 17:34:53 : 
MIG: 17:34:53 : 
MIG: 17:34:53 : cntrl:  memtype: DDR3
MIG: 17:34:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 17:34:53 : 
MIG: 17:34:53 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 17:34:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 17:34:53 : 
MIG: 17:34:53 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 17:34:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 17:34:53 : 
MIG: 17:34:53 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 17:34:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 17:34:53 : 
MIG: 17:34:53 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 17:34:53 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 17:34:54 : 
MIG: 17:34:54 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 17:34:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 17:34:54 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 17:34:54 : 
MIG: 17:34:54 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 17:34:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 17:34:54 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 17:34:54 : 
MIG: 17:34:54 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 17:34:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 17:34:54 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 17:34:54 : 
MIG: 17:34:54 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 17:34:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 17:34:54 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 17:34:54 : 
MIG: 17:34:54 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 17:34:54 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 17:34:54 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 17:34:54 : 
MIG: 17:34:54 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:34:54 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:34:54 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:34:54 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 17:34:54 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 17:34:54 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: ECC ==> OFF
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 17:34:54 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:34:54 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:34:54 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:34:54 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:34:54 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:34:54 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:34:54 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:34:54 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:34:54 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:34:54 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:34:54 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:34:54 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:34:54 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:34:54 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:34:54 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:34:54 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:34:54 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:34:54 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 17:34:54 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:34:54 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:34:54 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:34:54 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:34:54 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 17:34:54 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 17:34:54 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:34:54 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:34:54 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:34:54 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:34:54 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:34:54 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:34:54 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:34:54 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:34:54 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:34:54 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 17:34:54 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 17:34:54 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 17:34:54 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 17:34:54 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 17:34:54 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 17:34:54 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 17:34:54 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 17:34:54 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 17:34:54 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 17:34:54 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:34:54 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 17:34:54 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:34:54 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 17:34:54 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:34:54 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:34:54 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 17:34:54 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 17:34:54 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:34:54 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:34:54 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:34:54 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:34:54 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:34:54 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:34:54 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:34:54 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:34:54 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:34:54 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:34:54 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 17:34:54 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:34:54 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:34:54 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:34:54 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:34:54 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 17:34:54 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 17:34:54 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 17:34:54 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 17:34:54 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 17:34:54 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:34:54 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 17:34:54 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 17:34:54 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:34:54 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 17:34:54 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 17:34:54 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 17:34:54 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 17:34:54 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 17:34:54 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 17:34:54 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:34:54 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:34:54 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:34:54 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:34:54 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:34:54 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:34:54 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:34:54 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:34:54 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:34:54 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:34:54 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:34:54 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:34:54 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:34:54 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:34:54 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:34:54 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:34:54 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:34:54 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:34:54 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:34:54 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:34:54 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:34:54 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 17:34:54 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 17:34:54 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:34:54 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 17:34:54 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:34:54 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:34:54 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:34:54 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:34:54 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:34:54 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:34:54 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:34:54 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:34:54 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 17:34:54 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:34:54 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:34:54 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:34:54 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:34:54 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:34:54 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:34:54 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:34:54 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:34:54 : 
MIG: 17:34:54 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:34:54 : 
MIG: 17:34:54 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:34:54 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:34:54 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:34:54 : 
MIG: 17:34:54 : 
MIG: 17:34:54 : 
MIG: 17:34:54 : Same Interface
MIG: 17:36:28 : Running synthesis.xit
MIG: 17:36:28 : ################# RUNNING MIG BATCH ###################
MIG: 17:36:28 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:36:28 : synp_flow:  -- synthesis_mode: Other
MIG: 17:36:28 : outputDirectory: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:36:28 : vivado_mode: xpg_bd
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 1
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 : isPortInterface: 0
MIG: 17:36:28 :  locked false  
MIG: 17:36:28 : HDL Language: Verilog
MIG: 17:36:28 : compInfo: false
MIG: 17:36:28 : Vivado Options xc7a200t sbg484 -1
MIG: 17:36:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:36:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:36:28 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:36:28 : I am in catch area
MIG: 17:36:28 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 17:36:37 : XML_INPUT_FILE: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:36:37 : Component_Name: design_1_mig_7series_0_0
MIG: 17:36:37 : Moving design_1_mig_7series_0_0 ...
MIG: 17:36:37 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:36:37 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:36:37 : Running vhdl_synth_rpr.xit
MIG: 17:36:37 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:36:37 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 17:36:37 : ################# RUNNING MIG BATCH ###################
MIG: 17:36:37 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:36:37 : synp_flow:  -- synthesis_mode: Other
MIG: 17:36:37 : outputDirectory: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:36:37 : vivado_mode: xpg_bd
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:37 : isPortInterface: 0
MIG: 17:36:38 : isPortInterface: 0
MIG: 17:36:38 : isPortInterface: 0
MIG: 17:36:38 : isPortInterface: 1
MIG: 17:36:38 : isPortInterface: 0
MIG: 17:36:38 : isPortInterface: 0
MIG: 17:36:38 : isPortInterface: 0
MIG: 17:36:38 : isPortInterface: 0
MIG: 17:36:38 : isPortInterface: 0
MIG: 17:36:38 : isPortInterface: 0
MIG: 17:36:38 : isPortInterface: 0
MIG: 17:36:38 : isPortInterface: 0
MIG: 17:36:38 : isPortInterface: 0
MIG: 17:36:38 :  locked false  
MIG: 17:36:38 : HDL Language: Verilog
MIG: 17:36:38 : compInfo: false
MIG: 17:36:38 : Vivado Options xc7a200t sbg484 -1
MIG: 17:36:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:36:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:36:38 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:36:38 : I am in catch area
MIG: 17:36:38 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 17:36:46 : XML_INPUT_FILE: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:36:46 : Component_Name: design_1_mig_7series_0_0
MIG: 17:36:46 : Moving design_1_mig_7series_0_0 ...
MIG: 17:36:46 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:36:46 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:36:46 : Running simulation.xit
MIG: 17:36:46 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:36:46 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 17:36:46 : ################# RUNNING MIG BATCH ###################
MIG: 17:36:46 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:36:46 : synp_flow:  -- synthesis_mode: Other
MIG: 17:36:46 : outputDirectory: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:36:46 : vivado_mode: xpg_bd
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:46 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 1
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 : isPortInterface: 0
MIG: 17:36:47 :  locked false  
MIG: 17:36:47 : HDL Language: Verilog
MIG: 17:36:47 : compInfo: false
MIG: 17:36:47 : Vivado Options xc7a200t sbg484 -1
MIG: 17:36:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:36:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:36:47 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:36:47 : I am in catch area
MIG: 17:36:47 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 17:36:55 : XML_INPUT_FILE: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:36:55 : Component_Name: design_1_mig_7series_0_0
MIG: 17:36:55 : Moving design_1_mig_7series_0_0 ...
MIG: 17:36:55 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:36:55 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:36:56 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:36:56 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:36:56 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 17:36:56 : ################# RUNNING MIG BATCH ###################
MIG: 17:36:56 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:36:56 : synp_flow:  -- synthesis_mode: Other
MIG: 17:36:56 : outputDirectory: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:36:56 : vivado_mode: xpg_bd
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 1
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 : isPortInterface: 0
MIG: 17:36:56 :  locked false  
MIG: 17:36:56 : HDL Language: Verilog
MIG: 17:36:56 : compInfo: false
MIG: 17:36:56 : Vivado Options xc7a200t sbg484 -1
MIG: 17:36:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:36:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:36:56 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:36:56 : I am in catch area
MIG: 17:36:56 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 17:37:04 : XML_INPUT_FILE: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:37:04 : Component_Name: design_1_mig_7series_0_0
MIG: 17:37:04 : Moving design_1_mig_7series_0_0 ...
MIG: 17:37:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:37:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:37:05 : Running implementation.xit
MIG: 17:37:05 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:37:05 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 17:37:05 : ################# RUNNING MIG BATCH ###################
MIG: 17:37:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:37:05 : synp_flow:  -- synthesis_mode: Other
MIG: 17:37:05 : outputDirectory: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:37:05 : vivado_mode: xpg_bd
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 1
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 : isPortInterface: 0
MIG: 17:37:05 :  locked false  
MIG: 17:37:05 : HDL Language: Verilog
MIG: 17:37:05 : compInfo: false
MIG: 17:37:05 : Vivado Options xc7a200t sbg484 -1
MIG: 17:37:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:37:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:37:05 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:37:05 : I am in catch area
MIG: 17:37:05 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 17:37:13 : XML_INPUT_FILE: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-2016.4-3/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 17:37:13 : Component_Name: design_1_mig_7series_0_0
MIG: 17:37:13 : Moving design_1_mig_7series_0_0 ...
MIG: 17:37:13 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:37:13 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:14:37 : xml_input_file: board.prj
MIG: 22:14:37 : Absolute path of xml_input_file: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:14:37 : xml_input_file: mig_a.prj
MIG: 22:14:37 : Absolute path of xml_input_file: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 22:14:38 : xml_input_file: mig_a.prj
MIG: 22:14:38 : Absolute path of xml_input_file: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 22:14:38 : xml_input_file: mig_a.prj
MIG: 22:14:38 : Absolute path of xml_input_file: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 22:14:38 : In updateAllModelParams
MIG: 22:14:38 : XGUI hdlLanguage: Verilog
MIG: 22:14:38 : xgui vivado_mode: xpg_bd
MIG: 22:14:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:14:38 : Reading C:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 22:14:39 : 
MIG: 22:14:39 : Inside fn mem: DDR3
MIG: 22:14:39 : detect_uiclk: 100000000
MIG: 22:14:39 : cntrl:  memtype: DDR3
MIG: 22:14:39 : 
MIG: 22:14:39 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 22:14:39 : 
MIG: 22:14:39 : 
MIG: 22:14:39 : 
MIG: 22:14:39 : 
MIG: 22:14:39 :  polarity_value: 1
MIG: 22:14:39 : 
MIG: 22:14:39 : 
MIG: 22:14:39 : cntrl:  memtype: DDR3
MIG: 22:14:39 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 22:14:39 : 
MIG: 22:14:39 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 22:14:39 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 22:14:39 : 
MIG: 22:14:39 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 22:14:39 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 22:14:39 : 
MIG: 22:14:39 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 22:14:39 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 22:14:39 : 
MIG: 22:14:39 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 22:14:39 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 22:14:39 : 
MIG: 22:14:39 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 22:14:39 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 22:14:39 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 22:14:39 : 
MIG: 22:14:39 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 22:14:39 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 22:14:39 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 22:14:39 : 
MIG: 22:14:39 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 800000000
MIG: 22:14:39 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 22:14:39 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 22:14:39 : 
MIG: 22:14:39 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 22:14:39 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 22:14:39 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 22:14:39 : 
MIG: 22:14:39 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 22:14:39 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 22:14:39 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 22:14:39 : 
MIG: 22:14:39 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 22:14:39 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 22:14:39 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:14:39 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 22:14:39 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 22:14:39 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: ECC ==> OFF
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 22:14:39 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:14:39 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:14:39 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:14:39 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 22:14:39 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 22:14:39 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 22:14:39 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:14:39 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 22:14:39 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 22:14:39 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 22:14:39 :  Invalid Param: DDR3_AL ==> "0"
MIG: 22:14:39 :  Invalid Param: DDR3_nAL ==> 0
MIG: 22:14:39 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 22:14:39 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 22:14:39 :  Invalid Param: DDR3_CL ==> 6
MIG: 22:14:39 :  Invalid Param: DDR3_CWL ==> 5
MIG: 22:14:39 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 22:14:39 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 22:14:39 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 22:14:39 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 22:14:39 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 22:14:39 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 22:14:39 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 22:14:39 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 22:14:39 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 22:14:39 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 22:14:39 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 22:14:39 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 22:14:39 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 22:14:39 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 22:14:39 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 22:14:39 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 22:14:39 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 22:14:39 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 22:14:39 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 22:14:39 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 22:14:39 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 22:14:39 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 22:14:39 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 22:14:39 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 22:14:39 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 22:14:39 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 22:14:39 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 22:14:39 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 22:14:39 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 22:14:39 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 22:14:39 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 22:14:39 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 22:14:39 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 22:14:39 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 22:14:39 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 22:14:39 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 22:14:39 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 22:14:39 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 22:14:39 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:14:39 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 22:14:39 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:14:39 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:14:39 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:14:39 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:14:39 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:14:39 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 22:14:39 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 22:14:39 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 22:14:39 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 22:14:39 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 22:14:39 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 22:14:39 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 22:14:39 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 22:14:39 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 22:14:39 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 22:14:39 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:14:39 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 22:14:39 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 22:14:39 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 22:14:39 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 22:14:39 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 22:14:39 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 22:14:39 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 22:14:39 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 22:14:39 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 22:14:39 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:14:39 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:14:39 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:14:39 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:14:39 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:14:39 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 22:14:39 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:14:39 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 22:14:39 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 22:14:39 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 22:14:39 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 22:14:39 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:14:39 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 22:14:39 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 22:14:39 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 22:14:39 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 22:14:39 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 22:14:39 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 22:14:39 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 22:14:39 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 22:14:39 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 22:14:39 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 22:14:39 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 22:14:39 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 22:14:39 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 22:14:39 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:14:39 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 22:14:39 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 22:14:39 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 22:14:39 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 22:14:39 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 22:14:39 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:14:39 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 22:14:39 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 22:14:39 : 3
MIG: 22:14:39 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 22:14:39 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 22:14:39 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 22:14:39 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 22:14:39 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:14:39 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:14:39 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:14:39 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:14:39 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:14:39 : 
MIG: 22:14:39 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 22:14:39 : 
MIG: 22:14:39 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:14:39 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 22:14:39 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 22:14:39 : 
MIG: 22:14:39 : 
MIG: 22:14:39 : 
MIG: 22:14:39 : Same Interface
MIG: 22:14:39 : xml_input_file: mig_a.prj
MIG: 22:14:39 : Absolute path of xml_input_file: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:22:08 : Running synthesis.xit
MIG: 13:22:08 : ################# RUNNING MIG BATCH ###################
MIG: 13:22:08 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:22:08 : synp_flow:  -- synthesis_mode: Other
MIG: 13:22:08 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:22:08 : vivado_mode: xpg_bd
MIG: 13:22:08 : isPortInterface: 0
MIG: 13:22:08 : isPortInterface: 0
MIG: 13:22:08 : isPortInterface: 0
MIG: 13:22:08 : isPortInterface: 0
MIG: 13:22:08 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 1
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 : isPortInterface: 0
MIG: 13:22:09 :  locked false  
MIG: 13:22:09 : HDL Language: Verilog
MIG: 13:22:09 : compInfo: false
MIG: 13:22:09 : Vivado Options xc7a200t sbg484 -1
MIG: 13:22:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:22:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:22:09 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 13:22:09 : I am in catch area
MIG: 13:22:09 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:22:18 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:22:18 : Component_Name: design_1_mig_7series_0_0
MIG: 13:22:18 : Moving design_1_mig_7series_0_0 ...
MIG: 13:22:18 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:22:18 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:22:18 : Running vhdl_synth_rpr.xit
MIG: 13:22:18 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:22:18 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 13:22:18 : ################# RUNNING MIG BATCH ###################
MIG: 13:22:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:22:18 : synp_flow:  -- synthesis_mode: Other
MIG: 13:22:18 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:22:18 : vivado_mode: xpg_bd
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 1
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 : isPortInterface: 0
MIG: 13:22:18 :  locked false  
MIG: 13:22:18 : HDL Language: Verilog
MIG: 13:22:18 : compInfo: false
MIG: 13:22:18 : Vivado Options xc7a200t sbg484 -1
MIG: 13:22:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:22:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:22:18 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 13:22:18 : I am in catch area
MIG: 13:22:18 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:22:26 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:22:26 : Component_Name: design_1_mig_7series_0_0
MIG: 13:22:26 : Moving design_1_mig_7series_0_0 ...
MIG: 13:22:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:22:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:22:27 : Running simulation.xit
MIG: 13:22:27 : ################# RUNNING MIG BATCH ###################
MIG: 13:22:27 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:22:27 : synp_flow:  -- synthesis_mode: Other
MIG: 13:22:27 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:22:27 : vivado_mode: xpg_bd
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 1
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 : isPortInterface: 0
MIG: 13:22:27 :  locked false  
MIG: 13:22:27 : HDL Language: Verilog
MIG: 13:22:27 : compInfo: false
MIG: 13:22:27 : Vivado Options xc7a200t sbg484 -1
MIG: 13:22:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:22:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:22:27 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 13:22:27 : I am in catch area
MIG: 13:22:27 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:22:35 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:22:35 : Component_Name: design_1_mig_7series_0_0
MIG: 13:22:35 : Moving design_1_mig_7series_0_0 ...
MIG: 13:22:35 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:22:35 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:22:35 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:22:35 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:22:35 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 13:22:35 : ################# RUNNING MIG BATCH ###################
MIG: 13:22:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:22:35 : synp_flow:  -- synthesis_mode: Other
MIG: 13:22:35 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:22:35 : vivado_mode: xpg_bd
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 1
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 : isPortInterface: 0
MIG: 13:22:35 :  locked false  
MIG: 13:22:35 : HDL Language: Verilog
MIG: 13:22:35 : compInfo: false
MIG: 13:22:35 : Vivado Options xc7a200t sbg484 -1
MIG: 13:22:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:22:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:22:35 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 13:22:35 : I am in catch area
MIG: 13:22:35 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:22:43 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:22:43 : Component_Name: design_1_mig_7series_0_0
MIG: 13:22:43 : Moving design_1_mig_7series_0_0 ...
MIG: 13:22:43 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:22:43 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:22:44 : Running implementation.xit
MIG: 13:22:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:22:44 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 13:22:44 : ################# RUNNING MIG BATCH ###################
MIG: 13:22:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:22:44 : synp_flow:  -- synthesis_mode: Other
MIG: 13:22:44 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:22:44 : vivado_mode: xpg_bd
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 1
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 : isPortInterface: 0
MIG: 13:22:44 :  locked false  
MIG: 13:22:44 : HDL Language: Verilog
MIG: 13:22:44 : compInfo: false
MIG: 13:22:44 : Vivado Options xc7a200t sbg484 -1
MIG: 13:22:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:22:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:22:44 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 13:22:44 : I am in catch area
MIG: 13:22:44 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:22:52 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 13:22:52 : Component_Name: design_1_mig_7series_0_0
MIG: 13:22:52 : Moving design_1_mig_7series_0_0 ...
MIG: 13:22:52 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:22:52 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:09:10 : Running synthesis.xit
MIG: 14:09:10 : ################# RUNNING MIG BATCH ###################
MIG: 14:09:10 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:09:10 : synp_flow:  -- synthesis_mode: Other
MIG: 14:09:10 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:09:10 : vivado_mode: xpg_bd
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 1
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 : isPortInterface: 0
MIG: 14:09:10 :  locked false  
MIG: 14:09:10 : HDL Language: Verilog
MIG: 14:09:10 : compInfo: false
MIG: 14:09:10 : Vivado Options xc7a200t sbg484 -1
MIG: 14:09:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:09:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:09:10 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 14:09:10 : I am in catch area
MIG: 14:09:10 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:09:19 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:09:19 : Component_Name: design_1_mig_7series_0_0
MIG: 14:09:19 : Moving design_1_mig_7series_0_0 ...
MIG: 14:09:19 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:09:19 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:09:19 : Running vhdl_synth_rpr.xit
MIG: 14:09:20 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:09:20 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 14:09:20 : ################# RUNNING MIG BATCH ###################
MIG: 14:09:20 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:09:20 : synp_flow:  -- synthesis_mode: Other
MIG: 14:09:20 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:09:20 : vivado_mode: xpg_bd
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 1
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 : isPortInterface: 0
MIG: 14:09:20 :  locked false  
MIG: 14:09:20 : HDL Language: Verilog
MIG: 14:09:20 : compInfo: false
MIG: 14:09:20 : Vivado Options xc7a200t sbg484 -1
MIG: 14:09:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:09:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:09:20 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 14:09:20 : I am in catch area
MIG: 14:09:20 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:09:29 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:09:29 : Component_Name: design_1_mig_7series_0_0
MIG: 14:09:29 : Moving design_1_mig_7series_0_0 ...
MIG: 14:09:29 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:09:29 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:09:29 : Running simulation.xit
MIG: 14:09:29 : ################# RUNNING MIG BATCH ###################
MIG: 14:09:29 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:09:29 : synp_flow:  -- synthesis_mode: Other
MIG: 14:09:29 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:09:29 : vivado_mode: xpg_bd
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 1
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 : isPortInterface: 0
MIG: 14:09:29 :  locked false  
MIG: 14:09:29 : HDL Language: Verilog
MIG: 14:09:29 : compInfo: false
MIG: 14:09:29 : Vivado Options xc7a200t sbg484 -1
MIG: 14:09:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:09:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:09:29 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 14:09:29 : I am in catch area
MIG: 14:09:29 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:09:38 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:09:38 : Component_Name: design_1_mig_7series_0_0
MIG: 14:09:38 : Moving design_1_mig_7series_0_0 ...
MIG: 14:09:38 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:09:38 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:09:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:09:38 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:09:38 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 14:09:38 : ################# RUNNING MIG BATCH ###################
MIG: 14:09:38 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:09:38 : synp_flow:  -- synthesis_mode: Other
MIG: 14:09:38 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:09:38 : vivado_mode: xpg_bd
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 1
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 : isPortInterface: 0
MIG: 14:09:38 :  locked false  
MIG: 14:09:38 : HDL Language: Verilog
MIG: 14:09:38 : compInfo: false
MIG: 14:09:38 : Vivado Options xc7a200t sbg484 -1
MIG: 14:09:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:09:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:09:38 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 14:09:38 : I am in catch area
MIG: 14:09:38 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:09:47 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:09:47 : Component_Name: design_1_mig_7series_0_0
MIG: 14:09:47 : Moving design_1_mig_7series_0_0 ...
MIG: 14:09:47 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:09:47 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:09:47 : Running implementation.xit
MIG: 14:09:47 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:09:47 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 14:09:47 : ################# RUNNING MIG BATCH ###################
MIG: 14:09:47 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:09:47 : synp_flow:  -- synthesis_mode: Other
MIG: 14:09:47 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:09:47 : vivado_mode: xpg_bd
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 1
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 : isPortInterface: 0
MIG: 14:09:47 :  locked false  
MIG: 14:09:47 : HDL Language: Verilog
MIG: 14:09:48 : compInfo: false
MIG: 14:09:48 : Vivado Options xc7a200t sbg484 -1
MIG: 14:09:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:09:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:09:48 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 14:09:48 : I am in catch area
MIG: 14:09:48 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:09:56 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 14:09:56 : Component_Name: design_1_mig_7series_0_0
MIG: 14:09:56 : Moving design_1_mig_7series_0_0 ...
MIG: 14:09:56 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:09:56 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:38:40 : Running synthesis.xit
MIG: 15:38:40 : ################# RUNNING MIG BATCH ###################
MIG: 15:38:40 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:38:40 : synp_flow:  -- synthesis_mode: Other
MIG: 15:38:40 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:38:40 : vivado_mode: xpg_bd
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 1
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 : isPortInterface: 0
MIG: 15:38:40 :  locked false  
MIG: 15:38:40 : HDL Language: Verilog
MIG: 15:38:40 : compInfo: false
MIG: 15:38:40 : Vivado Options xc7a200t sbg484 -1
MIG: 15:38:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:38:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:38:40 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:38:40 : I am in catch area
MIG: 15:38:40 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:38:49 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:38:49 : Component_Name: design_1_mig_7series_0_0
MIG: 15:38:49 : Moving design_1_mig_7series_0_0 ...
MIG: 15:38:49 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:38:49 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:38:49 : Running vhdl_synth_rpr.xit
MIG: 15:38:49 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:38:49 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 15:38:49 : ################# RUNNING MIG BATCH ###################
MIG: 15:38:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:38:49 : synp_flow:  -- synthesis_mode: Other
MIG: 15:38:49 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:38:49 : vivado_mode: xpg_bd
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 1
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 : isPortInterface: 0
MIG: 15:38:49 :  locked false  
MIG: 15:38:49 : HDL Language: Verilog
MIG: 15:38:49 : compInfo: false
MIG: 15:38:49 : Vivado Options xc7a200t sbg484 -1
MIG: 15:38:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:38:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:38:49 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:38:49 : I am in catch area
MIG: 15:38:49 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:38:58 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:38:58 : Component_Name: design_1_mig_7series_0_0
MIG: 15:38:58 : Moving design_1_mig_7series_0_0 ...
MIG: 15:38:58 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:38:59 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:38:59 : Running simulation.xit
MIG: 15:38:59 : ################# RUNNING MIG BATCH ###################
MIG: 15:38:59 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:38:59 : synp_flow:  -- synthesis_mode: Other
MIG: 15:38:59 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:38:59 : vivado_mode: xpg_bd
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 1
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 : isPortInterface: 0
MIG: 15:38:59 :  locked false  
MIG: 15:38:59 : HDL Language: Verilog
MIG: 15:38:59 : compInfo: false
MIG: 15:38:59 : Vivado Options xc7a200t sbg484 -1
MIG: 15:38:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:38:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:38:59 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:38:59 : I am in catch area
MIG: 15:38:59 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:39:08 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:39:08 : Component_Name: design_1_mig_7series_0_0
MIG: 15:39:08 : Moving design_1_mig_7series_0_0 ...
MIG: 15:39:08 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:39:08 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:39:08 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:39:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:39:08 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 15:39:08 : ################# RUNNING MIG BATCH ###################
MIG: 15:39:08 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:39:08 : synp_flow:  -- synthesis_mode: Other
MIG: 15:39:08 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:39:08 : vivado_mode: xpg_bd
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 1
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 : isPortInterface: 0
MIG: 15:39:08 :  locked false  
MIG: 15:39:08 : HDL Language: Verilog
MIG: 15:39:08 : compInfo: false
MIG: 15:39:08 : Vivado Options xc7a200t sbg484 -1
MIG: 15:39:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:39:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:39:08 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:39:08 : I am in catch area
MIG: 15:39:08 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:39:17 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:39:17 : Component_Name: design_1_mig_7series_0_0
MIG: 15:39:17 : Moving design_1_mig_7series_0_0 ...
MIG: 15:39:17 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:39:17 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:39:17 : Running implementation.xit
MIG: 15:39:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:39:17 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 15:39:17 : ################# RUNNING MIG BATCH ###################
MIG: 15:39:17 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:39:17 : synp_flow:  -- synthesis_mode: Other
MIG: 15:39:17 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:39:17 : vivado_mode: xpg_bd
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:17 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 1
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 : isPortInterface: 0
MIG: 15:39:18 :  locked false  
MIG: 15:39:18 : HDL Language: Verilog
MIG: 15:39:18 : compInfo: false
MIG: 15:39:18 : Vivado Options xc7a200t sbg484 -1
MIG: 15:39:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:39:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:39:18 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 15:39:18 : I am in catch area
MIG: 15:39:18 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:39:26 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 15:39:26 : Component_Name: design_1_mig_7series_0_0
MIG: 15:39:26 : Moving design_1_mig_7series_0_0 ...
MIG: 15:39:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:39:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:32:40 : Running synthesis.xit
MIG: 16:32:40 : ################# RUNNING MIG BATCH ###################
MIG: 16:32:40 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:32:40 : synp_flow:  -- synthesis_mode: Other
MIG: 16:32:40 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:32:40 : vivado_mode: xpg_bd
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 1
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 : isPortInterface: 0
MIG: 16:32:40 :  locked false  
MIG: 16:32:40 : HDL Language: Verilog
MIG: 16:32:40 : compInfo: false
MIG: 16:32:40 : Vivado Options xc7a200t sbg484 -1
MIG: 16:32:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:32:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:32:40 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:32:40 : I am in catch area
MIG: 16:32:40 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:32:49 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:32:49 : Component_Name: design_1_mig_7series_0_0
MIG: 16:32:49 : Moving design_1_mig_7series_0_0 ...
MIG: 16:32:49 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:32:49 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:32:49 : Running vhdl_synth_rpr.xit
MIG: 16:32:49 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:32:49 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 16:32:49 : ################# RUNNING MIG BATCH ###################
MIG: 16:32:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:32:49 : synp_flow:  -- synthesis_mode: Other
MIG: 16:32:49 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:32:49 : vivado_mode: xpg_bd
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:49 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 1
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 : isPortInterface: 0
MIG: 16:32:50 :  locked false  
MIG: 16:32:50 : HDL Language: Verilog
MIG: 16:32:50 : compInfo: false
MIG: 16:32:50 : Vivado Options xc7a200t sbg484 -1
MIG: 16:32:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:32:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:32:50 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:32:50 : I am in catch area
MIG: 16:32:50 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:32:59 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:32:59 : Component_Name: design_1_mig_7series_0_0
MIG: 16:32:59 : Moving design_1_mig_7series_0_0 ...
MIG: 16:32:59 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:32:59 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:32:59 : Running simulation.xit
MIG: 16:32:59 : ################# RUNNING MIG BATCH ###################
MIG: 16:32:59 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:32:59 : synp_flow:  -- synthesis_mode: Other
MIG: 16:32:59 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:32:59 : vivado_mode: xpg_bd
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 1
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 : isPortInterface: 0
MIG: 16:32:59 :  locked false  
MIG: 16:32:59 : HDL Language: Verilog
MIG: 16:32:59 : compInfo: false
MIG: 16:32:59 : Vivado Options xc7a200t sbg484 -1
MIG: 16:32:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:32:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:32:59 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:32:59 : I am in catch area
MIG: 16:32:59 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:33:07 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:33:07 : Component_Name: design_1_mig_7series_0_0
MIG: 16:33:07 : Moving design_1_mig_7series_0_0 ...
MIG: 16:33:07 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:33:08 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:33:08 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:33:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:33:08 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 16:33:08 : ################# RUNNING MIG BATCH ###################
MIG: 16:33:08 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:33:08 : synp_flow:  -- synthesis_mode: Other
MIG: 16:33:08 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:33:08 : vivado_mode: xpg_bd
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 1
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 : isPortInterface: 0
MIG: 16:33:08 :  locked false  
MIG: 16:33:08 : HDL Language: Verilog
MIG: 16:33:08 : compInfo: false
MIG: 16:33:08 : Vivado Options xc7a200t sbg484 -1
MIG: 16:33:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:33:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:33:08 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:33:08 : I am in catch area
MIG: 16:33:08 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:33:16 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:33:16 : Component_Name: design_1_mig_7series_0_0
MIG: 16:33:16 : Moving design_1_mig_7series_0_0 ...
MIG: 16:33:16 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:33:16 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:33:17 : Running implementation.xit
MIG: 16:33:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:33:17 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 16:33:17 : ################# RUNNING MIG BATCH ###################
MIG: 16:33:17 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:33:17 : synp_flow:  -- synthesis_mode: Other
MIG: 16:33:17 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:33:17 : vivado_mode: xpg_bd
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 1
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 : isPortInterface: 0
MIG: 16:33:17 :  locked false  
MIG: 16:33:17 : HDL Language: Verilog
MIG: 16:33:17 : compInfo: false
MIG: 16:33:17 : Vivado Options xc7a200t sbg484 -1
MIG: 16:33:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:33:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:33:17 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:33:17 : I am in catch area
MIG: 16:33:17 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:33:25 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:33:25 : Component_Name: design_1_mig_7series_0_0
MIG: 16:33:25 : Moving design_1_mig_7series_0_0 ...
MIG: 16:33:25 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:33:25 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:52:40 : Running synthesis.xit
MIG: 16:52:40 : ################# RUNNING MIG BATCH ###################
MIG: 16:52:40 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:52:40 : synp_flow:  -- synthesis_mode: Other
MIG: 16:52:40 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:52:40 : vivado_mode: xpg_bd
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 1
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 : isPortInterface: 0
MIG: 16:52:40 :  locked false  
MIG: 16:52:40 : HDL Language: Verilog
MIG: 16:52:40 : compInfo: false
MIG: 16:52:40 : Vivado Options xc7a200t sbg484 -1
MIG: 16:52:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:52:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:52:40 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:52:40 : I am in catch area
MIG: 16:52:40 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:52:49 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:52:49 : Component_Name: design_1_mig_7series_0_0
MIG: 16:52:49 : Moving design_1_mig_7series_0_0 ...
MIG: 16:52:49 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:52:49 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:52:49 : Running vhdl_synth_rpr.xit
MIG: 16:52:49 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:52:49 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 16:52:49 : ################# RUNNING MIG BATCH ###################
MIG: 16:52:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:52:49 : synp_flow:  -- synthesis_mode: Other
MIG: 16:52:49 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:52:49 : vivado_mode: xpg_bd
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 1
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 : isPortInterface: 0
MIG: 16:52:49 :  locked false  
MIG: 16:52:49 : HDL Language: Verilog
MIG: 16:52:49 : compInfo: false
MIG: 16:52:49 : Vivado Options xc7a200t sbg484 -1
MIG: 16:52:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:52:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:52:49 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:52:49 : I am in catch area
MIG: 16:52:49 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:52:58 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:52:58 : Component_Name: design_1_mig_7series_0_0
MIG: 16:52:58 : Moving design_1_mig_7series_0_0 ...
MIG: 16:54:30 : Running synthesis.xit
MIG: 16:54:30 : ################# RUNNING MIG BATCH ###################
MIG: 16:54:30 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:54:30 : synp_flow:  -- synthesis_mode: Other
MIG: 16:54:30 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:54:30 : vivado_mode: xpg_bd
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 1
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 : isPortInterface: 0
MIG: 16:54:30 :  locked false  
MIG: 16:54:30 : HDL Language: Verilog
MIG: 16:54:30 : compInfo: false
MIG: 16:54:30 : Vivado Options xc7a200t sbg484 -1
MIG: 16:54:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:54:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:54:30 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:54:30 : I am in catch area
MIG: 16:54:30 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:54:39 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:54:39 : Component_Name: design_1_mig_7series_0_0
MIG: 16:54:39 : Moving design_1_mig_7series_0_0 ...
MIG: 16:54:39 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:54:39 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:54:39 : Running vhdl_synth_rpr.xit
MIG: 16:54:39 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:54:39 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 16:54:39 : ################# RUNNING MIG BATCH ###################
MIG: 16:54:39 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:54:39 : synp_flow:  -- synthesis_mode: Other
MIG: 16:54:39 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:54:39 : vivado_mode: xpg_bd
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 1
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 : isPortInterface: 0
MIG: 16:54:39 :  locked false  
MIG: 16:54:39 : HDL Language: Verilog
MIG: 16:54:39 : compInfo: false
MIG: 16:54:39 : Vivado Options xc7a200t sbg484 -1
MIG: 16:54:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:54:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:54:39 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:54:39 : I am in catch area
MIG: 16:54:39 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:54:48 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:54:48 : Component_Name: design_1_mig_7series_0_0
MIG: 16:54:48 : Moving design_1_mig_7series_0_0 ...
MIG: 16:54:49 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:54:49 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:54:49 : Running simulation.xit
MIG: 16:54:49 : ################# RUNNING MIG BATCH ###################
MIG: 16:54:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:54:49 : synp_flow:  -- synthesis_mode: Other
MIG: 16:54:49 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:54:49 : vivado_mode: xpg_bd
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 1
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 : isPortInterface: 0
MIG: 16:54:49 :  locked false  
MIG: 16:54:49 : HDL Language: Verilog
MIG: 16:54:49 : compInfo: false
MIG: 16:54:49 : Vivado Options xc7a200t sbg484 -1
MIG: 16:54:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:54:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:54:49 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:54:49 : I am in catch area
MIG: 16:54:49 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:54:58 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:54:58 : Component_Name: design_1_mig_7series_0_0
MIG: 16:54:58 : Moving design_1_mig_7series_0_0 ...
MIG: 16:54:58 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:54:58 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:54:58 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:54:58 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:54:58 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 16:54:58 : ################# RUNNING MIG BATCH ###################
MIG: 16:54:58 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:54:58 : synp_flow:  -- synthesis_mode: Other
MIG: 16:54:58 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:54:58 : vivado_mode: xpg_bd
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 1
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 : isPortInterface: 0
MIG: 16:54:58 :  locked false  
MIG: 16:54:58 : HDL Language: Verilog
MIG: 16:54:58 : compInfo: false
MIG: 16:54:58 : Vivado Options xc7a200t sbg484 -1
MIG: 16:54:58 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:54:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:54:58 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:54:58 : I am in catch area
MIG: 16:54:58 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:55:07 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:55:07 : Component_Name: design_1_mig_7series_0_0
MIG: 16:55:07 : Moving design_1_mig_7series_0_0 ...
MIG: 16:55:07 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:55:07 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:55:07 : Running implementation.xit
MIG: 16:55:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:55:07 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 16:55:07 : ################# RUNNING MIG BATCH ###################
MIG: 16:55:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:55:07 : synp_flow:  -- synthesis_mode: Other
MIG: 16:55:07 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:55:07 : vivado_mode: xpg_bd
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 1
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 : isPortInterface: 0
MIG: 16:55:07 :  locked false  
MIG: 16:55:07 : HDL Language: Verilog
MIG: 16:55:07 : compInfo: false
MIG: 16:55:07 : Vivado Options xc7a200t sbg484 -1
MIG: 16:55:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:55:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:55:07 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:55:07 : I am in catch area
MIG: 16:55:07 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:55:17 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:55:17 : Component_Name: design_1_mig_7series_0_0
MIG: 16:55:17 : Moving design_1_mig_7series_0_0 ...
MIG: 16:55:17 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:55:17 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:58:24 : Running synthesis.xit
MIG: 16:58:25 : ################# RUNNING MIG BATCH ###################
MIG: 16:58:25 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:58:25 : synp_flow:  -- synthesis_mode: Other
MIG: 16:58:25 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:58:25 : vivado_mode: xpg_bd
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 1
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 : isPortInterface: 0
MIG: 16:58:25 :  locked false  
MIG: 16:58:25 : HDL Language: Verilog
MIG: 16:58:25 : compInfo: false
MIG: 16:58:25 : Vivado Options xc7a200t sbg484 -1
MIG: 16:58:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:58:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:58:25 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:58:25 : I am in catch area
MIG: 16:58:25 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:58:33 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:58:33 : Component_Name: design_1_mig_7series_0_0
MIG: 16:58:33 : Moving design_1_mig_7series_0_0 ...
MIG: 16:58:33 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:58:33 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:58:34 : Running vhdl_synth_rpr.xit
MIG: 16:58:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:58:34 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 16:58:34 : ################# RUNNING MIG BATCH ###################
MIG: 16:58:34 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:58:34 : synp_flow:  -- synthesis_mode: Other
MIG: 16:58:34 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:58:34 : vivado_mode: xpg_bd
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 1
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 : isPortInterface: 0
MIG: 16:58:34 :  locked false  
MIG: 16:58:34 : HDL Language: Verilog
MIG: 16:58:34 : compInfo: false
MIG: 16:58:34 : Vivado Options xc7a200t sbg484 -1
MIG: 16:58:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:58:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:58:34 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:58:34 : I am in catch area
MIG: 16:58:34 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:58:43 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:58:43 : Component_Name: design_1_mig_7series_0_0
MIG: 16:58:43 : Moving design_1_mig_7series_0_0 ...
MIG: 16:58:43 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:58:43 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:58:43 : Running simulation.xit
MIG: 16:58:43 : ################# RUNNING MIG BATCH ###################
MIG: 16:58:43 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:58:43 : synp_flow:  -- synthesis_mode: Other
MIG: 16:58:43 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:58:43 : vivado_mode: xpg_bd
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 1
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 : isPortInterface: 0
MIG: 16:58:43 :  locked false  
MIG: 16:58:43 : HDL Language: Verilog
MIG: 16:58:43 : compInfo: false
MIG: 16:58:43 : Vivado Options xc7a200t sbg484 -1
MIG: 16:58:43 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:58:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:58:43 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:58:43 : I am in catch area
MIG: 16:58:43 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:58:52 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:58:52 : Component_Name: design_1_mig_7series_0_0
MIG: 16:58:52 : Moving design_1_mig_7series_0_0 ...
MIG: 16:58:52 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:58:52 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:58:52 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:58:52 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:58:52 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 16:58:52 : ################# RUNNING MIG BATCH ###################
MIG: 16:58:52 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:58:52 : synp_flow:  -- synthesis_mode: Other
MIG: 16:58:52 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:58:52 : vivado_mode: xpg_bd
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 1
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 : isPortInterface: 0
MIG: 16:58:52 :  locked false  
MIG: 16:58:52 : HDL Language: Verilog
MIG: 16:58:52 : compInfo: false
MIG: 16:58:52 : Vivado Options xc7a200t sbg484 -1
MIG: 16:58:52 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:58:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:58:52 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:58:52 : I am in catch area
MIG: 16:58:52 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:59:01 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:59:01 : Component_Name: design_1_mig_7series_0_0
MIG: 16:59:01 : Moving design_1_mig_7series_0_0 ...
MIG: 16:59:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:59:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:59:01 : Running implementation.xit
MIG: 16:59:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:59:01 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 16:59:01 : ################# RUNNING MIG BATCH ###################
MIG: 16:59:01 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:59:01 : synp_flow:  -- synthesis_mode: Other
MIG: 16:59:01 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:59:01 : vivado_mode: xpg_bd
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 1
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 : isPortInterface: 0
MIG: 16:59:01 :  locked false  
MIG: 16:59:01 : HDL Language: Verilog
MIG: 16:59:01 : compInfo: false
MIG: 16:59:01 : Vivado Options xc7a200t sbg484 -1
MIG: 16:59:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:59:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:59:01 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:59:01 : I am in catch area
MIG: 16:59:01 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:59:10 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 16:59:10 : Component_Name: design_1_mig_7series_0_0
MIG: 16:59:10 : Moving design_1_mig_7series_0_0 ...
MIG: 16:59:10 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:59:10 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:39:07 : Running synthesis.xit
MIG: 18:39:07 : ################# RUNNING MIG BATCH ###################
MIG: 18:39:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:39:07 : synp_flow:  -- synthesis_mode: Other
MIG: 18:39:07 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:39:07 : vivado_mode: xpg_bd
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:07 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 1
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 : isPortInterface: 0
MIG: 18:39:08 :  locked false  
MIG: 18:39:08 : HDL Language: Verilog
MIG: 18:39:08 : compInfo: false
MIG: 18:39:08 : Vivado Options xc7a200t sbg484 -1
MIG: 18:39:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:39:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:39:08 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:39:08 : I am in catch area
MIG: 18:39:08 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:39:20 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:39:20 : Component_Name: design_1_mig_7series_0_0
MIG: 18:39:20 : Moving design_1_mig_7series_0_0 ...
MIG: 18:39:20 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:39:20 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:39:21 : Running vhdl_synth_rpr.xit
MIG: 18:39:21 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:39:21 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 18:39:21 : ################# RUNNING MIG BATCH ###################
MIG: 18:39:21 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:39:21 : synp_flow:  -- synthesis_mode: Other
MIG: 18:39:21 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:39:21 : vivado_mode: xpg_bd
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:21 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 1
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 : isPortInterface: 0
MIG: 18:39:22 :  locked false  
MIG: 18:39:22 : HDL Language: Verilog
MIG: 18:39:22 : compInfo: false
MIG: 18:39:22 : Vivado Options xc7a200t sbg484 -1
MIG: 18:39:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:39:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:39:22 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:39:22 : I am in catch area
MIG: 18:39:22 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:39:32 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:39:32 : Component_Name: design_1_mig_7series_0_0
MIG: 18:39:32 : Moving design_1_mig_7series_0_0 ...
MIG: 18:39:32 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:39:32 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:39:32 : Running simulation.xit
MIG: 18:39:32 : ################# RUNNING MIG BATCH ###################
MIG: 18:39:32 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:39:32 : synp_flow:  -- synthesis_mode: Other
MIG: 18:39:32 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:39:33 : vivado_mode: xpg_bd
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 1
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 : isPortInterface: 0
MIG: 18:39:33 :  locked false  
MIG: 18:39:33 : HDL Language: Verilog
MIG: 18:39:33 : compInfo: false
MIG: 18:39:33 : Vivado Options xc7a200t sbg484 -1
MIG: 18:39:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:39:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:39:33 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:39:33 : I am in catch area
MIG: 18:39:33 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:39:44 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:39:44 : Component_Name: design_1_mig_7series_0_0
MIG: 18:39:44 : Moving design_1_mig_7series_0_0 ...
MIG: 18:39:44 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:39:44 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:39:44 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:39:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:39:44 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 18:39:44 : ################# RUNNING MIG BATCH ###################
MIG: 18:39:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:39:44 : synp_flow:  -- synthesis_mode: Other
MIG: 18:39:44 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:39:44 : vivado_mode: xpg_bd
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:44 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 1
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 : isPortInterface: 0
MIG: 18:39:45 :  locked false  
MIG: 18:39:45 : HDL Language: Verilog
MIG: 18:39:45 : compInfo: false
MIG: 18:39:45 : Vivado Options xc7a200t sbg484 -1
MIG: 18:39:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:39:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:39:45 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:39:45 : I am in catch area
MIG: 18:39:45 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:39:55 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:39:55 : Component_Name: design_1_mig_7series_0_0
MIG: 18:39:55 : Moving design_1_mig_7series_0_0 ...
MIG: 18:39:55 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:39:55 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:39:56 : Running implementation.xit
MIG: 18:39:56 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:39:56 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 18:39:56 : ################# RUNNING MIG BATCH ###################
MIG: 18:39:56 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:39:56 : synp_flow:  -- synthesis_mode: Other
MIG: 18:39:56 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:39:56 : vivado_mode: xpg_bd
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 1
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 : isPortInterface: 0
MIG: 18:39:56 :  locked false  
MIG: 18:39:56 : HDL Language: Verilog
MIG: 18:39:57 : compInfo: false
MIG: 18:39:57 : Vivado Options xc7a200t sbg484 -1
MIG: 18:39:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:39:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:39:57 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:39:57 : I am in catch area
MIG: 18:39:57 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:40:07 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:40:07 : Component_Name: design_1_mig_7series_0_0
MIG: 18:40:07 : Moving design_1_mig_7series_0_0 ...
MIG: 18:40:07 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:40:07 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:16:36 : Running synthesis.xit
MIG: 19:16:36 : ################# RUNNING MIG BATCH ###################
MIG: 19:16:36 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:16:36 : synp_flow:  -- synthesis_mode: Other
MIG: 19:16:36 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:16:36 : vivado_mode: xpg_bd
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:36 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 1
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 : isPortInterface: 0
MIG: 19:16:37 :  locked false  
MIG: 19:16:37 : HDL Language: Verilog
MIG: 19:16:37 : compInfo: false
MIG: 19:16:37 : Vivado Options xc7a200t sbg484 -1
MIG: 19:16:37 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:16:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:16:37 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:16:37 : I am in catch area
MIG: 19:16:37 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:16:47 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:16:47 : Component_Name: design_1_mig_7series_0_0
MIG: 19:16:47 : Moving design_1_mig_7series_0_0 ...
MIG: 19:16:47 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:16:47 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:16:48 : Running vhdl_synth_rpr.xit
MIG: 19:16:48 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:16:48 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 19:16:48 : ################# RUNNING MIG BATCH ###################
MIG: 19:16:48 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:16:48 : synp_flow:  -- synthesis_mode: Other
MIG: 19:16:48 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:16:48 : vivado_mode: xpg_bd
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:48 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 1
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 : isPortInterface: 0
MIG: 19:16:49 :  locked false  
MIG: 19:16:49 : HDL Language: Verilog
MIG: 19:16:49 : compInfo: false
MIG: 19:16:49 : Vivado Options xc7a200t sbg484 -1
MIG: 19:16:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:16:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:16:49 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:16:49 : I am in catch area
MIG: 19:16:49 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:16:59 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:16:59 : Component_Name: design_1_mig_7series_0_0
MIG: 19:16:59 : Moving design_1_mig_7series_0_0 ...
MIG: 19:17:49 : Running synthesis.xit
MIG: 19:17:49 : ################# RUNNING MIG BATCH ###################
MIG: 19:17:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:17:49 : synp_flow:  -- synthesis_mode: Other
MIG: 19:17:49 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:17:49 : vivado_mode: xpg_bd
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:49 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 1
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 : isPortInterface: 0
MIG: 19:17:50 :  locked false  
MIG: 19:17:50 : HDL Language: Verilog
MIG: 19:17:50 : compInfo: false
MIG: 19:17:50 : Vivado Options xc7a200t sbg484 -1
MIG: 19:17:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:17:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:17:50 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:17:50 : I am in catch area
MIG: 19:17:50 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:18:01 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:18:01 : Component_Name: design_1_mig_7series_0_0
MIG: 19:18:01 : Moving design_1_mig_7series_0_0 ...
MIG: 19:18:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:18:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:18:01 : Running vhdl_synth_rpr.xit
MIG: 19:18:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:18:01 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 19:18:01 : ################# RUNNING MIG BATCH ###################
MIG: 19:18:01 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:18:01 : synp_flow:  -- synthesis_mode: Other
MIG: 19:18:01 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:18:01 : vivado_mode: xpg_bd
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:01 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 1
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 : isPortInterface: 0
MIG: 19:18:02 :  locked false  
MIG: 19:18:02 : HDL Language: Verilog
MIG: 19:18:02 : compInfo: false
MIG: 19:18:02 : Vivado Options xc7a200t sbg484 -1
MIG: 19:18:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:18:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:18:02 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:18:02 : I am in catch area
MIG: 19:18:02 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:18:13 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:18:13 : Component_Name: design_1_mig_7series_0_0
MIG: 19:18:13 : Moving design_1_mig_7series_0_0 ...
MIG: 19:18:13 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:18:13 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:18:13 : Running simulation.xit
MIG: 19:18:13 : ################# RUNNING MIG BATCH ###################
MIG: 19:18:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:18:13 : synp_flow:  -- synthesis_mode: Other
MIG: 19:18:13 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:18:13 : vivado_mode: xpg_bd
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:13 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 1
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 : isPortInterface: 0
MIG: 19:18:14 :  locked false  
MIG: 19:18:14 : HDL Language: Verilog
MIG: 19:18:14 : compInfo: false
MIG: 19:18:14 : Vivado Options xc7a200t sbg484 -1
MIG: 19:18:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:18:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:18:14 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:18:14 : I am in catch area
MIG: 19:18:14 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:18:24 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:18:24 : Component_Name: design_1_mig_7series_0_0
MIG: 19:18:24 : Moving design_1_mig_7series_0_0 ...
MIG: 19:18:24 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:18:24 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:18:25 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:18:25 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:18:25 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 19:18:25 : ################# RUNNING MIG BATCH ###################
MIG: 19:18:25 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:18:25 : synp_flow:  -- synthesis_mode: Other
MIG: 19:18:25 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:18:25 : vivado_mode: xpg_bd
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 1
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 : isPortInterface: 0
MIG: 19:18:25 :  locked false  
MIG: 19:18:25 : HDL Language: Verilog
MIG: 19:18:25 : compInfo: false
MIG: 19:18:25 : Vivado Options xc7a200t sbg484 -1
MIG: 19:18:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:18:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:18:25 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:18:25 : I am in catch area
MIG: 19:18:25 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:18:36 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:18:36 : Component_Name: design_1_mig_7series_0_0
MIG: 19:18:36 : Moving design_1_mig_7series_0_0 ...
MIG: 19:18:36 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:18:36 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:18:36 : Running implementation.xit
MIG: 19:18:36 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:18:36 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 19:18:36 : ################# RUNNING MIG BATCH ###################
MIG: 19:18:36 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:18:36 : synp_flow:  -- synthesis_mode: Other
MIG: 19:18:36 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:18:36 : vivado_mode: xpg_bd
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:36 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 1
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 : isPortInterface: 0
MIG: 19:18:37 :  locked false  
MIG: 19:18:37 : HDL Language: Verilog
MIG: 19:18:37 : compInfo: false
MIG: 19:18:37 : Vivado Options xc7a200t sbg484 -1
MIG: 19:18:37 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:18:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:18:37 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:18:37 : I am in catch area
MIG: 19:18:37 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:18:48 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 19:18:48 : Component_Name: design_1_mig_7series_0_0
MIG: 19:18:48 : Moving design_1_mig_7series_0_0 ...
MIG: 19:18:48 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:18:48 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:05:53 : Running synthesis.xit
MIG: 20:05:54 : ################# RUNNING MIG BATCH ###################
MIG: 20:05:54 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:05:54 : synp_flow:  -- synthesis_mode: Other
MIG: 20:05:54 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:05:54 : vivado_mode: xpg_bd
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 1
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 : isPortInterface: 0
MIG: 20:05:54 :  locked false  
MIG: 20:05:54 : HDL Language: Verilog
MIG: 20:05:54 : compInfo: false
MIG: 20:05:54 : Vivado Options xc7a200t sbg484 -1
MIG: 20:05:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:05:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:05:54 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 20:05:54 : I am in catch area
MIG: 20:05:54 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:06:07 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 20:06:07 : Component_Name: design_1_mig_7series_0_0
MIG: 20:06:07 : Moving design_1_mig_7series_0_0 ...
MIG: 20:06:07 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:06:07 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:06:07 : Running vhdl_synth_rpr.xit
MIG: 20:06:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:06:08 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 20:06:08 : ################# RUNNING MIG BATCH ###################
MIG: 20:06:08 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:06:08 : synp_flow:  -- synthesis_mode: Other
MIG: 20:06:08 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:06:08 : vivado_mode: xpg_bd
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 1
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 : isPortInterface: 0
MIG: 20:06:08 :  locked false  
MIG: 20:06:08 : HDL Language: Verilog
MIG: 20:06:08 : compInfo: false
MIG: 20:06:08 : Vivado Options xc7a200t sbg484 -1
MIG: 20:06:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:06:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:06:08 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 20:06:08 : I am in catch area
MIG: 20:06:08 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:06:20 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 20:06:20 : Component_Name: design_1_mig_7series_0_0
MIG: 20:06:20 : Moving design_1_mig_7series_0_0 ...
MIG: 20:06:20 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:06:20 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:06:20 : Running simulation.xit
MIG: 20:06:20 : ################# RUNNING MIG BATCH ###################
MIG: 20:06:20 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:06:20 : synp_flow:  -- synthesis_mode: Other
MIG: 20:06:20 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:06:20 : vivado_mode: xpg_bd
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:20 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 1
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 : isPortInterface: 0
MIG: 20:06:21 :  locked false  
MIG: 20:06:21 : HDL Language: Verilog
MIG: 20:06:21 : compInfo: false
MIG: 20:06:21 : Vivado Options xc7a200t sbg484 -1
MIG: 20:06:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:06:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:06:21 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 20:06:21 : I am in catch area
MIG: 20:06:21 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:06:31 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 20:06:31 : Component_Name: design_1_mig_7series_0_0
MIG: 20:06:31 : Moving design_1_mig_7series_0_0 ...
MIG: 20:06:31 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:06:31 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:06:32 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:06:32 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:06:32 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 20:06:32 : ################# RUNNING MIG BATCH ###################
MIG: 20:06:32 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:06:32 : synp_flow:  -- synthesis_mode: Other
MIG: 20:06:32 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:06:32 : vivado_mode: xpg_bd
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 1
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 : isPortInterface: 0
MIG: 20:06:32 :  locked false  
MIG: 20:06:32 : HDL Language: Verilog
MIG: 20:06:32 : compInfo: false
MIG: 20:06:32 : Vivado Options xc7a200t sbg484 -1
MIG: 20:06:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:06:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:06:32 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 20:06:32 : I am in catch area
MIG: 20:06:32 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:06:43 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 20:06:43 : Component_Name: design_1_mig_7series_0_0
MIG: 20:06:43 : Moving design_1_mig_7series_0_0 ...
MIG: 20:06:43 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:06:43 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:06:43 : Running implementation.xit
MIG: 20:06:43 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:06:43 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 20:06:43 : ################# RUNNING MIG BATCH ###################
MIG: 20:06:43 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:06:43 : synp_flow:  -- synthesis_mode: Other
MIG: 20:06:43 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:06:43 : vivado_mode: xpg_bd
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:43 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 1
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 : isPortInterface: 0
MIG: 20:06:44 :  locked false  
MIG: 20:06:44 : HDL Language: Verilog
MIG: 20:06:44 : compInfo: false
MIG: 20:06:44 : Vivado Options xc7a200t sbg484 -1
MIG: 20:06:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:06:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:06:44 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 20:06:44 : I am in catch area
MIG: 20:06:44 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:06:54 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 20:06:54 : Component_Name: design_1_mig_7series_0_0
MIG: 20:06:54 : Moving design_1_mig_7series_0_0 ...
MIG: 20:06:55 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:06:55 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:20:44 : Running synthesis.xit
MIG: 18:20:44 : ################# RUNNING MIG BATCH ###################
MIG: 18:20:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:20:44 : synp_flow:  -- synthesis_mode: Other
MIG: 18:20:44 : outputDirectory: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:20:44 : vivado_mode: xpg_bd
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:44 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 1
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 : isPortInterface: 0
MIG: 18:20:45 :  locked false  
MIG: 18:20:45 : HDL Language: Verilog
MIG: 18:20:45 : compInfo: false
MIG: 18:20:45 : Vivado Options xc7a200t sbg484 -1
MIG: 18:20:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:20:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:20:45 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:20:45 : I am in catch area
MIG: 18:20:45 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 18:20:55 : XML_INPUT_FILE: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:20:55 : Component_Name: design_1_mig_7series_0_0
MIG: 18:20:55 : Moving design_1_mig_7series_0_0 ...
MIG: 18:20:55 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:20:55 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:20:55 : Running vhdl_synth_rpr.xit
MIG: 18:20:55 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:20:55 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 18:20:55 : ################# RUNNING MIG BATCH ###################
MIG: 18:20:55 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:20:55 : synp_flow:  -- synthesis_mode: Other
MIG: 18:20:55 : outputDirectory: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:20:55 : vivado_mode: xpg_bd
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 1
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 : isPortInterface: 0
MIG: 18:20:55 :  locked false  
MIG: 18:20:55 : HDL Language: Verilog
MIG: 18:20:55 : compInfo: false
MIG: 18:20:55 : Vivado Options xc7a200t sbg484 -1
MIG: 18:20:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:20:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:20:55 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:20:55 : I am in catch area
MIG: 18:20:55 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 18:21:04 : XML_INPUT_FILE: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:21:04 : Component_Name: design_1_mig_7series_0_0
MIG: 18:21:04 : Moving design_1_mig_7series_0_0 ...
MIG: 18:21:04 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:21:04 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:21:04 : Running simulation.xit
MIG: 18:21:04 : ################# RUNNING MIG BATCH ###################
MIG: 18:21:04 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:21:04 : synp_flow:  -- synthesis_mode: Other
MIG: 18:21:04 : outputDirectory: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:21:04 : vivado_mode: xpg_bd
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 1
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 : isPortInterface: 0
MIG: 18:21:04 :  locked false  
MIG: 18:21:04 : HDL Language: Verilog
MIG: 18:21:04 : compInfo: false
MIG: 18:21:04 : Vivado Options xc7a200t sbg484 -1
MIG: 18:21:04 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:21:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:21:04 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:21:04 : I am in catch area
MIG: 18:21:04 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 18:21:12 : XML_INPUT_FILE: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:21:12 : Component_Name: design_1_mig_7series_0_0
MIG: 18:21:12 : Moving design_1_mig_7series_0_0 ...
MIG: 18:21:12 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:21:12 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:21:13 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:21:13 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:21:13 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 18:21:13 : ################# RUNNING MIG BATCH ###################
MIG: 18:21:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:21:13 : synp_flow:  -- synthesis_mode: Other
MIG: 18:21:13 : outputDirectory: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:21:13 : vivado_mode: xpg_bd
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 1
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 : isPortInterface: 0
MIG: 18:21:13 :  locked false  
MIG: 18:21:13 : HDL Language: Verilog
MIG: 18:21:13 : compInfo: false
MIG: 18:21:13 : Vivado Options xc7a200t sbg484 -1
MIG: 18:21:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:21:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:21:13 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:21:13 : I am in catch area
MIG: 18:21:13 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 18:21:21 : XML_INPUT_FILE: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:21:21 : Component_Name: design_1_mig_7series_0_0
MIG: 18:21:21 : Moving design_1_mig_7series_0_0 ...
MIG: 18:21:21 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:21:21 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:21:21 : Running implementation.xit
MIG: 18:21:21 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:21:21 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 18:21:21 : ################# RUNNING MIG BATCH ###################
MIG: 18:21:21 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:21:21 : synp_flow:  -- synthesis_mode: Other
MIG: 18:21:21 : outputDirectory: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:21:21 : vivado_mode: xpg_bd
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 1
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 : isPortInterface: 0
MIG: 18:21:21 :  locked false  
MIG: 18:21:21 : HDL Language: Verilog
MIG: 18:21:21 : compInfo: false
MIG: 18:21:21 : Vivado Options xc7a200t sbg484 -1
MIG: 18:21:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:21:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:21:21 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:21:21 : I am in catch area
MIG: 18:21:21 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in} -cg_exc_out {c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out} ... 
MIG: 18:21:30 : XML_INPUT_FILE: c:/Users/Peter Li/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/Nexys-Video-DMA/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 18:21:30 : Component_Name: design_1_mig_7series_0_0
MIG: 18:21:30 : Moving design_1_mig_7series_0_0 ...
MIG: 18:21:30 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:21:30 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 00:01:27 : Running synthesis.xit
MIG: 00:01:27 : ################# RUNNING MIG BATCH ###################
MIG: 00:01:27 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 00:01:27 : synp_flow:  -- synthesis_mode: Other
MIG: 00:01:27 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 00:01:27 : vivado_mode: xpg_bd
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 1
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 : isPortInterface: 0
MIG: 00:01:27 :  locked false  
MIG: 00:01:27 : HDL Language: Verilog
MIG: 00:01:27 : compInfo: false
MIG: 00:01:27 : Vivado Options xc7a200t sbg484 -1
MIG: 00:01:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:01:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:01:27 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 00:01:27 : I am in catch area
MIG: 00:01:27 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 00:01:36 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 00:01:36 : Component_Name: design_1_mig_7series_0_0
MIG: 00:01:36 : Moving design_1_mig_7series_0_0 ...
MIG: 00:01:36 : Moving design_1_mig_7series_0_0.veo ...
MIG: 00:01:36 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 00:01:36 : Running vhdl_synth_rpr.xit
MIG: 00:01:36 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 00:01:36 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 00:01:36 : ################# RUNNING MIG BATCH ###################
MIG: 00:01:36 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 00:01:36 : synp_flow:  -- synthesis_mode: Other
MIG: 00:01:36 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 00:01:36 : vivado_mode: xpg_bd
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 1
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 : isPortInterface: 0
MIG: 00:01:36 :  locked false  
MIG: 00:01:36 : HDL Language: Verilog
MIG: 00:01:36 : compInfo: false
MIG: 00:01:36 : Vivado Options xc7a200t sbg484 -1
MIG: 00:01:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:01:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:01:36 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 00:01:36 : I am in catch area
MIG: 00:01:36 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 00:01:45 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 00:01:45 : Component_Name: design_1_mig_7series_0_0
MIG: 00:01:45 : Moving design_1_mig_7series_0_0 ...
MIG: 00:02:47 : Running synthesis.xit
MIG: 00:02:47 : ################# RUNNING MIG BATCH ###################
MIG: 00:02:47 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 00:02:47 : synp_flow:  -- synthesis_mode: Other
MIG: 00:02:47 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 00:02:47 : vivado_mode: xpg_bd
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 1
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 : isPortInterface: 0
MIG: 00:02:47 :  locked false  
MIG: 00:02:47 : HDL Language: Verilog
MIG: 00:02:47 : compInfo: false
MIG: 00:02:47 : Vivado Options xc7a200t sbg484 -1
MIG: 00:02:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:02:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:02:47 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 00:02:47 : I am in catch area
MIG: 00:02:47 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 00:02:56 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 00:02:56 : Component_Name: design_1_mig_7series_0_0
MIG: 00:02:56 : Moving design_1_mig_7series_0_0 ...
MIG: 00:02:56 : Moving design_1_mig_7series_0_0.veo ...
MIG: 00:02:56 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 00:02:56 : Running vhdl_synth_rpr.xit
MIG: 00:02:57 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 00:02:57 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 00:02:57 : ################# RUNNING MIG BATCH ###################
MIG: 00:02:57 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 00:02:57 : synp_flow:  -- synthesis_mode: Other
MIG: 00:02:57 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 00:02:57 : vivado_mode: xpg_bd
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 1
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 : isPortInterface: 0
MIG: 00:02:57 :  locked false  
MIG: 00:02:57 : HDL Language: Verilog
MIG: 00:02:57 : compInfo: false
MIG: 00:02:57 : Vivado Options xc7a200t sbg484 -1
MIG: 00:02:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:02:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:02:57 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 00:02:57 : I am in catch area
MIG: 00:02:57 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 00:03:05 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 00:03:05 : Component_Name: design_1_mig_7series_0_0
MIG: 00:03:05 : Moving design_1_mig_7series_0_0 ...
MIG: 00:03:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 00:03:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 00:03:06 : Running simulation.xit
MIG: 00:03:06 : ################# RUNNING MIG BATCH ###################
MIG: 00:03:06 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 00:03:06 : synp_flow:  -- synthesis_mode: Other
MIG: 00:03:06 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 00:03:06 : vivado_mode: xpg_bd
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 1
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 : isPortInterface: 0
MIG: 00:03:06 :  locked false  
MIG: 00:03:06 : HDL Language: Verilog
MIG: 00:03:06 : compInfo: false
MIG: 00:03:06 : Vivado Options xc7a200t sbg484 -1
MIG: 00:03:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:03:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:03:06 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 00:03:06 : I am in catch area
MIG: 00:03:06 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 00:03:15 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 00:03:15 : Component_Name: design_1_mig_7series_0_0
MIG: 00:03:15 : Moving design_1_mig_7series_0_0 ...
MIG: 00:03:15 : Moving design_1_mig_7series_0_0.veo ...
MIG: 00:03:15 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 00:03:15 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:03:15 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 00:03:15 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 00:03:15 : ################# RUNNING MIG BATCH ###################
MIG: 00:03:15 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 00:03:15 : synp_flow:  -- synthesis_mode: Other
MIG: 00:03:15 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 00:03:15 : vivado_mode: xpg_bd
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 1
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 : isPortInterface: 0
MIG: 00:03:15 :  locked false  
MIG: 00:03:15 : HDL Language: Verilog
MIG: 00:03:15 : compInfo: false
MIG: 00:03:15 : Vivado Options xc7a200t sbg484 -1
MIG: 00:03:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:03:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:03:15 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 00:03:15 : I am in catch area
MIG: 00:03:15 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 00:03:24 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 00:03:24 : Component_Name: design_1_mig_7series_0_0
MIG: 00:03:24 : Moving design_1_mig_7series_0_0 ...
MIG: 00:03:24 : Moving design_1_mig_7series_0_0.veo ...
MIG: 00:03:24 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 00:03:24 : Running implementation.xit
MIG: 00:03:24 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 00:03:24 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 00:03:24 : ################# RUNNING MIG BATCH ###################
MIG: 00:03:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: i:/Programs/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 00:03:24 : synp_flow:  -- synthesis_mode: Other
MIG: 00:03:24 : outputDirectory: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 00:03:24 : vivado_mode: xpg_bd
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 1
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 : isPortInterface: 0
MIG: 00:03:24 :  locked false  
MIG: 00:03:24 : HDL Language: Verilog
MIG: 00:03:24 : compInfo: false
MIG: 00:03:24 : Vivado Options xc7a200t sbg484 -1
MIG: 00:03:24 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:03:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:03:24 : xilinx_path: I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 00:03:24 : I am in catch area
MIG: 00:03:24 : Running I:/Programs/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 00:03:33 : XML_INPUT_FILE: c:/Users/Peter/OneDrive/ECE532_Demo/Nexys-Video-DMA-BT-FFT-Full-Precision-Test/src/bd/design_1/ip/design_1_mig_7series_0_0/mig_a.prj
MIG: 00:03:33 : Component_Name: design_1_mig_7series_0_0
MIG: 00:03:33 : Moving design_1_mig_7series_0_0 ...
MIG: 00:03:33 : Moving design_1_mig_7series_0_0.veo ...
MIG: 00:03:33 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
