<?xml version="1.0" encoding="utf-8"?>
<blockRegMap version="1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://cypress.com/xsd/cyblockregmap cyblockregmap.xsd" xmlns="http://cypress.com/xsd/cyblockregmap">
  <block name="Z_CURR_SENSE" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="Y_CURR_SENSE" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="X_CURR_SENSE" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="LCD_G" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="LCD_Backlight" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false">
    <register name="LCD_Backlight_CONTROL_REG" address="0x40006577" bitWidth="8" desc="" hidden="false" />
  </block>
  <block name="LCD_R" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="Y_DIR_OUT" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="XYZ_Direction" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false">
    <register name="XYZ_Direction_CONTROL_REG" address="0x40006472" bitWidth="8" desc="" hidden="false" />
  </block>
  <block name="X_DIR_OUT" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="AMux" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="ADC" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false">
    <block name="cy_analog_virtualmux_5" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="cy_analog_noconnect_5" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="Ext_CP_Clk" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="cy_analog_noconnect_2" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="cy_analog_noconnect_3" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="DSM" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="cy_analog_virtualmux_6" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="vRef_2" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="cy_analog_noconnect_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="AMux" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="cy_analog_virtualmux_4" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="cy_analog_virtualmux_3" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="DEC" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="Clock_VirtualMux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ZeroTerminal_3" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="or_internal" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ZeroTerminal_2" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="cy_analog_virtualmux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="cy_analog_virtualmux_2" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="IRQ" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="theACLK" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="Clock_VirtualMux" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <register name="ADC_DSM_DEC_PM_ACT_CFG" address="0x400043AA" bitWidth="8" desc="Decimator Active mode Power Register" hidden="false">
      <field name="en_dsm_channel" from="4" to="4" access="RW" resetVal="" desc="Enable delta-sigma modulator ADC channel. Note: set the appropriate enables in the analog interface prior to setting this global enable for the channel." hidden="false">
        <value name="Disable_DSM_Channel" value="0" desc="Disable power to DSM channel." />
        <value name="Enable_DSM_Channel" value="1" desc="Enable power to DSM channel." />
      </field>
      <field name="en_dec" from="0" to="0" access="RW" resetVal="" desc="Enable decimator(s). Populated subsystems are counted from the LSB." hidden="false">
        <value name="DIS_DEC" value="0" desc="Disable power to Decimator." />
        <value name="EN_DEC" value="1" desc="Enable power to Decimator." />
      </field>
    </register>
    <register name="ADC_DSM_DEC_PM_STBY_CFG" address="0x400043BA" bitWidth="8" desc="Decimator Alternate Active mode Power Register" hidden="false">
      <field name="en_dsm_channel" from="4" to="4" access="RW" resetVal="" desc="Enable delta-sigma modulator ADC channel. Note: set the appropriate enables in the analog interface prior to setting this global enable for the channel." hidden="false">
        <value name="Disable_DSM_Channel" value="0" desc="Disable power to DSM channel." />
        <value name="Enable_DSM_Channel" value="1" desc="Enable power to DSM channel during Standby power mode." />
      </field>
      <field name="en_dec" from="0" to="0" access="RW" resetVal="" desc="Enable decimator(s). Populated subsystems are counted from the LSB." hidden="false">
        <value name="DIS_DEC" value="0" desc="Disable power to Decimator." />
        <value name="EN_DEC" value="1" desc="Enable power to Decimator during Standby power mode." />
      </field>
    </register>
    <register name="ADC_DEC_CR" address="0x40004E00" bitWidth="8" desc="Decimator Control Register" hidden="false">
      <field name="sta_en" from="7" to="7" access="RW" resetVal="" desc="Controls saturation logic in the Post Processing filter. When enabled, the resulting outputs of the Post Processing filter are held to the most positive or negative values, rather then wrapping around. Conversion results are unpredictable if this bit is changed while the Post Processing filter is running. This bit is ignored if FIR_EN, OCOR_EN and GCOR_EN are all 0." hidden="false">
        <value name="SAT_DIS" value="0" desc="No saturation control." />
        <value name="SAT_EN" value="1" desc="Saturation Control Enabled." />
      </field>
      <field name="fir_en" from="6" to="6" access="RW" resetVal="" desc="Controls whether or not Post Processing filter implements a FIR filter. If this bit is set it enables the Post Processing filter. Conversion results are unpredictable if this bit is changed while the filter is running. The decimation period of this filter is controlled by the DR2 bits in register DR2 and DR2H." hidden="false">
        <value name="FIR_DIS" value="0" desc="FIR filter function Disabled." />
        <value name="FIR_EN" value="1" desc="FIR filter function is on." />
      </field>
      <field name="ocor_en" from="5" to="5" access="RW" resetVal="" desc="This bit controls the offset correction feature of the Post Processing filter. If this bit is set it enables the Post Processing filter. The offset value is programmed in the OCOR bits of registers OCOR, OCORM and OCORH. Conversion results are unpredictable if this bit is changed while the filter is running." hidden="false">
        <value name="OCOR_DIS" value="0" desc="No offset correction." />
        <value name="OCOR_EN" value="1" desc="Offset correction enabled." />
      </field>
      <field name="gcor_en" from="4" to="4" access="RW" resetVal="" desc="This bit controls the gain correction feature of the Post Processing filter. If this bit is set it enables the Post Processing filter. The gain coefficient is programmed in the GCOR bits of registers GCOR and GCORH. Which bits in this 16-bit field that are valid is set in GVAL. Conversion results are unpredictable if this bit is changed while the filter is running. When this feature is enabled, the DR1 register field must be set to a value higher than 32 (worst case) for proper operation." hidden="false">
        <value name="GCOR_DIS" value="0" desc="Default: no gain correction." />
        <value name="GCOR_EN" value="1" desc="Gain correction enabled." />
      </field>
      <field name="conv_mode" from="3" to="2" access="RW" resetVal="" desc="The value in these two bits controls the sampling mode the Decimator runs in. " hidden="false">
        <value name="SINGLE_SAMPLE" value="0" desc="Single Sample Mode." />
        <value name="FAST_FILTER" value="1" desc="Fast Filter Mode." />
        <value name="CONTINUOUS" value="10" desc="Continuous Mode." />
        <value name="FAST_FIR" value="11" desc="Fast FIR." />
      </field>
      <field name="xstart_en" from="1" to="1" access="RW" resetVal="" desc="Controls whether DSI signal ext_start is active. If XSTART_EN is high, it allows the ext_start input to start a conversion just as START_CONV does. Regardless of the state of this bit, writing to START_CONV will start a conversion." hidden="false">
        <value name="XSTART_DIS" value="0" desc="Default: DSI signal ext_start is disabled." />
        <value name="XSTART_EN" value="1" desc="Enable the DSI input signal ext_start to start a conversion." />
      </field>
      <field name="start_conv" from="0" to="0" access="RW" resetVal="" desc="A write of 1 to this bit starts a conversion (regardless of the state of XSTART_EN) according to the CONV_MODE set in bits 2, 3. If read, a 1 indicates the filter is running when not in Single Sample mode. If a 0 is read the block is in the standby state when not in Single Sample mode. When in Single Sample more this bit is cleared shortly after it is written and does not reflect the running state of the Decimator. " hidden="false">
        <value name="DEC_STOP" value="0" desc="Kill current conversion (if running) and enter Standby state (SW reset)." />
        <value name="DEC_START" value="1" desc="Initiate a conversion." />
      </field>
    </register>
    <register name="ADC_DEC_SR" address="0x40004E01" bitWidth="8" desc="Decimator Status Register" hidden="false">
      <field name="coreclk_disable" from="5" to="5" access="RW" resetVal="" desc="This bit when set high disables (gates off) the clock to the entire core of the block (adc_clk). This includes all FFs except those used for the AHB interface and CSRs. When disabled (set high) the AHB interface to the CSR is still fully functional. This bit is ANDed with the primary input signal cic_clk_en to control the clock gate. cic_clk_en must be high and CoreCLK_Disable must be low for the clock to run." hidden="false">
        <value name="CORECLK_DISABLE_LOW" value="0" desc="Core Clock is Enabled." />
        <value name="CORECLK_DISABLE_HIGH" value="1" desc="Core Clock is Disabled." />
      </field>
      <field name="intr_pulse" from="4" to="4" access="RW" resetVal="" desc="This read/write bit selects if cic_intr is pulse or level sensed. If level, a sample completion sets cic_intr high where it remains until bit 2 is written, a soft-reset if performed or if OUTSAMP/M/H is read. If pulse, a single cycle (pclk) strobe is generated on cic_intr to be used as an edge sensed interrupt or a DMAREQ. Regardless of which is selected, the interrupt output is still subject to masking by bit 1." hidden="false">
        <value name="INTR_LEVEL" value="0" desc="Selects a level interrupt on cic_intr." />
        <value name="INTR_PULSE" value="1" desc="Selects a pulse interrupt on cic_intr." />
      </field>
      <field name="out_align" from="3" to="3" access="RW" resetVal="" desc="This bit when set high causes a read of OUTSAMP to produce the contents of OUTSAMPM and OUTSAMPM to produce the contents of OUTSAMPH. Effectively, this is an 8-bit right shift of the result. Note that the setting of this bit does not alter the content of the OUTSAMP registers. Setting this bit simply realigns the byte lanes when the register is read. If this bit is set low, the OUTSAMP registers are read normally. " hidden="false">
        <value name="OUT_ALIGN_LOW" value="0" desc="No affect on SAMP Registers." />
        <value name="OUT_ALIGN_HIGH" value="1" desc="Shifts SAMP registers right by 8-bits." />
      </field>
      <field name="intr_clr" from="2" to="2" access="W" resetVal="" desc="INTR_CLR is a write-only bit that clears bit0 and cic_intr. A read always produces a 0." hidden="false">
        <value name="INTR_NOP" value="0" desc="No affect." />
        <value name="INTR_CLEAR" value="1" desc="Clears CONV_DONE and the interrupt on cic_intr (if enabled)." />
      </field>
      <field name="intr_mask" from="1" to="1" access="RW" resetVal="" desc="INTR_MASK is a RD/WR bit that controls the generation of the conversion completion interrupt. A read produces that last value written to this bit. This bit functions as a mask regardless of the value of bit 4 (INTR PULSE)." hidden="false">
        <value name="INTR_ENABLED" value="0" desc="Allows CONV_DONE to generate an interrupt." />
        <value name="INTR_MASKED" value="1" desc="Masks the interrupt generation on cic_intr." />
      </field>
      <field name="conv_done" from="0" to="0" access="R" resetVal="" desc="CONV_DONE is a read-only bit indicating that the most recently started conversion has completed if it has been cleared since the last sample read. This same bit is the interrupt signal cic_intr when bit 4 is low, if not masked by bit 1. This bit is intended to provide a polling mechanism should this be preferred to receiving interrupts. It is cleared by writing a 1 to bit 2, a soft-reset or a read of register OUTSAMP, OUTSAMPM or OUTSAMPH (regardless of Coherency settings)." hidden="false">
        <value name="CONV_NOTCOMP" value="0" desc="Most recently started conversion completed." />
        <value name="CONV_COMP" value="1" desc="Conversion not completed since last clear." />
      </field>
    </register>
    <register name="ADC_DEC_SHIFT1" address="0x40004E02" bitWidth="8" desc="Decimator Shift Register" hidden="false">
      <field name="shift1" from="4" to="0" access="RW" resetVal="" desc="Value for left shift amount of modulator input data. 0 = no shift, 1 = left shift by 1 bit, .... up to the max supported 31." hidden="false" />
    </register>
    <register name="ADC_DEC_SHIFT2" address="0x40004E03" bitWidth="8" desc="Decimator Shift Register" hidden="false">
      <field name="shift2" from="3" to="0" access="RW" resetVal="" desc="Value for the amount of right shift for the output of the CIC filter prior to entering the Post Processor. Functional values range from 0 to 15, 0 = no shift." hidden="false" />
    </register>
    <register name="ADC_DEC_DR2" address="0x40004E04" bitWidth="8" desc="Decimator Decimation Rate (2) Register" hidden="false">
      <field name="dr2_low" from="7" to="0" access="RW" resetVal="" desc="FIR Filter decimation ratio bits [7:0] (of [9:0])." hidden="false" />
    </register>
    <register name="ADC_DEC_DR2H" address="0x40004E05" bitWidth="8" desc="Decimator Decimation Rate and Overflow Correction Register" hidden="false">
      <field name="of_width" from="7" to="3" access="RW" resetVal="" desc="Occupying the top 5 bits of this register is the Overflow Correction Bit-Width field (it is unrelated to the DR2). This field both enables and sets the bit width of the Overflow Correction logic in the CIC core." hidden="false" />
      <field name="dr2_high" from="1" to="0" access="RW" resetVal="" desc="FIR Filter decimation ratio bits [9:8] (of [9:0]). See description in DR2 register." hidden="false" />
    </register>
    <register name="ADC_DEC_DR1" address="0x40004E06" bitWidth="8" desc="Decimator Decimation Rate (1) Register" hidden="false">
      <field name="dr1" from="7" to="0" access="RW" resetVal="" desc="CIC Filter decimation rate." hidden="false" />
    </register>
    <register name="ADC_DEC_OCOR" address="0x40004E08" bitWidth="8" desc="Decimator Offset Correction Coefficient (Low Byte) Register" hidden="false">
      <field name="ocor_low" from="7" to="0" access="RW" resetVal="" desc="Offset correction coefficient bits [7:0] (of [23:0])." hidden="false" />
    </register>
    <register name="ADC_DEC_OCORM" address="0x40004E09" bitWidth="8" desc="Decimator Offset Correction Coefficient (Middle Byte) Register" hidden="false">
      <field name="ocor_mid" from="7" to="0" access="RW" resetVal="" desc="Offset correction coefficient bits [15:8] (of [23:0])." hidden="false" />
    </register>
    <register name="ADC_DEC_OCORH" address="0x40004E0A" bitWidth="8" desc="Decimator Offset Correction Coefficient (High Byte) Register" hidden="false">
      <field name="ocor_high" from="7" to="0" access="RW" resetVal="" desc="Offset correction coefficient bits [23:16] (of [23:0])." hidden="false" />
    </register>
    <register name="ADC_DEC_GCOR" address="0x40004E0C" bitWidth="8" desc="Decimator Gain Correction Coefficient (Low Byte) Register" hidden="false">
      <field name="gcor_low" from="7" to="0" access="RW" resetVal="" desc="Gain correction coefficient bits [7:0] (of [15:0])." hidden="false" />
    </register>
    <register name="ADC_DEC_GCORH" address="0x40004E0D" bitWidth="8" desc="Decimator Gain Correction Coefficient (High Byte) Register" hidden="false">
      <field name="gcor_high" from="7" to="0" access="RW" resetVal="" desc="Gain correction coefficient bits [15:8] (of [15:0])." hidden="false" />
    </register>
    <register name="ADC_DEC_GVAL" address="0x40004E0E" bitWidth="8" desc="Decimator Gain Correction Size Register" hidden="false">
      <field name="gval" from="3" to="0" access="RW" resetVal="" desc="Number of valid bits minus one in Gain Coefficient registers GCORH and GCOR." hidden="false" />
    </register>
    <register name="ADC_DEC_OUTSAMP" address="0x40004E10" bitWidth="8" desc="Decimator Output Data Sample (Low Byte) Register" hidden="false">
      <field name="samp_low" from="7" to="0" access="R" resetVal="" desc="Low order byte of the filter conversion result, bits [7:0] (of [23:0]) --- Or if the out_align bit is set it contains bits [15:8] (of [23:0])." hidden="false" />
    </register>
    <register name="ADC_DEC_OUTSAMPM" address="0x40004E11" bitWidth="8" desc="Decimator Output Data Sample (Middle Byte) Register" hidden="false">
      <field name="samp_mid" from="7" to="0" access="R" resetVal="" desc="Middle order byte of the filter conversion result, bits [15:8] (of [23:0]) --- Or if the out_align bit is set it contains bits [23:16] (of [23:0])." hidden="false" />
    </register>
    <register name="ADC_DEC_OUTSAMPH" address="0x40004E12" bitWidth="8" desc="Decimator Output Data Sample (High Byte) Register" hidden="false">
      <field name="samp_high" from="7" to="0" access="R" resetVal="" desc="High order byte of the filter conversion result, bits [23:16] (of [23:0])." hidden="false" />
    </register>
    <register name="ADC_DEC_COHER" address="0x40004E14" bitWidth="8" desc="Decimator Coherency Register" hidden="false">
      <field name="gcor_key" from="5" to="4" access="RW" resetVal="" desc="Sets the Key Coherency Byte of the GCOR/GCORH/GVAL field." hidden="false">
        <value name="GCOR_KEY_OFF" value="0" desc="Gain Coefficient Coherency checking off." />
        <value name="GCOR_KEY_LOW" value="1" desc="Key Byte is low byte (GCOR)." />
        <value name="GCOR_KEY_MID" value="10" desc="Key Byte is middle byte (GCORH)." />
        <value name="GCOR_KEY_HIGH" value="11" desc="Key Byte is high byte (GVAL)." />
      </field>
      <field name="ocor_key" from="3" to="2" access="RW" resetVal="" desc="Sets the Key Coherency Byte of the OCOR/OCORM/OCORH field." hidden="false">
        <value name="OCOR_KEY_OFF" value="0" desc="Offset Coefficient Coherency checking off." />
        <value name="OCOR_KEY_LOW" value="1" desc="Key Byte is low byte (OCOR)." />
        <value name="OCOR_KEY_MID" value="10" desc="Key Byte is middle byte (OCORM)." />
        <value name="OCOR_KEY_HIGH" value="11" desc="Key Byte is high byte (OCORH)." />
      </field>
      <field name="samp_key" from="1" to="0" access="RW" resetVal="" desc="Sets the Key Coherency Byte of the OUTSAMP/OUTSAMPM/OUTSAMPH field." hidden="false">
        <value name="SAMP_KEY_OFF" value="0" desc="Output Sample Coherency checking off." />
        <value name="SAMP_KEY_LOW" value="1" desc="Key Byte is low byte (OUTSAMP)." />
        <value name="SAMP_KEY_MID" value="10" desc="Key Byte is middle byte (OUTSAMPM)." />
        <value name="SAMP_KEY_HIGH" value="11" desc="Key Byte is high byte (OUTSAMPH)." />
      </field>
    </register>
    <register name="ADC_DSM_CR0" address="0x40005880" bitWidth="8" desc="Delta Sigma Modulator Control Register 0" hidden="false">
      <field name="nonov" from="3" to="2" access="RW" resetVal="" desc="Non overlap delay of clock phases." hidden="false">
        <value name="NONOV_LOW" value="0" desc="low (1.57ns, typ)." />
        <value name="NONOV_MEDIUM" value="1" desc="medium (3.54ns, typ)." />
        <value name="NONOV_HIGH" value="10" desc="high (6.47ns, typ)." />
        <value name="NONOV_VERYHIGH" value="11" desc="very high (9.91ns, typ)." />
      </field>
      <field name="qlev" from="1" to="0" access="RW" resetVal="" desc="Quantization Level choice for modulator." hidden="false">
        <value name="QLEV_2" value="0" desc="2 level quantization." />
        <value name="QLEV_3" value="1" desc="3 level quantization." />
        <value name="QLEV_9" value="10" desc="9 level quantization." />
        <value name="QLEV_9_ALSO" value="11" desc="9 level quantization." />
      </field>
    </register>
    <register name="ADC_DSM_CR1" address="0x40005881" bitWidth="8" desc="Delta Sigma Modulator Control Register 1" hidden="false">
      <field name="dpmode" from="6" to="6" access="RW" resetVal="" desc="Datapath mode." hidden="false">
        <value name="DPMODE_NORMAL" value="0" desc="normal." />
        <value name="DPMODE_LOWOFFSET" value="1" desc="low offset." />
      </field>
      <field name="oden" from="5" to="5" access="RW" resetVal="" desc="Overload detect scheme enable." hidden="false" />
      <field name="odet_th" from="4" to="0" access="RW" resetVal="" desc="Overload detection threshold. If the number of continuous 1s or 0s coming out of quantizer exceeds this number overload detection flag is set." hidden="false" />
    </register>
    <register name="ADC_DSM_CR2" address="0x40005882" bitWidth="8" desc="Delta Sigma Modulator Control Register 2" hidden="false">
      <field name="mx_reset" from="7" to="7" access="RW" resetVal="" desc="select DSM reset source." hidden="false">
        <value name="MXSELRESET_0" value="0" desc="Select Decimator for reset source." />
        <value name="MXSELRESET_1" value="1" desc="Select UDB for reset source." />
      </field>
      <field name="reset3_en" from="6" to="6" access="RW" resetVal="" desc="allow third stage integrating capacitance to be reset." hidden="false">
        <value name="RESET3_EN_DISABLE" value="0" desc="third stage integrating capacitance cannot be reset (use only for debug purposes)." />
        <value name="RESET3_EN_ENABLE" value="1" desc="third stage integrating capacitance can be reset." />
      </field>
      <field name="reset2_en" from="5" to="5" access="RW" resetVal="" desc="allow second stage integrating capacitance to be reset." hidden="false">
        <value name="RESET2_EN_DISABLE" value="0" desc="second stage integrating capacitance cannot be reset (use when in overload, to allow for second order operation, assuming the reset1_en bit is also cleared." />
        <value name="RESET2_EN_ENABLE" value="1" desc="second stage integrating capacitance can be reset." />
      </field>
      <field name="reset1_en" from="4" to="4" access="RW" resetVal="" desc="Allow first stage integrating capacitance to be reset." hidden="false">
        <value name="RESET1_EN_DISABLE" value="0" desc="First stage integrating capacitance cannot be reset (use when in overload, to allow for first order operation)." />
        <value name="RESET1_EN_ENABLE" value="1" desc="First stage integrating capacitance can be reset." />
      </field>
      <field name="mod_chop_en" from="3" to="3" access="RW" resetVal="" desc="Enable Modulator Chopping." hidden="false">
        <value name="MOD_CHOP_DIS" value="0" desc="Disable modulator chopping." />
        <value name="MOD_CHOP_EN" value="1" desc="Enable modulator chopping." />
      </field>
      <field name="fchop" from="2" to="0" access="RW" resetVal="" desc="Chopping Frequency Selection. The Fclock is samply frequency clock." hidden="false">
        <value name="FCHOP_DIV2" value="000" desc="Fclock/2." />
        <value name="FCHOP_DIV4" value="001" desc="Fclock/4." />
        <value name="FCHOP_DIV8" value="010" desc="Fclock/8." />
        <value name="FCHOP_DIV16" value="011" desc="Fclock/16." />
        <value name="FCHOP_DIV32" value="100" desc="Fclock/32." />
        <value name="FCHOP_DIV64" value="101" desc="Fclock/64." />
        <value name="FCHOP_DIV128" value="110" desc="Fclock/128." />
        <value name="FCHOP_DIV256" value="111" desc="Fclock/256." />
      </field>
    </register>
    <register name="ADC_DSM_CR3" address="0x40005883" bitWidth="8" desc="Delta Sigma Modulator Control Register 3" hidden="false">
      <field name="sign" from="7" to="7" access="RW" resetVal="" desc="Invert sign of input." hidden="false">
        <value name="SIGN_NONINVERT" value="0" desc="keep original polarity for the input." />
        <value name="SIGN_INVERT" value="1" desc="Invert sign of input (use when trying to chop once and then average the offset value out)." />
      </field>
      <field name="mx_dout" from="5" to="5" access="RW" resetVal="" desc="Select DSM dout routed to UDB." hidden="false">
        <value name="MX_DOUT_8BIT" value="0" desc="Select reg OUT0=dout[7:0] (synced; w/o post processing)." />
        <value name="MX_DOUT_2SCOMP" value="1" desc="Select reg OUT1={2'b0,ovdcause,ovdflag,dout2scomp} (synced; overload cause, overload flag, dout 2s complement." />
      </field>
      <field name="modbitin_en" from="4" to="4" access="RW" resetVal="" desc="modbitin enable." hidden="false">
        <value name="MODBITIN_EN_DISABLE" value="0" desc="Do not allow modbit input to be mixed with modulator input." />
        <value name="MODBITIN_EN_ENABLE" value="1" desc="Allow modbit input to be mixed with modulator input." />
      </field>
      <field name="mx_modbitin" from="3" to="0" access="RW" resetVal="" desc="Select modbitin input." hidden="false">
        <value name="MX_MODBITIN_LUT0" value="0000" desc="lut0_out." />
        <value name="MX_MODBITIN_LUT1" value="0001" desc="lut1_out." />
        <value name="MX_MODBITIN_LUT2" value="0010" desc="lut2_out." />
        <value name="MX_MODBITIN_LUT3" value="0011" desc="lut3_out." />
        <value name="MX_MODBITIN_LUT4" value="0100" desc="lut4_out (doesn't exist on Leopard, tied to 0)." />
        <value name="MX_MODBITIN_LUT5" value="0101" desc="lut5_out (doesn't exist on Leopard, tied to 0)." />
        <value name="MX_MODBITIN_LUT6" value="0110" desc="lut6_out (doesn't exist on Leopard, tied to 0)." />
        <value name="MX_MODBITIN_LUT7" value="0111" desc="lut7_out (doesn't exist on Leopard, tied to 0)." />
        <value name="MX_MODBITIN_UDB" value="1000" desc="UDB." />
        <value name="MX_MODBITIN_CONST1" value="1001" desc="constant 1." />
        <value name="MX_MODBITIN_CONST0" value="1010" desc="constant 0." />
        <value name="MX_MODBITIN_0xB_RSVD" value="1011" desc="Reserved." />
        <value name="MX_MODBITIN_0xC_RSVD" value="1100" desc="Reserved." />
        <value name="MX_MODBITIN_0xD_RSVD" value="1101" desc="Reserved." />
        <value name="MX_MODBITIN_0xE_RSVD" value="1110" desc="Reserved." />
        <value name="MX_MODBITIN_0xF_RSVD" value="1111" desc="Reserved." />
      </field>
    </register>
    <register name="ADC_DSM_CR4" address="0x40005884" bitWidth="8" desc="Delta Sigma Modulator Control Register 4" hidden="false">
      <field name="fcap1_en" from="7" to="7" access="RW" resetVal="" desc="Enable/Disable Capacitance path meant for DFT (Design for Testability) of the first integrator's integrating capacitance path." hidden="false">
        <value name="FCAP1_EN_DISABLE" value="0" desc="Disable the DFT 100fF capacitance path." />
        <value name="FCAP1_EN_ENABLE" value="1" desc="Enable the DFT 100fF capacitance path." />
      </field>
      <field name="fcap1" from="6" to="0" access="RW" resetVal="" desc="binary weighted first stage integrating capacitance." hidden="false">
        <value name="FCAP1_MIN" value="0000000" desc="0 fF." />
        <value name="FCHOP_MAX" value="1111111" desc="Max Value = 12.7 pF." />
        <value name="FCAP1_BIT0" value="0000001" desc="fcap[0] set -&gt; +100 fF." />
        <value name="FCAP1_BIT1" value="0000010" desc="fcap[1] set -&gt; +200 fF." />
        <value name="FCAP1_BIT2" value="0000100" desc="fcap[2] set -&gt; +400 fF." />
        <value name="FCAP1_BIT3" value="0001000" desc="fcap[3] set -&gt; +800 fF." />
        <value name="FCAP1_BIT4" value="0010000" desc="fcap[4] set -&gt; +1600 fF." />
        <value name="FCAP1_BIT5" value="0100000" desc="fcap[5] set -&gt; +3200 fF." />
        <value name="FCAP1_BIT6" value="1000000" desc="fcap[6] set -&gt; +6400 fF." />
      </field>
    </register>
    <register name="ADC_DSM_CR5" address="0x40005885" bitWidth="8" desc="Delta Sigma Modulator Control Register 5" hidden="false">
      <field name="ipcap1_en" from="7" to="7" access="RW" resetVal="" desc="Enable/Disable Capacitance path meant for DFT (Design for Testability) of the first integrator's input sampling path." hidden="false">
        <value name="IPCAP1_EN_DISABLE" value="0" desc="Disable the DFT 100fF capacitance path." />
        <value name="IPCAP1_EN_ENABLE" value="1" desc="Enable the DFT 100fF capacitance path." />
      </field>
      <field name="ipcap1" from="6" to="0" access="RW" resetVal="" desc="Binary weighted first stage integrating capacitance." hidden="false">
        <value name="IPCAP1_MIN" value="0000000" desc="0 fF." />
        <value name="IPCHOP_MAX" value="1111111" desc="Max Value = 12.7 pF." />
        <value name="IPCAP1_BIT0" value="0000001" desc="ipcap[0] set -&gt; +100 fF." />
        <value name="IPCAP1_BIT1" value="0000010" desc="ipcap[1] set -&gt; +200 fF." />
        <value name="IPCAP1_BIT2" value="0000100" desc="ipcap[2] set -&gt; +400 fF." />
        <value name="IPCAP1_BIT3" value="0001000" desc="ipcap[3] set -&gt; +800 fF." />
        <value name="IPCAP1_BIT4" value="0010000" desc="ipcap[4] set -&gt; +1600 fF." />
        <value name="IPCAP1_BIT5" value="0100000" desc="ipcap[5] set -&gt; +3200 fF." />
        <value name="IPCAP1_BIT6" value="1000000" desc="ipcap[6] set -&gt; +6400 fF." />
      </field>
    </register>
    <register name="ADC_DSM_CR6" address="0x40005886" bitWidth="8" desc="Delta Sigma Modulator Control Register 6" hidden="false">
      <field name="daccap_en" from="6" to="6" access="RW" resetVal="" desc="Enable/Disable Capacitance path meant for DFT (Design for Testability) of the DAC Reference sampling path." hidden="false">
        <value name="DACCAP_EN_DISABLE" value="0" desc="Disable the DFT 12fF capacitance path." />
        <value name="DACCAP_EN_ENABLE" value="1" desc="Enable the DFT 12fF capacitance path." />
      </field>
      <field name="daccap" from="5" to="0" access="RW" resetVal="" desc="Binary weighted first stage DAC capacitance." hidden="false">
        <value name="DACCAP_BIT0" value="000001" desc="daccap[0] set -&gt; add 12*8= +96 fF." />
        <value name="DACCAP_BIT1" value="000010" desc="daccap[1] set -&gt; add 24*8= +192 fF." />
        <value name="DACCAP_BIT2" value="000100" desc="daccap[2] set -&gt; add 50*8= +400 fF." />
        <value name="DACCAP_BIT3" value="001000" desc="daccap[3] set -&gt; add 100*8= +800 fF." />
        <value name="DACCAP_BIT4" value="010000" desc="daccap[4] set -&gt; add 200*8= +1600 fF." />
        <value name="DACCAP_BIT5" value="100000" desc="daccap[5] set -&gt; add 400*8= +3200 fF." />
      </field>
    </register>
    <register name="ADC_DSM_CR7" address="0x40005887" bitWidth="8" desc="Delta Sigma Modulator Control Register 7" hidden="false">
      <field name="fcap2_en" from="7" to="7" access="RW" resetVal="" desc="Enable/Disable additional 50fF capacitance path in the second integrators integrating capacitance path." hidden="false">
        <value name="FCAP2_EN_DISABLE" value="0" desc="Disable the additional 50fF capacitance path." />
        <value name="FCAP2_EN_ENABLE" value="1" desc="Enable the additional 50fF capacitance path." />
      </field>
      <field name="fcap3_en" from="6" to="6" access="RW" resetVal="" desc="Enable/Disable additional capacitance path in the third integrator's integrating capacitance path." hidden="false">
        <value name="FCAP3_EN_DISABLE" value="0" desc="Disable the additional 100fF capacitance path." />
        <value name="FCAP3_EN_ENABLE" value="1" desc="Enable the additional 100fF capacitance path." />
      </field>
      <field name="ipcap1offset" from="5" to="5" access="RW" resetVal="" desc="Offset capacitance for the input sampling capacitance in the first stage integrator." hidden="false">
        <value name="IPCAP1OFFSET_0" value="0" desc="Don't add offset capacitance." />
        <value name="IPCAP1OFFSET_1" value="1" desc="Add offset capacitance of 4.8 pF." />
      </field>
      <field name="fcap1offset" from="4" to="4" access="RW" resetVal="" desc="Offset Capacitance for the integrating capacitance in the first stage integrator." hidden="false">
        <value name="FCAP1OFFSET_0" value="0" desc="Don't add offset capacitance." />
        <value name="FCAP1OFFSET_1" value="1" desc="Add offset capacitance of 3.4 pF." />
      </field>
      <field name="rescap_en" from="3" to="3" access="RW" resetVal="" desc="Reserved. The resonator loop feature has been disabled in the design; programming these bits does not produce any change in the ADC outcome." hidden="false" />
      <field name="rescap" from="2" to="0" access="RW" resetVal="" desc="Reserved. The resonator loop feature has been disabled in the design; programming these bits does not produce any change in the ADC outcome." hidden="false" />
    </register>
    <register name="ADC_DSM_CR8" address="0x40005888" bitWidth="8" desc="Delta Sigma Modulator Control Register 8" hidden="false">
      <field name="ipcap2_en" from="7" to="7" access="RW" resetVal="" desc="Enable/Disable additional 50fF capacitance path in the second integrator's input sampling path." hidden="false">
        <value name="IPCAP2_EN_DISABLE" value="0" desc="Disable the additional 50fF capacitance path." />
        <value name="IPCAP2_EN_ENABLE" value="1" desc="Enable the additional 50fF capacitance path." />
      </field>
      <field name="ipcap2" from="6" to="4" access="RW" resetVal="" desc="The second integrator's input sampling capacitance (0-350fF, 50fF step)." hidden="false">
        <value name="IPCAP2_0FEMPTO" value="000" desc="0fF." />
        <value name="IPCAP2_50FEMPTO" value="001" desc="50fF." />
        <value name="IPCAP2_100FEMPTO" value="010" desc="100fF." />
        <value name="IPCAP2_150FEMPTO" value="011" desc="150fF." />
        <value name="IPCAP2_200FEMPTO" value="100" desc="200fF." />
        <value name="IPCAP2_250FEMPTO" value="101" desc="250fF." />
        <value name="IPCAP2_300FEMPTO" value="110" desc="300fF." />
        <value name="IPCAP2_350FEMPTO" value="111" desc="350fF." />
      </field>
      <field name="fcap2" from="3" to="0" access="RW" resetVal="" desc="The second stage integrating capacitance (0-750fF, 50fF step)." hidden="false">
        <value name="FCAP2_0FEMPTO" value="0000" desc="0fF." />
        <value name="FCAP2_50FEMPTO" value="0001" desc="50fF." />
        <value name="FCAP2_100FEMPTO" value="0010" desc="100fF." />
        <value name="FCAP2_150FEMPTO" value="0011" desc="150fF." />
        <value name="FCAP2_200FEMPTO" value="0100" desc="200fF." />
        <value name="FCAP2_250FEMPTO" value="0101" desc="250fF." />
        <value name="FCAP2_300FEMPTO" value="0110" desc="300fF." />
        <value name="FCAP2_350FEMPTO" value="0111" desc="350fF." />
        <value name="FCAP2_400FEMPTO" value="1000" desc="400fF." />
        <value name="FCAP2_450FEMPTO" value="1001" desc="450fF." />
        <value name="FCAP2_500FEMPTO" value="1010" desc="500fF." />
        <value name="FCAP2_550FEMPTO" value="1011" desc="550fF." />
        <value name="FCAP2_600FEMPTO" value="1100" desc="600fF." />
        <value name="FCAP2_650FEMPTO" value="1101" desc="650fF." />
        <value name="FCAP2_700FEMPTO" value="1110" desc="700fF." />
        <value name="FCAP2_750FEMPTO" value="1111" desc="750fF." />
      </field>
    </register>
    <register name="ADC_DSM_CR9" address="0x40005889" bitWidth="8" desc="Delta Sigma Modulator Control Register 9" hidden="false">
      <field name="ipcap3_en" from="7" to="7" access="RW" resetVal="" desc="Enable/Disable additional 50fF capacitance path in the second integrator's input sampling path." hidden="false">
        <value name="IPCAP3_EN_DISABLE" value="0" desc="Disable the additional 50fF capacitance path." />
        <value name="IPCAP3_EN_ENABLE" value="1" desc="Enable the additional 50fF capacitance path." />
      </field>
      <field name="ipcap3" from="6" to="4" access="RW" resetVal="" desc="The third integrator's input sampling capacitance (0-350fF in 50fF step)." hidden="false">
        <value name="IPCAP3_0FEMPTO" value="000" desc="0fF." />
        <value name="IPCAP3_50FEMPTO" value="001" desc="50fF." />
        <value name="IPCAP3_100FEMPTO" value="010" desc="100fF." />
        <value name="IPCAP3_150FEMPTO" value="011" desc="150fF." />
        <value name="IPCAP3_200FEMPTO" value="100" desc="200fF." />
        <value name="IPCAP3_250FEMPTO" value="101" desc="250fF." />
        <value name="IPCAP3_300FEMPTO" value="110" desc="300fF." />
        <value name="IPCAP3_350FEMPTO" value="111" desc="350fF." />
      </field>
      <field name="fcap3" from="3" to="0" access="RW" resetVal="" desc="The third stage integrating capacitance (0-1500fF, 100fF step)." hidden="false">
        <value name="FCAP3_0FEMPTO" value="0000" desc="0fF." />
        <value name="FCAP3_100FEMPTO" value="0001" desc="100fF." />
        <value name="FCAP3_200FEMPTO" value="0010" desc="200fF." />
        <value name="FCAP3_300FEMPTO" value="0011" desc="300fF." />
        <value name="FCAP3_400FEMPTO" value="0100" desc="400fF." />
        <value name="FCAP3_500FEMPTO" value="0101" desc="500fF." />
        <value name="FCAP3_600FEMPTO" value="0110" desc="600fF." />
        <value name="FCAP3_700FEMPTO" value="0111" desc="700fF." />
        <value name="FCAP3_800FEMPTO" value="1000" desc="800fF." />
        <value name="FCAP3_900FEMPTO" value="1001" desc="900fF." />
        <value name="FCAP3_1000FEMPTO" value="1010" desc="1000fF." />
        <value name="FCAP3_1100FEMPTO" value="1011" desc="1100fF." />
        <value name="FCAP3_1200FEMPTO" value="1100" desc="1200fF." />
        <value name="FCAP3_1300FEMPTO" value="1101" desc="1300fF." />
        <value name="FCAP3_1400FEMPTO" value="1110" desc="1400fF." />
        <value name="FCAP3_1500FEMPTO" value="1111" desc="1500fF." />
      </field>
    </register>
    <register name="ADC_DSM_CR10" address="0x4000588A" bitWidth="8" desc="Delta Sigma Modulator Control Register 10" hidden="false">
      <field name="sumcap1_en" from="7" to="7" access="RW" resetVal="" desc="Enabling/Disabling the the additional 50fF capacitance path that lies between first integrator output and summer input (feed-forward) path." hidden="false">
        <value name="SUMCAP1_EN_DISABLE" value="0" desc="Disable the additional 50fF capacitance path." />
        <value name="SUMCAP1_EN_ENABLE" value="1" desc="Enable the additional 50fF capacitance path." />
      </field>
      <field name="sumcap1" from="6" to="4" access="RW" resetVal="" desc="The summer capacitance that lies on the feed-forward path from the first integrator output (0fF to 350fF in 50fF step)." hidden="false">
        <value name="SUMCAP1_0FEMPTO" value="000" desc="0fF." />
        <value name="SUMCAP1_50FEMPTO" value="001" desc="50fF." />
        <value name="SUMCAP1_100FEMPTO" value="010" desc="100fF." />
        <value name="SUMCAP1_150FEMPTO" value="011" desc="150fF." />
        <value name="SUMCAP1_200FEMPTO" value="100" desc="200fF." />
        <value name="SUMCAP1_250FEMPTO" value="101" desc="250fF." />
        <value name="SUMCAP1_300FEMPTO" value="110" desc="300fF." />
        <value name="SUMCAP1_350FEMPTO" value="111" desc="350fF." />
      </field>
      <field name="sumcap2_en" from="3" to="3" access="RW" resetVal="" desc="Enabling/Disabling the additional 50fF capacitance path that lies between the second integrator output and summer input (feed-forward) path." hidden="false">
        <value name="SUMCAP2_EN_DISABLE" value="0" desc="Disable the additional 50fF capacitance path." />
        <value name="SUMCAP2_EN_ENABLE" value="1" desc="Enable the additional 50fF capacitance path." />
      </field>
      <field name="sumcap2" from="2" to="0" access="RW" resetVal="" desc="The summer capacitance that lies on the feed-forward path from the second integrator output (0fF to 350fF in 50fF step." hidden="false">
        <value name="SUMCAP2_0FEMPTO" value="000" desc="0fF." />
        <value name="SUMCAP2_50FEMPTO" value="001" desc="50fF." />
        <value name="SUMCAP2_100FEMPTO" value="010" desc="100fF." />
        <value name="SUMCAP2_150FEMPTO" value="011" desc="150fF." />
        <value name="SUMCAP2_200FEMPTO" value="100" desc="200fF." />
        <value name="SUMCAP2_250FEMPTO" value="101" desc="250fF." />
        <value name="SUMCAP2_300FEMPTO" value="110" desc="300fF." />
        <value name="SUMCAP2_350FEMPTO" value="111" desc="350fF." />
      </field>
    </register>
    <register name="ADC_DSM_CR11" address="0x4000588B" bitWidth="8" desc="Delta Sigma Modulator Control Register 11" hidden="false">
      <field name="sumcap3_en" from="7" to="7" access="RW" resetVal="" desc="Enabling/Disabling the additional 50fF path that lies between the third integrator output and summer input (feed-forward) path." hidden="false">
        <value name="SUMCAP3_EN_DISABLE" value="0" desc="Disable the additional 50fF capacitance path." />
        <value name="SUMCAP3_EN_ENABLE" value="1" desc="Enable the additional 50fF capacitance path." />
      </field>
      <field name="sumcap3" from="6" to="4" access="RW" resetVal="" desc="The summer capacitance that lies on the feed-forward path from the third integrator output (0fF to 350fF in 50fF step." hidden="false">
        <value name="SUMCAP3_0FEMPTO" value="000" desc="0fF." />
        <value name="SUMCAP3_50FEMPTO" value="001" desc="50fF." />
        <value name="SUMCAP3_100FEMPTO" value="010" desc="100fF." />
        <value name="SUMCAP3_150FEMPTO" value="011" desc="150fF." />
        <value name="SUMCAP3_200FEMPTO" value="100" desc="200fF." />
        <value name="SUMCAP3_250FEMPTO" value="101" desc="250fF." />
        <value name="SUMCAP3_300FEMPTO" value="110" desc="300fF." />
        <value name="SUMCAP3_350FEMPTO" value="111" desc="350fF." />
      </field>
      <field name="sumcapfb" from="3" to="0" access="RW" resetVal="" desc="The summer feedback capacitance (0fF to 750F in 50fF step)." hidden="false">
        <value name="SUMCAPFB_0FEMPTO" value="0000" desc="0fF." />
        <value name="SUMCAPFB_50FEMPTO" value="0001" desc="50fF." />
        <value name="SUMCAPFB_100FEMPTO" value="0010" desc="100fF." />
        <value name="SUMCAPFB_150FEMPTO" value="0011" desc="150fF." />
        <value name="SUMCAPFB_200FEMPTO" value="0100" desc="200fF." />
        <value name="SUMCAPFB_250FEMPTO" value="0101" desc="250fF." />
        <value name="SUMCAPFB_300FEMPTO" value="0110" desc="300fF." />
        <value name="SUMCAPFB_350FEMPTO" value="0111" desc="350fF." />
        <value name="SUMCAPFB_400FEMPTO" value="1000" desc="400fF." />
        <value name="SUMCAPFB_450FEMPTO" value="1001" desc="450fF." />
        <value name="SUMCAPFB_500FEMPTO" value="1010" desc="500fF." />
        <value name="SUMCAPFB_550FEMPTO" value="1011" desc="550fF." />
        <value name="SUMCAPFB_600FEMPTO" value="1100" desc="600fF." />
        <value name="SUMCAPFB_650FEMPTO" value="1101" desc="650fF." />
        <value name="SUMCAPFB_700FEMPTO" value="1110" desc="700fF." />
        <value name="SUMCAPFB_750FEMPTO" value="1111" desc="750fF." />
      </field>
    </register>
    <register name="ADC_DSM_CR12" address="0x4000588C" bitWidth="8" desc="Delta Sigma Modulator Control Register 12" hidden="false">
      <field name="sumcapfb_en" from="6" to="6" access="RW" resetVal="" desc="Enabling/Disabling the DFT path that lies on the feedback path of the active summer." hidden="false">
        <value name="SUMCAPFB_EN_DISABLE" value="0" desc="Disable the DFT 50fF capacitance path." />
        <value name="SUMCAPFB_EN_ENABLE" value="1" desc="Enable the DFT 50fF capacitance path." />
      </field>
      <field name="sumcapin_en" from="5" to="5" access="RW" resetVal="" desc="Enabling/Disabling the DFT path that lies between input of the sigma delta modulator and the summer input.." hidden="false">
        <value name="SUMCAPIN_EN_DISABLE" value="0" desc="Disable the DFT 50fF capacitance path." />
        <value name="SUMCAPIN_EN_ENABLE" value="1" desc="Enable the DFT 50fF capacitance path." />
      </field>
      <field name="sumcapin" from="4" to="0" access="RW" resetVal="" desc="The summer capacitance that lies on the path where the input signal is summed (50fF to 1.6pF in 50fF step)." hidden="false">
        <value name="SUMCAPIN_0FEMPTO" value="00000" desc="0fF." />
        <value name="SUMCAPIN_50FEMPTO" value="00001" desc="50fF." />
        <value name="SUMCAPIN_100FEMPTO" value="00010" desc="100fF." />
        <value name="SUMCAPIN_150FEMPTO" value="00011" desc="150fF." />
        <value name="SUMCAPIN_200FEMPTO" value="00100" desc="200fF." />
        <value name="SUMCAPIN_250FEMPTO" value="00101" desc="250fF." />
        <value name="SUMCAPIN_300FEMPTO" value="00110" desc="300fF." />
        <value name="SUMCAPIN_350FEMPTO" value="00111" desc="350fF." />
        <value name="SUMCAPIN_400FEMPTO" value="01000" desc="400fF." />
        <value name="SUMCAPIN_450FEMPTO" value="01001" desc="450fF." />
        <value name="SUMCAPIN_500FEMPTO" value="01010" desc="500fF." />
        <value name="SUMCAPIN_550FEMPTO" value="01011" desc="550fF." />
        <value name="SUMCAPIN_600FEMPTO" value="01100" desc="600fF." />
        <value name="SUMCAPIN_650FEMPTO" value="01101" desc="650fF." />
        <value name="SUMCAPIN_700FEMPTO" value="01110" desc="700fF." />
        <value name="SUMCAPIN_750FEMPTO" value="01111" desc="750fF." />
        <value name="SUMCAPIN_800FEMPTO" value="10000" desc="800fF." />
        <value name="SUMCAPIN_850FEMPTO" value="10001" desc="850fF." />
        <value name="SUMCAPIN_900FEMPTO" value="10010" desc="900fF." />
        <value name="SUMCAPIN_950FEMPTO" value="10011" desc="950fF." />
        <value name="SUMCAPIN_1000FEMPTO" value="10100" desc="1000fF." />
        <value name="SUMCAPIN_1050FEMPTO" value="10101" desc="1050fF." />
        <value name="SUMCAPIN_1100FEMPTO" value="10110" desc="1100fF." />
        <value name="SUMCAPIN_1150FEMPTO" value="10111" desc="1150fF." />
        <value name="SUMCAPIN_1200FEMPTO" value="11000" desc="1200fF." />
        <value name="SUMCAPIN_1250FEMPTO" value="11001" desc="1250fF." />
        <value name="SUMCAPIN_1300FEMPTO" value="11010" desc="1300fF." />
        <value name="SUMCAPIN_1350FEMPTO" value="11011" desc="1350fF." />
        <value name="SUMCAPIN_1400FEMPTO" value="11100" desc="1400fF." />
        <value name="SUMCAPIN_1450FEMPTO" value="11101" desc="1450fF." />
        <value name="SUMCAPIN_1500FEMPTO" value="11110" desc="1500fF." />
        <value name="SUMCAPIN_1550FEMPTO" value="11111" desc="1550fF." />
      </field>
    </register>
    <register name="ADC_DSM_CR13" address="0x4000588D" bitWidth="8" desc="Delta Sigma Modulator Control Register 13" hidden="false" />
    <register name="ADC_DSM_CR14" address="0x4000588E" bitWidth="8" desc="Delta Sigma Modulator Control Register 14" hidden="false">
      <field name="opamp1_bw" from="7" to="4" access="RW" resetVal="" desc="First Stage Opamp Bandwidth Control (Risk Mitigation not for User control). Table gives value for Modulator input bw[3:0]." hidden="false">
        <value name="OPAMP1_BW_0x0" value="0000" desc="(default)" />
        <value name="OPAMP1_BW_0x1" value="0001" desc="(used with 1.5X power)" />
        <value name="OPAMP1_BW_0x2" value="0010" desc="reserved" />
        <value name="OPAMP1_BW_0x3" value="0011" desc="(used with 2X power)" />
        <value name="OPAMP1_BW_0x4" value="0100" desc="reserved" />
        <value name="OPAMP1_BW_0x5" value="0101" desc="reserved" />
        <value name="OPAMP1_BW_0x6" value="0110" desc="reserved" />
        <value name="OPAMP1_BW_0x7" value="0111" desc="(used with 2.5X power)" />
        <value name="OPAMP1_BW_0x8" value="1000" desc="(higher BW, 1.25X power)" />
        <value name="OPAMP1_BW_0x9" value="1001" desc="(lower noise)" />
        <value name="OPAMP1_BW_0xA" value="1010" desc="reserved" />
        <value name="OPAMP1_BW_0xB" value="1011" desc="reserved" />
        <value name="OPAMP1_BW_0xC" value="1100" desc="reserved" />
        <value name="OPAMP1_BW_0xD" value="1101" desc="reserved" />
        <value name="OPAMP1_BW_0xE" value="1110" desc="reserved" />
        <value name="OPAMP1_BW_0xF" value="1111" desc="reserved" />
      </field>
      <field name="power1" from="2" to="0" access="RW" resetVal="" desc="First Stage Opamp Power level control." hidden="false">
        <value name="POWER1_0" value="000" desc="Low (44uA)" />
        <value name="POWER1_1" value="001" desc="Medium (123uA)" />
        <value name="POWER1_2" value="010" desc="High (492uA)" />
        <value name="POWER1_3" value="011" desc="1.5X (750uA)" />
        <value name="POWER1_4" value="100" desc="2X (1mA)" />
        <value name="POWER1_5" value="101" desc="C/2 @ 3MSPS (277uA)" />
        <value name="POWER1_6" value="110" desc="C/4 @ 3MSPS (185uA)" />
        <value name="POWER1_7" value="111" desc="2.5X (1.5mA)" />
      </field>
    </register>
    <register name="ADC_DSM_CR15" address="0x4000588F" bitWidth="8" desc="Delta Sigma Modulator Control Register 15" hidden="false">
      <field name="power_comp" from="5" to="4" access="RW" resetVal="" desc="The power control for the quantizer block." hidden="false">
        <value name="POWER_COMP_VERYLOW" value="00" desc="very low (2.2uA)" />
        <value name="POWER_COMP_NORMAL" value="01" desc="Normal (8.6uA)" />
        <value name="POWER_COMP_6MHZ" value="10" desc="6MHz (17uA)" />
        <value name="POWER_COMP_12MHZ" value="11" desc="12MHz (35uA)" />
      </field>
      <field name="power2_3" from="2" to="0" access="RW" resetVal="" desc="The power control for the second and third integrator stages." hidden="false">
        <value name="POWER2_3_LOW" value="000" desc="LOW (4uA)" />
        <value name="POWER2_3_MEDIUM" value="001" desc="MEDIUM (17uA)" />
        <value name="POWER2_3_HIGH" value="010" desc="HIGH (68uA)" />
        <value name="POWER2_3_1P5X" value="011" desc="1.5X (100uA)" />
        <value name="POWER2_3_2X" value="100" desc="2X (135uA)" />
        <value name="POWER2_3_HIGH_5" value="101" desc="HIGH (68uA)" />
        <value name="POWER2_3_HIGH_6" value="110" desc="HIGH (68uA)" />
        <value name="POWER2_3_HIGH_7" value="111" desc="HIGH (68uA)" />
      </field>
    </register>
    <register name="ADC_DSM_CR16" address="0x40005890" bitWidth="8" desc="Delta Sigma Modulator Control Register 16" hidden="false">
      <field name="power_sum" from="6" to="4" access="RW" resetVal="" desc="The power control for the summer block." hidden="false">
        <value name="POWER_SUM_LOW" value="000" desc="LOW (4uA)" />
        <value name="POWER_SUM_MEDIUM" value="001" desc="MEDIUM (17uA)" />
        <value name="POWER_SUM_HIGH" value="010" desc="HIGH (68uA)" />
        <value name="POWER_SUM_1P5X" value="011" desc="1.5X (100uA)" />
        <value name="POWER_SUM_2X" value="100" desc="2X (135uA)" />
        <value name="POWER_SUM_HIGH_5" value="101" desc="HIGH (68uA)" />
        <value name="POWER_SUM_HIGH_6" value="110" desc="HIGH (68uA)" />
        <value name="POWER_SUM_HIGH_7" value="111" desc="HIGH (68uA)" />
      </field>
      <field name="en_cp" from="3" to="3" access="RW" resetVal="" desc="     Enable charge pump." hidden="false">
        <value name="CP_DISABLE" value="0" desc="Disable charge pump" />
        <value name="CP_ENABLE" value="1" desc="Enable charge pump" />
      </field>
      <field name="cp_pwrctl" from="2" to="0" access="RW" resetVal="" desc="Charge Pump Power Control Modes." hidden="false">
        <value name="CP_PWRCTL_TURBO" value="000" desc="Charge pump operating in Turbo Power (560uA) mode" />
        <value name="CP_PWRCTL_2X" value="001" desc="Charge pump operating in 6MHz (300uA) mode" />
        <value name="CP_PWRCTL_HIGH" value="010" desc="Charge pump operating in High power (170uA) mode" />
        <value name="CP_PWRCTL_MEDIUM" value="011" desc="Charge pump operating in Medium power (70uA) mode" />
        <value name="CP_PWRCTL_LOW" value="100" desc="Charge pump operating in Low Power (30uA) mode" />
        <value name="CP_PWRCTL_5" value="101" desc="Reserved" />
        <value name="CP_PWRCTL_6" value="110" desc="Reserved" />
        <value name="CP_PWRCTL_7" value="111" desc="Reserved" />
      </field>
    </register>
    <register name="ADC_DSM_CR17" address="0x40005891" bitWidth="8" desc="Delta Sigma Modulator Control Register 17" hidden="false">
      <field name="pwr_ctrl_vref_inn" from="7" to="6" access="RW" resetVal="" desc="Power control modes for REFBUF1 (the reference buffer that connects ADC reference to the negative input MUX of the channel)." hidden="false">
        <value name="PWR_CTRL_VREF_INN_LOW" value="00" desc="VREF Buffer (Input mux path) is operating in Low Power (26uA) mode" />
        <value name="PWR_CTRL_VREF_INN_MEDIUM" value="01" desc="VREF Buffer (Input mux path) is operating in Medium Power (32uA) mode" />
        <value name="PWR_CTRL_VREF_INN_HIGH" value="10" desc="VREF Buffer (Input mux path) is operating in High Power (118uA) mode" />
        <value name="PWR_CTRL_VREF_INN_TURBO" value="11" desc="VREF Buffer (Input mux path) is operating in Turbo Power (232uA) mode" />
      </field>
      <field name="pwr_ctrl_vcm" from="5" to="4" access="RW" resetVal="" desc="Power Control for the Voltage Common Mode Buffer for the Sigma Delta ADC." hidden="false">
        <value name="PWR_CTRL_VCM_0" value="00" desc="VCM Buffer is operating in Low Power (18 uA) mode" />
        <value name="PWR_CTRL_VCM_1" value="01" desc="VCM Buffer is operating in Medium Power (28 uA) mode" />
        <value name="PWR_CTRL_VCM_2" value="10" desc="VCM Buffer is operating in High Power (55 uA) mode" />
        <value name="PWR_CTRL_VCM_3" value="11" desc="VCM Buffer is operating in Turbo Power (114 uA) mode" />
      </field>
      <field name="pwr_ctrl_vref" from="3" to="2" access="RW" resetVal="" desc="Power Control for the Voltage Reference Buffer for the Sigma Delta ADC." hidden="false">
        <value name="PWR_CTRL_VREF_0" value="00" desc="VREF Buffer is operating in Low Power (26 uA) mode" />
        <value name="PWR_CTRL_VREF_1" value="01" desc="VREF Buffer is operating in Medium Power (32 uA) mode" />
        <value name="PWR_CTRL_VREF_2" value="10" desc="VREF Buffer is operating in High Power (118 uA) mode" />
        <value name="PWR_CTRL_VREF_3" value="11" desc="VREF Buffer is operating in Turbo Power (232 uA) mode" />
      </field>
      <field name="en_buf_vcm" from="1" to="1" access="RW" resetVal="" desc="Enable/Disable control for ADC (Internal)Reference Buffer." hidden="false">
        <value name="EN_BUF_VCM_0" value="0" desc="The ADC Output common mode (VCM) voltage buffer is powered down" />
        <value name="EN_BUF_VCM_1" value="1" desc="The ADC Output common mode (VCM) voltage buffer is NOT powered down" />
      </field>
      <field name="en_buf_vref" from="0" to="0" access="RW" resetVal="" desc="Enable/Disable control for ADC (Internal)Reference Buffer." hidden="false">
        <value name="EN_BUF_VREF_0" value="00" desc="The Internal Reference Voltage Buffer is powered down" />
        <value name="EN_BUF_VREF_1" value="01" desc="The Internal Reference Voltage Buffer is NOT powered down" />
      </field>
    </register>
    <register name="ADC_DSM_REF0" address="0x40005892" bitWidth="8" desc="Delta Sigma Modulator Reference Register 0" hidden="false">
      <field name="vcmsel" from="7" to="6" access="RW" resetVal="" desc="Output common mode selection for modulator" hidden="false">
        <value name="VCMSEL_0" value="0" desc="No selection is made for VCM" />
        <value name="VCMSEL_1" value="1" desc="0.8V from bandgap trim buffer is being selected as VCM (output common mode) for the DSM opamps" />
        <value name="VCMSEL_2" value="0" desc="0.7V from bandgap trim buffer is being selected as VCM (output common mode)" />
        <value name="VCMSEL_3" value="1" desc="Vssd being selected as VCM (output common mode) for the DSM opamps" />
      </field>
      <field name="vcm_res_div_en" from="5" to="5" access="RW" resetVal="" desc="If enabled it allows the resistor divided value of (Vpwra/2) to a selectable voltage for the VCM Mux" hidden="false">
        <value name="VCM_RES_DIV_DISABLE" value="0" desc="VCM resistor divider disabled" />
        <value name="VCM_RES_DIV_ENABLE" value="1" desc="VCM resistor divider enabled" />
      </field>
      <field name="vref_res_div_en" from="4" to="4" access="RW" resetVal="" desc="If enabled it allows the resistor divided value of (Vda/4) to a selectable voltage for the RefMux" hidden="false">
        <value name="VREF_RES_DIV_DISABLE" value="0" desc="VREF resistor divider disabled" />
        <value name="VREF_RES_DIV_ENABLE" value="1" desc="VREF resistor divider enabled" />
      </field>
      <field name="en_buf_vref_inn" from="3" to="3" access="RW" resetVal="" desc="Enable/Disable control for ADC (internal) REFBUF1 Buffer; This buffers the ADC reference before being sent to INN Mux." hidden="false" />
      <field name="refmux" from="2" to="0" access="RW" resetVal="" desc="Mux control that allows for selecting one among the various available internal reference values" hidden="false">
        <value name="REFMUX_0" value="000" desc="No Selection made for VCM" />
        <value name="REFMUX_1" value="001" desc="VDAC0 output is the reference for the DSM" />
        <value name="REFMUX_2" value="010" desc="Vda/4 is selected as the reference for the DSM (Vda is the external voltage supply)" />
        <value name="REFMUX_3" value="011" desc="Vda/3 is selected as the reference for the DSM (Vda is the external voltage supply)" />
        <value name="REFMUX_4" value="100" desc="internal precision bandgap reference of 1.024 (typ) is selected as the DSM reference" />
        <value name="REFMUX_5" value="101" desc="internal precision bandgap reference of 1.2V (typ) is selected as the DSM reference" />
        <value name="REFMUX_6" value="110" desc="N/A" />
        <value name="REFMUX_7" value="111" desc="N/A" />
      </field>
    </register>
    <register name="ADC_DSM_REF1" address="0x40005893" bitWidth="8" desc="Delta Sigma Modulator Reference Register 1" hidden="false">
      <field name="dac_gnd_sel" from="0" to="0" access="RW" resetVal="" desc="Selects DSM Reference DAC Capacitor Ground." hidden="false">
        <value name="DSM_DAC_GND_SEL_INT" value="0" desc="select DSM internal vssa" />
        <value name="DSM_DAC_GND_SEL_EXT" value="1" desc="select external ground (AGL6)" />
      </field>
    </register>
    <register name="ADC_DSM_REF2" address="0x40005894" bitWidth="8" desc="Delta Sigma Modulator Reference Register 2" hidden="false">
      <field name="s7_en" from="7" to="7" access="RW" resetVal="" desc="If Set, closes the S7 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." hidden="false" />
      <field name="s6_en" from="6" to="6" access="RW" resetVal="" desc="If Set, closes the S6 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." hidden="false" />
      <field name="s5_en" from="5" to="5" access="RW" resetVal="" desc="If Set, closes the S5 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." hidden="false" />
      <field name="s4_en" from="4" to="4" access="RW" resetVal="" desc="If Set, closes the S4 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." hidden="false" />
      <field name="s3_en" from="3" to="3" access="RW" resetVal="" desc="If Set, closes the S3 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." hidden="false" />
      <field name="s2_en" from="2" to="2" access="RW" resetVal="" desc="If Set, closes the S2 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." hidden="false" />
      <field name="s1_en" from="1" to="1" access="RW" resetVal="" desc="If Set, closes the S1 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." hidden="false" />
      <field name="s0_en" from="0" to="0" access="RW" resetVal="" desc="If Set, closes the S0 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." hidden="false" />
    </register>
    <register name="ADC_DSM_REF3" address="0x40005895" bitWidth="8" desc="Delta Sigma Modulator Reference Register 3" hidden="false">
      <field name="s13_en" from="5" to="5" access="RW" resetVal="" desc="If Set, closes the S13 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." hidden="false" />
      <field name="s12_en" from="4" to="4" access="RW" resetVal="" desc="If Set, closes the S12 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." hidden="false" />
      <field name="s11_en" from="3" to="3" access="RW" resetVal="" desc="If Set, closes the S11 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." hidden="false" />
      <field name="s10_en" from="2" to="2" access="RW" resetVal="" desc="If Set, closes the S10 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." hidden="false" />
      <field name="s9_en" from="1" to="1" access="RW" resetVal="" desc="If Set, closes the S9 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." hidden="false" />
      <field name="s8_en" from="0" to="0" access="RW" resetVal="" desc="If Set, closes the S8 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." hidden="false" />
    </register>
    <register name="ADC_DSM_DEM0" address="0x40005896" bitWidth="8" desc="Delta Sigma Modulator Dynamic Element Matching Register 0" hidden="false">
      <field name="demtest_src" from="4" to="4" access="RW" resetVal="" desc="Select demtest source." hidden="false">
        <value name="DEMTEST_SRC_REG" value="0" desc="ANAIF register source selected - DSM#_DEM1.demtest[7:0]." />
        <value name="DEMTEST_SRC_UDB" value="1" desc="UDB array source selected - dsi_anaif_dft[7:0]." />
      </field>
      <field name="adc_test_en" from="3" to="3" access="RW" resetVal="" desc="Enable/Disable All test modes in Sigma Delta Channel." hidden="false">
        <value name="ADC_TEST_EN_0" value="0" desc="Disable all test modes for the sigma delta channel." />
        <value name="ADC_TEST_EN_1" value="1" desc="Enable all test modes for the sigma delta channel." />
      </field>
      <field name="en_dem" from="2" to="2" access="RW" resetVal="" desc="Enable DEM." hidden="false">
        <value name="EN_DEM_DISABLE" value="0" desc="Disable DEM" />
        <value name="EN_DEM_ENABLE" value="1" desc="Enable DEM" />
      </field>
      <field name="en_scrambler1" from="1" to="1" access="RW" resetVal="" desc="Enable Scrambler 1." hidden="false">
        <value name="EN_SCRAMBLER1_DISABLE" value="0" desc="Disable Scrambler 1" />
        <value name="EN_SCRAMBLER1_ENABLE" value="1" desc="Enable Scrambler 1" />
      </field>
      <field name="en_scrambler0" from="0" to="0" access="RW" resetVal="" desc="Enable Scrambler 0." hidden="false">
        <value name="EN_SCRAMBLER0_DISABLE" value="0" desc="Disable Scrambler 0" />
        <value name="EN_SCRAMBLER0_ENABLE" value="1" desc="Enable Scrambler 0" />
      </field>
    </register>
    <register name="ADC_DSM_DEM1" address="0x40005897" bitWidth="8" desc="Delta Sigma Modulator Dynamic Element Matching Register 1" hidden="false">
      <field name="demtest" from="7" to="0" access="RW" resetVal="" desc="Register control for the DAC unit elements inside the first integrator. This can be used when bit DSM.DEM0[3], adc_test_en, is set. If the adc_test_en is not set the the control logic inside the modulator determines how the DAC unit elements are controlled. This is meant for static testing purposes." hidden="false" />
    </register>
    <register name="ADC_DSM_TST0" address="0x40005898" bitWidth="8" desc="Delta Sigma Modulator Test Register 0" hidden="false">
      <field name="dig_test_sel" from="6" to="4" access="RW" resetVal="" desc="To test various digital outputs to digital muxes (for DFT)." hidden="false">
        <value name="DIG_TEST_SEL_0" value="000" desc="test_dig_out = vhi" />
        <value name="DIG_TEST_SEL_1" value="001" desc="test_dig_out = hi" />
        <value name="DIG_TEST_SEL_2" value="010" desc="test_dig_out = med" />
        <value name="DIG_TEST_SEL_3" value="011" desc="test_dig_out = low" />
        <value name="DIG_TEST_SEL_4" value="100" desc="test_dig_out = sign" />
        <value name="DIG_TEST_SEL_5" value="101" desc="test_dig_out = reset_ov" />
        <value name="DIG_TEST_SEL_6" value="110" desc="test_dig_out = TESTMODE and Phi1 (sampling clock phase)" />
        <value name="DIG_TEST_SEL_7" value="111" desc="test_dig_out = TESTMODE and fchclk (chopping clock)" />
      </field>
      <field name="refsel_ctrl" from="3" to="0" access="RW" resetVal="" desc="This is the 4-bit encoded value which selects one among the 15 important DFT observable points inside the DSM. 4'h0 (0000) through 4'ha (1010) selects between various tap points in the quantizer resistor ladder. 4'hb (1011) through 4'he (1110) selects special points inside the DSM." hidden="false">
        <value name="REFSEL_CTRL_0" value="0000" desc="(9/32)*Vref" />
        <value name="REFSEL_CTRL_1" value="0001" desc="(11/32)*Vref" />
        <value name="REFSEL_CTRL_2" value="0010" desc="(12/32)*Vref" />
        <value name="REFSEL_CTRL_3" value="0011" desc="(13/32)*Vref" />
        <value name="REFSEL_CTRL_4" value="0100" desc="(15/32)*Vref" />
        <value name="REFSEL_CTRL_5" value="0101" desc="(16/32)*Vref" />
        <value name="REFSEL_CTRL_6" value="0110" desc="(17/32)*Vref" />
        <value name="REFSEL_CTRL_7" value="0111" desc="(19/32)*Vref" />
        <value name="REFSEL_CTRL_8" value="1000" desc="(20/32)*Vref" />
        <value name="REFSEL_CTRL_9" value="1001" desc="(21/32)*Vref" />
        <value name="REFSEL_CTRL_10" value="1010" desc="(23/32)*Vref" />
        <value name="REFSEL_CTRL_11" value="1011" desc="Selects VICM (Input Common Mode) applied to DSM to be available at Ref_out DFT point" />
        <value name="REFSEL_CTRL_12" value="1100" desc="Selects Vb0 (2nd and 3rd integrator Opamp Bias Voltage) inside the DSM to Ref_out DFT point" />
        <value name="REFSEL_CTRL_13" value="1101" desc="Selects VRCM (Half of applied Reference) inside the DSM to Ref_out DFT point" />
        <value name="REFSEL_CTRL_14" value="1110" desc="Selects vbias0_int, an internal bias point from inside the DSM to Ref_out DFT point" />
        <value name="REFSEL_CTRL_15" value="1111" desc="Not a valid selection" />
      </field>
    </register>
    <register name="ADC_DSM_TST1" address="0x40005899" bitWidth="8" desc="Delta Sigma Modulator Test Register 1" hidden="false" />
    <register name="ADC_DSM_BUF0" address="0x4000589A" bitWidth="8" desc="Delta Sigma Modulator Buffer Register 0" hidden="false">
      <field name="rail_rail_en" from="2" to="2" access="RW" resetVal="" desc="Selects Rail-to-Rail Mode." hidden="false">
        <value name="RAIL_RAIL_EN_DISABLE" value="0" desc="Level shifted mode" />
        <value name="RAIL_RAIL_EN_ENABLE" value="1" desc="Rail-to-Rail mode" />
      </field>
      <field name="bypass_p" from="1" to="1" access="RW" resetVal="" desc="Remove positive half of the buffer from signal path." hidden="false">
        <value name="BYPASS_P_0" value="0" desc="The buffer in the positive half remains on the signal path (Refer Fig 33-2)" />
        <value name="BYPASS_P_1" value="1" desc="bypass the buffer on the positive half of the signal path (Refer Fig 33-2)" />
      </field>
      <field name="enable_p" from="0" to="0" access="RW" resetVal="" desc="Buffer Positive Half Enable." hidden="false">
        <value name="ENABLE_P_0" value="0" desc="power down buffer in positive half" />
        <value name="ENABLE_P_1" value="1" desc="enable positive half of buffer" />
      </field>
    </register>
    <register name="ADC_DSM_BUF1" address="0x4000589B" bitWidth="8" desc="Delta Sigma Modulator Buffer Register 1" hidden="false">
      <field name="gain" from="3" to="2" access="RW" resetVal="" desc="Gain settings of 1,2,4,8 are supported." hidden="false">
        <value name="GAIN_1X" value="00" desc="1x" />
        <value name="GAIN_2X" value="01" desc="2x" />
        <value name="GAIN_4X" value="10" desc="4x" />
        <value name="GAIN_8X" value="11" desc="8x" />
      </field>
      <field name="bypass_n" from="1" to="1" access="RW" resetVal="" desc="Remove negative half of the buffer from signal path." hidden="false">
        <value name="BYPASS_N_0" value="0" desc="The buffer in the negative half remains on the signal path (Refer Fig 33-2)" />
        <value name="BYPASS_N_1" value="1" desc="bypass the buffer on the negative half of the signal path (Refer Fig 33-2)" />
      </field>
      <field name="enable_n" from="0" to="0" access="RW" resetVal="" desc="Buffer Negative Half Enable." hidden="false">
        <value name="ENABLE_N_0" value="0" desc="power down buffer in negative half" />
        <value name="ENABLE_N_1" value="1" desc="enable negat half of buffer" />
      </field>
    </register>
    <register name="ADC_DSM_BUF2" address="0x4000589C" bitWidth="8" desc="Delta Sigma Modulator Buffer Register 2" hidden="false">
      <field name="add_extra_rc" from="1" to="1" access="RW" resetVal="" desc="If enabled an additional RC is included at the output of the buffer differentially, to lower noise at the expense of settling else normal settling. See s8hizbuf BROS for more information." hidden="false" />
      <field name="lowpower_en" from="0" to="0" access="RW" resetVal="" desc="Enables the lower power mode of operation. The normal power mode implies 600uA typical current consumption per opamp in the buffer. See s8hizbuf BROS for more information." hidden="false">
        <value name="LOWPOWER_EN_NORMAL" value="0" desc="Input buffer operated in normal power mode" />
        <value name="LOWPOWER_EN_LOW" value="1" desc="Input buffer operated in low (1/4th of normal power) power mode" />
      </field>
    </register>
    <register name="ADC_DSM_BUF3" address="0x4000589D" bitWidth="8" desc="Delta Sigma Modulator Buffer Register 3" hidden="false">
      <field name="buf_chop_en" from="3" to="3" access="RW" resetVal="" desc="Enable/ Disable Chopping of the input buffer (TYPE A or B as selected in DSM_BUF0 register)." hidden="false">
        <value name="BUF_CHOP_EN_0" value="0" desc="Disable Chopping of the input buffer" />
        <value name="BUF_CHOP_EN_1" value="1" desc="Enable Chopping of the input buffer" />
      </field>
      <field name="buf_fchop" from="2" to="0" access="RW" resetVal="" desc="Input Buffer Chopping frequency control." hidden="false">
        <value name="BUF_FCHOP_0" value="000" desc="chopping frequency is fs/2" />
        <value name="BUF_FCHOP_1" value="001" desc="chopping frequency is fs/4" />
        <value name="BUF_FCHOP_2" value="010" desc="chopping frequency is fs/8" />
        <value name="BUF_FCHOP_3" value="011" desc="chopping frequency is fs/16" />
        <value name="BUF_FCHOP_4" value="100" desc="chopping frequency is fs/32" />
        <value name="BUF_FCHOP_5" value="101" desc="chopping frequency is fs/64" />
        <value name="BUF_FCHOP_6" value="110" desc="chopping frequency is fs/128" />
        <value name="BUF_FCHOP_7" value="111" desc="chopping frequency is fs/256" />
      </field>
    </register>
    <register name="ADC_DSM_MISC" address="0x4000589E" bitWidth="8" desc="Delta Sigma Modulator Miscallaneous Register" hidden="false">
      <field name="swvn_src" from="3" to="3" access="RW" resetVal="" desc="negative input routing control source." hidden="false">
        <value name="DSM_SWVN_SRC_REG" value="0" desc="ANAIF DSM routing registers" />
        <value name="DSM_SWVN_SRC_UDB" value="1" desc="UDB" />
      </field>
      <field name="swvp_src" from="2" to="2" access="RW" resetVal="" desc="positive input routing control source." hidden="false">
        <value name="DSM_SWVP_SRC_REG" value="0" desc="ANAIF DSM routing registers" />
        <value name="DSM_SWVP_SRC_UDB" value="1" desc="UDB" />
      </field>
      <field name="sel_iclk_cp" from="0" to="0" access="RW" resetVal="" desc="Select Charge Pump Internal Clock." hidden="false">
        <value name="SEL_ICLK_CP_EXTERNAL" value="0" desc="External (DSI) Charge Pump Clock selected" />
        <value name="SEL_ICLK_CP_INTERNAL" value="1" desc="Internal Charge Pump Clock selected" />
      </field>
    </register>
    <register name="ADC_DSM_CLK" address="0x40005B07" bitWidth="8" desc="Delta Sigma Modulator Clock Selection Register" hidden="false">
      <field name="bypass_sync" from="4" to="4" access="RW" resetVal="" desc="Bypass Synchronization" hidden="false">
        <value name="BYPASS_SYNC_0" value="0" desc="Synchronization not bypassed (Synchronization enabled)" />
        <value name="BYPASS_SYNC_1" value="1" desc="Synchronization bypassed (Synchronization disabled)" />
      </field>
      <field name="clk_en" from="3" to="3" access="RW" resetVal="" desc="Clock gating control" hidden="false">
        <value name="CLK_EN_0" value="0" desc="disable clock" />
        <value name="CLK_EN_1" value="1" desc="enable clock" />
      </field>
      <field name="mx_clk" from="2" to="0" access="RW" resetVal="" desc="Clock Selection" hidden="false">
        <value name="MX_CLK_0" value="000" desc="Select clk_a0 and clk_a0_dig" />
        <value name="MX_CLK_1" value="001" desc="Select clk_a1 and clk_a1_dig" />
        <value name="MX_CLK_2" value="010" desc="Select clk_a2 and clk_a2_dig" />
        <value name="MX_CLK_3" value="011" desc="Select clk_a3 and clk_a3_dig" />
        <value name="MX_CLK_4" value="100" desc="Select UDB generated clock" />
        <value name="MX_CLK_5" value="101" desc="Reserved" />
        <value name="MX_CLK_6" value="110" desc="Reserved" />
        <value name="MX_CLK_7" value="111" desc="Reserved" />
      </field>
    </register>
    <register name="ADC_DSM_OUT0" address="0x40005B88" bitWidth="8" desc="Delta Sigma Modulator Output Register 0" hidden="false">
      <field name="dout" from="7" to="0" access="RW" resetVal="" desc="DSM output." hidden="false" />
    </register>
    <register name="ADC_DSM_OUT1" address="0x40005B89" bitWidth="8" desc="Delta Sigma Modulator Output Register 1" hidden="false">
      <field name="ovdcause" from="5" to="5" access="RW" resetVal="" desc="Overload Cause" hidden="false">
        <value name="OVDCAUSE_0" value="0" desc="0s overload" />
        <value name="OVDCAUSE_1" value="1" desc="1s overload" />
      </field>
      <field name="ovdflag" from="4" to="4" access="RW" resetVal="" desc="Overload detected" hidden="false" />
      <field name="dout2scomp" from="3" to="0" access="RW" resetVal="" desc="DSM Output Register 1" hidden="false">
        <value name="DSM_DOUT2SCOMP_0" value="0000" desc="NA (qlev=00); 0 (qlev=01); 0 (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_1" value="0001" desc="+1 (qlev=00); +1 (qlev=01); +1 (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_2" value="0010" desc="NA (qlev=00); NA (qlev=01); +2 (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_3" value="0011" desc="NA (qlev=00); NA (qlev=01); +3 (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_4" value="0100" desc="NA (qlev=00); NA (qlev=01); +4 (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_5" value="0101" desc="NA (qlev=00); NA (qlev=01); NA (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_6" value="0110" desc="NA (qlev=00); NA (qlev=01); NA (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_7" value="0111" desc="NA (qlev=00); NA (qlev=01); NA (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_8" value="1000" desc="NA (qlev=00); NA (qlev=01); NA (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_9" value="1001" desc="NA (qlev=00); NA (qlev=01); NA (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_10" value="1010" desc="NA (qlev=00); NA (qlev=01); NA (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_11" value="1011" desc="NA (qlev=00); NA (qlev=01); NA (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_12" value="1100" desc="NA (qlev=00); NA (qlev=01); -4 (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_13" value="1101" desc="NA (qlev=00); NA (qlev=01); -3 (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_14" value="1110" desc="NA (qlev=00); NA (qlev=01); -2 (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_15" value="1111" desc="-1 (qlev=00); -1 (qlev=01); -1 (qlev=10)" />
      </field>
    </register>
  </block>
  <block name="Z_DIR_OUT" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="PID_ISR" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="PID_Timer" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false">
    <block name="VirtualMux_2" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="TimerHW" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="OneTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="VirtualMux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="VirtualMux_3" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <register name="PID_Timer_GLOBAL_ENABLE" address="0x400043A3" bitWidth="8" desc="PM.ACT.CFG" hidden="false">
      <field name="en_timer" from="3" to="0" access="RW" resetVal="" desc="Enable timer/counters." hidden="false" />
    </register>
    <register name="PID_Timer_CONTROL" address="0x40004F00" bitWidth="8" desc="TMRx.CFG0" hidden="false">
      <field name="EN" from="0" to="0" access="RW" resetVal="" desc="Enables timer/comparator." hidden="false" />
      <field name="MODE" from="1" to="1" access="RW" resetVal="" desc="Mode. (0 = Timer; 1 = Comparator)" hidden="false">
        <value name="Timer" value="0" desc="Timer mode. CNT/CMP register holds timer count value." />
        <value name="Comparator" value="1" desc="Comparator mode. CNT/CMP register holds comparator threshold value." />
      </field>
      <field name="ONESHOT" from="2" to="2" access="RW" resetVal="" desc="Timer stops upon reaching stop condition defined by TMR_CFG bits. Can be restarted by asserting TIMER RESET or disabling and re-enabling block." hidden="false" />
      <field name="CMP_BUFF" from="3" to="3" access="RW" resetVal="" desc="Buffer compare register. Compare register updates only on timer terminal count." hidden="false" />
      <field name="INV" from="4" to="4" access="RW" resetVal="" desc="Invert sense of TIMEREN signal" hidden="false" />
      <field name="DB" from="5" to="5" access="RW" resetVal="" desc="Deadband mode--Deadband phases phi1 and phi2 are outputted on CMP and TC output pins respectively." hidden="false">
        <value name="Timer" value="0" desc="CMP and TC are output." />
        <value name="Deadband" value="1" desc="PHI1 (instead of CMP) and PHI2 (instead of TC) are output." />
      </field>
      <field name="DEADBAND_PERIOD" from="7" to="6" access="RW" resetVal="" desc="Deadband Period" hidden="false" />
    </register>
    <register name="PID_Timer_CONTROL2" address="0x40004F01" bitWidth="8" desc="TMRx.CFG1" hidden="false">
      <field name="IRQ_SEL" from="0" to="0" access="RW" resetVal="" desc="Irq selection. (0 = raw interrupts; 1 = status register interrupts)" hidden="false" />
      <field name="FTC" from="1" to="1" access="RW" resetVal="" desc="First Terminal Count (FTC). Setting this bit forces a single pulse on the TC pin when first enabled." hidden="false">
        <value name="Disable FTC" value="0" desc="Disable the single cycle pulse, which signifies the timer is starting." />
        <value name="Enable FTC" value="1" desc="Enable the single cycle pulse, which signifies the timer is starting." />
      </field>
      <field name="DCOR" from="2" to="2" access="RW" resetVal="" desc="Disable Clear on Read (DCOR) of Status Register SR0." hidden="false" />
      <field name="DBMODE" from="3" to="3" access="RW" resetVal="" desc="Deadband mode (asynchronous/synchronous). CMP output pin is also affected when not in deadband mode (CFG0.DEADBAND)." hidden="false" />
      <field name="CLK_BUS_EN_SEL" from="6" to="4" access="RW" resetVal="" desc="Digital Global Clock selection." hidden="false" />
      <field name="BUS_CLK_SEL" from="7" to="7" access="RW" resetVal="" desc="Bus Clock selection." hidden="false" />
    </register>
    <register name="PID_Timer_CONTROL3_" address="0x40004F02" bitWidth="8" desc="TMRx.CFG2" hidden="false">
      <field name="TMR_CFG" from="1" to="0" access="RW" resetVal="" desc="Timer configuration (MODE = 0): 000 = Continuous; 001 = Pulsewidth; 010 = Period; 011 = Stop on IRQ" hidden="false">
        <value name="Continuous" value="0" desc="Timer runs while EN bit of CFG0 register is set to '1'." />
        <value name="Pulsewidth" value="1" desc="Timer runs from positive to negative edge of TIMEREN." />
        <value name="Period" value="10" desc="Timer runs from positive to positive edge of TIMEREN." />
        <value name="Irq" value="11" desc="Timer runs until IRQ." />
      </field>
      <field name="COD" from="2" to="2" access="RW" resetVal="" desc="Clear On Disable (COD). Clears or gates outputs to zero." hidden="false" />
      <field name="ROD" from="3" to="3" access="RW" resetVal="" desc="Reset On Disable (ROD). Resets internal state of output logic" hidden="false" />
      <field name="CMP_CFG" from="6" to="4" access="RW" resetVal="" desc="Comparator configurations" hidden="false">
        <value name="Equal" value="0" desc="Compare Equal " />
        <value name="Less than" value="1" desc="Compare Less Than " />
        <value name="Less than or equal" value="10" desc="Compare Less Than or Equal ." />
        <value name="Greater" value="11" desc="Compare Greater Than ." />
        <value name="Greater than or equal" value="100" desc="Compare Greater Than or Equal " />
      </field>
      <field name="HW_EN" from="7" to="7" access="RW" resetVal="" desc="When set Timer Enable controls counting." hidden="false" />
    </register>
    <register name="PID_Timer_PERIOD" address="0x40004F04" bitWidth="8" desc="TMRx.PER0 - Assigned Period" hidden="false" />
    <register name="PID_Timer_COUNTER" address="0x40004F06" bitWidth="8" desc="TMRx.CNT_CMP0 - Current Down Counter Value" hidden="false" />
  </block>
  <block name="ZeroTerminal_2" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="cy_boot" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="Em_EEPROM_Dynamic" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="BUTTON_RISING_EDGE" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="ENC_Backlight" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false">
    <register name="ENC_Backlight_CONTROL_REG" address="0x40006575" bitWidth="8" desc="" hidden="false" />
  </block>
  <block name="ENC_R" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="LCD_B" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="PID_CLK" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="ENC_B" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="ENC_G" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="Z_PWM_OUT" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="UpdateTimer_UI" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false">
    <block name="VirtualMux_2" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="TimerHW" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="OneTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="VirtualMux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="VirtualMux_3" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <register name="UpdateTimer_UI_GLOBAL_ENABLE" address="0x400043A3" bitWidth="8" desc="PM.ACT.CFG" hidden="false">
      <field name="en_timer" from="3" to="0" access="RW" resetVal="" desc="Enable timer/counters." hidden="false" />
    </register>
    <register name="UpdateTimer_UI_CONTROL" address="0x40004F0C" bitWidth="8" desc="TMRx.CFG0" hidden="false">
      <field name="EN" from="0" to="0" access="RW" resetVal="" desc="Enables timer/comparator." hidden="false" />
      <field name="MODE" from="1" to="1" access="RW" resetVal="" desc="Mode. (0 = Timer; 1 = Comparator)" hidden="false">
        <value name="Timer" value="0" desc="Timer mode. CNT/CMP register holds timer count value." />
        <value name="Comparator" value="1" desc="Comparator mode. CNT/CMP register holds comparator threshold value." />
      </field>
      <field name="ONESHOT" from="2" to="2" access="RW" resetVal="" desc="Timer stops upon reaching stop condition defined by TMR_CFG bits. Can be restarted by asserting TIMER RESET or disabling and re-enabling block." hidden="false" />
      <field name="CMP_BUFF" from="3" to="3" access="RW" resetVal="" desc="Buffer compare register. Compare register updates only on timer terminal count." hidden="false" />
      <field name="INV" from="4" to="4" access="RW" resetVal="" desc="Invert sense of TIMEREN signal" hidden="false" />
      <field name="DB" from="5" to="5" access="RW" resetVal="" desc="Deadband mode--Deadband phases phi1 and phi2 are outputted on CMP and TC output pins respectively." hidden="false">
        <value name="Timer" value="0" desc="CMP and TC are output." />
        <value name="Deadband" value="1" desc="PHI1 (instead of CMP) and PHI2 (instead of TC) are output." />
      </field>
      <field name="DEADBAND_PERIOD" from="7" to="6" access="RW" resetVal="" desc="Deadband Period" hidden="false" />
    </register>
    <register name="UpdateTimer_UI_CONTROL2" address="0x40004F0D" bitWidth="8" desc="TMRx.CFG1" hidden="false">
      <field name="IRQ_SEL" from="0" to="0" access="RW" resetVal="" desc="Irq selection. (0 = raw interrupts; 1 = status register interrupts)" hidden="false" />
      <field name="FTC" from="1" to="1" access="RW" resetVal="" desc="First Terminal Count (FTC). Setting this bit forces a single pulse on the TC pin when first enabled." hidden="false">
        <value name="Disable FTC" value="0" desc="Disable the single cycle pulse, which signifies the timer is starting." />
        <value name="Enable FTC" value="1" desc="Enable the single cycle pulse, which signifies the timer is starting." />
      </field>
      <field name="DCOR" from="2" to="2" access="RW" resetVal="" desc="Disable Clear on Read (DCOR) of Status Register SR0." hidden="false" />
      <field name="DBMODE" from="3" to="3" access="RW" resetVal="" desc="Deadband mode (asynchronous/synchronous). CMP output pin is also affected when not in deadband mode (CFG0.DEADBAND)." hidden="false" />
      <field name="CLK_BUS_EN_SEL" from="6" to="4" access="RW" resetVal="" desc="Digital Global Clock selection." hidden="false" />
      <field name="BUS_CLK_SEL" from="7" to="7" access="RW" resetVal="" desc="Bus Clock selection." hidden="false" />
    </register>
    <register name="UpdateTimer_UI_CONTROL3_" address="0x40004F0E" bitWidth="8" desc="TMRx.CFG2" hidden="false">
      <field name="TMR_CFG" from="1" to="0" access="RW" resetVal="" desc="Timer configuration (MODE = 0): 000 = Continuous; 001 = Pulsewidth; 010 = Period; 011 = Stop on IRQ" hidden="false">
        <value name="Continuous" value="0" desc="Timer runs while EN bit of CFG0 register is set to '1'." />
        <value name="Pulsewidth" value="1" desc="Timer runs from positive to negative edge of TIMEREN." />
        <value name="Period" value="10" desc="Timer runs from positive to positive edge of TIMEREN." />
        <value name="Irq" value="11" desc="Timer runs until IRQ." />
      </field>
      <field name="COD" from="2" to="2" access="RW" resetVal="" desc="Clear On Disable (COD). Clears or gates outputs to zero." hidden="false" />
      <field name="ROD" from="3" to="3" access="RW" resetVal="" desc="Reset On Disable (ROD). Resets internal state of output logic" hidden="false" />
      <field name="CMP_CFG" from="6" to="4" access="RW" resetVal="" desc="Comparator configurations" hidden="false">
        <value name="Equal" value="0" desc="Compare Equal " />
        <value name="Less than" value="1" desc="Compare Less Than " />
        <value name="Less than or equal" value="10" desc="Compare Less Than or Equal ." />
        <value name="Greater" value="11" desc="Compare Greater Than ." />
        <value name="Greater than or equal" value="100" desc="Compare Greater Than or Equal " />
      </field>
      <field name="HW_EN" from="7" to="7" access="RW" resetVal="" desc="When set Timer Enable controls counting." hidden="false" />
    </register>
    <register name="UpdateTimer_UI_PERIOD" address="0x40004F10" bitWidth="8" desc="TMRx.PER0 - Assigned Period" hidden="false" />
    <register name="UpdateTimer_UI_COUNTER" address="0x40004F12" bitWidth="8" desc="TMRx.CNT_CMP0 - Current Down Counter Value" hidden="false" />
  </block>
  <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="UI_CLK" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="X_PWM" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false">
    <block name="vmIRQ" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="vmCompare" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="vmTC" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="FFKillMux" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="OneTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="PWMUDB" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <register name="X_PWM_COMPARE_Reg" address="0x40006422" bitWidth="16" desc="UDB.D0 - Assigned Compare Value" hidden="false" />
    <register name="X_PWM_Control_Reg" address="0x40006473" bitWidth="8" desc="UDB Control Register - Assigned Control Register Value" hidden="false">
      <field name="CTRL_ENABLE" from="7" to="7" access="RW" resetVal="" desc="Enable the PWM" hidden="false" />
      <field name="CTRL_CMPMODE2" from="5" to="3" access="RW" resetVal="" desc="Compare mode 2" hidden="false" />
      <field name="CTRL_CMPMODE1" from="2" to="0" access="RW" resetVal="" desc="Compare mode 1" hidden="false" />
    </register>
    <register name="X_PWM_STATUS_MASK" address="0x40006483" bitWidth="8" desc="UDB Status bits Interrupt Mask Enable Register" hidden="false">
      <field name="PWM_STS_CMP1" from="0" to="0" access="R" resetVal="" desc="Enables the Interrupt on Compare 1" hidden="false" />
      <field name="PWM_STS_CMP2" from="1" to="1" access="R" resetVal="" desc="Enables the Interrupt on Compare 2" hidden="false" />
      <field name="PWM_STS_TC" from="2" to="2" access="R" resetVal="" desc="Enables the Interrupt on Terminal Count" hidden="false" />
      <field name="PWM_STS_FIFO_FULL" from="3" to="3" access="R" resetVal="" desc="FIFO Full Status Mask " hidden="false" />
      <field name="PWM_STS_KILL" from="5" to="5" access="R" resetVal="" desc="Enables the Interrupt on Kill" hidden="false" />
    </register>
    <register name="X_PWM_STATUS_AUX_CTRLDP0" address="0x40006492" bitWidth="8" desc="UDB Auxilliary Control Register" hidden="false">
      <field name="FIFO0_CLR" from="0" to="0" access="RW" resetVal="" desc="FIFO0 clear" hidden="false">
        <value name="E_FIFO_CLR_0" value="0" desc="Normal FIFO operation" />
        <value name="E_FIFO_CLR_1" value="1" desc="Clear FIFO state" />
      </field>
      <field name="FIFO1_CLR" from="1" to="1" access="RW" resetVal="" desc="FIFO1 clear" hidden="false">
        <value name="E_FIFO_CLR_0" value="0" desc="Normal FIFO operation" />
        <value name="E_FIFO_CLR_1" value="1" desc="Clear FIFO state" />
      </field>
      <field name="FIFO0_LVL" from="2" to="2" access="RW" resetVal="" desc="FIFO level" hidden="false">
        <value name="E_FIFO_LVL_0" value="0" desc="FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty" />
        <value name="E_FIFO_LVL_1" value="1" desc="FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full" />
      </field>
      <field name="FIFO1_LVL" from="3" to="3" access="RW" resetVal="" desc="FIFO level" hidden="false">
        <value name="E_FIFO_LVL_0" value="0" desc="FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty" />
        <value name="E_FIFO_LVL_1" value="1" desc="FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full" />
      </field>
      <field name="INT_EN" from="4" to="4" access="RW" resetVal="" desc="" hidden="false">
        <value name="E_INT_EN0" value="0" desc="Interrupt disabled" />
        <value name="E_INT_EN1" value="1" desc="Interrupt enabled" />
      </field>
      <field name="CNT_START" from="5" to="5" access="RW" resetVal="" desc="FIFO0 clear" hidden="false">
        <value name="E_CNT_START0" value="0" desc="Disable counter" />
        <value name="E_CNT_START1" value="1" desc="Enable counter" />
      </field>
    </register>
    <register name="X_PWM_STATUS_AUX_CTRLDP1" address="0x40006493" bitWidth="8" desc="UDB Auxilliary Control Register" hidden="false">
      <field name="FIFO0_CLR" from="0" to="0" access="RW" resetVal="" desc="FIFO0 clear" hidden="false">
        <value name="E_FIFO_CLR_0" value="0" desc="Normal FIFO operation" />
        <value name="E_FIFO_CLR_1" value="1" desc="Clear FIFO state" />
      </field>
      <field name="FIFO1_CLR" from="1" to="1" access="RW" resetVal="" desc="FIFO1 clear" hidden="false">
        <value name="E_FIFO_CLR_0" value="0" desc="Normal FIFO operation" />
        <value name="E_FIFO_CLR_1" value="1" desc="Clear FIFO state" />
      </field>
      <field name="FIFO0_LVL" from="2" to="2" access="RW" resetVal="" desc="FIFO level" hidden="false">
        <value name="E_FIFO_LVL_0" value="0" desc="FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty" />
        <value name="E_FIFO_LVL_1" value="1" desc="FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full" />
      </field>
      <field name="FIFO1_LVL" from="3" to="3" access="RW" resetVal="" desc="FIFO level" hidden="false">
        <value name="E_FIFO_LVL_0" value="0" desc="FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty" />
        <value name="E_FIFO_LVL_1" value="1" desc="FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full" />
      </field>
      <field name="INT_EN" from="4" to="4" access="RW" resetVal="" desc="" hidden="false">
        <value name="E_INT_EN0" value="0" desc="Interrupt disabled" />
        <value name="E_INT_EN1" value="1" desc="Interrupt enabled" />
      </field>
      <field name="CNT_START" from="5" to="5" access="RW" resetVal="" desc="FIFO0 clear" hidden="false">
        <value name="E_CNT_START0" value="0" desc="Disable counter" />
        <value name="E_CNT_START1" value="1" desc="Enable counter" />
      </field>
    </register>
  </block>
  <block name="SCL" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="PWM_Clock" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="QUAD_A" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="QuadDec" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false">
    <block name="VirtualMux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="and_2" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="and_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="not_2" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="VirtualMux_2" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="OneTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="and_3" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="isr" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="not_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="QuadDec_Cnt16" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false">
      <block name="VirtualMux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
      <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
      <block name="TC_vm" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
      <block name="OneTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
      <block name="vmEnableMode" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
      <block name="ZeroTerminal_2" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
      <block name="CounterUDB" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
      <block name="int_vm" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
      <register name="QuadDec_Cnt16_STATUS_MASK" address="0x40006487" bitWidth="8" desc="UDB Status bits Interrupt Mask Enable Register" hidden="false">
        <field name="COUNTER_STS_CMP" from="0" to="0" access="RW" resetVal="" desc="Compare output status" hidden="false" />
        <field name="COUNTER_STS_A0ZERO" from="1" to="1" access="RW" resetVal="" desc="A0 Zero ouput status" hidden="false" />
        <field name="COUNTER_STS_OVERFLOW" from="2" to="2" access="RW" resetVal="" desc="Overflow status " hidden="false" />
        <field name="COUNTER_STS_UNDERFLOW" from="3" to="3" access="RW" resetVal="" desc="Underflow status " hidden="false" />
        <field name="COUNTER_STS_CAPTURE" from="4" to="4" access="RW" resetVal="" desc="Capture Status" hidden="false" />
        <field name="COUNTER_STS_FIFO_FULL" from="5" to="5" access="RW" resetVal="" desc="FIFO Full Status " hidden="false" />
        <field name="COUNTER_STS_FIFO_NEMPTY" from="6" to="6" access="RW" resetVal="" desc="FIFO Not Empty Status " hidden="false" />
      </register>
      <register name="QuadDec_Cnt16_STATUS_AUX_CTRL" address="0x40006497" bitWidth="8" desc="UDB Auxilliary Control Register" hidden="false">
        <field name="FIFO0_CLR" from="0" to="0" access="RW" resetVal="" desc="FIFO0 clear" hidden="false">
          <value name="E_FIFO_CLR_0" value="0" desc="Normal FIFO operation" />
          <value name="E_FIFO_CLR_1" value="1" desc="Clear FIFO state" />
        </field>
        <field name="FIFO1_CLR" from="1" to="1" access="RW" resetVal="" desc="FIFO1 clear" hidden="false">
          <value name="E_FIFO_CLR_0" value="0" desc="Normal FIFO operation" />
          <value name="E_FIFO_CLR_1" value="1" desc="Clear FIFO state" />
        </field>
        <field name="FIFO0_LVL" from="2" to="2" access="RW" resetVal="" desc="FIFO level" hidden="false">
          <value name="E_FIFO_LVL_0" value="0" desc="FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty" />
          <value name="E_FIFO_LVL_1" value="1" desc="FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full" />
        </field>
        <field name="FIFO1_LVL" from="3" to="3" access="RW" resetVal="" desc="FIFO level" hidden="false">
          <value name="E_FIFO_LVL_0" value="0" desc="FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty" />
          <value name="E_FIFO_LVL_1" value="1" desc="FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full" />
        </field>
        <field name="INT_EN" from="4" to="4" access="RW" resetVal="" desc="" hidden="false">
          <value name="E_INT_EN0" value="0" desc="Interrupt disabled" />
          <value name="E_INT_EN1" value="1" desc="Interrupt enabled" />
        </field>
        <field name="CNT_START" from="5" to="5" access="RW" resetVal="" desc="FIFO0 clear" hidden="false">
          <value name="E_CNT_START0" value="0" desc="Disable counter" />
          <value name="E_CNT_START1" value="1" desc="Enable counter" />
        </field>
      </register>
      <register name="QuadDec_Cnt16_COUNTER" address="0x40006506" bitWidth="16" desc="UDB.A0 - Current Counter Value" hidden="false" />
      <register name="QuadDec_Cnt16_PERIOD" address="0x40006526" bitWidth="16" desc="UDB.D0 - Assigned Period" hidden="false" />
      <register name="QuadDec_Cnt16_COMPARE" address="0x40006536" bitWidth="16" desc="UDB.D1 - Assigned Compare Value" hidden="false" />
      <register name="QuadDec_Cnt16_Control_Reg" address="0x40006576" bitWidth="8" desc="UDB Control Register - Assigned Control Register Value" hidden="false">
        <field name="CTRL_ENABLE" from="7" to="7" access="RW" resetVal="" desc="Enable Counter" hidden="false" />
        <field name="CTRL_CAPMODE" from="4" to="3" access="RW" resetVal="" desc="Capture mode" hidden="false" />
        <field name="CTRL_CMPMODE" from="2" to="0" access="RW" resetVal="" desc="Compare mode" hidden="false" />
      </register>
    </block>
    <block name="bQuadDec" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="VirtualMux_3" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <register name="QuadDec_Cnt16_COUNTER" address="0x40006506" bitWidth="16" desc="Counter value" hidden="false" />
    <register name="QuadDec_STATUS_REG" address="0x40006564" bitWidth="8" desc="Quadrature Decoder Status Register" hidden="false">
      <field name="OVERFLOW" from="0" to="0" access="R" resetVal="" desc="Counter overflow" hidden="false" />
      <field name="UNDERFLOW" from="1" to="1" access="R" resetVal="" desc="Counter underflow" hidden="false" />
      <field name="RESET" from="2" to="2" access="R" resetVal="" desc="Counter Reset due index" hidden="false" />
      <field name="INVALID_IN" from="3" to="3" access="R" resetVal="" desc="Invalid state transition on the A and B inputs" hidden="false" />
    </register>
  </block>
  <block name="LCD" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false">
    <block name="LCDPort" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  </block>
  <block name="UPDATE_UI" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="Clock_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="QUAD_B" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="Y_PWM" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false">
    <block name="vmIRQ" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="vmCompare" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="vmTC" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="FFKillMux" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="OneTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="PWMUDB" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <register name="Y_PWM_COMPARE_Reg" address="0x40006424" bitWidth="16" desc="UDB.D0 - Assigned Compare Value" hidden="false" />
    <register name="Y_PWM_Control_Reg" address="0x40006474" bitWidth="8" desc="UDB Control Register - Assigned Control Register Value" hidden="false">
      <field name="CTRL_ENABLE" from="7" to="7" access="RW" resetVal="" desc="Enable the PWM" hidden="false" />
      <field name="CTRL_CMPMODE2" from="5" to="3" access="RW" resetVal="" desc="Compare mode 2" hidden="false" />
      <field name="CTRL_CMPMODE1" from="2" to="0" access="RW" resetVal="" desc="Compare mode 1" hidden="false" />
    </register>
    <register name="Y_PWM_STATUS_MASK" address="0x40006485" bitWidth="8" desc="UDB Status bits Interrupt Mask Enable Register" hidden="false">
      <field name="PWM_STS_CMP1" from="0" to="0" access="R" resetVal="" desc="Enables the Interrupt on Compare 1" hidden="false" />
      <field name="PWM_STS_CMP2" from="1" to="1" access="R" resetVal="" desc="Enables the Interrupt on Compare 2" hidden="false" />
      <field name="PWM_STS_TC" from="2" to="2" access="R" resetVal="" desc="Enables the Interrupt on Terminal Count" hidden="false" />
      <field name="PWM_STS_FIFO_FULL" from="3" to="3" access="R" resetVal="" desc="FIFO Full Status Mask " hidden="false" />
      <field name="PWM_STS_KILL" from="5" to="5" access="R" resetVal="" desc="Enables the Interrupt on Kill" hidden="false" />
    </register>
    <register name="Y_PWM_STATUS_AUX_CTRLDP0" address="0x40006494" bitWidth="8" desc="UDB Auxilliary Control Register" hidden="false">
      <field name="FIFO0_CLR" from="0" to="0" access="RW" resetVal="" desc="FIFO0 clear" hidden="false">
        <value name="E_FIFO_CLR_0" value="0" desc="Normal FIFO operation" />
        <value name="E_FIFO_CLR_1" value="1" desc="Clear FIFO state" />
      </field>
      <field name="FIFO1_CLR" from="1" to="1" access="RW" resetVal="" desc="FIFO1 clear" hidden="false">
        <value name="E_FIFO_CLR_0" value="0" desc="Normal FIFO operation" />
        <value name="E_FIFO_CLR_1" value="1" desc="Clear FIFO state" />
      </field>
      <field name="FIFO0_LVL" from="2" to="2" access="RW" resetVal="" desc="FIFO level" hidden="false">
        <value name="E_FIFO_LVL_0" value="0" desc="FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty" />
        <value name="E_FIFO_LVL_1" value="1" desc="FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full" />
      </field>
      <field name="FIFO1_LVL" from="3" to="3" access="RW" resetVal="" desc="FIFO level" hidden="false">
        <value name="E_FIFO_LVL_0" value="0" desc="FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty" />
        <value name="E_FIFO_LVL_1" value="1" desc="FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full" />
      </field>
      <field name="INT_EN" from="4" to="4" access="RW" resetVal="" desc="" hidden="false">
        <value name="E_INT_EN0" value="0" desc="Interrupt disabled" />
        <value name="E_INT_EN1" value="1" desc="Interrupt enabled" />
      </field>
      <field name="CNT_START" from="5" to="5" access="RW" resetVal="" desc="FIFO0 clear" hidden="false">
        <value name="E_CNT_START0" value="0" desc="Disable counter" />
        <value name="E_CNT_START1" value="1" desc="Enable counter" />
      </field>
    </register>
    <register name="Y_PWM_STATUS_AUX_CTRLDP1" address="0x40006495" bitWidth="8" desc="UDB Auxilliary Control Register" hidden="false">
      <field name="FIFO0_CLR" from="0" to="0" access="RW" resetVal="" desc="FIFO0 clear" hidden="false">
        <value name="E_FIFO_CLR_0" value="0" desc="Normal FIFO operation" />
        <value name="E_FIFO_CLR_1" value="1" desc="Clear FIFO state" />
      </field>
      <field name="FIFO1_CLR" from="1" to="1" access="RW" resetVal="" desc="FIFO1 clear" hidden="false">
        <value name="E_FIFO_CLR_0" value="0" desc="Normal FIFO operation" />
        <value name="E_FIFO_CLR_1" value="1" desc="Clear FIFO state" />
      </field>
      <field name="FIFO0_LVL" from="2" to="2" access="RW" resetVal="" desc="FIFO level" hidden="false">
        <value name="E_FIFO_LVL_0" value="0" desc="FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty" />
        <value name="E_FIFO_LVL_1" value="1" desc="FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full" />
      </field>
      <field name="FIFO1_LVL" from="3" to="3" access="RW" resetVal="" desc="FIFO level" hidden="false">
        <value name="E_FIFO_LVL_0" value="0" desc="FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty" />
        <value name="E_FIFO_LVL_1" value="1" desc="FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full" />
      </field>
      <field name="INT_EN" from="4" to="4" access="RW" resetVal="" desc="" hidden="false">
        <value name="E_INT_EN0" value="0" desc="Interrupt disabled" />
        <value name="E_INT_EN1" value="1" desc="Interrupt enabled" />
      </field>
      <field name="CNT_START" from="5" to="5" access="RW" resetVal="" desc="FIFO0 clear" hidden="false">
        <value name="E_CNT_START0" value="0" desc="Disable counter" />
        <value name="E_CNT_START1" value="1" desc="Enable counter" />
      </field>
    </register>
  </block>
  <block name="and_2" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="X_PWM_OUT" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="Z_PWM" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false">
    <block name="vmIRQ" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="vmCompare" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="vmTC" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="FFKillMux" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="OneTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="PWMUDB" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <register name="Z_PWM_COMPARE_Reg" address="0x40006420" bitWidth="16" desc="UDB.D0 - Assigned Compare Value" hidden="false" />
    <register name="Z_PWM_Control_Reg" address="0x40006470" bitWidth="8" desc="UDB Control Register - Assigned Control Register Value" hidden="false">
      <field name="CTRL_ENABLE" from="7" to="7" access="RW" resetVal="" desc="Enable the PWM" hidden="false" />
      <field name="CTRL_CMPMODE2" from="5" to="3" access="RW" resetVal="" desc="Compare mode 2" hidden="false" />
      <field name="CTRL_CMPMODE1" from="2" to="0" access="RW" resetVal="" desc="Compare mode 1" hidden="false" />
    </register>
    <register name="Z_PWM_STATUS_MASK" address="0x40006481" bitWidth="8" desc="UDB Status bits Interrupt Mask Enable Register" hidden="false">
      <field name="PWM_STS_CMP1" from="0" to="0" access="R" resetVal="" desc="Enables the Interrupt on Compare 1" hidden="false" />
      <field name="PWM_STS_CMP2" from="1" to="1" access="R" resetVal="" desc="Enables the Interrupt on Compare 2" hidden="false" />
      <field name="PWM_STS_TC" from="2" to="2" access="R" resetVal="" desc="Enables the Interrupt on Terminal Count" hidden="false" />
      <field name="PWM_STS_FIFO_FULL" from="3" to="3" access="R" resetVal="" desc="FIFO Full Status Mask " hidden="false" />
      <field name="PWM_STS_KILL" from="5" to="5" access="R" resetVal="" desc="Enables the Interrupt on Kill" hidden="false" />
    </register>
    <register name="Z_PWM_STATUS_AUX_CTRLDP0" address="0x40006490" bitWidth="8" desc="UDB Auxilliary Control Register" hidden="false">
      <field name="FIFO0_CLR" from="0" to="0" access="RW" resetVal="" desc="FIFO0 clear" hidden="false">
        <value name="E_FIFO_CLR_0" value="0" desc="Normal FIFO operation" />
        <value name="E_FIFO_CLR_1" value="1" desc="Clear FIFO state" />
      </field>
      <field name="FIFO1_CLR" from="1" to="1" access="RW" resetVal="" desc="FIFO1 clear" hidden="false">
        <value name="E_FIFO_CLR_0" value="0" desc="Normal FIFO operation" />
        <value name="E_FIFO_CLR_1" value="1" desc="Clear FIFO state" />
      </field>
      <field name="FIFO0_LVL" from="2" to="2" access="RW" resetVal="" desc="FIFO level" hidden="false">
        <value name="E_FIFO_LVL_0" value="0" desc="FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty" />
        <value name="E_FIFO_LVL_1" value="1" desc="FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full" />
      </field>
      <field name="FIFO1_LVL" from="3" to="3" access="RW" resetVal="" desc="FIFO level" hidden="false">
        <value name="E_FIFO_LVL_0" value="0" desc="FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty" />
        <value name="E_FIFO_LVL_1" value="1" desc="FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full" />
      </field>
      <field name="INT_EN" from="4" to="4" access="RW" resetVal="" desc="" hidden="false">
        <value name="E_INT_EN0" value="0" desc="Interrupt disabled" />
        <value name="E_INT_EN1" value="1" desc="Interrupt enabled" />
      </field>
      <field name="CNT_START" from="5" to="5" access="RW" resetVal="" desc="FIFO0 clear" hidden="false">
        <value name="E_CNT_START0" value="0" desc="Disable counter" />
        <value name="E_CNT_START1" value="1" desc="Enable counter" />
      </field>
    </register>
    <register name="Z_PWM_STATUS_AUX_CTRLDP1" address="0x40006491" bitWidth="8" desc="UDB Auxilliary Control Register" hidden="false">
      <field name="FIFO0_CLR" from="0" to="0" access="RW" resetVal="" desc="FIFO0 clear" hidden="false">
        <value name="E_FIFO_CLR_0" value="0" desc="Normal FIFO operation" />
        <value name="E_FIFO_CLR_1" value="1" desc="Clear FIFO state" />
      </field>
      <field name="FIFO1_CLR" from="1" to="1" access="RW" resetVal="" desc="FIFO1 clear" hidden="false">
        <value name="E_FIFO_CLR_0" value="0" desc="Normal FIFO operation" />
        <value name="E_FIFO_CLR_1" value="1" desc="Clear FIFO state" />
      </field>
      <field name="FIFO0_LVL" from="2" to="2" access="RW" resetVal="" desc="FIFO level" hidden="false">
        <value name="E_FIFO_LVL_0" value="0" desc="FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty" />
        <value name="E_FIFO_LVL_1" value="1" desc="FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full" />
      </field>
      <field name="FIFO1_LVL" from="3" to="3" access="RW" resetVal="" desc="FIFO level" hidden="false">
        <value name="E_FIFO_LVL_0" value="0" desc="FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty" />
        <value name="E_FIFO_LVL_1" value="1" desc="FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full" />
      </field>
      <field name="INT_EN" from="4" to="4" access="RW" resetVal="" desc="" hidden="false">
        <value name="E_INT_EN0" value="0" desc="Interrupt disabled" />
        <value name="E_INT_EN1" value="1" desc="Interrupt enabled" />
      </field>
      <field name="CNT_START" from="5" to="5" access="RW" resetVal="" desc="FIFO0 clear" hidden="false">
        <value name="E_CNT_START0" value="0" desc="Disable counter" />
        <value name="E_CNT_START1" value="1" desc="Enable counter" />
      </field>
    </register>
  </block>
  <block name="and_3" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="Y_PWM_OUT" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="SDA" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="I2C_Module" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false">
    <block name="BusClock" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="or_ff" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="Vmux_clock" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="Vmux_scl_out" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="OneTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="OneTerminal_2" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="or_udb" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="Bufoe_sda" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="Vmux_timeout_clock" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="or_udb_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="Bufoe_scl" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ZeroTerminal_2" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="Vmux_scl_in" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="Vmux_sda_in" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ZeroTerminal_3" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="Vmux_sda_out" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="Vmux_interrupt" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="I2C_FF" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="I2C_IRQ" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <register name="I2C_Module_FF_XCFG" address="0x400049C8" bitWidth="8" desc="I2C Extended Configuration Register" hidden="false">
      <field name="csr_clk_en" from="7" to="7" access="RW" resetVal="" desc="This bit is used for gating system clock for the blocks core logic that is not associated with AHB interface. Clock is made available to the core logic only when this bit is set to 1 and the input pin ext_clk_en is also active. If either of them is not active, the blocks core logic does not receive the system clock." hidden="false" />
      <field name="i2c_on" from="6" to="6" access="RW" resetVal="" desc="This bit should be set by the user during initial block configuration if the user wants to use the I2C block as wake-up source. Only when this bit set along with other bits mentioned in the sleep mode section, the I2C wakes up system from sleep on address match." hidden="false" />
      <field name="ready_to_sleep" from="5" to="5" access="R" resetVal="" desc="Once the user sets the force_nack bit, the I2C block sets this bit if I2C is not busy or it waits for ongoing transaction to be completed and then sets this bit. As long as this bit is set, the I2C block is going to nack all the transactions.Clearing force_nack bit automatically clears this bit. HW clears this bit automatically on assertion of PD (Power Down)" hidden="false" />
      <field name="force_nack" from="4" to="4" access="RW" resetVal="" desc="This bit must be set by the user before putting the device to sleep and wait for ready_to_sleep status bit to be set. This can be cleared by user by writing '0' and the HW clears it automatically on assertion of PD(Power Down)" hidden="false" />
      <field name="hw_addr_en" from="0" to="0" access="RW" resetVal="" desc="When this bit is set to a '1', hardware address compare is enabled. On an address match, an interrupt is generated, CSR register bit 3 is set, and the clock is stalled until the CPU writes a 0 into the CSR register bit 3. The address is automatically ACKed on a match. On an address mismatch,no interrupt is generated, clock is not stalled, and bit 3 in the CSR register is set. The CPU must write a 0 into the CSR register bit 3 to clear it. The address is automatically NACKed on a mismatch. You must configure the compare address in the ADR register. When this bit is set to a '0', software address compare is enabled. An interrupt is generated, the clock is stalled, and CSR register bit 3 is set when the received address byte is available in the Data register; to enable the CPU to do a firmware address compare. The clock is stalled until the CPU writes a 0 into the CSR register bit 3. The functionality of this bit is independent of the data buffering mode." hidden="false" />
    </register>
    <register name="I2C_Module_FF_ADDR" address="0x400049CA" bitWidth="8" desc="I2C Slave Adddress Register" hidden="false">
      <field name="slave_address" from="6" to="0" access="RW" resetVal="" desc="These seven bits hold the slave's own device address. These bits are held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." hidden="false" />
    </register>
    <register name="I2C_Module_FF_CFG" address="0x400049D6" bitWidth="8" desc="I2C Configuration Register" hidden="false">
      <field name="sio_select" from="7" to="7" access="RW" resetVal="" desc="I2C Pin Select for SCL/SDA lines from SIO1/SIO2, 0 = SCL and SDA lines get their inputs from SIO1 module.sclk_str1 and sda_ack1 are driven to SIO1 module and they get asserted once device wakes up from sleep. 1 = SCL and SDA lines get their inputs from SIO2 module. sclk_str2 and sda_ack2 are driven to SIO2 module and they get asserted once device wakes up from sleep. This bit is valid only when I2C.CFG[6] is asserted." hidden="false" />
      <field name="pselect" from="6" to="6" access="RW" resetVal="" desc="I2C Pin Select for SCL/SDA lines from GPIO/SIO, 0 = SCL and SDA lines get their inputs from GPIO module.sclk_str0 and sda_ack0 are driven to GPIO module and they get asserted once device wakes up from sleep. 1 = SCL and SDA lines get their inputs from one of the SIO Blocks that is chosen based on the configuration of bit I2C.CFG[7]" hidden="false" />
      <field name="bus_error_ie" from="5" to="5" access="RW" resetVal="" desc="Bus Error Interrupt Enable 0 disabled 1 enabled. An interrupt is generated on the detection of a Bus error condition." hidden="false" />
      <field name="stop_ie" from="4" to="4" access="RW" resetVal="" desc="Stop Interrupt Enable 0 disabled 1 enabled. An interrupt is generated on the detection of a Stop condition." hidden="false" />
      <field name="clock_rate" from="2" to="2" access="RW" resetVal="" desc="0 Samples/bit is 16, 1 Samples/bit is 32" hidden="false" />
      <field name="en_mstr" from="1" to="1" access="RW" resetVal="" desc="Enables master mode for the device" hidden="false" />
      <field name="en_slave" from="0" to="0" access="RW" resetVal="" desc="Enables Slave mode for the device" hidden="false" />
    </register>
    <register name="I2C_Module_FF_CSR" address="0x400049D7" bitWidth="8" desc="I2C Control and Status Register" hidden="false">
      <field name="bus_error" from="7" to="7" access="RW" resetVal="" desc="It must be cleared by firmware by writing a '0' to the bit position. It is never cleared by the hardware. 1 a misplaced Start or Stop condition was detected. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." hidden="false" />
      <field name="lost_arb" from="6" to="6" access="RW" resetVal="" desc="This bit is set immediately on lost arbitration; however, it does not cause an interrupt. This status may be checked after the following Byte Complete interrupt. Any Start detect or a write to the Start or Restart generate bits (MCSR register), when operating in Master mode, will also clear the bit. 1 lost Arbitration. This bit is held zero if I2C_CFG.en_mstr is zero." hidden="false" />
      <field name="stop_status" from="5" to="5" access="RW" resetVal="" desc="It must be cleared by firmware with write of '0' to the bit position. It is never cleared by the hardware. 1 a Stop condition was detected. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." hidden="false" />
      <field name="ack" from="4" to="4" access="RW" resetVal="" desc="Acknowledge Out. Bit is automatically cleared by hardware on a Byte Complete event. 0 nack the last received byte. 1 ack the last received byte" hidden="false" />
      <field name="address" from="3" to="3" access="RW" resetVal="" desc="It must be cleared by firmware with write of '0' to the bit position. 1 the received byte is a slave address. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero" hidden="false" />
      <field name="transmit" from="2" to="2" access="RW" resetVal="" desc="Bit is set by firmware to define the direction of the byte transfer. Any Start detect will clear the bit. 0 receive mode 1 transmit mode. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." hidden="false" />
      <field name="lrb" from="1" to="1" access="RW" resetVal="" desc="Last Received Bit. The value of the 9th bit in a Transmit sequence, which is the acknowledge bit from the receiver. Any Start detect or a write to the Start or Restart generate bits, when operating in Master mode, will also clear the bit. 0 last transmitted byte was ACK'ed by the receiver. 1 last transmitted byte was NACK'ed by the receiver. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." hidden="false" />
      <field name="byte_complete" from="0" to="0" access="RW" resetVal="" desc="Transmit/Receive Mode: 0 no completed transmit/receive since last cleared by firmware. Any Start detect or a write to the start or Restart generate bits, when operating in Master mode, will also clear the bit. Transmit mode: 1 eight bits of data have been transmitted and an ACK or NACK has been received. Receive mode: 1 eight bits of data have been received. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." hidden="false" />
    </register>
    <register name="I2C_Module_FF_DATA" address="0x400049D8" bitWidth="8" desc="I2C Data Register" hidden="false">
      <field name="data" from="7" to="0" access="RW" resetVal="" desc="Read received data or write data to transmit. These bits are held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." hidden="false" />
    </register>
    <register name="I2C_Module_FF_MCSR" address="0x400049D9" bitWidth="8" desc="Master Control and Status Register: I2C_MCSR" hidden="false">
      <field name="stop_gen" from="4" to="4" access="RW" resetVal="" desc="This bit is set only for master transmitter and used at the end of byte transfer. After byte complete status is set, if this bit is set followed by the Transmit bit in I2C.CSR register, Stop condition is generated after byte complete. This bit is automatically reset to 0 after the Stop, start or Restart has been generated. During data phase, if Stop Gen bit is set to 0, clearing the Transmit bit in I2C.CSR register will also generate a Stop condition. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." hidden="false" />
      <field name="bus_busy" from="3" to="3" access="R" resetVal="" desc="This bit is set to the following. 0 when a Stop condition is detected (from any bus master). 1 when a Start condition is detected (from any bus master). This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." hidden="false" />
      <field name="master_mode" from="2" to="2" access="R" resetVal="" desc="This bit is set/cleared by hardware when the device is operating as a master. 0 stop condition detected, generated by this device. 1 start condition detected, generated by this device. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." hidden="false" />
      <field name="restart_gen" from="1" to="1" access="RW" resetVal="" desc="This bit is cleared by hardware when the Restart generation is complete. 0 restart generation complete. 1 generate a Restart condition. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." hidden="false" />
      <field name="start_gen" from="0" to="0" access="RW" resetVal="" desc="This bit is cleared by hardware when the Start generation is complete. 0 start generation complete. 1 generate a Start condition and send a byte (address) to the I2C bus, if bus is not busy. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." hidden="false" />
    </register>
    <register name="I2C_Module_FF_CLK_DIV1" address="0x400049DB" bitWidth="8" desc="I2C Clock Divide Factor Register-1" hidden="false">
      <field name="Div" from="7" to="0" access="RW" resetVal="" desc="The configuration of this register along with that in register CLK_DIV2 defines the factor by which the SYSCLK will be divided in the I2C block. These bits are held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." hidden="false" />
    </register>
    <register name="I2C_Module_FF_CLK_DIV2" address="0x400049DC" bitWidth="8" desc="I2C Clock Divide Factor Register-2" hidden="false">
      <field name="Div" from="1" to="0" access="RW" resetVal="" desc="The configuration of this register along with that in register CLK_DIV1 defines the factor by whichthe SYSCLK will be divided in the I2C block. These bits are held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." hidden="false" />
    </register>
    <register name="I2C_Module_FF__TMOUT_CSR" address="0x400049DD" bitWidth="8" desc="I2C Timerout Control and Status Register" hidden="false">
      <field name="sda_pin_status" from="4" to="4" access="RW" resetVal="" desc="SDA Line status." hidden="false" />
      <field name="scl_pin_status" from="3" to="3" access="RW" resetVal="" desc="SCL Line status." hidden="false" />
      <field name="i2c_timeout_int_enable" from="2" to="2" access="R" resetVal="" desc="I2C Timeout interrupt enable." hidden="false" />
      <field name="i2c_sda_timeout_enable" from="1" to="1" access="RW" resetVal="" desc="I2C SDA Timeout enable." hidden="false" />
      <field name="i2c_scl_timeout_enable" from="0" to="0" access="RW" resetVal="" desc="I2C SCL Timeout enable." hidden="false" />
    </register>
    <register name="I2C_Module_FF__TMOUT_SR" address="0x400049DE" bitWidth="8" desc="I2C Timerout Status Register" hidden="false">
      <field name="sda_tmout_status" from="1" to="1" access="RW" resetVal="" desc="SDA Timeout status." hidden="false" />
      <field name="scl_tmout_status" from="0" to="0" access="RW" resetVal="" desc="SCL Timeout status." hidden="false" />
    </register>
    <register name="I2C_Module_FF__TMOUT_CFG0" address="0x400049DF" bitWidth="8" desc="I2C Timerout Period Configuration Register-0" hidden="false">
      <field name="timeout_period_lowbyte" from="7" to="0" access="RW" resetVal="" desc="The configuration of this register along with that in register TMOUT_CFG1 to define the number units before SCL or SDA stuck low timeout triggers the I2C interrupt. The one unit is equal to SYSCLK/1024. The TMOUT_CFG0 defines lower byte of the period." hidden="false" />
    </register>
    <register name="I2C_Module_FF__TMOUT_CFG1" address="0x400049E0" bitWidth="8" desc="Extended Configuration Register: TMOUT_CFG1" hidden="false">
      <field name="timeout_period_highnibble" from="3" to="0" access="RW" resetVal="" desc="The configuration of this register along with that in register TMOUT_CFG1 to define the number units before SCL or SDA stuck low timeout triggers the I2C interrupt. The one unit is equal to SYSCLK/1024. The TMOUT_CFG1 defines higher octet of the period." hidden="false" />
    </register>
  </block>
  <block name="ENC_BTN" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="Output_Enable" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false">
    <register name="Output_Enable_CONTROL_REG" address="0x40006475" bitWidth="8" desc="" hidden="false" />
  </block>
  <block name="ADC_SAMPLECURRSENSOR" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
  <block name="USBFS" BASE="0x0" SIZE="0x0" desc="USBFS" visible="true" hidden="false">
    <block name="USB" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="Dp" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ord_int" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ep_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ep_2" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ep2" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="bus_reset" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ep1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="Dm" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="dp_int" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="VirtualMux_2" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ZeroTerminal_2" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="arb_int" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="VirtualMux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ZeroTerminal_4" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ep_0" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="VirtualMux_4" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="VirtualMux_3" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ZeroTerminal_3" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="VirtualMux_5" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ZeroTerminal_6" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ZeroTerminal_5" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="VirtualMux_6" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ZeroTerminal_7" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="ZeroTerminal_8" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="VirtualMux_7" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <block name="VirtualMux_8" BASE="0x0" SIZE="0x0" desc="" visible="true" hidden="false" />
    <register name="POWER_CTRL" address="0x40006008" bitWidth="32" desc="Power Control Register" hidden="true">
      <field name="VBUS_VALID_OVR" from="1" to="0" access="RW" resetVal="" desc="Overrides the value received from the GPIO input buffer connected to VBUS" hidden="false">
        <value name="FORCE_VALID_0" value="00" desc="Force vbus_valid = 0." />
        <value name="FORCE_VALID_1" value="01" desc="Force vbus_valid = 1." />
        <value name="GPIO_VALID" value="10" desc="Use vbus_valid signal from GPIO input." />
        <value name="PHY_VALID" value="11" desc="Use vbus_valid signal from PHY detector." />
      </field>
      <field name="SUSPEND" from="2" to="2" access="RW" resetVal="" desc="Put PHY into Suspend mode. If the PHY is enabled, this bit MUST be set before entering a low power mode (DeepSleep/Hibernate)." hidden="false" />
      <field name="SUSPEND_DEL" from="3" to="3" access="RW" resetVal="" desc="Delayed version of SUSPEND. Always set SUSPEND and SUSPEND_DEL together in a single register write.  When taking PHY out of suspend mode, first clear SUSPEND, then clear SUSPEND_DEL at least 2us later." hidden="false" />
      <field name="ISOLATE" from="4" to="4" access="RW" resetVal="" desc="Isolates the PHY outputs. Clear this bit at least 2us after vbus is known to be valid (vbus_valid=1). Isolation will be forced when vbus_valid goes low (see VBUS_VALID_OVR)." hidden="false" />
      <field name="CHDET_PWR_CTL" from="6" to="5" access="RW" resetVal="" desc="Power programmability for bandgap voltage buffer in the charger detect block.  See s8bg_vrefbuf public cell for more information. Default '0' is low power mode." hidden="false" />
      <field name="ENABLE_DM_PULLDOWN" from="26" to="26" access="RW" resetVal="" desc="Enables the ~15k pull down on the DM, default off. The 15k pull down is needed for Data Contact Detection (DCD)." hidden="false" />
      <field name="ENABLE_VBUS_PULLDOWN" from="26" to="26" access="RW" resetVal="" desc="Enables the weak pull down on the VBUS, default on, to prevent floating node crow bar currents." hidden="false" />
      <field name="ENABLE_RCVR" from="27" to="27" access="RW" resetVal="" desc="Enables the differential USB receiver." hidden="false" />
      <field name="ENABLE_DPO" from="28" to="28" access="RW" resetVal="" desc="Enables the single ended receiver on D+." hidden="false" />
      <field name="ENABLE_DMO" from="29" to="29" access="RW" resetVal="" desc="Enables the signle ended receiver on D-." hidden="false" />
      <field name="ENABLE_CHGDET" from="30" to="30" access="RW" resetVal="" desc="Enables the charger detection circuitry.  After USB has connected, this circuitry can be disabled to save power." hidden="false" />
      <field name="ENABLE" from="31" to="31" access="RW" resetVal="" desc="Mast enable of PHY and Charger Detector.  Nothing will work until this bit is set." hidden="false" />
    </register>
    <register name="CR0" address="0x40006008" bitWidth="8" desc="USB Control 0 Register" hidden="false">
      <field name="DEVICE_ADDRESS" from="6" to="0" access="R" resetVal="" desc="These bits specify the USB device address to which the SIE will respond. This address must be set by firmware and is specified by the USB Host with a SET ADDRESS command during USB enumeration. This value must be programmed by firmware when assigned during enumeration. It is not set automatically by the hardware." hidden="false" />
      <field name="USB_ENABLE" from="7" to="7" access="RW" resetVal="" desc="This bit enables the device to respond to USB traffic." hidden="false">
        <value name="Disabled" value="0" desc="Block responds to USB traffic." />
        <value name="Enabled" value="1" desc="Block does not respond to USB traffic." />
      </field>
    </register>
    <register name="INTR_CAUSE_HIGH" address="0x40006008" bitWidth="32" desc="High priority interrupt Cause register" hidden="true">
      <field name="SOF_INTR" from="0" to="0" access="RW" resetVal="" desc="USB SOF Interrupt." hidden="false" />
      <field name="BUS_RESET_INTR" from="1" to="1" access="RW" resetVal="" desc="BUS RESET Interrupt." hidden="false" />
      <field name="EP0_INTR" from="2" to="2" access="RW" resetVal="" desc="EP0 Interrupt." hidden="false" />
      <field name="LPM_INTR" from="3" to="3" access="RW" resetVal="" desc="LPM Interrupt." hidden="false" />
      <field name="RESUME_INTR" from="4" to="4" access="RW" resetVal="" desc="Resume Interrupt." hidden="false" />
      <field name="ARB_EP_INTR" from="7" to="7" access="RW" resetVal="" desc="Arbiter Endpoint Interrupt." hidden="false" />
      <field name="EP1_INTR" from="8" to="8" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP2_INTR" from="9" to="9" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP3_INTR" from="10" to="10" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP4_INTR" from="11" to="11" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP5_INTR" from="12" to="12" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP6_INTR" from="13" to="13" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP7_INTR" from="14" to="14" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP8_INTR" from="15" to="15" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
    </register>
    <register name="LPM_STAT" address="0x40006008" bitWidth="32" desc="LPM Status register" hidden="true">
      <field name="LPM_BESL" from="3" to="0" access="RW" resetVal="" desc="Best Effort Service Latency. This value should match either the Baseline (DeepSleep) or Deep (Hibernate) BESL in the BOS descriptor." hidden="false" />
      <field name="LPM_REMOTEWAKE" from="4" to="4" access="RW" resetVal="" desc="LPM ACK response enable (if LPM_EN=1), to allow firmware to refuse a low power request." hidden="false">
        <value name="Prohibited" value="0" desc="Device is prohibited from initiating a remote wake." />
        <value name="Allowed" value="1" desc="Device is allow to wake the host." />
      </field>
    </register>
    <register name="INTR_LVL_SEL" address="0x40006008" bitWidth="32" desc="Select interrupt level for each interrupt source" hidden="true">
      <field name="SOF_LVL_SEL" from="1" to="0" access="RW" resetVal="" desc="USB SOF Interrupt level select." hidden="false" />
      <field name="BUS_RESET_LVL_SEL" from="3" to="2" access="RW" resetVal="" desc="BUS RESET Interrupt level select." hidden="false" />
      <field name="EP0_LVL_SEL" from="5" to="4" access="RW" resetVal="" desc="EP0 Interrupt level select." hidden="false" />
      <field name="LPM_LVL_SEL" from="7" to="6" access="RW" resetVal="" desc="LPM Interrupt level select." hidden="false" />
      <field name="RESUME_LVL_SEL" from="9" to="8" access="RW" resetVal="" desc="Resume Interrupt level select." hidden="false" />
      <field name="ARB_EP_LVL_SEL" from="15" to="14" access="RW" resetVal="" desc="Arbiter Endpoint Interrupt level select." hidden="false" />
      <field name="EP1_LVL_SEL" from="17" to="16" access="RW" resetVal="" desc="EP1 Interrupt level select." hidden="false" />
      <field name="EP2_LVL_SEL" from="19" to="18" access="RW" resetVal="" desc="EP2 Interrupt level select." hidden="false" />
      <field name="EP3_LVL_SEL" from="21" to="20" access="RW" resetVal="" desc="EP3 Interrupt level select." hidden="false" />
      <field name="EP4_LVL_SEL" from="23" to="22" access="RW" resetVal="" desc="EP4 Interrupt level select." hidden="false" />
      <field name="EP5_LVL_SEL" from="25" to="24" access="RW" resetVal="" desc="EP5 Interrupt level select." hidden="false" />
      <field name="EP6_LVL_SEL" from="27" to="26" access="RW" resetVal="" desc="EP6 Interrupt level select." hidden="false" />
      <field name="EP7_LVL_SEL" from="29" to="28" access="RW" resetVal="" desc="EP7 Interrupt level select." hidden="false" />
      <field name="EP8_LVL_SEL" from="31" to="30" access="RW" resetVal="" desc="EP8 Interrupt level select." hidden="false" />
    </register>
    <register name="CHGDET_CTRL" address="0x40006008" bitWidth="32" desc="Charger Detection Control Register" hidden="true">
      <field name="COMP_DP" from="0" to="0" access="RW" resetVal="" desc="Connect the primary/secondary detection comparator and current sink  to D+." hidden="false" />
      <field name="COMP_DM" from="1" to="1" access="RW" resetVal="" desc="Connect the primary/secondary detection comparator and current sink to D-." hidden="false" />
      <field name="COMP_EN" from="2" to="2" access="RW" resetVal="" desc="Enable the primary/secondary detection comparator and current sink. This bit can be written concurrently with COMP_DP/COMP_DM.  Note that REF_EN must also be 1 for the comparator to work (because it receives a reference from it)." hidden="false" />
      <field name="REF_DP" from="3" to="3" access="RW" resetVal="" desc="Connect the primary/secondary detection reference driver to D+." hidden="false" />
      <field name="REF_DM" from="4" to="4" access="RW" resetVal="" desc="Connect the primary/secondary detection reference driver to D-." hidden="false" />
      <field name="REF_EN" from="5" to="5" access="RW" resetVal="" desc="Enable the primary/secondary reference driver.  This bit can be written concurrently with REF_DP/REF_DM." hidden="false" />
      <field name="DCD_SRC_EN" from="6" to="6" access="RW" resetVal="" desc="Enable the Data Contact Detect current source on D+." hidden="false" />
      <field name="ADFT_CTRL" from="13" to="12" access="RW" resetVal="" desc="ADFT option to bring out buffered version of voltage reference input or adft intput to ADFT output (adft_out)." hidden="false">
        <value name="ADFT_NORMAL" value="00" desc="Normal operating mode, reference buffer used to generate internal references.  adft_out pulled low." />
        <value name="ADFT_VBG" value="01" desc="Use reference buffer to bring out voltage reference input (vbg) onto adft_out." />
        <value name="ADFT_DONTUSE" value="10" desc="Illegal - do not use." />
        <value name="ADFT_ADFTIN" value="11" desc="Use reference buffer to bring out buffered version of system level adft input (adft_in) onto adft_out." />
      </field>
      <field name="COMP_OUT" from="31" to="31" access="RW" resetVal="" desc="Output of the primary/secondary detection comparator.  This output is not filtered or debounced and must be polled in software." hidden="false" />
    </register>
    <register name="LPM_CTRL" address="0x40006008" bitWidth="32" desc="LPM Control Register" hidden="true">
      <field name="LPM_EN" from="0" to="0" access="RW" resetVal="" desc="LPM enable." hidden="false">
        <value name="Disable" value="0" desc="LPM token will not get a response (backward compatibility mode)." />
        <value name="Enable" value="1" desc="LPM token will get a handshake response (ACK, STALL, NYET or NAK). A STALL will be sent if the bLinkState is not 0001b. A NYET, NAK or ACK response will be sent depending on the NYET_EN and LPM_ACK_RESP bits below." />
      </field>
      <field name="LPM_ACK_RESP" from="1" to="1" access="RW" resetVal="" desc="LPM ACK response enable (if LPM_EN=1), to allow firmware to refuse a low power request." hidden="false">
        <value name="NYET_NACK" value="0" desc="A LPM token will get a NYET or NAK (depending on NYET_EN bit below) response and the device will NOT go to a low power mode." />
        <value name="ACK" value="1" desc="A LPM token will get an ACK response and the device will go to the requested low power mode." />
      </field>
      <field name="NYET_EN" from="2" to="2" access="RW" resetVal="" desc="Allow firmware to choose which response to use for an LPM token (LPM_EN=1) when the device is NOT ready to go to the requested low power mode (LPM_ACK_RESP=0)." hidden="false">
        <value name="NYET" value="0" desc="A LPM token will get an NAK response (indicating a CRC error),  the host is expected to repeat the LPM token." />
        <value name="NACK" value="1" desc="A LPM token will get a NYET response." />
      </field>
      <field name="SUB_RESP" from="4" to="4" access="RW" resetVal="" desc="Enable a STALL response for all undefined SubPIDs, i.e. other than LPM (0011b). If not enabled then there will be no response (Error) for the undefined SubPIDs." hidden="false" />
    </register>
    <register name="INTR_SIE_MASK" address="0x40006008" bitWidth="32" desc="USB SOF, BUS RESET and EP0 Interrupt Mask" hidden="true">
      <field name="SOF_INTR" from="0" to="0" access="RW" resetVal="" desc="USB SOF Interrupt." hidden="false" />
      <field name="BUS_RESET_INTR" from="1" to="1" access="RW" resetVal="" desc="BUS RESET Interrupt." hidden="false" />
      <field name="EP0_INTR" from="2" to="2" access="RW" resetVal="" desc="EP0 Interrupt." hidden="false" />
      <field name="LPM_INTR" from="3" to="3" access="RW" resetVal="" desc="LPM Interrupt." hidden="false" />
      <field name="RESUME_INTR" from="4" to="4" access="RW" resetVal="" desc="Resume Interrupt." hidden="false" />
    </register>
    <register name="INTR_CAUSE_LO" address="0x40006008" bitWidth="32" desc="Low priority interrupt Cause register" hidden="true">
      <field name="SOF_INTR" from="0" to="0" access="RW" resetVal="" desc="USB SOF Interrupt." hidden="false" />
      <field name="BUS_RESET_INTR" from="1" to="1" access="RW" resetVal="" desc="BUS RESET Interrupt." hidden="false" />
      <field name="EP0_INTR" from="2" to="2" access="RW" resetVal="" desc="EP0 Interrupt." hidden="false" />
      <field name="LPM_INTR" from="3" to="3" access="RW" resetVal="" desc="LPM Interrupt." hidden="false" />
      <field name="RESUME_INTR" from="4" to="4" access="RW" resetVal="" desc="Resume Interrupt." hidden="false" />
      <field name="ARB_EP_INTR" from="7" to="7" access="RW" resetVal="" desc="Arbiter Endpoint Interrupt." hidden="false" />
      <field name="EP1_INTR" from="8" to="8" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP2_INTR" from="9" to="9" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP3_INTR" from="10" to="10" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP4_INTR" from="11" to="11" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP5_INTR" from="12" to="12" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP6_INTR" from="13" to="13" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP7_INTR" from="14" to="14" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP8_INTR" from="15" to="15" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
    </register>
    <register name="INTR_CAUSE_MED" address="0x40006008" bitWidth="32" desc="Medium priority interrupt Cause register" hidden="true">
      <field name="SOF_INTR" from="0" to="0" access="RW" resetVal="" desc="USB SOF Interrupt." hidden="false" />
      <field name="BUS_RESET_INTR" from="1" to="1" access="RW" resetVal="" desc="BUS RESET Interrupt." hidden="false" />
      <field name="EP0_INTR" from="2" to="2" access="RW" resetVal="" desc="EP0 Interrupt." hidden="false" />
      <field name="LPM_INTR" from="3" to="3" access="RW" resetVal="" desc="LPM Interrupt." hidden="false" />
      <field name="RESUME_INTR" from="4" to="4" access="RW" resetVal="" desc="Resume Interrupt." hidden="false" />
      <field name="ARB_EP_INTR" from="7" to="7" access="RW" resetVal="" desc="Arbiter Endpoint Interrupt." hidden="false" />
      <field name="EP1_INTR" from="8" to="8" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP2_INTR" from="9" to="9" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP3_INTR" from="10" to="10" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP4_INTR" from="11" to="11" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP5_INTR" from="12" to="12" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP6_INTR" from="13" to="13" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP7_INTR" from="14" to="14" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
      <field name="EP8_INTR" from="15" to="15" access="RW" resetVal="" desc="EP1 Interrupt." hidden="false" />
    </register>
    <register name="`INTR_SIE" address="0x40006008" bitWidth="32" desc="USB SOF, BUS RESET and EP0 Interrupt Status" hidden="true">
      <field name="SOF_INTR" from="0" to="0" access="RW" resetVal="" desc="USB SOF Interrupt." hidden="false" />
      <field name="BUS_RESET_INTR" from="1" to="1" access="RW" resetVal="" desc="BUS RESET Interrupt." hidden="false" />
      <field name="EP0_INTR" from="2" to="2" access="RW" resetVal="" desc="EP0 Interrupt." hidden="false" />
      <field name="LPM_INTR" from="3" to="3" access="RW" resetVal="" desc="LPM Interrupt." hidden="false" />
      <field name="RESUME_INTR" from="4" to="4" access="RW" resetVal="" desc="Resume Interrupt." hidden="false" />
    </register>
    <register name="CR1" address="0x40006009" bitWidth="8" desc="USB Control 1 Register" hidden="false">
      <field name="REG_ENABLE" from="0" to="0" access="R" resetVal="" desc="This bit controls the operation of the internal USB regulator. For applications with supply voltages in the 5V range this bit is set high to enable the internal regulator. For device supply voltage in the 3.3V range this bit is cleared to connect the transceiver directly to the supply." hidden="false">
        <value name="Disabled" value="0" desc="Regulator for 5V is disabled." />
        <value name="Enabled" value="1" desc="Regulator for 5V is enabled." />
      </field>
      <field name="ENABLE_LOCK" from="1" to="1" access="RW" resetVal="" desc="This bit is set to turn on the automatic frequency locking of the internal oscillator to USB traffic.  Unless an external clock is being provided this bit should remain set for proper USB operation." hidden="false" />
      <field name="BUS_ACTIVITY" from="2" to="2" access="RW" resetVal="" desc="The Bus Activity bit is a stickybit that detects any non-idle USB event that has occurred on the USB bus. Once set to High by the SIE to indicate the bus activity this bit retains its logical High value until firmware clears it." hidden="false" />
      <field name="TRIM_OFFSET_MSB" from="3" to="3" access="RW" resetVal="" desc="This bit enables trim bit[7]." hidden="false" />
    </register>
    <register name="SIE_EP_INT_EN" address="0x4000600A" bitWidth="8" desc="USB SIE Data Endpoints Interrupt Enable Register" hidden="false">
      <field name="EP1_INTR_EN" from="0" to="0" access="RW" resetVal="" desc="Enables interrupt for EP1." hidden="false" />
      <field name="EP2_INTR_EN" from="1" to="1" access="RW" resetVal="" desc="Enables interrupt for EP2." hidden="false" />
      <field name="EP3_INTR_EN" from="2" to="2" access="RW" resetVal="" desc="Enables interrupt for EP3." hidden="false" />
      <field name="EP4_INTR_EN" from="3" to="3" access="RW" resetVal="" desc="Enables interrupt for EP4." hidden="false" />
      <field name="EP5_INTR_EN" from="4" to="4" access="RW" resetVal="" desc="Enables interrupt for EP5." hidden="false" />
      <field name="EP6_INTR_EN" from="5" to="5" access="RW" resetVal="" desc="Enables interrupt for EP6." hidden="false" />
      <field name="EP7_INTR_EN" from="6" to="6" access="RW" resetVal="" desc="Enables interrupt for EP7." hidden="false" />
      <field name="EP8_INTR_EN" from="7" to="7" access="RW" resetVal="" desc="Enables interrupt for EP8." hidden="false" />
    </register>
    <register name="SIE_EP_INT_SR" address="0x4000600B" bitWidth="8" desc="SIE Data Endpoint Interrupt Status Register" hidden="false">
      <field name="EP1_INTR" from="0" to="0" access="RW" resetVal="" desc="Interrupt status for EP1." hidden="false" />
      <field name="EP2_INTR" from="1" to="1" access="RW" resetVal="" desc="Interrupt status for EP2." hidden="false" />
      <field name="EP3_INTR" from="2" to="2" access="RW" resetVal="" desc="Interrupt status for EP3." hidden="false" />
      <field name="EP4_INTR" from="3" to="3" access="RW" resetVal="" desc="Interrupt status for EP4." hidden="false" />
      <field name="EP5_INTR" from="4" to="4" access="RW" resetVal="" desc="Interrupt status for EP5." hidden="false" />
      <field name="EP6_INTR" from="5" to="5" access="RW" resetVal="" desc="Interrupt status for EP6." hidden="false" />
      <field name="EP7_INTR" from="6" to="6" access="RW" resetVal="" desc="Interrupt status for EP7." hidden="false" />
      <field name="EP8_INTR" from="7" to="7" access="RW" resetVal="" desc="Interrupt status for EP8." hidden="false" />
    </register>
    <register name="SIE_EP1_CNT0" address="0x4000600C" bitWidth="8" desc="SIE Endpoint 1 Count0 Register" hidden="false">
      <field name="DATA_COUNT_MSB" from="2" to="0" access="RW" resetVal="" desc="These bits are the 3 MSb bits of an 11-bit counter. The LSb are the Data Count[7:0] bits of the CNT1 register. Refer to the CNT1 register for more information." hidden="false" />
      <field name="DATA_VALID" from="4" to="4" access="RW" resetVal="" desc="DATA_ERROR - 0, DATA_VALID - 1." hidden="false" />
      <field name="DATA_TOGGLE" from="7" to="7" access="RW" resetVal="" desc="This bit selects the DATA packet's toggle state. For IN transactions firmware must set this bit to the expected state. For OUT transactions the hardware sets this bit to the state of the received Data Toggle bit." hidden="false" />
    </register>
    <register name="SIE_EP1_CNT1" address="0x4000600D" bitWidth="8" desc="SIE Endpoint 1 Count1 Register" hidden="false">
      <field name="DATA_COUNT" from="7" to="0" access="RW" resetVal="" desc="These bits are the 8 LSb of a 11-bit counter.  The 3 MSb bits are in the CNT0 register. The 11-bit count indicates the number of data bytes in a transaction." hidden="false" />
    </register>
    <register name="SIE_EP1_CR0" address="0x4000600E" bitWidth="8" desc="SIE Endpoint 1 Control Register" hidden="false">
      <field name="MODE" from="3" to="0" access="RW" resetVal="" desc="The mode controls how the USB SIE responds to traffic and how the USB SIE changes the mode of that endpoint as a result of host packets to the endpoint." hidden="false">
        <value name="DISABLE" value="0000" desc="Ignore all USB traffic to this endpoint." />
        <value name="NAK_INOUT" value="0001" desc="SETUP: Accept, IN: NAK, OUT: NAK." />
        <value name="STATUS_OUT_ONLY" value="0010" desc="SETUP: Accept, IN: STALL, OUT: ACK 0B tokens, NAK others." />
        <value name="STALL_INOUT" value="0011" desc="SETUP: Accept, IN: STALL, OUT: STALL." />
        <value name="ISO_OUT" value="0101" desc="SETUP: Ignore, IN: Ignore, OUT: Accept Isochronous OUT token." />
        <value name="STATUS_IN_ONLY" value="0110" desc="SETUP: Accept, IN: Respond with 0B data, OUT:  Stall." />
        <value name="ISO_IN" value="0111" desc="SETUP: Ignore, IN: Accept Isochronous IN token, OUT: Ignore." />
        <value name="NAK_OUT" value="1000" desc="SETUP: Ignore, IN: Ignore, OUT: NAK." />
        <value name="ACK_OUT" value="1001" desc="SETUP: Ignore, IN: Ignore, OUT: Accept data and ACK if STALL = 0, STALL otherwise. Change to MODE=8 after one succesfull OUT token." />
        <value name="ACK_OUT_STATUS_IN" value="1011" desc="SETUP: Accept, IN: Respond with 0B data, OUT:  Accept data." />
        <value name="NAK_IN" value="1100" desc="SETUP: Ignore, IN: NAK, OUT: Ignore." />
        <value name="ACK_IN" value="1101" desc="SETUP: Ignore, IN: Respond to IN with data if STALL=0, STALL otherwise, OUT: Ignore" />
        <value name="ACK_IN STATUS OUT" value="1111" desc="SETUP: Accept, IN: Respond to IN with data, OUT: ACK 0B tokens, NAK others." />
      </field>
      <field name="ACKED_TXN" from="4" to="4" access="RW" resetVal="" desc="ACKED_NO - 0, ACKED_YES - 1." hidden="false" />
      <field name="NAK_INT_EN" from="5" to="5" access="RW" resetVal="" desc="When set this bit causes an endpoint interrupt to be generated even when a transfer completes with a NAK." hidden="false" />
      <field name="ERR_IN_TXN" from="6" to="6" access="RW" resetVal="" desc="The Error in transaction bit is set whenever an error is detected." hidden="false" />
      <field name="STALL" from="7" to="7" access="RW" resetVal="" desc="When this bit is set the SIE stalls an OUT packet if the Mode bits are set to ACK-OUT. The SIE stalls an IN packet if the mode bits are set to ACK-IN. This bit must be clear for all other modes." hidden="false" />
    </register>
    <register name="USBIO_CR0" address="0x40006010" bitWidth="8" desc="USBIO Control 0 Register" hidden="false">
      <field name="RD" from="0" to="0" access="R" resetVal="" desc="Received Data. This read only bit gives the state of the USB differential receiver." hidden="false">
        <value name="DIFF_LOW" value="0" desc="D+ less than D- (K state), or D+=D-=0 (SE0)." />
        <value name="DIFF_HIGH" value="1" desc="D+ greater than D- (J state)." />
      </field>
      <field name="TD" from="5" to="5" access="RW" resetVal="" desc="Transmit Data. Transmit a USB J or K state on the USB bus. No effect if TEN=0 or TSE0=1." hidden="false">
        <value name="DIFF_K" value="0" desc="Force USB K state (D+ is low D- is high)." />
        <value name="DIFF_J" value="1" desc="Force USB J state (D+ is high D- is low)." />
      </field>
      <field name="TSE0" from="6" to="6" access="RW" resetVal="" desc="Transmit Single-Ended Zero. SE0: both D+ and D- low. No effect if TEN=0." hidden="false" />
      <field name="TEN" from="7" to="7" access="RW" resetVal="" desc="USB Transmit Enable. This is used to manually transmit on the D+ and D- pins. Normally this bit should be cleared to allow the internal SIE to drive the pins. The most common reason for manually transmitting is to force a resume state on the bus." hidden="false" />
    </register>
    <register name="USBIO_CR1" address="0x40006012" bitWidth="8" desc="USBIO Control 1 Register" hidden="false">
      <field name="DMO" from="0" to="0" access="R" resetVal="" desc="This read only bit gives the state of the D- pin." hidden="false" />
      <field name="DPO" from="1" to="1" access="R" resetVal="" desc="This read only bit gives the state of the D+ pin." hidden="false" />
      <field name="USBPUEN" from="2" to="2" access="RW" resetVal="" desc="This bit enables the connection of the internal 1.5 k pull up resistor on the D+ pin." hidden="false" />
      <field name="IOMODE" from="5" to="5" access="RW" resetVal="" desc="This bit allows the D+ and D- pins to be configured for either USB mode or bit-banged modes. If this bit is set the DMI and DPI bits are used to drive the D- and D+ pins." hidden="false">
        <value name="Bit-banged" value="0" desc="Bit-banged mode for Dm and Dp." />
        <value name="USB" value="1" desc="USB block controls Dm and Dp." />
      </field>
    </register>
    <register name="DYN_RECONFIG" address="0x40006014" bitWidth="8" desc="USB Dynamic reconfiguration Register" hidden="true">
      <field name="DYN_CONFIG_EN" from="0" to="0" access="RW" resetVal="" desc="This bit is used to enable the dynamic re-configuration for the selected EP. If set to 1, indicates the reconfiguration required for selected EP. Use 0 for EP1, 1 for EP2, etc." hidden="false" />
      <field name="DYN_RECONFIG_EPNO" from="3" to="1" access="RW" resetVal="" desc="These bits indicates the EP number for which reconfiguration is required when dyn_config_en bit is set to 1." hidden="false" />
      <field name="DYN_RECONFIG_RDY_STS" from="4" to="4" access="R" resetVal="" desc="This bit indicates the ready status for the dynamic reconfiguration, when set to 1, indicates the block is ready for reconfiguration." hidden="false" />
    </register>
    <register name="SIE_EP2_CNT0" address="0x4000601C" bitWidth="8" desc="SIE Endpoint 1 Count0 Register" hidden="false">
      <field name="DATA_COUNT_MSB" from="2" to="0" access="RW" resetVal="" desc="These bits are the 3 MSb bits of an 11-bit counter. The LSb are the Data Count[7:0] bits of the CNT1 register. Refer to the CNT1 register for more information." hidden="false" />
      <field name="DATA_VALID" from="4" to="4" access="RW" resetVal="" desc="DATA_ERROR - 0, DATA_VALID - 1." hidden="false" />
      <field name="DATA_TOGGLE" from="7" to="7" access="RW" resetVal="" desc="This bit selects the DATA packet's toggle state. For IN transactions firmware must set this bit to the expected state. For OUT transactions the hardware sets this bit to the state of the received Data Toggle bit." hidden="false" />
    </register>
    <register name="SIE_EP2_CNT1" address="0x4000601D" bitWidth="8" desc="SIE Endpoint 1 Count1 Register" hidden="false">
      <field name="DATA_COUNT" from="7" to="0" access="RW" resetVal="" desc="These bits are the 8 LSb of a 11-bit counter.  The 3 MSb bits are in the CNT0 register. The 11-bit count indicates the number of data bytes in a transaction." hidden="false" />
    </register>
    <register name="SIE_EP2_CR0" address="0x4000601E" bitWidth="8" desc="SIE Endpoint 1 Control Register" hidden="false">
      <field name="MODE" from="3" to="0" access="RW" resetVal="" desc="The mode controls how the USB SIE responds to traffic and how the USB SIE changes the mode of that endpoint as a result of host packets to the endpoint." hidden="false">
        <value name="DISABLE" value="0000" desc="Ignore all USB traffic to this endpoint." />
        <value name="NAK_INOUT" value="0001" desc="SETUP: Accept, IN: NAK, OUT: NAK." />
        <value name="STATUS_OUT_ONLY" value="0010" desc="SETUP: Accept, IN: STALL, OUT: ACK 0B tokens, NAK others." />
        <value name="STALL_INOUT" value="0011" desc="SETUP: Accept, IN: STALL, OUT: STALL." />
        <value name="ISO_OUT" value="0101" desc="SETUP: Ignore, IN: Ignore, OUT: Accept Isochronous OUT token." />
        <value name="STATUS_IN_ONLY" value="0110" desc="SETUP: Accept, IN: Respond with 0B data, OUT:  Stall." />
        <value name="ISO_IN" value="0111" desc="SETUP: Ignore, IN: Accept Isochronous IN token, OUT: Ignore." />
        <value name="NAK_OUT" value="1000" desc="SETUP: Ignore, IN: Ignore, OUT: NAK." />
        <value name="ACK_OUT" value="1001" desc="SETUP: Ignore, IN: Ignore, OUT: Accept data and ACK if STALL = 0, STALL otherwise. Change to MODE=8 after one succesfull OUT token." />
        <value name="ACK_OUT_STATUS_IN" value="1011" desc="SETUP: Accept, IN: Respond with 0B data, OUT:  Accept data." />
        <value name="NAK_IN" value="1100" desc="SETUP: Ignore, IN: NAK, OUT: Ignore." />
        <value name="ACK_IN" value="1101" desc="SETUP: Ignore, IN: Respond to IN with data if STALL=0, STALL otherwise, OUT: Ignore" />
        <value name="ACK_IN STATUS OUT" value="1111" desc="SETUP: Accept, IN: Respond to IN with data, OUT: ACK 0B tokens, NAK others." />
      </field>
      <field name="ACKED_TXN" from="4" to="4" access="RW" resetVal="" desc="ACKED_NO - 0, ACKED_YES - 1." hidden="false" />
      <field name="NAK_INT_EN" from="5" to="5" access="RW" resetVal="" desc="When set this bit causes an endpoint interrupt to be generated even when a transfer completes with a NAK." hidden="false" />
      <field name="ERR_IN_TXN" from="6" to="6" access="RW" resetVal="" desc="The Error in transaction bit is set whenever an error is detected." hidden="false" />
      <field name="STALL" from="7" to="7" access="RW" resetVal="" desc="When this bit is set the SIE stalls an OUT packet if the Mode bits are set to ACK-OUT. The SIE stalls an IN packet if the mode bits are set to ACK-IN. This bit must be clear for all other modes." hidden="false" />
    </register>
    <register name="EP0_CR" address="0x40006028" bitWidth="8" desc="Endpoint0 control Register" hidden="false">
      <field name="MODE" from="3" to="0" access="RW" resetVal="" desc="The mode controls how the USB SIE responds to traffic and how the USB SIE changes the mode of that endpoint as a result of host packets to the endpoint." hidden="false">
        <value name="DISABLE" value="0000" desc="Ignore all USB traffic to this endpoint." />
        <value name="NAK_INOUT" value="0001" desc="SETUP: Accept, IN: NAK, OUT: NAK." />
        <value name="STATUS_OUT_ONLY" value="0010" desc="SETUP: Accept, IN: STALL, OUT: ACK 0B tokens, NAK others." />
        <value name="STALL_INOUT" value="0011" desc="SETUP: Accept, IN: STALL, OUT: STALL." />
        <value name="ISO_OUT" value="0101" desc="SETUP: Ignore, IN: Ignore, OUT: Accept Isochronous OUT token." />
        <value name="STATUS_IN_ONLY" value="0110" desc="SETUP: Accept, IN: Respond with 0B data, OUT:  Stall." />
        <value name="ISO_IN" value="0111" desc="SETUP: Ignore, IN: Accept Isochronous IN token, OUT: Ignore." />
        <value name="NAK_OUT" value="1000" desc="SETUP: Ignore, IN: Ignore, OUT: NAK." />
        <value name="ACK_OUT" value="1001" desc="SETUP: Ignore, IN: Ignore, OUT: Accept data and ACK if STALL = 0, STALL otherwise. Change to MODE=8 after one succesfull OUT token." />
        <value name="ACK_OUT_STATUS_IN" value="1011" desc="SETUP: Accept, IN: Respond with 0B data, OUT:  Accept data." />
        <value name="NAK_IN" value="1100" desc="SETUP: Ignore, IN: NAK, OUT: Ignore." />
        <value name="ACK_IN" value="1101" desc="SETUP: Ignore, IN: Respond to IN with data if STALL=0, STALL otherwise, OUT: Ignore" />
        <value name="ACK_IN STATUS OUT" value="1111" desc="SETUP: Accept, IN: Respond to IN with data, OUT: ACK 0B tokens, NAK others." />
      </field>
      <field name="ACKED_TXN" from="4" to="4" access="RW" resetVal="" desc="ACKED_NO - 0, ACKED_YES - 1." hidden="false" />
      <field name="NAK_INT_EN" from="5" to="5" access="RW" resetVal="" desc="When set this bit causes an endpoint interrupt to be generated even when a transfer completes with a NAK." hidden="false" />
      <field name="ERR_IN_TXN" from="6" to="6" access="RW" resetVal="" desc="The Error in transaction bit is set whenever an error is detected." hidden="false" />
      <field name="STALL" from="7" to="7" access="RW" resetVal="" desc="When this bit is set the SIE stalls an OUT packet if the Mode bits are set to ACK-OUT. The SIE stalls an IN packet if the mode bits are set to ACK-IN. This bit must be clear for all other modes." hidden="false" />
    </register>
    <register name="EP0_CNT" address="0x40006029" bitWidth="8" desc="Endpoint0 control Register" hidden="false">
      <field name="BYTE_COUNT" from="3" to="0" access="RW" resetVal="" desc="These bits indicate the number of data bytes in a transaction. For IN transactions firmware loads the count with the number of bytes to be transmitted to the host from the endpoint FIFO. Valid values are 0 to 8. For OUT or SETUP transactions the count is updated by hardware to the number of data bytes received plus two for the CRC bytes. Valid values are 2 to 10." hidden="false" />
      <field name="DATA_VALID" from="4" to="4" access="RW" resetVal="" desc="This bit is used for OUT/SETUP transactions only and is read only. It is cleared to '0' if CRC bit stuffing errors or PID errors occur. This bit does not update for some endpoint mode settings." hidden="false">
        <value name="DATA_ERROR" value="0" desc="No ACK'd transactions since bit was last cleared." />
        <value name="DATA_VALID" value="1" desc="Indicates a transaction ended with an ACK." />
      </field>
      <field name="DATA_TOGGLE" from="5" to="5" access="RW" resetVal="" desc="This bit selects the DATA packet's toggle state. For IN transactions firmware must set this bit to the expected state. For OUT transactions the hardware sets this bit to the state of the received Data Toggle bit." hidden="false" />
    </register>
    <register name="SIE_EP3_CNT0" address="0x4000602C" bitWidth="8" desc="SIE Endpoint 1 Count0 Register" hidden="true">
      <field name="DATA_COUNT_MSB" from="2" to="0" access="RW" resetVal="" desc="These bits are the 3 MSb bits of an 11-bit counter. The LSb are the Data Count[7:0] bits of the CNT1 register. Refer to the CNT1 register for more information." hidden="false" />
      <field name="DATA_VALID" from="4" to="4" access="RW" resetVal="" desc="DATA_ERROR - 0, DATA_VALID - 1." hidden="false" />
      <field name="DATA_TOGGLE" from="7" to="7" access="RW" resetVal="" desc="This bit selects the DATA packet's toggle state. For IN transactions firmware must set this bit to the expected state. For OUT transactions the hardware sets this bit to the state of the received Data Toggle bit." hidden="false" />
    </register>
    <register name="SIE_EP3_CNT1" address="0x4000602D" bitWidth="8" desc="SIE Endpoint 1 Count1 Register" hidden="true">
      <field name="DATA_COUNT" from="7" to="0" access="RW" resetVal="" desc="These bits are the 8 LSb of a 11-bit counter.  The 3 MSb bits are in the CNT0 register. The 11-bit count indicates the number of data bytes in a transaction." hidden="false" />
    </register>
    <register name="SIE_EP3_CR0" address="0x4000602E" bitWidth="8" desc="SIE Endpoint 1 Control Register" hidden="true">
      <field name="MODE" from="3" to="0" access="RW" resetVal="" desc="The mode controls how the USB SIE responds to traffic and how the USB SIE changes the mode of that endpoint as a result of host packets to the endpoint." hidden="false">
        <value name="DISABLE" value="0000" desc="Ignore all USB traffic to this endpoint." />
        <value name="NAK_INOUT" value="0001" desc="SETUP: Accept, IN: NAK, OUT: NAK." />
        <value name="STATUS_OUT_ONLY" value="0010" desc="SETUP: Accept, IN: STALL, OUT: ACK 0B tokens, NAK others." />
        <value name="STALL_INOUT" value="0011" desc="SETUP: Accept, IN: STALL, OUT: STALL." />
        <value name="ISO_OUT" value="0101" desc="SETUP: Ignore, IN: Ignore, OUT: Accept Isochronous OUT token." />
        <value name="STATUS_IN_ONLY" value="0110" desc="SETUP: Accept, IN: Respond with 0B data, OUT:  Stall." />
        <value name="ISO_IN" value="0111" desc="SETUP: Ignore, IN: Accept Isochronous IN token, OUT: Ignore." />
        <value name="NAK_OUT" value="1000" desc="SETUP: Ignore, IN: Ignore, OUT: NAK." />
        <value name="ACK_OUT" value="1001" desc="SETUP: Ignore, IN: Ignore, OUT: Accept data and ACK if STALL = 0, STALL otherwise. Change to MODE=8 after one succesfull OUT token." />
        <value name="ACK_OUT_STATUS_IN" value="1011" desc="SETUP: Accept, IN: Respond with 0B data, OUT:  Accept data." />
        <value name="NAK_IN" value="1100" desc="SETUP: Ignore, IN: NAK, OUT: Ignore." />
        <value name="ACK_IN" value="1101" desc="SETUP: Ignore, IN: Respond to IN with data if STALL=0, STALL otherwise, OUT: Ignore" />
        <value name="ACK_IN STATUS OUT" value="1111" desc="SETUP: Accept, IN: Respond to IN with data, OUT: ACK 0B tokens, NAK others." />
      </field>
      <field name="ACKED_TXN" from="4" to="4" access="RW" resetVal="" desc="ACKED_NO - 0, ACKED_YES - 1." hidden="false" />
      <field name="NAK_INT_EN" from="5" to="5" access="RW" resetVal="" desc="When set this bit causes an endpoint interrupt to be generated even when a transfer completes with a NAK." hidden="false" />
      <field name="ERR_IN_TXN" from="6" to="6" access="RW" resetVal="" desc="The Error in transaction bit is set whenever an error is detected." hidden="false" />
      <field name="STALL" from="7" to="7" access="RW" resetVal="" desc="When this bit is set the SIE stalls an OUT packet if the Mode bits are set to ACK-OUT. The SIE stalls an IN packet if the mode bits are set to ACK-IN. This bit must be clear for all other modes." hidden="false" />
    </register>
    <register name="SIE_EP4_CNT0" address="0x4000603C" bitWidth="8" desc="SIE Endpoint 1 Count0 Register" hidden="true">
      <field name="DATA_COUNT_MSB" from="2" to="0" access="RW" resetVal="" desc="These bits are the 3 MSb bits of an 11-bit counter. The LSb are the Data Count[7:0] bits of the CNT1 register. Refer to the CNT1 register for more information." hidden="false" />
      <field name="DATA_VALID" from="4" to="4" access="RW" resetVal="" desc="DATA_ERROR - 0, DATA_VALID - 1." hidden="false" />
      <field name="DATA_TOGGLE" from="7" to="7" access="RW" resetVal="" desc="This bit selects the DATA packet's toggle state. For IN transactions firmware must set this bit to the expected state. For OUT transactions the hardware sets this bit to the state of the received Data Toggle bit." hidden="false" />
    </register>
    <register name="SIE_EP4_CNT1" address="0x4000603D" bitWidth="8" desc="SIE Endpoint 1 Count1 Register" hidden="true">
      <field name="DATA_COUNT" from="7" to="0" access="RW" resetVal="" desc="These bits are the 8 LSb of a 11-bit counter.  The 3 MSb bits are in the CNT0 register. The 11-bit count indicates the number of data bytes in a transaction." hidden="false" />
    </register>
    <register name="SIE_EP4_CR0" address="0x4000603E" bitWidth="8" desc="SIE Endpoint 1 Control Register" hidden="true">
      <field name="MODE" from="3" to="0" access="RW" resetVal="" desc="The mode controls how the USB SIE responds to traffic and how the USB SIE changes the mode of that endpoint as a result of host packets to the endpoint." hidden="false">
        <value name="DISABLE" value="0000" desc="Ignore all USB traffic to this endpoint." />
        <value name="NAK_INOUT" value="0001" desc="SETUP: Accept, IN: NAK, OUT: NAK." />
        <value name="STATUS_OUT_ONLY" value="0010" desc="SETUP: Accept, IN: STALL, OUT: ACK 0B tokens, NAK others." />
        <value name="STALL_INOUT" value="0011" desc="SETUP: Accept, IN: STALL, OUT: STALL." />
        <value name="ISO_OUT" value="0101" desc="SETUP: Ignore, IN: Ignore, OUT: Accept Isochronous OUT token." />
        <value name="STATUS_IN_ONLY" value="0110" desc="SETUP: Accept, IN: Respond with 0B data, OUT:  Stall." />
        <value name="ISO_IN" value="0111" desc="SETUP: Ignore, IN: Accept Isochronous IN token, OUT: Ignore." />
        <value name="NAK_OUT" value="1000" desc="SETUP: Ignore, IN: Ignore, OUT: NAK." />
        <value name="ACK_OUT" value="1001" desc="SETUP: Ignore, IN: Ignore, OUT: Accept data and ACK if STALL = 0, STALL otherwise. Change to MODE=8 after one succesfull OUT token." />
        <value name="ACK_OUT_STATUS_IN" value="1011" desc="SETUP: Accept, IN: Respond with 0B data, OUT:  Accept data." />
        <value name="NAK_IN" value="1100" desc="SETUP: Ignore, IN: NAK, OUT: Ignore." />
        <value name="ACK_IN" value="1101" desc="SETUP: Ignore, IN: Respond to IN with data if STALL=0, STALL otherwise, OUT: Ignore" />
        <value name="ACK_IN STATUS OUT" value="1111" desc="SETUP: Accept, IN: Respond to IN with data, OUT: ACK 0B tokens, NAK others." />
      </field>
      <field name="ACKED_TXN" from="4" to="4" access="RW" resetVal="" desc="ACKED_NO - 0, ACKED_YES - 1." hidden="false" />
      <field name="NAK_INT_EN" from="5" to="5" access="RW" resetVal="" desc="When set this bit causes an endpoint interrupt to be generated even when a transfer completes with a NAK." hidden="false" />
      <field name="ERR_IN_TXN" from="6" to="6" access="RW" resetVal="" desc="The Error in transaction bit is set whenever an error is detected." hidden="false" />
      <field name="STALL" from="7" to="7" access="RW" resetVal="" desc="When this bit is set the SIE stalls an OUT packet if the Mode bits are set to ACK-OUT. The SIE stalls an IN packet if the mode bits are set to ACK-IN. This bit must be clear for all other modes." hidden="false" />
    </register>
    <register name="SIE_EP5_CNT0" address="0x4000604C" bitWidth="8" desc="SIE Endpoint 1 Count0 Register" hidden="true">
      <field name="DATA_COUNT_MSB" from="2" to="0" access="RW" resetVal="" desc="These bits are the 3 MSb bits of an 11-bit counter. The LSb are the Data Count[7:0] bits of the CNT1 register. Refer to the CNT1 register for more information." hidden="false" />
      <field name="DATA_VALID" from="4" to="4" access="RW" resetVal="" desc="DATA_ERROR - 0, DATA_VALID - 1." hidden="false" />
      <field name="DATA_TOGGLE" from="7" to="7" access="RW" resetVal="" desc="This bit selects the DATA packet's toggle state. For IN transactions firmware must set this bit to the expected state. For OUT transactions the hardware sets this bit to the state of the received Data Toggle bit." hidden="false" />
    </register>
    <register name="SIE_EP5_CNT1" address="0x4000604D" bitWidth="8" desc="SIE Endpoint 1 Count1 Register" hidden="true">
      <field name="DATA_COUNT" from="7" to="0" access="RW" resetVal="" desc="These bits are the 8 LSb of a 11-bit counter.  The 3 MSb bits are in the CNT0 register. The 11-bit count indicates the number of data bytes in a transaction." hidden="false" />
    </register>
    <register name="SIE_EP5_CR0" address="0x4000604E" bitWidth="8" desc="SIE Endpoint 1 Control Register" hidden="true">
      <field name="MODE" from="3" to="0" access="RW" resetVal="" desc="The mode controls how the USB SIE responds to traffic and how the USB SIE changes the mode of that endpoint as a result of host packets to the endpoint." hidden="false">
        <value name="DISABLE" value="0000" desc="Ignore all USB traffic to this endpoint." />
        <value name="NAK_INOUT" value="0001" desc="SETUP: Accept, IN: NAK, OUT: NAK." />
        <value name="STATUS_OUT_ONLY" value="0010" desc="SETUP: Accept, IN: STALL, OUT: ACK 0B tokens, NAK others." />
        <value name="STALL_INOUT" value="0011" desc="SETUP: Accept, IN: STALL, OUT: STALL." />
        <value name="ISO_OUT" value="0101" desc="SETUP: Ignore, IN: Ignore, OUT: Accept Isochronous OUT token." />
        <value name="STATUS_IN_ONLY" value="0110" desc="SETUP: Accept, IN: Respond with 0B data, OUT:  Stall." />
        <value name="ISO_IN" value="0111" desc="SETUP: Ignore, IN: Accept Isochronous IN token, OUT: Ignore." />
        <value name="NAK_OUT" value="1000" desc="SETUP: Ignore, IN: Ignore, OUT: NAK." />
        <value name="ACK_OUT" value="1001" desc="SETUP: Ignore, IN: Ignore, OUT: Accept data and ACK if STALL = 0, STALL otherwise. Change to MODE=8 after one succesfull OUT token." />
        <value name="ACK_OUT_STATUS_IN" value="1011" desc="SETUP: Accept, IN: Respond with 0B data, OUT:  Accept data." />
        <value name="NAK_IN" value="1100" desc="SETUP: Ignore, IN: NAK, OUT: Ignore." />
        <value name="ACK_IN" value="1101" desc="SETUP: Ignore, IN: Respond to IN with data if STALL=0, STALL otherwise, OUT: Ignore" />
        <value name="ACK_IN STATUS OUT" value="1111" desc="SETUP: Accept, IN: Respond to IN with data, OUT: ACK 0B tokens, NAK others." />
      </field>
      <field name="ACKED_TXN" from="4" to="4" access="RW" resetVal="" desc="ACKED_NO - 0, ACKED_YES - 1." hidden="false" />
      <field name="NAK_INT_EN" from="5" to="5" access="RW" resetVal="" desc="When set this bit causes an endpoint interrupt to be generated even when a transfer completes with a NAK." hidden="false" />
      <field name="ERR_IN_TXN" from="6" to="6" access="RW" resetVal="" desc="The Error in transaction bit is set whenever an error is detected." hidden="false" />
      <field name="STALL" from="7" to="7" access="RW" resetVal="" desc="When this bit is set the SIE stalls an OUT packet if the Mode bits are set to ACK-OUT. The SIE stalls an IN packet if the mode bits are set to ACK-IN. This bit must be clear for all other modes." hidden="false" />
    </register>
    <register name="SIE_EP6_CNT0" address="0x4000605C" bitWidth="8" desc="SIE Endpoint 1 Count0 Register" hidden="true">
      <field name="DATA_COUNT_MSB" from="2" to="0" access="RW" resetVal="" desc="These bits are the 3 MSb bits of an 11-bit counter. The LSb are the Data Count[7:0] bits of the CNT1 register. Refer to the CNT1 register for more information." hidden="false" />
      <field name="DATA_VALID" from="4" to="4" access="RW" resetVal="" desc="DATA_ERROR - 0, DATA_VALID - 1." hidden="false" />
      <field name="DATA_TOGGLE" from="7" to="7" access="RW" resetVal="" desc="This bit selects the DATA packet's toggle state. For IN transactions firmware must set this bit to the expected state. For OUT transactions the hardware sets this bit to the state of the received Data Toggle bit." hidden="false" />
    </register>
    <register name="SIE_EP6_CNT1" address="0x4000605D" bitWidth="8" desc="SIE Endpoint 1 Count1 Register" hidden="true">
      <field name="DATA_COUNT" from="7" to="0" access="RW" resetVal="" desc="These bits are the 8 LSb of a 11-bit counter.  The 3 MSb bits are in the CNT0 register. The 11-bit count indicates the number of data bytes in a transaction." hidden="false" />
    </register>
    <register name="SIE_EP6_CR0" address="0x4000605E" bitWidth="8" desc="SIE Endpoint 1 Control Register" hidden="true">
      <field name="MODE" from="3" to="0" access="RW" resetVal="" desc="The mode controls how the USB SIE responds to traffic and how the USB SIE changes the mode of that endpoint as a result of host packets to the endpoint." hidden="false">
        <value name="DISABLE" value="0000" desc="Ignore all USB traffic to this endpoint." />
        <value name="NAK_INOUT" value="0001" desc="SETUP: Accept, IN: NAK, OUT: NAK." />
        <value name="STATUS_OUT_ONLY" value="0010" desc="SETUP: Accept, IN: STALL, OUT: ACK 0B tokens, NAK others." />
        <value name="STALL_INOUT" value="0011" desc="SETUP: Accept, IN: STALL, OUT: STALL." />
        <value name="ISO_OUT" value="0101" desc="SETUP: Ignore, IN: Ignore, OUT: Accept Isochronous OUT token." />
        <value name="STATUS_IN_ONLY" value="0110" desc="SETUP: Accept, IN: Respond with 0B data, OUT:  Stall." />
        <value name="ISO_IN" value="0111" desc="SETUP: Ignore, IN: Accept Isochronous IN token, OUT: Ignore." />
        <value name="NAK_OUT" value="1000" desc="SETUP: Ignore, IN: Ignore, OUT: NAK." />
        <value name="ACK_OUT" value="1001" desc="SETUP: Ignore, IN: Ignore, OUT: Accept data and ACK if STALL = 0, STALL otherwise. Change to MODE=8 after one succesfull OUT token." />
        <value name="ACK_OUT_STATUS_IN" value="1011" desc="SETUP: Accept, IN: Respond with 0B data, OUT:  Accept data." />
        <value name="NAK_IN" value="1100" desc="SETUP: Ignore, IN: NAK, OUT: Ignore." />
        <value name="ACK_IN" value="1101" desc="SETUP: Ignore, IN: Respond to IN with data if STALL=0, STALL otherwise, OUT: Ignore" />
        <value name="ACK_IN STATUS OUT" value="1111" desc="SETUP: Accept, IN: Respond to IN with data, OUT: ACK 0B tokens, NAK others." />
      </field>
      <field name="ACKED_TXN" from="4" to="4" access="RW" resetVal="" desc="ACKED_NO - 0, ACKED_YES - 1." hidden="false" />
      <field name="NAK_INT_EN" from="5" to="5" access="RW" resetVal="" desc="When set this bit causes an endpoint interrupt to be generated even when a transfer completes with a NAK." hidden="false" />
      <field name="ERR_IN_TXN" from="6" to="6" access="RW" resetVal="" desc="The Error in transaction bit is set whenever an error is detected." hidden="false" />
      <field name="STALL" from="7" to="7" access="RW" resetVal="" desc="When this bit is set the SIE stalls an OUT packet if the Mode bits are set to ACK-OUT. The SIE stalls an IN packet if the mode bits are set to ACK-IN. This bit must be clear for all other modes." hidden="false" />
    </register>
    <register name="SIE_EP7_CNT0" address="0x4000606C" bitWidth="8" desc="SIE Endpoint 1 Count0 Register" hidden="true">
      <field name="DATA_COUNT_MSB" from="2" to="0" access="RW" resetVal="" desc="These bits are the 3 MSb bits of an 11-bit counter. The LSb are the Data Count[7:0] bits of the CNT1 register. Refer to the CNT1 register for more information." hidden="false" />
      <field name="DATA_VALID" from="4" to="4" access="RW" resetVal="" desc="DATA_ERROR - 0, DATA_VALID - 1." hidden="false" />
      <field name="DATA_TOGGLE" from="7" to="7" access="RW" resetVal="" desc="This bit selects the DATA packet's toggle state. For IN transactions firmware must set this bit to the expected state. For OUT transactions the hardware sets this bit to the state of the received Data Toggle bit." hidden="false" />
    </register>
    <register name="SIE_EP7_CNT1" address="0x4000606D" bitWidth="8" desc="SIE Endpoint 1 Count1 Register" hidden="true">
      <field name="DATA_COUNT" from="7" to="0" access="RW" resetVal="" desc="These bits are the 8 LSb of a 11-bit counter.  The 3 MSb bits are in the CNT0 register. The 11-bit count indicates the number of data bytes in a transaction." hidden="false" />
    </register>
    <register name="SIE_EP7_CR0" address="0x4000606E" bitWidth="8" desc="SIE Endpoint 1 Control Register" hidden="true">
      <field name="MODE" from="3" to="0" access="RW" resetVal="" desc="The mode controls how the USB SIE responds to traffic and how the USB SIE changes the mode of that endpoint as a result of host packets to the endpoint." hidden="false">
        <value name="DISABLE" value="0000" desc="Ignore all USB traffic to this endpoint." />
        <value name="NAK_INOUT" value="0001" desc="SETUP: Accept, IN: NAK, OUT: NAK." />
        <value name="STATUS_OUT_ONLY" value="0010" desc="SETUP: Accept, IN: STALL, OUT: ACK 0B tokens, NAK others." />
        <value name="STALL_INOUT" value="0011" desc="SETUP: Accept, IN: STALL, OUT: STALL." />
        <value name="ISO_OUT" value="0101" desc="SETUP: Ignore, IN: Ignore, OUT: Accept Isochronous OUT token." />
        <value name="STATUS_IN_ONLY" value="0110" desc="SETUP: Accept, IN: Respond with 0B data, OUT:  Stall." />
        <value name="ISO_IN" value="0111" desc="SETUP: Ignore, IN: Accept Isochronous IN token, OUT: Ignore." />
        <value name="NAK_OUT" value="1000" desc="SETUP: Ignore, IN: Ignore, OUT: NAK." />
        <value name="ACK_OUT" value="1001" desc="SETUP: Ignore, IN: Ignore, OUT: Accept data and ACK if STALL = 0, STALL otherwise. Change to MODE=8 after one succesfull OUT token." />
        <value name="ACK_OUT_STATUS_IN" value="1011" desc="SETUP: Accept, IN: Respond with 0B data, OUT:  Accept data." />
        <value name="NAK_IN" value="1100" desc="SETUP: Ignore, IN: NAK, OUT: Ignore." />
        <value name="ACK_IN" value="1101" desc="SETUP: Ignore, IN: Respond to IN with data if STALL=0, STALL otherwise, OUT: Ignore" />
        <value name="ACK_IN STATUS OUT" value="1111" desc="SETUP: Accept, IN: Respond to IN with data, OUT: ACK 0B tokens, NAK others." />
      </field>
      <field name="ACKED_TXN" from="4" to="4" access="RW" resetVal="" desc="ACKED_NO - 0, ACKED_YES - 1." hidden="false" />
      <field name="NAK_INT_EN" from="5" to="5" access="RW" resetVal="" desc="When set this bit causes an endpoint interrupt to be generated even when a transfer completes with a NAK." hidden="false" />
      <field name="ERR_IN_TXN" from="6" to="6" access="RW" resetVal="" desc="The Error in transaction bit is set whenever an error is detected." hidden="false" />
      <field name="STALL" from="7" to="7" access="RW" resetVal="" desc="When this bit is set the SIE stalls an OUT packet if the Mode bits are set to ACK-OUT. The SIE stalls an IN packet if the mode bits are set to ACK-IN. This bit must be clear for all other modes." hidden="false" />
    </register>
    <register name="SIE_EP8_CNT0" address="0x4000607C" bitWidth="8" desc="SIE Endpoint 1 Count0 Register" hidden="true">
      <field name="DATA_COUNT_MSB" from="2" to="0" access="RW" resetVal="" desc="These bits are the 3 MSb bits of an 11-bit counter. The LSb are the Data Count[7:0] bits of the CNT1 register. Refer to the CNT1 register for more information." hidden="false" />
      <field name="DATA_VALID" from="4" to="4" access="RW" resetVal="" desc="DATA_ERROR - 0, DATA_VALID - 1." hidden="false" />
      <field name="DATA_TOGGLE" from="7" to="7" access="RW" resetVal="" desc="This bit selects the DATA packet's toggle state. For IN transactions firmware must set this bit to the expected state. For OUT transactions the hardware sets this bit to the state of the received Data Toggle bit." hidden="false" />
    </register>
    <register name="SIE_EP8_CNT1" address="0x4000607D" bitWidth="8" desc="SIE Endpoint 1 Count1 Register" hidden="true">
      <field name="DATA_COUNT" from="7" to="0" access="RW" resetVal="" desc="These bits are the 8 LSb of a 11-bit counter.  The 3 MSb bits are in the CNT0 register. The 11-bit count indicates the number of data bytes in a transaction." hidden="false" />
    </register>
    <register name="SIE_EP8_CR0" address="0x4000607E" bitWidth="8" desc="SIE Endpoint 1 Control Register" hidden="true">
      <field name="MODE" from="3" to="0" access="RW" resetVal="" desc="The mode controls how the USB SIE responds to traffic and how the USB SIE changes the mode of that endpoint as a result of host packets to the endpoint." hidden="false">
        <value name="DISABLE" value="0000" desc="Ignore all USB traffic to this endpoint." />
        <value name="NAK_INOUT" value="0001" desc="SETUP: Accept, IN: NAK, OUT: NAK." />
        <value name="STATUS_OUT_ONLY" value="0010" desc="SETUP: Accept, IN: STALL, OUT: ACK 0B tokens, NAK others." />
        <value name="STALL_INOUT" value="0011" desc="SETUP: Accept, IN: STALL, OUT: STALL." />
        <value name="ISO_OUT" value="0101" desc="SETUP: Ignore, IN: Ignore, OUT: Accept Isochronous OUT token." />
        <value name="STATUS_IN_ONLY" value="0110" desc="SETUP: Accept, IN: Respond with 0B data, OUT:  Stall." />
        <value name="ISO_IN" value="0111" desc="SETUP: Ignore, IN: Accept Isochronous IN token, OUT: Ignore." />
        <value name="NAK_OUT" value="1000" desc="SETUP: Ignore, IN: Ignore, OUT: NAK." />
        <value name="ACK_OUT" value="1001" desc="SETUP: Ignore, IN: Ignore, OUT: Accept data and ACK if STALL = 0, STALL otherwise. Change to MODE=8 after one succesfull OUT token." />
        <value name="ACK_OUT_STATUS_IN" value="1011" desc="SETUP: Accept, IN: Respond with 0B data, OUT:  Accept data." />
        <value name="NAK_IN" value="1100" desc="SETUP: Ignore, IN: NAK, OUT: Ignore." />
        <value name="ACK_IN" value="1101" desc="SETUP: Ignore, IN: Respond to IN with data if STALL=0, STALL otherwise, OUT: Ignore" />
        <value name="ACK_IN STATUS OUT" value="1111" desc="SETUP: Accept, IN: Respond to IN with data, OUT: ACK 0B tokens, NAK others." />
      </field>
      <field name="ACKED_TXN" from="4" to="4" access="RW" resetVal="" desc="ACKED_NO - 0, ACKED_YES - 1." hidden="false" />
      <field name="NAK_INT_EN" from="5" to="5" access="RW" resetVal="" desc="When set this bit causes an endpoint interrupt to be generated even when a transfer completes with a NAK." hidden="false" />
      <field name="ERR_IN_TXN" from="6" to="6" access="RW" resetVal="" desc="The Error in transaction bit is set whenever an error is detected." hidden="false" />
      <field name="STALL" from="7" to="7" access="RW" resetVal="" desc="When this bit is set the SIE stalls an OUT packet if the Mode bits are set to ACK-OUT. The SIE stalls an IN packet if the mode bits are set to ACK-IN. This bit must be clear for all other modes." hidden="false" />
    </register>
    <register name="ARB_EP1_CFG" address="0x40006080" bitWidth="8" desc="Arbiter Endpoint 1 Configuration Register" hidden="false">
      <field name="IN_DATA_RDY" from="0" to="0" access="RW" resetVal="" desc="Indication that Endpoint Packet Data is Ready in Main memory" hidden="false" />
      <field name="DMA_REQ" from="1" to="1" access="RW" resetVal="" desc="Manual DMA Request for a particular (1 to 8) endpoint; changing this field from 0 to 1 causes a DMA request to be generated." hidden="false" />
      <field name="CRC_BYPASS" from="2" to="2" access="RW" resetVal="" desc="CRC_NORMAL - 0, CRC_BYPASS - 1" hidden="false" />
      <field name="RESET_PTR" from="3" to="3" access="RW" resetVal="" desc="RESET_KRYPTON - 0, RESET_NORMAL - 1" hidden="false" />
    </register>
    <register name="ARB_EP1_INT_EN" address="0x40006081" bitWidth="8" desc="Arbiter Endpoint 1 Interrupt Enable Register" hidden="false">
      <field name="IN_BUF_FULL_EN" from="0" to="0" access="RW" resetVal="" desc="IN Endpoint Local Buffer Full" hidden="false" />
      <field name="DMA_GNT_EN" from="1" to="1" access="RW" resetVal="" desc="Endpoint DMA Grant" hidden="false" />
      <field name="BUF_OVER_EN" from="2" to="2" access="RW" resetVal="" desc="Endpoint Buffer Overflow" hidden="false" />
      <field name="BUF_UNDER_EN" from="3" to="3" access="RW" resetVal="" desc="Endpoint Buffer Underflow" hidden="false" />
      <field name="ERR_INT_EN" from="4" to="4" access="RW" resetVal="" desc="Endpoint Error in Transaction Interrupt" hidden="false" />
      <field name="DMA_TERMIN_EN" from="5" to="5" access="RW" resetVal="" desc="Endpoint DMA Terminated Enable" hidden="false" />
    </register>
    <register name="ARB_EP1_INT_SR" address="0x40006082" bitWidth="8" desc="Arbiter Endpoint 1 Interrupt Status Register" hidden="false">
      <field name="IN_BUF_FULL_EN" from="0" to="0" access="RW" resetVal="" desc="IN Endpoint Local Buffer Full" hidden="false" />
      <field name="DMA_GNT_EN" from="1" to="1" access="RW" resetVal="" desc="Endpoint DMA Grant" hidden="false" />
      <field name="BUF_OVER_EN" from="2" to="2" access="RW" resetVal="" desc="Endpoint Buffer Overflow" hidden="false" />
      <field name="BUF_UNDER_EN" from="3" to="3" access="RW" resetVal="" desc="Endpoint Buffer Underflow" hidden="false" />
      <field name="ERR_INT_EN" from="4" to="4" access="RW" resetVal="" desc="Endpoint Error in Transaction Interrupt" hidden="false" />
      <field name="DMA_TERMIN_EN" from="5" to="5" access="RW" resetVal="" desc="Endpoint DMA Terminated Enable" hidden="false" />
    </register>
    <register name="ARB_RW1_WA" address="0x40006084" bitWidth="8" desc="Arbiter Endpoint 1 Write Address LSB Register" hidden="false">
      <field name="WA8" from="7" to="0" access="RW" resetVal="" desc="Write Address for EP." hidden="false" />
    </register>
    <register name="ARB_RW1_WA_MSB" address="0x40006085" bitWidth="8" desc="Arbiter Endpoint 1 Write Address MSB Register" hidden="false">
      <field name="WA9" from="0" to="0" access="RW" resetVal="" desc="Write Address for EP MSB." hidden="false" />
    </register>
    <register name="ARB_RW1_RA" address="0x40006086" bitWidth="8" desc="Arbiter Endpoint 1 Read Address LSB Register" hidden="false">
      <field name="RA8" from="7" to="0" access="RW" resetVal="" desc="Read Address for EP MSB." hidden="false" />
    </register>
    <register name="ARB_RW1_RA_MSB" address="0x40006087" bitWidth="8" desc="Arbiter Endpoint 1 Read Address MSB Register" hidden="false">
      <field name="RA9" from="0" to="0" access="RW" resetVal="" desc="Read Address for EP MSB." hidden="false" />
    </register>
    <register name="BUF_SIZE" address="0x4000608C" bitWidth="8" desc="Dedicated Endpoint Buffer Size Register" hidden="true">
      <field name="IN_BUF" from="3" to="0" access="RW" resetVal="" desc="Buffer size for IN Endpoints:  1 - 2 bytes, 2 - 4 bytes; 9 - 512 bytes." hidden="false" />
      <field name="OUT_BUF" from="7" to="4" access="RW" resetVal="" desc="Buffer size for OUT Endpoints: 1 - 2 bytes, 2 - 4 bytes; 9 - 512 bytes." hidden="false" />
    </register>
    <register name="EP_ACTIVE" address="0x4000608E" bitWidth="8" desc="Endpoint Active Indication Register" hidden="true">
      <field name="EP1_ACT" from="0" to="0" access="R" resetVal="" desc="Indicates that EP1 is currently active" hidden="false" />
      <field name="EP2_ACT" from="1" to="1" access="R" resetVal="" desc="Indicates that EP2 is currently active" hidden="false" />
      <field name="EP3_ACT" from="2" to="2" access="R" resetVal="" desc="Indicates that EP3 is currently active" hidden="false" />
      <field name="EP4_ACT" from="3" to="3" access="R" resetVal="" desc="Indicates that EP4 is currently active" hidden="false" />
      <field name="EP5_ACT" from="4" to="4" access="R" resetVal="" desc="Indicates that EP5 is currently active" hidden="false" />
      <field name="EP6_ACT" from="5" to="5" access="R" resetVal="" desc="Indicates that EP6 is currently active6" hidden="false" />
      <field name="EP7_ACT" from="6" to="6" access="R" resetVal="" desc="Indicates that EP7 is currently active" hidden="false" />
      <field name="EP8_ACT" from="7" to="7" access="R" resetVal="" desc="Indicates that EP8 is currently active" hidden="false" />
    </register>
    <register name="EP_TYPE" address="0x4000608F" bitWidth="8" desc="Endpoint Type (IN/OUT) Indication" hidden="true">
      <field name="EP1_TYP" from="0" to="0" access="RW" resetVal="" desc="Endpoint Type Indication." hidden="false">
        <value name="EP_IN" value="0" desc="IN outpoint." />
        <value name="EP_OUT" value="1" desc="OUT outpoint." />
      </field>
      <field name="EP2_TYP" from="1" to="1" access="RW" resetVal="" desc="Endpoint Type Indication." hidden="false">
        <value name="EP_IN" value="0" desc="IN outpoint." />
        <value name="EP_OUT" value="1" desc="OUT outpoint." />
      </field>
      <field name="EP3_TYP" from="2" to="2" access="RW" resetVal="" desc="Endpoint Type Indication." hidden="false">
        <value name="EP_IN" value="0" desc="IN outpoint." />
        <value name="EP_OUT" value="1" desc="OUT outpoint." />
      </field>
      <field name="EP4_TYP" from="3" to="3" access="RW" resetVal="" desc="Endpoint Type Indication." hidden="false">
        <value name="EP_IN" value="0" desc="IN outpoint." />
        <value name="EP_OUT" value="1" desc="OUT outpoint." />
      </field>
      <field name="EP5_TYP" from="4" to="4" access="RW" resetVal="" desc="Endpoint Type Indication." hidden="false">
        <value name="EP_IN" value="0" desc="IN outpoint." />
        <value name="EP_OUT" value="1" desc="OUT outpoint." />
      </field>
      <field name="EP6_TYP" from="5" to="5" access="RW" resetVal="" desc="Endpoint Type Indication." hidden="false">
        <value name="EP_IN" value="0" desc="IN outpoint." />
        <value name="EP_OUT" value="1" desc="OUT outpoint." />
      </field>
      <field name="EP7_TYP" from="6" to="6" access="RW" resetVal="" desc="Endpoint Type Indication." hidden="false">
        <value name="EP_IN" value="0" desc="IN outpoint." />
        <value name="EP_OUT" value="1" desc="OUT outpoint." />
      </field>
      <field name="EP8_TYP" from="7" to="7" access="RW" resetVal="" desc="Endpoint Type Indication." hidden="false">
        <value name="EP_IN" value="0" desc="IN outpoint." />
        <value name="EP_OUT" value="1" desc="OUT outpoint." />
      </field>
    </register>
    <register name="ARB_EP2_CFG" address="0x40006090" bitWidth="8" desc="Arbiter Endpoint 1 Configuration Register" hidden="false">
      <field name="IN_DATA_RDY" from="0" to="0" access="RW" resetVal="" desc="Indication that Endpoint Packet Data is Ready in Main memory" hidden="false" />
      <field name="DMA_REQ" from="1" to="1" access="RW" resetVal="" desc="Manual DMA Request for a particular (1 to 8) endpoint; changing this field from 0 to 1 causes a DMA request to be generated." hidden="false" />
      <field name="CRC_BYPASS" from="2" to="2" access="RW" resetVal="" desc="CRC_NORMAL - 0, CRC_BYPASS - 1" hidden="false" />
      <field name="RESET_PTR" from="3" to="3" access="RW" resetVal="" desc="RESET_KRYPTON - 0, RESET_NORMAL - 1" hidden="false" />
    </register>
    <register name="ARB_EP2_INT_EN" address="0x40006091" bitWidth="8" desc="Arbiter Endpoint 1 Interrupt Enable Register" hidden="false">
      <field name="IN_BUF_FULL_EN" from="0" to="0" access="RW" resetVal="" desc="IN Endpoint Local Buffer Full" hidden="false" />
      <field name="DMA_GNT_EN" from="1" to="1" access="RW" resetVal="" desc="Endpoint DMA Grant" hidden="false" />
      <field name="BUF_OVER_EN" from="2" to="2" access="RW" resetVal="" desc="Endpoint Buffer Overflow" hidden="false" />
      <field name="BUF_UNDER_EN" from="3" to="3" access="RW" resetVal="" desc="Endpoint Buffer Underflow" hidden="false" />
      <field name="ERR_INT_EN" from="4" to="4" access="RW" resetVal="" desc="Endpoint Error in Transaction Interrupt" hidden="false" />
      <field name="DMA_TERMIN_EN" from="5" to="5" access="RW" resetVal="" desc="Endpoint DMA Terminated Enable" hidden="false" />
    </register>
    <register name="ARB_EP2_INT_SR" address="0x40006092" bitWidth="8" desc="Arbiter Endpoint 1 Interrupt Status Register" hidden="false">
      <field name="IN_BUF_FULL_EN" from="0" to="0" access="RW" resetVal="" desc="IN Endpoint Local Buffer Full" hidden="false" />
      <field name="DMA_GNT_EN" from="1" to="1" access="RW" resetVal="" desc="Endpoint DMA Grant" hidden="false" />
      <field name="BUF_OVER_EN" from="2" to="2" access="RW" resetVal="" desc="Endpoint Buffer Overflow" hidden="false" />
      <field name="BUF_UNDER_EN" from="3" to="3" access="RW" resetVal="" desc="Endpoint Buffer Underflow" hidden="false" />
      <field name="ERR_INT_EN" from="4" to="4" access="RW" resetVal="" desc="Endpoint Error in Transaction Interrupt" hidden="false" />
      <field name="DMA_TERMIN_EN" from="5" to="5" access="RW" resetVal="" desc="Endpoint DMA Terminated Enable" hidden="false" />
    </register>
    <register name="ARB_RW2_WA" address="0x40006094" bitWidth="8" desc="Arbiter Endpoint 1 Write Address LSB Register" hidden="false">
      <field name="WA8" from="7" to="0" access="RW" resetVal="" desc="Write Address for EP." hidden="false" />
    </register>
    <register name="ARB_RW2_WA_MSB" address="0x40006095" bitWidth="8" desc="Arbiter Endpoint 1 Write Address MSB Register" hidden="false">
      <field name="WA9" from="0" to="0" access="RW" resetVal="" desc="Write Address for EP MSB." hidden="false" />
    </register>
    <register name="ARB_RW2_RA" address="0x40006096" bitWidth="8" desc="Arbiter Endpoint 1 Read Address LSB Register" hidden="false">
      <field name="RA8" from="7" to="0" access="RW" resetVal="" desc="Read Address for EP MSB." hidden="false" />
    </register>
    <register name="ARB_RW2_RA_MSB" address="0x40006097" bitWidth="8" desc="Arbiter Endpoint 1 Read Address MSB Register" hidden="false">
      <field name="RA9" from="0" to="0" access="RW" resetVal="" desc="Read Address for EP MSB." hidden="false" />
    </register>
    <register name="ARB_CFG" address="0x4000609C" bitWidth="8" desc="Arbiter configuration register" hidden="false">
      <field name="AUTO_MEM" from="4" to="4" access="RW" resetVal="" desc="Enables Auto Memory Configuration.  Manual memory configuration by default." hidden="false" />
      <field name="DMA_CFG" from="6" to="5" access="RW" resetVal="" desc="DMA Access Configuration." hidden="false">
        <value name="DMA_NONE" value="00" desc="No DMA." />
        <value name="DMA_MANUAL" value="01" desc="Manual DMA." />
        <value name="DMA_AUTO" value="10" desc="Auto DMA." />
      </field>
      <field name="CFG_CMP" from="7" to="7" access="RW" resetVal="" desc="Register Configuration Complete Indication. Posedge is detected on this bit. Hence a 0 to 1 transition is required." hidden="false" />
    </register>
    <register name="USB_CLK_EN" address="0x4000609D" bitWidth="8" desc="USB Control 0 Register" hidden="false">
      <field name="CSR_CLK_EN" from="7" to="7" access="RW" resetVal="" desc="Clock Enable for Core Logic clocked by AHB bus clock." hidden="false">
        <value name="Disabled" value="0" desc="Disables clock to UBS block." />
        <value name="Enabled" value="1" desc="Enables clock to UBS block." />
      </field>
    </register>
    <register name="ARB_INT_EN" address="0x4000609E" bitWidth="8" desc="Arbiter Interrupt Enable Register" hidden="false">
      <field name="EP1_INTR_EN" from="0" to="0" access="RW" resetVal="" desc="Enables interrupt for EP1." hidden="false" />
      <field name="EP2_INTR_EN" from="1" to="1" access="RW" resetVal="" desc="Enables interrupt for EP2." hidden="false" />
      <field name="EP3_INTR_EN" from="2" to="2" access="RW" resetVal="" desc="Enables interrupt for EP3." hidden="false" />
      <field name="EP4_INTR_EN" from="3" to="3" access="RW" resetVal="" desc="Enables interrupt for EP4." hidden="false" />
      <field name="EP5_INTR_EN" from="4" to="4" access="RW" resetVal="" desc="Enables interrupt for EP5." hidden="false" />
      <field name="EP6_INTR_EN" from="5" to="5" access="RW" resetVal="" desc="Enables interrupt for EP6." hidden="false" />
      <field name="EP7_INTR_EN" from="6" to="6" access="RW" resetVal="" desc="Enables interrupt for EP7." hidden="false" />
      <field name="EP8_INTR_EN" from="7" to="7" access="RW" resetVal="" desc="Enables interrupt for EP8." hidden="false" />
    </register>
    <register name="ARB_INT_SR" address="0x4000609F" bitWidth="8" desc="Arbiter Interrupt Status" hidden="false">
      <field name="EP1_INTR" from="0" to="0" access="R" resetVal="" desc="Interrupt status for EP1." hidden="false" />
      <field name="EP2_INTR" from="1" to="1" access="R" resetVal="" desc="Interrupt status for EP2." hidden="false" />
      <field name="EP3_INTR" from="2" to="2" access="R" resetVal="" desc="Interrupt status for EP3." hidden="false" />
      <field name="EP4_INTR" from="3" to="3" access="R" resetVal="" desc="Interrupt status for EP4." hidden="false" />
      <field name="EP5_INTR" from="4" to="4" access="R" resetVal="" desc="Interrupt status for EP5." hidden="false" />
      <field name="EP6_INTR" from="5" to="5" access="R" resetVal="" desc="Interrupt status for EP6." hidden="false" />
      <field name="EP7_INTR" from="6" to="6" access="R" resetVal="" desc="Interrupt status for EP7." hidden="false" />
      <field name="EP8_INTR" from="7" to="7" access="R" resetVal="" desc="Interrupt status for EP8." hidden="false" />
    </register>
    <register name="ARB_EP3_CFG" address="0x400060A0" bitWidth="8" desc="Arbiter Endpoint 1 Configuration Register" hidden="true">
      <field name="IN_DATA_RDY" from="0" to="0" access="RW" resetVal="" desc="Indication that Endpoint Packet Data is Ready in Main memory" hidden="false" />
      <field name="DMA_REQ" from="1" to="1" access="RW" resetVal="" desc="Manual DMA Request for a particular (1 to 8) endpoint; changing this field from 0 to 1 causes a DMA request to be generated." hidden="false" />
      <field name="CRC_BYPASS" from="2" to="2" access="RW" resetVal="" desc="CRC_NORMAL - 0, CRC_BYPASS - 1" hidden="false" />
      <field name="RESET_PTR" from="3" to="3" access="RW" resetVal="" desc="RESET_KRYPTON - 0, RESET_NORMAL - 1" hidden="false" />
    </register>
    <register name="ARB_EP3_INT_EN" address="0x400060A1" bitWidth="8" desc="Arbiter Endpoint 1 Interrupt Enable Register" hidden="true">
      <field name="IN_BUF_FULL_EN" from="0" to="0" access="RW" resetVal="" desc="IN Endpoint Local Buffer Full" hidden="false" />
      <field name="DMA_GNT_EN" from="1" to="1" access="RW" resetVal="" desc="Endpoint DMA Grant" hidden="false" />
      <field name="BUF_OVER_EN" from="2" to="2" access="RW" resetVal="" desc="Endpoint Buffer Overflow" hidden="false" />
      <field name="BUF_UNDER_EN" from="3" to="3" access="RW" resetVal="" desc="Endpoint Buffer Underflow" hidden="false" />
      <field name="ERR_INT_EN" from="4" to="4" access="RW" resetVal="" desc="Endpoint Error in Transaction Interrupt" hidden="false" />
      <field name="DMA_TERMIN_EN" from="5" to="5" access="RW" resetVal="" desc="Endpoint DMA Terminated Enable" hidden="false" />
    </register>
    <register name="ARB_EP3_INT_SR" address="0x400060A2" bitWidth="8" desc="Arbiter Endpoint 1 Interrupt Status Register" hidden="true">
      <field name="IN_BUF_FULL_EN" from="0" to="0" access="RW" resetVal="" desc="IN Endpoint Local Buffer Full" hidden="false" />
      <field name="DMA_GNT_EN" from="1" to="1" access="RW" resetVal="" desc="Endpoint DMA Grant" hidden="false" />
      <field name="BUF_OVER_EN" from="2" to="2" access="RW" resetVal="" desc="Endpoint Buffer Overflow" hidden="false" />
      <field name="BUF_UNDER_EN" from="3" to="3" access="RW" resetVal="" desc="Endpoint Buffer Underflow" hidden="false" />
      <field name="ERR_INT_EN" from="4" to="4" access="RW" resetVal="" desc="Endpoint Error in Transaction Interrupt" hidden="false" />
      <field name="DMA_TERMIN_EN" from="5" to="5" access="RW" resetVal="" desc="Endpoint DMA Terminated Enable" hidden="false" />
    </register>
    <register name="ARB_RW3_WA" address="0x400060A4" bitWidth="8" desc="Arbiter Endpoint 1 Write Address LSB Register" hidden="true">
      <field name="WA8" from="7" to="0" access="RW" resetVal="" desc="Write Address for EP." hidden="false" />
    </register>
    <register name="ARB_RW3_WA_MSB" address="0x400060A5" bitWidth="8" desc="Arbiter Endpoint 1 Write Address MSB Register" hidden="true">
      <field name="WA9" from="0" to="0" access="RW" resetVal="" desc="Write Address for EP MSB." hidden="false" />
    </register>
    <register name="ARB_RW3_RA" address="0x400060A6" bitWidth="8" desc="Arbiter Endpoint 1 Read Address LSB Register" hidden="true">
      <field name="RA8" from="7" to="0" access="RW" resetVal="" desc="Read Address for EP MSB." hidden="false" />
    </register>
    <register name="ARB_RW3_RA_MSB" address="0x400060A7" bitWidth="8" desc="Arbiter Endpoint 1 Read Address MSB Register" hidden="true">
      <field name="RA9" from="0" to="0" access="RW" resetVal="" desc="Read Address for EP MSB." hidden="false" />
    </register>
    <register name="CWA" address="0x400060AC" bitWidth="8" desc="Common Area Write Address LSB Register" hidden="true">
      <field name="WA8" from="7" to="0" access="RW" resetVal="" desc="Write Address for Common Area." hidden="false" />
    </register>
    <register name="CWA_MSB" address="0x400060AD" bitWidth="8" desc="Common Area Write Address LSB Register" hidden="true">
      <field name="WA9" from="0" to="0" access="RW" resetVal="" desc="Write Address for Common Area MSB." hidden="false" />
    </register>
    <register name="ARB_EP4_CFG" address="0x400060B0" bitWidth="8" desc="Arbiter Endpoint 1 Configuration Register" hidden="true">
      <field name="IN_DATA_RDY" from="0" to="0" access="RW" resetVal="" desc="Indication that Endpoint Packet Data is Ready in Main memory" hidden="false" />
      <field name="DMA_REQ" from="1" to="1" access="RW" resetVal="" desc="Manual DMA Request for a particular (1 to 8) endpoint; changing this field from 0 to 1 causes a DMA request to be generated." hidden="false" />
      <field name="CRC_BYPASS" from="2" to="2" access="RW" resetVal="" desc="CRC_NORMAL - 0, CRC_BYPASS - 1" hidden="false" />
      <field name="RESET_PTR" from="3" to="3" access="RW" resetVal="" desc="RESET_KRYPTON - 0, RESET_NORMAL - 1" hidden="false" />
    </register>
    <register name="ARB_EP4_INT_EN" address="0x400060B1" bitWidth="8" desc="Arbiter Endpoint 1 Interrupt Enable Register" hidden="true">
      <field name="IN_BUF_FULL_EN" from="0" to="0" access="RW" resetVal="" desc="IN Endpoint Local Buffer Full" hidden="false" />
      <field name="DMA_GNT_EN" from="1" to="1" access="RW" resetVal="" desc="Endpoint DMA Grant" hidden="false" />
      <field name="BUF_OVER_EN" from="2" to="2" access="RW" resetVal="" desc="Endpoint Buffer Overflow" hidden="false" />
      <field name="BUF_UNDER_EN" from="3" to="3" access="RW" resetVal="" desc="Endpoint Buffer Underflow" hidden="false" />
      <field name="ERR_INT_EN" from="4" to="4" access="RW" resetVal="" desc="Endpoint Error in Transaction Interrupt" hidden="false" />
      <field name="DMA_TERMIN_EN" from="5" to="5" access="RW" resetVal="" desc="Endpoint DMA Terminated Enable" hidden="false" />
    </register>
    <register name="ARB_EP4_INT_SR" address="0x400060B2" bitWidth="8" desc="Arbiter Endpoint 1 Interrupt Status Register" hidden="true">
      <field name="IN_BUF_FULL_EN" from="0" to="0" access="RW" resetVal="" desc="IN Endpoint Local Buffer Full" hidden="false" />
      <field name="DMA_GNT_EN" from="1" to="1" access="RW" resetVal="" desc="Endpoint DMA Grant" hidden="false" />
      <field name="BUF_OVER_EN" from="2" to="2" access="RW" resetVal="" desc="Endpoint Buffer Overflow" hidden="false" />
      <field name="BUF_UNDER_EN" from="3" to="3" access="RW" resetVal="" desc="Endpoint Buffer Underflow" hidden="false" />
      <field name="ERR_INT_EN" from="4" to="4" access="RW" resetVal="" desc="Endpoint Error in Transaction Interrupt" hidden="false" />
      <field name="DMA_TERMIN_EN" from="5" to="5" access="RW" resetVal="" desc="Endpoint DMA Terminated Enable" hidden="false" />
    </register>
    <register name="ARB_RW4_WA" address="0x400060B4" bitWidth="8" desc="Arbiter Endpoint 1 Write Address LSB Register" hidden="true">
      <field name="WA8" from="7" to="0" access="RW" resetVal="" desc="Write Address for EP." hidden="false" />
    </register>
    <register name="ARB_RW4_WA_MSB" address="0x400060B5" bitWidth="8" desc="Arbiter Endpoint 1 Write Address MSB Register" hidden="true">
      <field name="WA9" from="0" to="0" access="RW" resetVal="" desc="Write Address for EP MSB." hidden="false" />
    </register>
    <register name="ARB_RW4_RA" address="0x400060B6" bitWidth="8" desc="Arbiter Endpoint 1 Read Address LSB Register" hidden="true">
      <field name="RA8" from="7" to="0" access="RW" resetVal="" desc="Read Address for EP MSB." hidden="false" />
    </register>
    <register name="ARB_RW4_RA_MSB" address="0x400060B7" bitWidth="8" desc="Arbiter Endpoint 1 Read Address MSB Register" hidden="true">
      <field name="RA9" from="0" to="0" access="RW" resetVal="" desc="Read Address for EP MSB." hidden="false" />
    </register>
    <register name="DMA_THRES" address="0x400060BC" bitWidth="8" desc="DMA Burst / Threshold Configuration LSB Register" hidden="true">
      <field name="WA8" from="7" to="0" access="RW" resetVal="" desc="DMA Threshold count." hidden="false" />
    </register>
    <register name="DMA_THRES_MSB" address="0x400060BD" bitWidth="8" desc="DMA Burst / Threshold Configuration LSB Register" hidden="true">
      <field name="WA9" from="0" to="0" access="RW" resetVal="" desc="DMA Threshold count MSB." hidden="false" />
    </register>
    <register name="ARB_EP5_CFG" address="0x400060C0" bitWidth="8" desc="Arbiter Endpoint 1 Configuration Register" hidden="true">
      <field name="IN_DATA_RDY" from="0" to="0" access="RW" resetVal="" desc="Indication that Endpoint Packet Data is Ready in Main memory" hidden="false" />
      <field name="DMA_REQ" from="1" to="1" access="RW" resetVal="" desc="Manual DMA Request for a particular (1 to 8) endpoint; changing this field from 0 to 1 causes a DMA request to be generated." hidden="false" />
      <field name="CRC_BYPASS" from="2" to="2" access="RW" resetVal="" desc="CRC_NORMAL - 0, CRC_BYPASS - 1" hidden="false" />
      <field name="RESET_PTR" from="3" to="3" access="RW" resetVal="" desc="RESET_KRYPTON - 0, RESET_NORMAL - 1" hidden="false" />
    </register>
    <register name="ARB_EP5_INT_EN" address="0x400060C1" bitWidth="8" desc="Arbiter Endpoint 1 Interrupt Enable Register" hidden="true">
      <field name="IN_BUF_FULL_EN" from="0" to="0" access="RW" resetVal="" desc="IN Endpoint Local Buffer Full" hidden="false" />
      <field name="DMA_GNT_EN" from="1" to="1" access="RW" resetVal="" desc="Endpoint DMA Grant" hidden="false" />
      <field name="BUF_OVER_EN" from="2" to="2" access="RW" resetVal="" desc="Endpoint Buffer Overflow" hidden="false" />
      <field name="BUF_UNDER_EN" from="3" to="3" access="RW" resetVal="" desc="Endpoint Buffer Underflow" hidden="false" />
      <field name="ERR_INT_EN" from="4" to="4" access="RW" resetVal="" desc="Endpoint Error in Transaction Interrupt" hidden="false" />
      <field name="DMA_TERMIN_EN" from="5" to="5" access="RW" resetVal="" desc="Endpoint DMA Terminated Enable" hidden="false" />
    </register>
    <register name="ARB_EP5_INT_SR" address="0x400060C2" bitWidth="8" desc="Arbiter Endpoint 1 Interrupt Status Register" hidden="true">
      <field name="IN_BUF_FULL_EN" from="0" to="0" access="RW" resetVal="" desc="IN Endpoint Local Buffer Full" hidden="false" />
      <field name="DMA_GNT_EN" from="1" to="1" access="RW" resetVal="" desc="Endpoint DMA Grant" hidden="false" />
      <field name="BUF_OVER_EN" from="2" to="2" access="RW" resetVal="" desc="Endpoint Buffer Overflow" hidden="false" />
      <field name="BUF_UNDER_EN" from="3" to="3" access="RW" resetVal="" desc="Endpoint Buffer Underflow" hidden="false" />
      <field name="ERR_INT_EN" from="4" to="4" access="RW" resetVal="" desc="Endpoint Error in Transaction Interrupt" hidden="false" />
      <field name="DMA_TERMIN_EN" from="5" to="5" access="RW" resetVal="" desc="Endpoint DMA Terminated Enable" hidden="false" />
    </register>
    <register name="ARB_RW5_WA" address="0x400060C4" bitWidth="8" desc="Arbiter Endpoint 1 Write Address LSB Register" hidden="true">
      <field name="WA8" from="7" to="0" access="RW" resetVal="" desc="Write Address for EP." hidden="false" />
    </register>
    <register name="ARB_RW5_WA_MSB" address="0x400060C5" bitWidth="8" desc="Arbiter Endpoint 1 Write Address MSB Register" hidden="true">
      <field name="WA9" from="0" to="0" access="RW" resetVal="" desc="Write Address for EP MSB." hidden="false" />
    </register>
    <register name="ARB_RW5_RA" address="0x400060C6" bitWidth="8" desc="Arbiter Endpoint 1 Read Address LSB Register" hidden="true">
      <field name="RA8" from="7" to="0" access="RW" resetVal="" desc="Read Address for EP MSB." hidden="false" />
    </register>
    <register name="ARB_RW5_RA_MSB" address="0x400060C7" bitWidth="8" desc="Arbiter Endpoint 1 Read Address MSB Register" hidden="true">
      <field name="RA9" from="0" to="0" access="RW" resetVal="" desc="Read Address for EP MSB." hidden="false" />
    </register>
    <register name="BUS_RST_CNT" address="0x400060CC" bitWidth="8" desc="Bus Reset Count Register" hidden="true">
      <field name="BUS_RST_CNT" from="3" to="0" access="RW" resetVal="" desc="Bus Reset Count Length. Bus Reset Count register ; For USB bus reset length; The value in this register determines the no. of pulses of the low freq. clock which will be counted to determine if an SE0 condition has been held for long enough to declare a USB Bus reset condition. In krypton, 3 pulses of a 32 KHz clock were counted to declare a usb bus reset condition. In leopard, a 100 KHz clock is used. Recommended is to count 10 pulses of this clock to remain equivalent to Krypton." hidden="false" />
    </register>
    <register name="ARB_EP6_CFG" address="0x400060D0" bitWidth="8" desc="Arbiter Endpoint 1 Configuration Register" hidden="true">
      <field name="IN_DATA_RDY" from="0" to="0" access="RW" resetVal="" desc="Indication that Endpoint Packet Data is Ready in Main memory" hidden="false" />
      <field name="DMA_REQ" from="1" to="1" access="RW" resetVal="" desc="Manual DMA Request for a particular (1 to 8) endpoint; changing this field from 0 to 1 causes a DMA request to be generated." hidden="false" />
      <field name="CRC_BYPASS" from="2" to="2" access="RW" resetVal="" desc="CRC_NORMAL - 0, CRC_BYPASS - 1" hidden="false" />
      <field name="RESET_PTR" from="3" to="3" access="RW" resetVal="" desc="RESET_KRYPTON - 0, RESET_NORMAL - 1" hidden="false" />
    </register>
    <register name="ARB_EP6_INT_EN" address="0x400060D1" bitWidth="8" desc="Arbiter Endpoint 1 Interrupt Enable Register" hidden="true">
      <field name="IN_BUF_FULL_EN" from="0" to="0" access="RW" resetVal="" desc="IN Endpoint Local Buffer Full" hidden="false" />
      <field name="DMA_GNT_EN" from="1" to="1" access="RW" resetVal="" desc="Endpoint DMA Grant" hidden="false" />
      <field name="BUF_OVER_EN" from="2" to="2" access="RW" resetVal="" desc="Endpoint Buffer Overflow" hidden="false" />
      <field name="BUF_UNDER_EN" from="3" to="3" access="RW" resetVal="" desc="Endpoint Buffer Underflow" hidden="false" />
      <field name="ERR_INT_EN" from="4" to="4" access="RW" resetVal="" desc="Endpoint Error in Transaction Interrupt" hidden="false" />
      <field name="DMA_TERMIN_EN" from="5" to="5" access="RW" resetVal="" desc="Endpoint DMA Terminated Enable" hidden="false" />
    </register>
    <register name="ARB_EP6_INT_SR" address="0x400060D2" bitWidth="8" desc="Arbiter Endpoint 1 Interrupt Status Register" hidden="true">
      <field name="IN_BUF_FULL_EN" from="0" to="0" access="RW" resetVal="" desc="IN Endpoint Local Buffer Full" hidden="false" />
      <field name="DMA_GNT_EN" from="1" to="1" access="RW" resetVal="" desc="Endpoint DMA Grant" hidden="false" />
      <field name="BUF_OVER_EN" from="2" to="2" access="RW" resetVal="" desc="Endpoint Buffer Overflow" hidden="false" />
      <field name="BUF_UNDER_EN" from="3" to="3" access="RW" resetVal="" desc="Endpoint Buffer Underflow" hidden="false" />
      <field name="ERR_INT_EN" from="4" to="4" access="RW" resetVal="" desc="Endpoint Error in Transaction Interrupt" hidden="false" />
      <field name="DMA_TERMIN_EN" from="5" to="5" access="RW" resetVal="" desc="Endpoint DMA Terminated Enable" hidden="false" />
    </register>
    <register name="ARB_RW6_WA" address="0x400060D4" bitWidth="8" desc="Arbiter Endpoint 1 Write Address LSB Register" hidden="true">
      <field name="WA8" from="7" to="0" access="RW" resetVal="" desc="Write Address for EP." hidden="false" />
    </register>
    <register name="ARB_RW6_WA_MSB" address="0x400060D5" bitWidth="8" desc="Arbiter Endpoint 1 Write Address MSB Register" hidden="true">
      <field name="WA9" from="0" to="0" access="RW" resetVal="" desc="Write Address for EP MSB." hidden="false" />
    </register>
    <register name="ARB_RW6_RA" address="0x400060D6" bitWidth="8" desc="Arbiter Endpoint 1 Read Address LSB Register" hidden="true">
      <field name="RA8" from="7" to="0" access="RW" resetVal="" desc="Read Address for EP MSB." hidden="false" />
    </register>
    <register name="ARB_RW6_RA_MSB" address="0x400060D7" bitWidth="8" desc="Arbiter Endpoint 1 Read Address MSB Register" hidden="true">
      <field name="RA9" from="0" to="0" access="RW" resetVal="" desc="Read Address for EP MSB." hidden="false" />
    </register>
    <register name="ARB_EP7_CFG" address="0x400060E0" bitWidth="8" desc="Arbiter Endpoint 1 Configuration Register" hidden="true">
      <field name="IN_DATA_RDY" from="0" to="0" access="RW" resetVal="" desc="Indication that Endpoint Packet Data is Ready in Main memory" hidden="false" />
      <field name="DMA_REQ" from="1" to="1" access="RW" resetVal="" desc="Manual DMA Request for a particular (1 to 8) endpoint; changing this field from 0 to 1 causes a DMA request to be generated." hidden="false" />
      <field name="CRC_BYPASS" from="2" to="2" access="RW" resetVal="" desc="CRC_NORMAL - 0, CRC_BYPASS - 1" hidden="false" />
      <field name="RESET_PTR" from="3" to="3" access="RW" resetVal="" desc="RESET_KRYPTON - 0, RESET_NORMAL - 1" hidden="false" />
    </register>
    <register name="ARB_EP7_INT_EN" address="0x400060E1" bitWidth="8" desc="Arbiter Endpoint 1 Interrupt Enable Register" hidden="true">
      <field name="IN_BUF_FULL_EN" from="0" to="0" access="RW" resetVal="" desc="IN Endpoint Local Buffer Full" hidden="false" />
      <field name="DMA_GNT_EN" from="1" to="1" access="RW" resetVal="" desc="Endpoint DMA Grant" hidden="false" />
      <field name="BUF_OVER_EN" from="2" to="2" access="RW" resetVal="" desc="Endpoint Buffer Overflow" hidden="false" />
      <field name="BUF_UNDER_EN" from="3" to="3" access="RW" resetVal="" desc="Endpoint Buffer Underflow" hidden="false" />
      <field name="ERR_INT_EN" from="4" to="4" access="RW" resetVal="" desc="Endpoint Error in Transaction Interrupt" hidden="false" />
      <field name="DMA_TERMIN_EN" from="5" to="5" access="RW" resetVal="" desc="Endpoint DMA Terminated Enable" hidden="false" />
    </register>
    <register name="ARB_EP7_INT_SR" address="0x400060E2" bitWidth="8" desc="Arbiter Endpoint 1 Interrupt Status Register" hidden="true">
      <field name="IN_BUF_FULL_EN" from="0" to="0" access="RW" resetVal="" desc="IN Endpoint Local Buffer Full" hidden="false" />
      <field name="DMA_GNT_EN" from="1" to="1" access="RW" resetVal="" desc="Endpoint DMA Grant" hidden="false" />
      <field name="BUF_OVER_EN" from="2" to="2" access="RW" resetVal="" desc="Endpoint Buffer Overflow" hidden="false" />
      <field name="BUF_UNDER_EN" from="3" to="3" access="RW" resetVal="" desc="Endpoint Buffer Underflow" hidden="false" />
      <field name="ERR_INT_EN" from="4" to="4" access="RW" resetVal="" desc="Endpoint Error in Transaction Interrupt" hidden="false" />
      <field name="DMA_TERMIN_EN" from="5" to="5" access="RW" resetVal="" desc="Endpoint DMA Terminated Enable" hidden="false" />
    </register>
    <register name="ARB_RW7_WA" address="0x400060E4" bitWidth="8" desc="Arbiter Endpoint 1 Write Address LSB Register" hidden="true">
      <field name="WA8" from="7" to="0" access="RW" resetVal="" desc="Write Address for EP." hidden="false" />
    </register>
    <register name="ARB_RW7_WA_MSB" address="0x400060E5" bitWidth="8" desc="Arbiter Endpoint 1 Write Address MSB Register" hidden="true">
      <field name="WA9" from="0" to="0" access="RW" resetVal="" desc="Write Address for EP MSB." hidden="false" />
    </register>
    <register name="ARB_RW7_RA" address="0x400060E6" bitWidth="8" desc="Arbiter Endpoint 1 Read Address LSB Register" hidden="true">
      <field name="RA8" from="7" to="0" access="RW" resetVal="" desc="Read Address for EP MSB." hidden="false" />
    </register>
    <register name="ARB_RW7_RA_MSB" address="0x400060E7" bitWidth="8" desc="Arbiter Endpoint 1 Read Address MSB Register" hidden="true">
      <field name="RA9" from="0" to="0" access="RW" resetVal="" desc="Read Address for EP MSB." hidden="false" />
    </register>
    <register name="ARB_EP8_CFG" address="0x400060F0" bitWidth="8" desc="Arbiter Endpoint 1 Configuration Register" hidden="true">
      <field name="IN_DATA_RDY" from="0" to="0" access="RW" resetVal="" desc="Indication that Endpoint Packet Data is Ready in Main memory" hidden="false" />
      <field name="DMA_REQ" from="1" to="1" access="RW" resetVal="" desc="Manual DMA Request for a particular (1 to 8) endpoint; changing this field from 0 to 1 causes a DMA request to be generated." hidden="false" />
      <field name="CRC_BYPASS" from="2" to="2" access="RW" resetVal="" desc="CRC_NORMAL - 0, CRC_BYPASS - 1" hidden="false" />
      <field name="RESET_PTR" from="3" to="3" access="RW" resetVal="" desc="RESET_KRYPTON - 0, RESET_NORMAL - 1" hidden="false" />
    </register>
    <register name="ARB_EP8_INT_EN" address="0x400060F1" bitWidth="8" desc="Arbiter Endpoint 1 Interrupt Enable Register" hidden="true">
      <field name="IN_BUF_FULL_EN" from="0" to="0" access="RW" resetVal="" desc="IN Endpoint Local Buffer Full" hidden="false" />
      <field name="DMA_GNT_EN" from="1" to="1" access="RW" resetVal="" desc="Endpoint DMA Grant" hidden="false" />
      <field name="BUF_OVER_EN" from="2" to="2" access="RW" resetVal="" desc="Endpoint Buffer Overflow" hidden="false" />
      <field name="BUF_UNDER_EN" from="3" to="3" access="RW" resetVal="" desc="Endpoint Buffer Underflow" hidden="false" />
      <field name="ERR_INT_EN" from="4" to="4" access="RW" resetVal="" desc="Endpoint Error in Transaction Interrupt" hidden="false" />
      <field name="DMA_TERMIN_EN" from="5" to="5" access="RW" resetVal="" desc="Endpoint DMA Terminated Enable" hidden="false" />
    </register>
    <register name="ARB_EP8_INT_SR" address="0x400060F2" bitWidth="8" desc="Arbiter Endpoint 1 Interrupt Status Register" hidden="true">
      <field name="IN_BUF_FULL_EN" from="0" to="0" access="RW" resetVal="" desc="IN Endpoint Local Buffer Full" hidden="false" />
      <field name="DMA_GNT_EN" from="1" to="1" access="RW" resetVal="" desc="Endpoint DMA Grant" hidden="false" />
      <field name="BUF_OVER_EN" from="2" to="2" access="RW" resetVal="" desc="Endpoint Buffer Overflow" hidden="false" />
      <field name="BUF_UNDER_EN" from="3" to="3" access="RW" resetVal="" desc="Endpoint Buffer Underflow" hidden="false" />
      <field name="ERR_INT_EN" from="4" to="4" access="RW" resetVal="" desc="Endpoint Error in Transaction Interrupt" hidden="false" />
      <field name="DMA_TERMIN_EN" from="5" to="5" access="RW" resetVal="" desc="Endpoint DMA Terminated Enable" hidden="false" />
    </register>
    <register name="ARB_RW8_WA" address="0x400060F4" bitWidth="8" desc="Arbiter Endpoint 1 Write Address LSB Register" hidden="true">
      <field name="WA8" from="7" to="0" access="RW" resetVal="" desc="Write Address for EP." hidden="false" />
    </register>
    <register name="ARB_RW8_WA_MSB" address="0x400060F5" bitWidth="8" desc="Arbiter Endpoint 1 Write Address MSB Register" hidden="true">
      <field name="WA9" from="0" to="0" access="RW" resetVal="" desc="Write Address for EP MSB." hidden="false" />
    </register>
    <register name="ARB_RW8_RA" address="0x400060F6" bitWidth="8" desc="Arbiter Endpoint 1 Read Address LSB Register" hidden="true">
      <field name="RA8" from="7" to="0" access="RW" resetVal="" desc="Read Address for EP MSB." hidden="false" />
    </register>
    <register name="ARB_RW8_RA_MSB" address="0x400060F7" bitWidth="8" desc="Arbiter Endpoint 1 Read Address MSB Register" hidden="true">
      <field name="RA9" from="0" to="0" access="RW" resetVal="" desc="Read Address for EP MSB." hidden="false" />
    </register>
  </block>
</blockRegMap>