// Seed: 1519258353
module module_0 (
    input wand id_0,
    output supply0 id_1
);
  logic id_3 = -1;
  logic id_4 = id_0;
endmodule
module module_1 #(
    parameter id_1  = 32'd76,
    parameter id_14 = 32'd41,
    parameter id_3  = 32'd27,
    parameter id_5  = 32'd78,
    parameter id_9  = 32'd22
) (
    output supply0 id_0,
    input wor _id_1,
    output wire id_2,
    input supply0 _id_3,
    input tri0 id_4[-  id_5 : 1],
    input tri _id_5,
    input supply1 id_6
);
  wire id_8, _id_9;
  for (id_10 = id_8; id_6 ? -1 : id_1; id_10 = id_1 && id_1 * id_4)
  wire [1 'b0 ==  -1  &  id_5 : id_1] id_11, id_12[-1  ?  id_9 : id_3 : id_3];
  logic id_13;
  integer _id_14 = id_5 + -1, id_15;
  logic id_16;
  module_0 modCall_1 (
      id_6,
      id_2
  );
  wire [id_3 : id_14] id_17;
endmodule
