// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_rx_process_exh_512_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_shift2exhFifo_dout,
        rx_shift2exhFifo_num_data_valid,
        rx_shift2exhFifo_fifo_cap,
        rx_shift2exhFifo_empty_n,
        rx_shift2exhFifo_read,
        rx_ibh2exh_MetaFifo_dout,
        rx_ibh2exh_MetaFifo_num_data_valid,
        rx_ibh2exh_MetaFifo_fifo_cap,
        rx_ibh2exh_MetaFifo_empty_n,
        rx_ibh2exh_MetaFifo_read,
        rx_exhMetaFifo_din,
        rx_exhMetaFifo_num_data_valid,
        rx_exhMetaFifo_fifo_cap,
        rx_exhMetaFifo_full_n,
        rx_exhMetaFifo_write,
        rx_exh2drop_MetaFifo_din,
        rx_exh2drop_MetaFifo_num_data_valid,
        rx_exh2drop_MetaFifo_fifo_cap,
        rx_exh2drop_MetaFifo_full_n,
        rx_exh2drop_MetaFifo_write,
        rx_exh2dropFifo_din,
        rx_exh2dropFifo_num_data_valid,
        rx_exh2dropFifo_fifo_cap,
        rx_exh2dropFifo_full_n,
        rx_exh2dropFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] rx_shift2exhFifo_dout;
input  [1:0] rx_shift2exhFifo_num_data_valid;
input  [1:0] rx_shift2exhFifo_fifo_cap;
input   rx_shift2exhFifo_empty_n;
output   rx_shift2exhFifo_read;
input  [4:0] rx_ibh2exh_MetaFifo_dout;
input  [1:0] rx_ibh2exh_MetaFifo_num_data_valid;
input  [1:0] rx_ibh2exh_MetaFifo_fifo_cap;
input   rx_ibh2exh_MetaFifo_empty_n;
output   rx_ibh2exh_MetaFifo_read;
output  [24:0] rx_exhMetaFifo_din;
input  [1:0] rx_exhMetaFifo_num_data_valid;
input  [1:0] rx_exhMetaFifo_fifo_cap;
input   rx_exhMetaFifo_full_n;
output   rx_exhMetaFifo_write;
output  [144:0] rx_exh2drop_MetaFifo_din;
input  [3:0] rx_exh2drop_MetaFifo_num_data_valid;
input  [3:0] rx_exh2drop_MetaFifo_fifo_cap;
input   rx_exh2drop_MetaFifo_full_n;
output   rx_exh2drop_MetaFifo_write;
output  [1023:0] rx_exh2dropFifo_din;
input  [5:0] rx_exh2dropFifo_num_data_valid;
input  [5:0] rx_exh2dropFifo_fifo_cap;
input   rx_exh2dropFifo_full_n;
output   rx_exh2dropFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_shift2exhFifo_read;
reg rx_ibh2exh_MetaFifo_read;
reg[24:0] rx_exhMetaFifo_din;
reg rx_exhMetaFifo_write;
reg[144:0] rx_exh2drop_MetaFifo_din;
reg rx_exh2drop_MetaFifo_write;
reg rx_exh2dropFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] grp_nbreadreq_fu_142_p3;
reg    ap_predicate_op30_read_state1;
reg    ap_predicate_op63_read_state1;
reg    ap_predicate_op93_read_state1;
wire   [0:0] tmp_i_nbreadreq_fu_156_p3;
reg    ap_predicate_op104_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [1:0] state_1_load_reg_734;
reg   [0:0] tmp_18_i_reg_742;
reg   [0:0] metaWritten_1_load_reg_738;
reg   [0:0] icmp_ln1019_reg_762;
reg    ap_predicate_op126_write_state2;
reg    ap_predicate_op138_write_state2;
reg    ap_predicate_op141_write_state2;
reg   [0:0] icmp_ln73_reg_766;
reg    ap_predicate_op143_write_state2;
reg   [0:0] tmp_i_176_reg_770;
reg   [0:0] icmp_ln1023_reg_790;
reg    ap_predicate_op146_write_state2;
reg    ap_predicate_op152_write_state2;
reg    ap_predicate_op155_write_state2;
reg   [0:0] tmp_17_i_reg_794;
reg    ap_predicate_op157_write_state2;
reg    ap_predicate_op158_write_state2;
reg    ap_predicate_op159_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [1:0] state_1;
reg   [4:0] opCode_V;
reg   [0:0] metaWritten_1;
reg   [0:0] ackHeader_ready;
reg   [15:0] ackHeader_idx;
reg   [31:0] ackHeader_header_V;
reg   [0:0] rdmaHeader_ready;
reg   [15:0] rdmaHeader_idx;
reg   [127:0] rdmaHeader_header_V;
reg    rx_ibh2exh_MetaFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_shift2exhFifo_blk_n;
reg    rx_exh2dropFifo_blk_n;
reg    rx_exhMetaFifo_blk_n;
reg    rx_exh2drop_MetaFifo_blk_n;
reg   [1023:0] reg_327;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] metaWritten_1_load_load_fu_340_p1;
wire   [127:0] tmp_13_fu_356_p1;
wire   [0:0] rdmaHeader_ready_load_load_fu_344_p1;
wire   [0:0] icmp_ln1019_fu_373_p2;
wire   [0:0] icmp_ln73_fu_391_p2;
wire   [31:0] tmp_12_fu_427_p1;
wire   [0:0] ackHeader_ready_load_load_fu_415_p1;
wire   [0:0] icmp_ln1023_fu_444_p2;
reg   [0:0] ap_phi_mux_rdmaHeader_ready_flag_0_i_phi_fu_196_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_0_i_reg_193;
reg   [15:0] ap_phi_mux_rdmaHeader_idx_new_0_i_phi_fu_207_p4;
wire   [15:0] add_ln67_1_fu_360_p2;
wire   [15:0] ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_0_i_reg_204;
reg   [0:0] ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_217_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_1_i_reg_214;
wire   [0:0] grp_fu_319_p3;
reg   [0:0] ap_phi_mux_rdmaHeader_ready_new_1_i_phi_fu_228_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_rdmaHeader_ready_new_1_i_reg_225;
reg   [15:0] ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_239_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_1_i_reg_236;
reg   [0:0] ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_250_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_ackHeader_ready_flag_0_i_reg_247;
reg   [15:0] ap_phi_mux_ackHeader_idx_new_0_i_phi_fu_261_p4;
wire   [15:0] add_ln67_fu_431_p2;
wire   [15:0] ap_phi_reg_pp0_iter0_ackHeader_idx_new_0_i_reg_258;
reg   [0:0] ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_271_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_ackHeader_ready_flag_1_i_reg_268;
reg   [0:0] ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_282_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_ackHeader_ready_new_1_i_reg_279;
reg   [15:0] ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_293_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_ackHeader_idx_new_1_i_reg_290;
wire   [127:0] ap_phi_reg_pp0_iter0_p_Val2_9_reg_301;
reg   [127:0] ap_phi_reg_pp0_iter1_p_Val2_9_reg_301;
wire   [31:0] ap_phi_reg_pp0_iter0_p_Val2_10_reg_310;
reg   [31:0] ap_phi_reg_pp0_iter1_p_Val2_10_reg_310;
wire   [1:0] select_ln80_1_fu_584_p3;
reg    ap_block_pp0_stage0_01001;
wire   [24:0] zext_ln240_fu_678_p1;
wire   [24:0] zext_ln211_fu_716_p1;
wire   [144:0] p_s_fu_683_p3;
wire   [144:0] zext_ln212_fu_729_p1;
wire   [4:0] add_ln73_fu_385_p2;
wire   [0:0] icmp_ln80_fu_498_p2;
wire   [0:0] icmp_ln80_1_fu_504_p2;
wire   [0:0] icmp_ln80_2_fu_510_p2;
wire   [0:0] icmp_ln80_3_fu_516_p2;
wire   [0:0] or_ln80_1_fu_528_p2;
wire   [0:0] or_ln80_fu_522_p2;
wire   [0:0] icmp_ln80_5_fu_546_p2;
wire   [0:0] icmp_ln80_6_fu_552_p2;
wire   [0:0] or_ln80_3_fu_558_p2;
wire   [0:0] icmp_ln80_4_fu_540_p2;
wire   [0:0] or_ln80_4_fu_564_p2;
wire   [0:0] or_ln80_2_fu_534_p2;
wire   [0:0] or_ln80_5_fu_578_p2;
wire   [1:0] select_ln80_fu_570_p3;
wire   [7:0] tmp_22_i_fu_628_p4;
wire   [7:0] tmp_21_i_fu_618_p4;
wire   [7:0] tmp_20_i_fu_608_p4;
wire   [7:0] tmp_19_i_fu_598_p4;
wire   [31:0] p_Result_s_fu_638_p5;
wire   [32:0] zext_ln1495_fu_650_p1;
wire   [32:0] ret_V_fu_654_p2;
wire   [20:0] tmp_fu_660_p4;
wire   [21:0] shl_ln1_fu_670_p3;
wire   [1:0] tmp_23_i_fu_692_p4;
wire   [0:0] icmp_ln1019_3_fu_702_p2;
wire   [1:0] zext_ln211_cast_fu_708_p3;
wire   [48:0] shl_ln2_fu_721_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_327;
reg    ap_condition_298;
reg    ap_condition_267;
reg    ap_condition_305;
reg    ap_condition_283;
reg    ap_condition_393;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 state_1 = 2'd0;
#0 opCode_V = 5'd0;
#0 metaWritten_1 = 1'd0;
#0 ackHeader_ready = 1'd0;
#0 ackHeader_idx = 16'd0;
#0 ackHeader_header_V = 32'd0;
#0 rdmaHeader_ready = 1'd0;
#0 rdmaHeader_idx = 16'd0;
#0 rdmaHeader_header_V = 128'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_267)) begin
        if ((1'b1 == ap_condition_298)) begin
            ap_phi_reg_pp0_iter1_p_Val2_10_reg_310 <= tmp_12_fu_427_p1;
        end else if ((1'b1 == ap_condition_327)) begin
            ap_phi_reg_pp0_iter1_p_Val2_10_reg_310 <= ackHeader_header_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_Val2_10_reg_310 <= ap_phi_reg_pp0_iter0_p_Val2_10_reg_310;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_267)) begin
        if ((1'b1 == ap_condition_283)) begin
            ap_phi_reg_pp0_iter1_p_Val2_9_reg_301 <= tmp_13_fu_356_p1;
        end else if ((1'b1 == ap_condition_305)) begin
            ap_phi_reg_pp0_iter1_p_Val2_9_reg_301 <= rdmaHeader_header_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_Val2_9_reg_301 <= ap_phi_reg_pp0_iter0_p_Val2_9_reg_301;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_156_p3 == 1'd1) & (state_1 == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        metaWritten_1 <= 1'd0;
    end else if ((((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd3) & (metaWritten_1_load_load_fu_340_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd1) & (metaWritten_1_load_load_fu_340_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd2) & (metaWritten_1_load_load_fu_340_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        metaWritten_1 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_156_p3 == 1'd1) & (state_1 == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_1 <= select_ln80_1_fu_584_p3;
    end else if ((((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd3) & (grp_fu_319_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd1) & (grp_fu_319_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd2) & (grp_fu_319_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        state_1 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == ackHeader_ready_load_load_fu_415_p1) & (grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ackHeader_header_V <= tmp_12_fu_427_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd1) & (ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_271_p4 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ackHeader_idx <= ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_293_p4;
        ackHeader_ready <= ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_282_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd2) & (metaWritten_1_load_load_fu_340_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1019_reg_762 <= icmp_ln1019_fu_373_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1023_reg_790 <= icmp_ln1023_fu_444_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln73_reg_766 <= icmp_ln73_fu_391_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        metaWritten_1_load_reg_738 <= metaWritten_1;
        state_1_load_reg_734 <= state_1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_156_p3 == 1'd1) & (state_1 == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        opCode_V <= rx_ibh2exh_MetaFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd2) & (rdmaHeader_ready_load_load_fu_344_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rdmaHeader_header_V <= tmp_13_fu_356_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd2) & (ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_217_p4 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rdmaHeader_idx <= ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_239_p4;
        rdmaHeader_ready <= ap_phi_mux_rdmaHeader_ready_new_1_i_phi_fu_228_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_op93_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op63_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op30_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_327 <= rx_shift2exhFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((state_1 == 2'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_17_i_reg_794 <= grp_nbreadreq_fu_142_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state_1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_18_i_reg_742 <= grp_nbreadreq_fu_142_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state_1 == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_176_reg_770 <= grp_nbreadreq_fu_142_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == ackHeader_ready_load_load_fu_415_p1) & (grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd1))) begin
        ap_phi_mux_ackHeader_idx_new_0_i_phi_fu_261_p4 = add_ln67_fu_431_p2;
    end else begin
        ap_phi_mux_ackHeader_idx_new_0_i_phi_fu_261_p4 = ap_phi_reg_pp0_iter0_ackHeader_idx_new_0_i_reg_258;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd1))) begin
        if ((grp_fu_319_p3 == 1'd0)) begin
            ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_293_p4 = ap_phi_mux_ackHeader_idx_new_0_i_phi_fu_261_p4;
        end else if ((grp_fu_319_p3 == 1'd1)) begin
            ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_293_p4 = 16'd0;
        end else begin
            ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_293_p4 = ap_phi_reg_pp0_iter0_ackHeader_idx_new_1_i_reg_290;
        end
    end else begin
        ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_293_p4 = ap_phi_reg_pp0_iter0_ackHeader_idx_new_1_i_reg_290;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd1))) begin
        if ((1'd0 == ackHeader_ready_load_load_fu_415_p1)) begin
            ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_250_p4 = 1'd1;
        end else if ((1'd1 == ackHeader_ready_load_load_fu_415_p1)) begin
            ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_250_p4 = 1'd0;
        end else begin
            ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_250_p4 = ap_phi_reg_pp0_iter0_ackHeader_ready_flag_0_i_reg_247;
        end
    end else begin
        ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_250_p4 = ap_phi_reg_pp0_iter0_ackHeader_ready_flag_0_i_reg_247;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd1))) begin
        if ((grp_fu_319_p3 == 1'd0)) begin
            ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_271_p4 = ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_250_p4;
        end else if ((grp_fu_319_p3 == 1'd1)) begin
            ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_271_p4 = 1'd1;
        end else begin
            ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_271_p4 = ap_phi_reg_pp0_iter0_ackHeader_ready_flag_1_i_reg_268;
        end
    end else begin
        ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_271_p4 = ap_phi_reg_pp0_iter0_ackHeader_ready_flag_1_i_reg_268;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd1))) begin
        if ((grp_fu_319_p3 == 1'd0)) begin
            ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_282_p4 = 1'd1;
        end else if ((grp_fu_319_p3 == 1'd1)) begin
            ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_282_p4 = 1'd0;
        end else begin
            ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_282_p4 = ap_phi_reg_pp0_iter0_ackHeader_ready_new_1_i_reg_279;
        end
    end else begin
        ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_282_p4 = ap_phi_reg_pp0_iter0_ackHeader_ready_new_1_i_reg_279;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd2) & (rdmaHeader_ready_load_load_fu_344_p1 == 1'd0))) begin
        ap_phi_mux_rdmaHeader_idx_new_0_i_phi_fu_207_p4 = add_ln67_1_fu_360_p2;
    end else begin
        ap_phi_mux_rdmaHeader_idx_new_0_i_phi_fu_207_p4 = ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_0_i_reg_204;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd2))) begin
        if ((grp_fu_319_p3 == 1'd0)) begin
            ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_239_p4 = ap_phi_mux_rdmaHeader_idx_new_0_i_phi_fu_207_p4;
        end else if ((grp_fu_319_p3 == 1'd1)) begin
            ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_239_p4 = 16'd0;
        end else begin
            ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_239_p4 = ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_1_i_reg_236;
        end
    end else begin
        ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_239_p4 = ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_1_i_reg_236;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd2))) begin
        if ((rdmaHeader_ready_load_load_fu_344_p1 == 1'd0)) begin
            ap_phi_mux_rdmaHeader_ready_flag_0_i_phi_fu_196_p4 = 1'd1;
        end else if ((rdmaHeader_ready_load_load_fu_344_p1 == 1'd1)) begin
            ap_phi_mux_rdmaHeader_ready_flag_0_i_phi_fu_196_p4 = 1'd0;
        end else begin
            ap_phi_mux_rdmaHeader_ready_flag_0_i_phi_fu_196_p4 = ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_0_i_reg_193;
        end
    end else begin
        ap_phi_mux_rdmaHeader_ready_flag_0_i_phi_fu_196_p4 = ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_0_i_reg_193;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd2))) begin
        if ((grp_fu_319_p3 == 1'd0)) begin
            ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_217_p4 = ap_phi_mux_rdmaHeader_ready_flag_0_i_phi_fu_196_p4;
        end else if ((grp_fu_319_p3 == 1'd1)) begin
            ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_217_p4 = 1'd1;
        end else begin
            ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_217_p4 = ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_1_i_reg_214;
        end
    end else begin
        ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_217_p4 = ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_1_i_reg_214;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd2))) begin
        if ((grp_fu_319_p3 == 1'd0)) begin
            ap_phi_mux_rdmaHeader_ready_new_1_i_phi_fu_228_p4 = 1'd1;
        end else if ((grp_fu_319_p3 == 1'd1)) begin
            ap_phi_mux_rdmaHeader_ready_new_1_i_phi_fu_228_p4 = 1'd0;
        end else begin
            ap_phi_mux_rdmaHeader_ready_new_1_i_phi_fu_228_p4 = ap_phi_reg_pp0_iter0_rdmaHeader_ready_new_1_i_reg_225;
        end
    end else begin
        ap_phi_mux_rdmaHeader_ready_new_1_i_phi_fu_228_p4 = ap_phi_reg_pp0_iter0_rdmaHeader_ready_new_1_i_reg_225;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op157_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op146_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op143_write_state2 == 1'b1)))) begin
        rx_exh2dropFifo_blk_n = rx_exh2dropFifo_full_n;
    end else begin
        rx_exh2dropFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op157_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op146_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op143_write_state2 == 1'b1)))) begin
        rx_exh2dropFifo_write = 1'b1;
    end else begin
        rx_exh2dropFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op159_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op155_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op141_write_state2 == 1'b1)))) begin
        rx_exh2drop_MetaFifo_blk_n = rx_exh2drop_MetaFifo_full_n;
    end else begin
        rx_exh2drop_MetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_393)) begin
        if ((ap_predicate_op159_write_state2 == 1'b1)) begin
            rx_exh2drop_MetaFifo_din = 145'd0;
        end else if ((ap_predicate_op155_write_state2 == 1'b1)) begin
            rx_exh2drop_MetaFifo_din = zext_ln212_fu_729_p1;
        end else if ((ap_predicate_op141_write_state2 == 1'b1)) begin
            rx_exh2drop_MetaFifo_din = p_s_fu_683_p3;
        end else begin
            rx_exh2drop_MetaFifo_din = 'bx;
        end
    end else begin
        rx_exh2drop_MetaFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op159_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op155_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op141_write_state2 == 1'b1)))) begin
        rx_exh2drop_MetaFifo_write = 1'b1;
    end else begin
        rx_exh2drop_MetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op158_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op152_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op138_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op126_write_state2 == 1'b1)))) begin
        rx_exhMetaFifo_blk_n = rx_exhMetaFifo_full_n;
    end else begin
        rx_exhMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op152_write_state2 == 1'b1))) begin
        rx_exhMetaFifo_din = zext_ln211_fu_716_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op138_write_state2 == 1'b1))) begin
        rx_exhMetaFifo_din = zext_ln240_fu_678_p1;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op158_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op126_write_state2 == 1'b1)))) begin
        rx_exhMetaFifo_din = 25'd2;
    end else begin
        rx_exhMetaFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op158_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op152_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op138_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op126_write_state2 == 1'b1)))) begin
        rx_exhMetaFifo_write = 1'b1;
    end else begin
        rx_exhMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op104_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_ibh2exh_MetaFifo_blk_n = rx_ibh2exh_MetaFifo_empty_n;
    end else begin
        rx_ibh2exh_MetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op104_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_ibh2exh_MetaFifo_read = 1'b1;
    end else begin
        rx_ibh2exh_MetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_done_reg == 1'b0) & (ap_predicate_op93_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op63_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op30_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        rx_shift2exhFifo_blk_n = rx_shift2exhFifo_empty_n;
    end else begin
        rx_shift2exhFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op93_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op63_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op30_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rx_shift2exhFifo_read = 1'b1;
    end else begin
        rx_shift2exhFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ackHeader_ready_load_load_fu_415_p1 = ackHeader_ready;

assign add_ln67_1_fu_360_p2 = (rdmaHeader_idx + 16'd1);

assign add_ln67_fu_431_p2 = (ackHeader_idx + 16'd1);

assign add_ln73_fu_385_p2 = ($signed(opCode_V) + $signed(5'd26));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op104_read_state1 == 1'b1) & (rx_ibh2exh_MetaFifo_empty_n == 1'b0)) | ((ap_predicate_op93_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op63_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op158_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op152_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op138_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op126_write_state2 == 1'b1)) | ((ap_predicate_op159_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op157_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op155_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op146_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op143_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op141_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op104_read_state1 == 1'b1) & (rx_ibh2exh_MetaFifo_empty_n == 1'b0)) | ((ap_predicate_op93_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op63_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op158_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op152_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op138_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op126_write_state2 == 1'b1)) | ((ap_predicate_op159_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op157_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op155_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op146_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op143_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op141_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op104_read_state1 == 1'b1) & (rx_ibh2exh_MetaFifo_empty_n == 1'b0)) | ((ap_predicate_op93_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op63_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op158_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op152_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op138_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op126_write_state2 == 1'b1)) | ((ap_predicate_op159_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op157_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op155_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op146_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op143_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op141_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op104_read_state1 == 1'b1) & (rx_ibh2exh_MetaFifo_empty_n == 1'b0)) | ((ap_predicate_op93_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op63_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op158_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op152_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op138_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op126_write_state2 == 1'b1)) | ((ap_predicate_op159_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op157_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op155_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op146_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op143_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op141_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_267 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_283 = ((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd2) & (rdmaHeader_ready_load_load_fu_344_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_298 = ((1'd0 == ackHeader_ready_load_load_fu_415_p1) & (grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd1));
end

always @ (*) begin
    ap_condition_305 = ((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd2) & (rdmaHeader_ready_load_load_fu_344_p1 == 1'd1));
end

always @ (*) begin
    ap_condition_327 = ((1'd1 == ackHeader_ready_load_load_fu_415_p1) & (grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd1));
end

always @ (*) begin
    ap_condition_393 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_ackHeader_idx_new_0_i_reg_258 = 'bx;

assign ap_phi_reg_pp0_iter0_ackHeader_idx_new_1_i_reg_290 = 'bx;

assign ap_phi_reg_pp0_iter0_ackHeader_ready_flag_0_i_reg_247 = 'bx;

assign ap_phi_reg_pp0_iter0_ackHeader_ready_flag_1_i_reg_268 = 'bx;

assign ap_phi_reg_pp0_iter0_ackHeader_ready_new_1_i_reg_279 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_10_reg_310 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_9_reg_301 = 'bx;

assign ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_0_i_reg_204 = 'bx;

assign ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_1_i_reg_236 = 'bx;

assign ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_0_i_reg_193 = 'bx;

assign ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_1_i_reg_214 = 'bx;

assign ap_phi_reg_pp0_iter0_rdmaHeader_ready_new_1_i_reg_225 = 'bx;

always @ (*) begin
    ap_predicate_op104_read_state1 = ((tmp_i_nbreadreq_fu_156_p3 == 1'd1) & (state_1 == 2'd0));
end

always @ (*) begin
    ap_predicate_op126_write_state2 = ((icmp_ln1019_reg_762 == 1'd0) & (metaWritten_1_load_reg_738 == 1'd0) & (tmp_18_i_reg_742 == 1'd1) & (state_1_load_reg_734 == 2'd2));
end

always @ (*) begin
    ap_predicate_op138_write_state2 = ((icmp_ln1019_reg_762 == 1'd1) & (metaWritten_1_load_reg_738 == 1'd0) & (tmp_18_i_reg_742 == 1'd1) & (state_1_load_reg_734 == 2'd2));
end

always @ (*) begin
    ap_predicate_op141_write_state2 = ((metaWritten_1_load_reg_738 == 1'd0) & (tmp_18_i_reg_742 == 1'd1) & (state_1_load_reg_734 == 2'd2));
end

always @ (*) begin
    ap_predicate_op143_write_state2 = ((tmp_18_i_reg_742 == 1'd1) & (state_1_load_reg_734 == 2'd2) & (icmp_ln73_reg_766 == 1'd1));
end

always @ (*) begin
    ap_predicate_op146_write_state2 = ((state_1_load_reg_734 == 2'd1) & (icmp_ln1023_reg_790 == 1'd0) & (tmp_i_176_reg_770 == 1'd1));
end

always @ (*) begin
    ap_predicate_op152_write_state2 = ((metaWritten_1_load_reg_738 == 1'd0) & (state_1_load_reg_734 == 2'd1) & (tmp_i_176_reg_770 == 1'd1));
end

always @ (*) begin
    ap_predicate_op155_write_state2 = ((metaWritten_1_load_reg_738 == 1'd0) & (state_1_load_reg_734 == 2'd1) & (tmp_i_176_reg_770 == 1'd1));
end

always @ (*) begin
    ap_predicate_op157_write_state2 = ((state_1_load_reg_734 == 2'd3) & (tmp_17_i_reg_794 == 1'd1));
end

always @ (*) begin
    ap_predicate_op158_write_state2 = ((metaWritten_1_load_reg_738 == 1'd0) & (state_1_load_reg_734 == 2'd3) & (tmp_17_i_reg_794 == 1'd1));
end

always @ (*) begin
    ap_predicate_op159_write_state2 = ((metaWritten_1_load_reg_738 == 1'd0) & (state_1_load_reg_734 == 2'd3) & (tmp_17_i_reg_794 == 1'd1));
end

always @ (*) begin
    ap_predicate_op30_read_state1 = ((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd2));
end

always @ (*) begin
    ap_predicate_op63_read_state1 = ((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd1));
end

always @ (*) begin
    ap_predicate_op93_read_state1 = ((grp_nbreadreq_fu_142_p3 == 1'd1) & (state_1 == 2'd3));
end

assign grp_fu_319_p3 = rx_shift2exhFifo_dout[1024'd576];

assign grp_nbreadreq_fu_142_p3 = rx_shift2exhFifo_empty_n;

assign icmp_ln1019_3_fu_702_p2 = ((tmp_23_i_fu_692_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_373_p2 = ((opCode_V == 5'd12) ? 1'b1 : 1'b0);

assign icmp_ln1023_fu_444_p2 = ((opCode_V == 5'd17) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_391_p2 = ((add_ln73_fu_385_p2 < 5'd6) ? 1'b1 : 1'b0);

assign icmp_ln80_1_fu_504_p2 = ((rx_ibh2exh_MetaFifo_dout == 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln80_2_fu_510_p2 = ((rx_ibh2exh_MetaFifo_dout == 5'd13) ? 1'b1 : 1'b0);

assign icmp_ln80_3_fu_516_p2 = ((rx_ibh2exh_MetaFifo_dout == 5'd17) ? 1'b1 : 1'b0);

assign icmp_ln80_4_fu_540_p2 = ((rx_ibh2exh_MetaFifo_dout == 5'd10) ? 1'b1 : 1'b0);

assign icmp_ln80_5_fu_546_p2 = ((rx_ibh2exh_MetaFifo_dout == 5'd6) ? 1'b1 : 1'b0);

assign icmp_ln80_6_fu_552_p2 = ((rx_ibh2exh_MetaFifo_dout == 5'd12) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_498_p2 = ((rx_ibh2exh_MetaFifo_dout == 5'd16) ? 1'b1 : 1'b0);

assign metaWritten_1_load_load_fu_340_p1 = metaWritten_1;

assign or_ln80_1_fu_528_p2 = (icmp_ln80_3_fu_516_p2 | icmp_ln80_2_fu_510_p2);

assign or_ln80_2_fu_534_p2 = (or_ln80_fu_522_p2 | or_ln80_1_fu_528_p2);

assign or_ln80_3_fu_558_p2 = (icmp_ln80_6_fu_552_p2 | icmp_ln80_5_fu_546_p2);

assign or_ln80_4_fu_564_p2 = (or_ln80_3_fu_558_p2 | icmp_ln80_4_fu_540_p2);

assign or_ln80_5_fu_578_p2 = (or_ln80_4_fu_564_p2 | or_ln80_2_fu_534_p2);

assign or_ln80_fu_522_p2 = (icmp_ln80_fu_498_p2 | icmp_ln80_1_fu_504_p2);

assign p_Result_s_fu_638_p5 = {{{{tmp_22_i_fu_628_p4}, {tmp_21_i_fu_618_p4}}, {tmp_20_i_fu_608_p4}}, {tmp_19_i_fu_598_p4}};

assign p_s_fu_683_p3 = {{ap_phi_reg_pp0_iter1_p_Val2_9_reg_301}, {17'd0}};

assign rdmaHeader_ready_load_load_fu_344_p1 = rdmaHeader_ready;

assign ret_V_fu_654_p2 = (zext_ln1495_fu_650_p1 + 33'd4095);

assign rx_exh2dropFifo_din = reg_327;

assign select_ln80_1_fu_584_p3 = ((or_ln80_5_fu_578_p2[0:0] == 1'b1) ? select_ln80_fu_570_p3 : 2'd3);

assign select_ln80_fu_570_p3 = ((or_ln80_4_fu_564_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign shl_ln1_fu_670_p3 = {{tmp_fu_660_p4}, {1'd0}};

assign shl_ln2_fu_721_p3 = {{ap_phi_reg_pp0_iter1_p_Val2_10_reg_310}, {17'd0}};

assign tmp_12_fu_427_p1 = rx_shift2exhFifo_dout[31:0];

assign tmp_13_fu_356_p1 = rx_shift2exhFifo_dout[127:0];

assign tmp_19_i_fu_598_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_9_reg_301[127:120]}};

assign tmp_20_i_fu_608_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_9_reg_301[119:112]}};

assign tmp_21_i_fu_618_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_9_reg_301[111:104]}};

assign tmp_22_i_fu_628_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_9_reg_301[103:96]}};

assign tmp_23_i_fu_692_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_10_reg_310[6:5]}};

assign tmp_fu_660_p4 = {{ret_V_fu_654_p2[32:12]}};

assign tmp_i_nbreadreq_fu_156_p3 = rx_ibh2exh_MetaFifo_empty_n;

assign zext_ln1495_fu_650_p1 = p_Result_s_fu_638_p5;

assign zext_ln211_cast_fu_708_p3 = {{1'd1}, {icmp_ln1019_3_fu_702_p2}};

assign zext_ln211_fu_716_p1 = zext_ln211_cast_fu_708_p3;

assign zext_ln212_fu_729_p1 = shl_ln2_fu_721_p3;

assign zext_ln240_fu_678_p1 = shl_ln1_fu_670_p3;

endmodule //rocev2_top_rx_process_exh_512_0_s
