<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>14.6</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twDesign>C:\.Xilinx\140310\Atlys_AC97_EDK_demo_IRQ_2audio_V6\project\implementation\system.ncd</twDesign><twDesignPath>C:\.Xilinx\140310\Atlys_AC97_EDK_demo_IRQ_2audio_V6\project\implementation\system.ncd</twDesignPath><twPCF>C:\.Xilinx\140310\Atlys_AC97_EDK_demo_IRQ_2audio_V6\project\implementation\system.pcf</twPCF><twPcfPath>C:\.Xilinx\140310\Atlys_AC97_EDK_demo_IRQ_2audio_V6\project\implementation\system.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-06-08</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path&quot; TIG; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_sync_microblaze_0_intc_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.748</twTotDel><twSrc BELType="FF">axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType="FF">microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twDest><twDel>4.576</twDel><twSUTime>0.267</twSUTime><twTotPathDel>4.843</twTotPathDel><twClkSkew dest = "3.698" src = "5.304">1.606</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType='FF'>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>axi4lite_0_M_ARESETN&lt;3&gt;</twComp><twBEL>axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y60.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.388</twDelInfo><twComp>axi4lite_0_M_ARESETN&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y60.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/iar_1</twComp><twBEL>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Rst_n_iar[1]_OR_46_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y48.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.484</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Rst_n_iar[1]_OR_46_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y48.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twComp><twBEL>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twBEL></twPathDel><twLogDel>0.971</twLogDel><twRouteDel>3.872</twRouteDel><twTotDel>4.843</twTotDel><twDestClk twEdge ="twRising">Digilent_AC97_Cntlr_IRQ</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.822</twTotDel><twSrc BELType="FF">microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/iar_1</twSrc><twDest BELType="FF">microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twDest><twDel>2.648</twDel><twSUTime>0.267</twSUTime><twTotPathDel>2.915</twTotPathDel><twClkSkew dest = "3.698" src = "5.306">1.608</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/iar_1</twSrc><twDest BELType='FF'>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/iar_1</twComp><twBEL>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/iar_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/iar_1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y60.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/iar_1</twComp><twBEL>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Rst_n_iar[1]_OR_46_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y48.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.484</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Rst_n_iar[1]_OR_46_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y48.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twComp><twBEL>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twBEL></twPathDel><twLogDel>0.971</twLogDel><twRouteDel>1.944</twRouteDel><twTotDel>2.915</twTotDel><twDestClk twEdge ="twRising">Digilent_AC97_Cntlr_IRQ</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.898</twTotDel><twSrc BELType="FF">Digilent_AC97_Cntlr/Digilent_AC97_Cntlr/USER_LOGIC_I/IRQ</twSrc><twDest BELType="FF">microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twDest><twTotPathDel>3.898</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Digilent_AC97_Cntlr/Digilent_AC97_Cntlr/USER_LOGIC_I/IRQ</twSrc><twDest BELType='FF'>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X36Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Digilent_AC97_Cntlr_IRQ</twComp><twBEL>Digilent_AC97_Cntlr/Digilent_AC97_Cntlr/USER_LOGIC_I/IRQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y48.CLK</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.490</twDelInfo><twComp>Digilent_AC97_Cntlr_IRQ</twComp></twPathDel><twLogDel>0.408</twLogDel><twRouteDel>3.490</twRouteDel><twTotDel>3.898</twTotDel><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_sync_microblaze_0_intc_path&quot; TIG;
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMinDelay" ><twTotDel>1.753</twTotDel><twSrc BELType="FF">microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/iar_1</twSrc><twDest BELType="FF">microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twDest><twDel>1.547</twDel><twSUTime>-0.146</twSUTime><twTotPathDel>1.693</twTotPathDel><twClkSkew dest = "2.514" src = "2.873">0.359</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/iar_1</twSrc><twDest BELType='FF'>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/iar_1</twComp><twBEL>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/iar_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/iar_1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y60.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/iar_1</twComp><twBEL>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Rst_n_iar[1]_OR_46_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y48.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Rst_n_iar[1]_OR_46_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y48.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twComp><twBEL>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>1.146</twRouteDel><twTotDel>1.693</twTotDel><twDestClk twEdge ="twRising">Digilent_AC97_Cntlr_IRQ</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>2.929</twTotDel><twSrc BELType="FF">axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType="FF">microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twDest><twDel>2.725</twDel><twSUTime>-0.146</twSUTime><twTotPathDel>2.871</twTotPathDel><twClkSkew dest = "2.514" src = "2.871">0.357</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType='FF'>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>axi4lite_0_M_ARESETN&lt;3&gt;</twComp><twBEL>axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y60.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>axi4lite_0_M_ARESETN&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y60.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/iar_1</twComp><twBEL>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Rst_n_iar[1]_OR_46_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y48.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Rst_n_iar[1]_OR_46_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y48.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twComp><twBEL>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>2.324</twRouteDel><twTotDel>2.871</twTotDel><twDestClk twEdge ="twRising">Digilent_AC97_Cntlr_IRQ</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="18" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_intr_sync_p1_microblaze_0_intc_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.822</twTotDel><twSrc BELType="FF">microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twSrc><twDest BELType="FF">microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_p1_1</twDest><twDel>1.127</twDel><twSUTime>0.213</twSUTime><twTotPathDel>1.340</twTotPathDel><twClkSkew dest = "4.715" src = "3.898">-0.817</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twSrc><twDest BELType='FF'>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_p1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">Digilent_AC97_Cntlr_IRQ</twSrcClk><twPathDel><twSite>SLICE_X7Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twComp><twBEL>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/INTR_DETECT_GEN&lt;1&gt;.EDGE_DETECT_GEN.intr_p2_1</twComp><twBEL>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1_rt</twBEL><twBEL>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_p1_1</twBEL></twPathDel><twLogDel>0.604</twLogDel><twRouteDel>0.736</twRouteDel><twTotDel>1.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_intr_sync_p1_microblaze_0_intc_path&quot; TIG;
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.666</twTotDel><twSrc BELType="FF">microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twSrc><twDest BELType="FF">microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_p1_1</twDest><twDel>1.063</twDel><twSUTime>-0.179</twSUTime><twTotPathDel>1.242</twTotPathDel><twClkSkew dest = "5.307" src = "3.698">-1.609</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.299</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twSrc><twDest BELType='FF'>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_p1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">Digilent_AC97_Cntlr_IRQ</twSrcClk><twPathDel><twSite>SLICE_X7Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twComp><twBEL>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/INTR_DETECT_GEN&lt;1&gt;.EDGE_DETECT_GEN.intr_p2_1</twComp><twBEL>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1_rt</twBEL><twBEL>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_p1_1</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>0.695</twRouteDel><twTotDel>1.242</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="23" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_microblaze_0_Reset_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.012</twTotDel><twSrc BELType="FF">proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>3.677</twDel><twSUTime>0.227</twSUTime><twTotPathDel>3.904</twTotPathDel><twClkSkew dest = "0.567" src = "0.576">0.009</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X38Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en</twComp><twBEL>proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.230</twDelInfo><twComp>proc_sys_reset_0_MB_Reset</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/data_Exists_I</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>3.230</twRouteDel><twTotDel>3.904</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.011</twTotDel><twSrc BELType="FF">debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>3.749</twDel><twSUTime>0.227</twSUTime><twTotPathDel>3.976</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_0_debug_Dbg_Update</twSrcClk><twPathDel><twSite>SLICE_X47Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>microblaze_0_debug_Debug_Rst</twComp><twBEL>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y55.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.358</twDelInfo><twComp>microblaze_0_debug_Debug_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/data_Exists_I</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.618</twLogDel><twRouteDel>3.358</twRouteDel><twTotDel>3.976</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.808</twTotDel><twSrc BELType="FF">microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>2.425</twDel><twSUTime>0.227</twSUTime><twTotPathDel>2.652</twTotPathDel><twClkSkew dest = "0.475" src = "0.532">0.057</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X18Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>microblaze_0_dlmb_LMB_Rst</twComp><twBEL>microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.978</twDelInfo><twComp>microblaze_0_dlmb_LMB_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/data_Exists_I</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>1.978</twRouteDel><twTotDel>2.652</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_microblaze_0_Reset_path&quot; TIG;
</twPathRptBanner><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMinDelay" ><twTotDel>1.651</twTotDel><twSrc BELType="FF">microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>1.473</twDel><twSUTime>-0.155</twSUTime><twTotPathDel>1.628</twTotPathDel><twClkSkew dest = "0.211" src = "0.234">0.023</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X18Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>microblaze_0_dlmb_LMB_Rst</twComp><twBEL>microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>microblaze_0_dlmb_LMB_Rst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/data_Exists_I</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>1.239</twRouteDel><twTotDel>1.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="32"><twUnconstPath anchorID="33" twDataPathType="twDataPathMinDelay" ><twTotDel>2.346</twTotDel><twSrc BELType="FF">debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>2.226</twDel><twSUTime>-0.155</twSUTime><twTotPathDel>2.381</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_0_debug_Dbg_Update</twSrcClk><twPathDel><twSite>SLICE_X47Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>microblaze_0_debug_Debug_Rst</twComp><twBEL>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y55.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.028</twDelInfo><twComp>microblaze_0_debug_Debug_Rst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/data_Exists_I</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>2.028</twRouteDel><twTotDel>2.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="34"><twUnconstPath anchorID="35" twDataPathType="twDataPathMinDelay" ><twTotDel>2.351</twTotDel><twSrc BELType="FF">proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>2.228</twDel><twSUTime>-0.155</twSUTime><twTotPathDel>2.383</twTotPathDel><twClkSkew dest = "0.244" src = "0.212">-0.032</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X38Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en</twComp><twBEL>proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.994</twDelInfo><twComp>proc_sys_reset_0_MB_Reset</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/data_Exists_I</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>1.994</twRouteDel><twTotDel>2.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="36" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_microblaze_0_Interrupt_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="37"><twUnconstPath anchorID="38" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.875</twTotDel><twSrc BELType="FF">microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt</twDest><twDel>1.676</twDel><twSUTime>0.086</twSUTime><twTotPathDel>1.762</twTotPathDel><twClkSkew dest = "0.244" src = "0.258">0.014</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X7Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>microblaze_0_interrupt</twComp><twBEL>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y67.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>microblaze_0_interrupt</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y67.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>1.285</twRouteDel><twTotDel>1.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_microblaze_0_Interrupt_path&quot; TIG;
</twPathRptBanner><twPathRpt anchorID="39"><twUnconstPath anchorID="40" twDataPathType="twDataPathMinDelay" ><twTotDel>1.044</twTotDel><twSrc BELType="FF">microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt</twDest><twDel>1.007</twDel><twSUTime>-0.041</twSUTime><twTotPathDel>1.048</twTotPathDel><twClkSkew dest = "0.078" src = "0.074">-0.004</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X7Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>microblaze_0_interrupt</twComp><twBEL>microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y67.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>microblaze_0_interrupt</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.809</twRouteDel><twTotDel>1.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="41" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi4_0_reset_resync_path&quot; TIG;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.256</twTotDel><twSrc BELType="PAD">GCLK</twSrc><twDest BELType="FF">axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twTotPathDel>5.256</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>GCLK</twSrc><twDest BELType='FF'>axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>GCLK</twComp><twBEL>GCLK</twBEL><twBEL>GCLK_IBUF</twBEL><twBEL>ProtoComp665.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>GCLK_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y3.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y3.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>4848</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>clk_100_0000MHzPLL0</twComp></twPathDel><twLogDel>2.320</twLogDel><twRouteDel>2.936</twRouteDel><twTotDel>5.256</twTotDel><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="44"><twUnconstPath anchorID="45" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.256</twTotDel><twSrc BELType="PAD">GCLK</twSrc><twDest BELType="FF">axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twTotPathDel>5.256</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>GCLK</twSrc><twDest BELType='FF'>axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>GCLK</twComp><twBEL>GCLK</twBEL><twBEL>GCLK_IBUF</twBEL><twBEL>ProtoComp665.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>GCLK_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y3.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y3.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>4848</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>clk_100_0000MHzPLL0</twComp></twPathDel><twLogDel>2.320</twLogDel><twRouteDel>2.936</twRouteDel><twTotDel>5.256</twTotDel><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="46"><twUnconstPath anchorID="47" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.256</twTotDel><twSrc BELType="PAD">GCLK</twSrc><twDest BELType="FF">axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twTotPathDel>5.256</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>GCLK</twSrc><twDest BELType='FF'>axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>GCLK</twComp><twBEL>GCLK</twBEL><twBEL>GCLK_IBUF</twBEL><twBEL>ProtoComp665.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>GCLK_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y3.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y3.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>4848</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>clk_100_0000MHzPLL0</twComp></twPathDel><twLogDel>2.320</twLogDel><twRouteDel>2.936</twRouteDel><twTotDel>5.256</twTotDel><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_axi4_0_reset_resync_path&quot; TIG;
</twPathRptBanner><twPathRpt anchorID="48"><twUnconstPath anchorID="49" twDataPathType="twDataPathMinDelay" ><twTotDel>0.777</twTotDel><twSrc BELType="FF">axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.736</twDel><twSUTime>-0.041</twSUTime><twTotPathDel>0.777</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.502</twRouteDel><twTotDel>0.777</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="50"><twUnconstPath anchorID="51" twDataPathType="twDataPathMinDelay" ><twTotDel>0.802</twTotDel><twSrc BELType="FF">axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.761</twDel><twSUTime>-0.041</twSUTime><twTotPathDel>0.802</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.527</twRouteDel><twTotDel>0.802</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="52"><twUnconstPath anchorID="53" twDataPathType="twDataPathMinDelay" ><twTotDel>1.141</twTotDel><twSrc BELType="FF">proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0</twSrc><twDest BELType="FF">axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twDel>1.052</twDel><twSUTime>-0.085</twSUTime><twTotPathDel>1.137</twTotPathDel><twClkSkew dest = "0.065" src = "0.069">0.004</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X13Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/sig000027ca</twComp><twBEL>proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y104.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>proc_sys_reset_0_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp><twBEL>axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y104.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.698</twRouteDel><twTotDel>1.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="54" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.283</twTotDel><twSrc BELType="PAD">GCLK</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twTotPathDel>5.283</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>GCLK</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>GCLK</twComp><twBEL>GCLK</twBEL><twBEL>GCLK_IBUF</twBEL><twBEL>ProtoComp665.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>GCLK_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y3.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y3.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.CLK</twSite><twDelType>net</twDelType><twFanCnt>4848</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>clk_100_0000MHzPLL0</twComp></twPathDel><twLogDel>2.320</twLogDel><twRouteDel>2.963</twRouteDel><twTotDel>5.283</twTotDel><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.283</twTotDel><twSrc BELType="PAD">GCLK</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twTotPathDel>5.283</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>GCLK</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>GCLK</twComp><twBEL>GCLK</twBEL><twBEL>GCLK_IBUF</twBEL><twBEL>ProtoComp665.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>GCLK_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y3.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y3.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.CLK</twSite><twDelType>net</twDelType><twFanCnt>4848</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>clk_100_0000MHzPLL0</twComp></twPathDel><twLogDel>2.320</twLogDel><twRouteDel>2.963</twRouteDel><twTotDel>5.283</twTotDel><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.283</twTotDel><twSrc BELType="PAD">GCLK</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twTotPathDel>5.283</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>GCLK</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>GCLK</twComp><twBEL>GCLK</twBEL><twBEL>GCLK_IBUF</twBEL><twBEL>ProtoComp665.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>GCLK_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y3.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y3.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.CLK</twSite><twDelType>net</twDelType><twFanCnt>4848</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>clk_100_0000MHzPLL0</twComp></twPathDel><twLogDel>2.320</twLogDel><twRouteDel>2.963</twRouteDel><twTotDel>5.283</twTotDel><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;
</twPathRptBanner><twPathRpt anchorID="61"><twUnconstPath anchorID="62" twDataPathType="twDataPathMinDelay" ><twTotDel>0.687</twTotDel><twSrc BELType="FF">axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.628</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.687</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X11Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.430</twRouteDel><twTotDel>0.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="63"><twUnconstPath anchorID="64" twDataPathType="twDataPathMinDelay" ><twTotDel>0.700</twTotDel><twSrc BELType="FF">axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.641</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.700</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X11Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.443</twRouteDel><twTotDel>0.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="65"><twUnconstPath anchorID="66" twDataPathType="twDataPathMinDelay" ><twTotDel>1.891</twTotDel><twSrc BELType="FF">proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twDel>1.773</twDel><twSUTime>-0.146</twSUTime><twTotPathDel>1.919</twTotPathDel><twClkSkew dest = "0.219" src = "0.191">-0.028</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X13Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/sig000027ca</twComp><twBEL>proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y85.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>proc_sys_reset_0_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.addr_to_write&lt;21&gt;</twComp><twBEL>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y80.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>1.419</twRouteDel><twTotDel>1.919</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="67" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="68" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="69"><twUnconstPath anchorID="70" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.973</twTotDel><twSrc BELType="FF">proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twDest><twDel>1.631</twDel><twSUTime>0.227</twSUTime><twTotPathDel>1.858</twTotPathDel><twClkSkew dest = "0.245" src = "0.261">0.016</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X21Y78.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y78.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst</twComp><twBEL>proc_sys_reset_0_BUS_STRUCT_RESET_rt</twBEL><twBEL>MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twBEL></twPathDel><twLogDel>0.618</twLogDel><twRouteDel>1.240</twRouteDel><twTotDel>1.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path&quot; TIG;
</twPathRptBanner><twPathRpt anchorID="71"><twUnconstPath anchorID="72" twDataPathType="twDataPathMinDelay" ><twTotDel>1.145</twTotDel><twSrc BELType="FF">proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twDest><twDel>0.992</twDel><twSUTime>-0.155</twSUTime><twTotPathDel>1.147</twTotPathDel><twClkSkew dest = "0.079" src = "0.077">-0.002</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X21Y78.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y78.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y78.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst</twComp><twBEL>proc_sys_reset_0_BUS_STRUCT_RESET_rt</twBEL><twBEL>MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.794</twRouteDel><twTotDel>1.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="73" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_microblaze_0_dlmb_POR_FF_I_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="74"><twUnconstPath anchorID="75" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.018</twTotDel><twSrc BELType="FF">proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twDel>2.496</twDel><twSUTime>0.390</twSUTime><twTotPathDel>2.886</twTotPathDel><twClkSkew dest = "0.599" src = "0.632">0.033</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X21Y78.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.105</twDelInfo><twComp>proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>microblaze_0_dlmb_LMB_Rst</twComp><twBEL>microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.781</twLogDel><twRouteDel>2.105</twRouteDel><twTotDel>2.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_microblaze_0_dlmb_POR_FF_I_path&quot; TIG;
</twPathRptBanner><twPathRpt anchorID="76"><twUnconstPath anchorID="77" twDataPathType="twDataPathMinDelay" ><twTotDel>1.538</twTotDel><twSrc BELType="FF">proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twDel>1.521</twDel><twSUTime>-0.025</twSUTime><twTotPathDel>1.546</twTotPathDel><twClkSkew dest = "0.276" src = "0.268">-0.008</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X21Y78.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y60.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.025</twDelInfo><twComp>microblaze_0_dlmb_LMB_Rst</twComp><twBEL>microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.223</twLogDel><twRouteDel>1.323</twRouteDel><twTotDel>1.546</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="78" twConstType="PATHBLOCK" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_microblaze_0_ilmb_POR_FF_I_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="79"><twUnconstPath anchorID="80" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.933</twTotDel><twSrc BELType="FF">proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twDel>4.398</twDel><twSUTime>0.379</twSUTime><twTotPathDel>4.777</twTotPathDel><twClkSkew dest = "0.575" src = "0.632">0.057</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X21Y78.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.007</twDelInfo><twComp>proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y60.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>microblaze_0_ilmb_LMB_Rst</twComp><twBEL>microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>4.007</twRouteDel><twTotDel>4.777</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_microblaze_0_ilmb_POR_FF_I_path&quot; TIG;
</twPathRptBanner><twPathRpt anchorID="81"><twUnconstPath anchorID="82" twDataPathType="twDataPathMinDelay" ><twTotDel>2.819</twTotDel><twSrc BELType="FF">proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twDel>2.764</twDel><twSUTime>-0.039</twSUTime><twTotPathDel>2.803</twTotPathDel><twClkSkew dest = "0.252" src = "0.268">0.016</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X21Y78.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.566</twDelInfo><twComp>proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y60.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.039</twDelInfo><twComp>microblaze_0_ilmb_LMB_Rst</twComp><twBEL>microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.237</twLogDel><twRouteDel>2.566</twRouteDel><twTotDel>2.803</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="83" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="84"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="85" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0" logResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0" locationPin="PLL_ADV_X0Y3.CLKOUT0" clockNet="clk_600_0000MHzPLL0_nobuf"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1" logResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1" locationPin="PLL_ADV_X0Y3.CLKOUT1" clockNet="clk_600_0000MHz180PLL0_nobuf"/><twPinLimit anchorID="87" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN1" clockNet="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="88" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP         &quot;clk_600_0000MHz180PLL0_nobuf&quot; TS_sys_clk_pin * 6 PHASE 0.833333333 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="89"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP
        &quot;clk_600_0000MHz180PLL0_nobuf&quot; TS_sys_clk_pin * 6 PHASE 0.833333333 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="90" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.167" period="1.666" constraintValue="1.666" deviceLimit="1.499" freqLimit="667.111" physResource="MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="MCB_DDR2/sysclk_2x_180_bufpll_o"/></twPinLimitRpt></twConst><twConst anchorID="91" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP &quot;clk_600_0000MHzPLL0_nobuf&quot;         TS_sys_clk_pin * 6 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="92"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP &quot;clk_600_0000MHzPLL0_nobuf&quot;
        TS_sys_clk_pin * 6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="93" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.167" period="1.666" constraintValue="1.666" deviceLimit="1.499" freqLimit="667.111" physResource="MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="MCB_DDR2/sysclk_2x_bufpll_o"/></twPinLimitRpt></twConst><twConst anchorID="94" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot; TS_sys_clk_pin         HIGH 50%;</twConstName><twItemCnt>2015022</twItemCnt><twErrCntSetup>16</twErrCntSetup><twErrCntEndPt>16</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>64184</twEndPtCnt><twPathErrCnt>68</twPathErrCnt><twMinPer>10.647</twMinPer></twConstHead><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.647</twSlack><twSrc BELType="RAM">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Using_B16_S18.Using_S18_Spartan3A.The_BRAMs[0].RAMB16BWE_I1</twSrc><twDest BELType="RAM">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1</twDest><twTotPathDel>10.513</twTotPathDel><twClkSkew dest = "0.563" src = "0.598">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Using_B16_S18.Using_S18_Spartan3A.The_BRAMs[0].RAMB16BWE_I1</twSrc><twDest BELType='RAM'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X2Y36.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>RAMB16_X2Y36.DOA14</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Using_B16_S18.Using_S18_Spartan3A.The_BRAMs[0].RAMB16BWE_I1</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Using_B16_S18.Using_S18_Spartan3A.The_BRAMs[0].RAMB16BWE_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/mem_tag_bits&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/saved_new_tag_bits&lt;5&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/Mmux_Mem_Valid_Data_Bits21</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y75.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/mem_valid_bits&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/saved_new_tag_bits&lt;5&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Mmux_mem_tag_alldata1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/mem_tag_alldata</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>axi4lite_0_S_ARADDR&lt;29&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.write_old_data_valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.write_old_data_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/new_tag_write_early_31</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Mmux_Using_Victim_Cache.victim_state[2]_X_58_o_Mux_176_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y72.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Mmux_Using_Victim_Cache.victim_state[2]_X_58_o_Mux_176_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/new_tag_write_early_31</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/new_tag_write_early_31_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.282</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/new_tag_write_early_31</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/saved_new_data_be&lt;3&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Using_LUT6_Arch.New_Data_Write_Gen[3].New_Data_Write_LUT</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.WEB3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/new_data_write&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y20.CLKB</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1</twBEL></twPathDel><twLogDel>3.592</twLogDel><twRouteDel>6.921</twRouteDel><twTotDel>10.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.637</twSlack><twSrc BELType="FF">MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3</twSrc><twDest BELType="FF">MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6</twDest><twTotPathDel>10.536</twTotPathDel><twClkSkew dest = "0.486" src = "0.488">0.002</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3</twSrc><twDest BELType='FF'>MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X31Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X31Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;3&gt;</twComp><twBEL>MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y111.D1</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">4.529</twDelInfo><twComp>MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y111.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>test_system_v1_0/test_system_v1_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_shift1155</twComp><twBEL>MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor&lt;0&gt;911</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y113.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.949</twDelInfo><twComp>MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor&lt;0&gt;91</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y113.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w&lt;6&gt;</twComp><twBEL>MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0778[13:0]_Madd_xor&lt;0&gt;81_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>MCB_DDR2/N231</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w&lt;6&gt;</twComp><twBEL>MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0778[13:0]_Madd_xor&lt;0&gt;101</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y121.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_lut&lt;0&gt;9</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;6&gt;</twComp><twBEL>MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_9_o_wide_mux_254_OUT&lt;6&gt;1</twBEL><twBEL>MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6</twBEL></twPathDel><twLogDel>1.455</twLogDel><twRouteDel>9.081</twRouteDel><twTotDel>10.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.505</twSlack><twSrc BELType="RAM">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Using_B16_S18.Using_S18_Spartan3A.The_BRAMs[0].RAMB16BWE_I1</twSrc><twDest BELType="RAM">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1</twDest><twTotPathDel>10.371</twTotPathDel><twClkSkew dest = "0.563" src = "0.598">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Using_B16_S18.Using_S18_Spartan3A.The_BRAMs[0].RAMB16BWE_I1</twSrc><twDest BELType='RAM'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X2Y36.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>RAMB16_X2Y36.DOA14</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Using_B16_S18.Using_S18_Spartan3A.The_BRAMs[0].RAMB16BWE_I1</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Using_B16_S18.Using_S18_Spartan3A.The_BRAMs[0].RAMB16BWE_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/mem_tag_bits&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/saved_new_tag_bits&lt;5&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/Mmux_Mem_Valid_Data_Bits21</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y75.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/mem_valid_bits&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/saved_new_tag_bits&lt;5&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Mmux_mem_tag_alldata1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/mem_tag_alldata</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>axi4lite_0_S_ARADDR&lt;29&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.write_old_data_valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.write_old_data_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/new_tag_write_early_31</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Mmux_Using_Victim_Cache.victim_state[2]_X_58_o_Mux_176_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y72.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Mmux_Using_Victim_Cache.victim_state[2]_X_58_o_Mux_176_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/new_tag_write_early_31</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/new_tag_write_early_31_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.282</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/new_tag_write_early_31</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/saved_new_data_be&lt;3&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Using_LUT6_Arch.New_Data_Write_Gen[3].New_Data_Write_LUT</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.WEB2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/new_data_write&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y20.CLKB</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1</twBEL></twPathDel><twLogDel>3.592</twLogDel><twRouteDel>6.779</twRouteDel><twTotDel>10.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD TIMEGRP
        &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot; TS_sys_clk_pin
        HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.229</twSlack><twSrc BELType="FF">debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twSrc><twDest BELType="FF">debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].FDRE_I</twDest><twTotPathDel>0.233</twTotPathDel><twClkSkew dest = "0.076" src = "0.072">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twSrc><twDest BELType='FF'>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].FDRE_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X25Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twComp><twBEL>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y98.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr&lt;3&gt;</twComp><twBEL>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].FDRE_I</twBEL></twPathDel><twLogDel>0.090</twLogDel><twRouteDel>0.143</twRouteDel><twTotDel>0.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.233</twSlack><twSrc BELType="FF">debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twSrc><twDest BELType="FF">debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I</twDest><twTotPathDel>0.237</twTotPathDel><twClkSkew dest = "0.076" src = "0.072">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twSrc><twDest BELType='FF'>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X25Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twComp><twBEL>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y98.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr&lt;3&gt;</twComp><twBEL>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.143</twRouteDel><twTotDel>0.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.235</twSlack><twSrc BELType="FF">debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twSrc><twDest BELType="FF">debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].FDRE_I</twDest><twTotPathDel>0.239</twTotPathDel><twClkSkew dest = "0.076" src = "0.072">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twSrc><twDest BELType='FF'>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].FDRE_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X25Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twComp><twBEL>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y98.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr&lt;3&gt;</twComp><twBEL>debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].FDRE_I</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.143</twRouteDel><twTotDel>0.239</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHzPLL0</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="107"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD TIMEGRP
        &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot; TS_sys_clk_pin
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="108" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA" locationPin="RAMB16_X1Y30.CLKA" clockNet="clk_100_0000MHzPLL0"/><twPinLimit anchorID="109" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB" locationPin="RAMB16_X1Y30.CLKB" clockNet="clk_100_0000MHzPLL0"/><twPinLimit anchorID="110" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA" logResource="microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA" locationPin="RAMB16_X3Y36.CLKA" clockNet="clk_100_0000MHzPLL0"/></twPinLimitRpt></twConst><twConstRollupTable uID="11" anchorID="111"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="10.647" errors="0" errorRollup="16" items="0" itemsRollup="2015022"/><twConstRollup name="TS_clk_600_0000MHz180PLL0_nobuf" fullName="TS_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP         &quot;clk_600_0000MHz180PLL0_nobuf&quot; TS_sys_clk_pin * 6 PHASE 0.833333333 ns         HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clk_600_0000MHzPLL0_nobuf" fullName="TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP &quot;clk_600_0000MHzPLL0_nobuf&quot;         TS_sys_clk_pin * 6 HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" fullName="TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot; TS_sys_clk_pin         HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="10.647" actualRollup="N/A" errors="16" errorRollup="0" items="2015022" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="112">1</twUnmetConstCnt><twDataSheet anchorID="113" twNameLen="15"><twClk2SUList anchorID="114" twDestWidth="4"><twDest>GCLK</twDest><twClk2SU><twSrc>GCLK</twSrc><twRiseRise>10.647</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="115"><twErrCnt>16</twErrCnt><twScore>5782</twScore><twSetupScore>5782</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>2015049</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>72365</twConnCnt></twConstCov><twStats anchorID="116"><twMinPer>10.647</twMinPer><twFootnote number="1" /><twMaxFreq>93.923</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Mar 10 23:05:42 2014 </twTimestamp></twFoot><twClientInfo anchorID="117"><twClientName>Timing Analyzer</twClientName><twAttrList><twAttrListItem><twName>Timing Analyzer Settings</twName><twValue>

analysis_name  &quot;Analysis 1&quot;
analysis_type  &quot;design timing constraints&quot;
analysis_speed  -3
analysis_voltage  1.140000
analysis_temperature  85.000000

analyze_unconstrained_paths  false
analzye_component_switching_limits  true

report_datasheet  true
report_timegroups  false
report_constraints_interaction  false

paths_per_constraint  3


Peak Memory Usage: 922 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
