$date
	Mon Feb 10 14:37:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module execute_tb $end
$var wire 1 ! D_bubble $end
$var wire 1 " D_stall $end
$var wire 1 # E_bubble $end
$var wire 1 $ E_stall $end
$var wire 1 % M_bubble $end
$var wire 1 & M_stall $end
$var wire 4 ' W_dstE [3:0] $end
$var wire 4 ( W_dstM [3:0] $end
$var wire 64 ) W_valE [63:0] $end
$var wire 64 * W_valM [63:0] $end
$var wire 1 + e_rst $end
$var wire 4 , f_icode [3:0] $end
$var wire 64 - m_valM [63:0] $end
$var wire 64 . f_valP [63:0] $end
$var wire 64 / f_valC [63:0] $end
$var wire 3 0 f_stat [2:0] $end
$var wire 4 1 f_rB [3:0] $end
$var wire 4 2 f_rA [3:0] $end
$var wire 64 3 f_predPC [63:0] $end
$var wire 4 4 f_ifun [3:0] $end
$var wire 64 5 e_valE [63:0] $end
$var wire 4 6 e_dstE [3:0] $end
$var wire 1 7 e_Cnd $end
$var wire 64 8 d_valB [63:0] $end
$var wire 64 9 d_valA [63:0] $end
$var wire 4 : d_srcB [3:0] $end
$var wire 4 ; d_srcA [3:0] $end
$var wire 4 < d_dstM [3:0] $end
$var wire 4 = d_dstE [3:0] $end
$var wire 64 > M_valE [63:0] $end
$var wire 64 ? M_valA [63:0] $end
$var wire 3 @ M_stat [2:0] $end
$var wire 64 A M_pc [63:0] $end
$var wire 4 B M_ifun [3:0] $end
$var wire 4 C M_icode [3:0] $end
$var wire 4 D M_dstM [3:0] $end
$var wire 4 E M_dstE [3:0] $end
$var wire 1 F M_Cnd $end
$var wire 64 G E_valC [63:0] $end
$var wire 64 H E_valB [63:0] $end
$var wire 64 I E_valA [63:0] $end
$var wire 3 J E_stat [2:0] $end
$var wire 4 K E_srcB [3:0] $end
$var wire 4 L E_srcA [3:0] $end
$var wire 1 M E_pc $end
$var wire 4 N E_ifun [3:0] $end
$var wire 4 O E_icode [3:0] $end
$var wire 4 P E_dstM [3:0] $end
$var wire 4 Q E_dstE [3:0] $end
$var wire 64 R D_valP [63:0] $end
$var wire 64 S D_valC [63:0] $end
$var wire 3 T D_stat [2:0] $end
$var wire 4 U D_rB [3:0] $end
$var wire 4 V D_rA [3:0] $end
$var wire 64 W D_pc [63:0] $end
$var wire 4 X D_ifun [3:0] $end
$var wire 4 Y D_icode [3:0] $end
$var reg 1 Z clk $end
$var reg 64 [ f_pc [63:0] $end
$var reg 1 \ rst_n $end
$scope module decode_stage $end
$var wire 4 ] D_valP_i [3:0] $end
$var wire 4 ^ W_dstE_i [3:0] $end
$var wire 4 _ W_dstM_i [3:0] $end
$var wire 64 ` W_valE_i [63:0] $end
$var wire 64 a W_valM_i [63:0] $end
$var wire 1 Z clk_i $end
$var wire 64 b d_valA_o [63:0] $end
$var wire 64 c d_valB_o [63:0] $end
$var wire 64 d m_valM_i [63:0] $end
$var wire 64 e e_valE_i [63:0] $end
$var wire 4 f e_dstE_i [3:0] $end
$var wire 4 g d_srcB_o [3:0] $end
$var wire 4 h d_srcA_o [3:0] $end
$var wire 64 i d_rvalB [63:0] $end
$var wire 64 j d_rvalA [63:0] $end
$var wire 4 k d_dstM_o [3:0] $end
$var wire 4 l d_dstE_o [3:0] $end
$var wire 64 m M_valE_i [63:0] $end
$var wire 4 n M_dstM_i [3:0] $end
$var wire 4 o M_dstE_i [3:0] $end
$var wire 4 p D_rB_i [3:0] $end
$var wire 4 q D_rA_i [3:0] $end
$var wire 4 r D_icode_i [3:0] $end
$upscope $end
$scope module dreg $end
$var wire 1 ! D_bubble_i $end
$var wire 1 " D_stall_i $end
$var wire 1 Z clk_i $end
$var wire 4 s f_icode_i [3:0] $end
$var wire 64 t f_pc_i [63:0] $end
$var wire 64 u f_valP_i [63:0] $end
$var wire 64 v f_valC_i [63:0] $end
$var wire 3 w f_stat_i [2:0] $end
$var wire 4 x f_rB_i [3:0] $end
$var wire 4 y f_rA_i [3:0] $end
$var wire 4 z f_ifun_i [3:0] $end
$var reg 4 { D_icode_o [3:0] $end
$var reg 4 | D_ifun_o [3:0] $end
$var reg 64 } D_pc_o [63:0] $end
$var reg 4 ~ D_rA_o [3:0] $end
$var reg 4 !" D_rB_o [3:0] $end
$var reg 3 "" D_stat_o [2:0] $end
$var reg 64 #" D_valC_o [63:0] $end
$var reg 64 $" D_valP_o [63:0] $end
$upscope $end
$scope module ereg $end
$var wire 1 # E_bubble_i $end
$var wire 1 $ E_stall_i $end
$var wire 1 Z clk_i $end
$var wire 4 %" d_dstE_i [3:0] $end
$var wire 4 &" d_dstM_i [3:0] $end
$var wire 4 '" d_icode_i [3:0] $end
$var wire 4 (" d_ifun_i [3:0] $end
$var wire 64 )" d_pc_i [63:0] $end
$var wire 4 *" d_srcA_i [3:0] $end
$var wire 4 +" d_srcB_i [3:0] $end
$var wire 3 ," d_stat_i [2:0] $end
$var wire 64 -" d_valA_i [63:0] $end
$var wire 64 ." d_valB_i [63:0] $end
$var wire 64 /" d_valC_i [63:0] $end
$var reg 4 0" E_dstE_o [3:0] $end
$var reg 4 1" E_dstM_o [3:0] $end
$var reg 4 2" E_icode_o [3:0] $end
$var reg 4 3" E_ifun_o [3:0] $end
$var reg 64 4" E_pc_o [63:0] $end
$var reg 4 5" E_srcA_o [3:0] $end
$var reg 4 6" E_srcB_o [3:0] $end
$var reg 3 7" E_stat_o [2:0] $end
$var reg 64 8" E_valA_o [63:0] $end
$var reg 64 9" E_valB_o [63:0] $end
$var reg 64 :" E_valC_o [63:0] $end
$upscope $end
$scope module execute_stage $end
$var wire 5 ;" E_dstE_i [4:0] $end
$var wire 3 <" W_stat_i [2:0] $end
$var wire 1 Z clk_i $end
$var wire 4 =" icode_i [3:0] $end
$var wire 4 >" ifun_i [3:0] $end
$var wire 3 ?" m_stat_i [2:0] $end
$var wire 1 + rst_n_i $end
$var wire 64 @" valA_i [63:0] $end
$var wire 64 A" valB_i [63:0] $end
$var wire 64 B" valC_i [63:0] $end
$var wire 1 C" zf $end
$var wire 64 D" valE_o [63:0] $end
$var wire 1 E" sf $end
$var wire 1 F" set_cc $end
$var wire 1 G" of $end
$var wire 4 H" e_Cnd_o [3:0] $end
$var wire 4 I" dstE_o [3:0] $end
$var wire 4 J" alu_fun [3:0] $end
$var wire 64 K" aluB [63:0] $end
$var wire 64 L" aluA [63:0] $end
$var reg 3 M" cc [2:0] $end
$var reg 3 N" new_cc [2:0] $end
$upscope $end
$scope module fetch_tb $end
$var wire 64 O" PC_i [63:0] $end
$var wire 4 P" icode_o [3:0] $end
$var wire 1 Q" instr_valid $end
$var wire 1 R" need_regids $end
$var wire 1 S" need_valC $end
$var wire 64 T" valP_o [63:0] $end
$var wire 64 U" valC_o [63:0] $end
$var wire 3 V" stat_o [2:0] $end
$var wire 4 W" rB_o [3:0] $end
$var wire 4 X" rA_o [3:0] $end
$var wire 64 Y" predPC_o [63:0] $end
$var wire 80 Z" instr [79:0] $end
$var wire 1 [" imem_error $end
$var wire 4 \" ifun_o [3:0] $end
$scope module instr_mem $end
$var wire 64 ]" raddr_i [63:0] $end
$var wire 81 ^" rdata_o [80:0] $end
$var wire 1 [" imem_error_o $end
$upscope $end
$upscope $end
$scope module mreg $end
$var wire 1 % M_bubble_i $end
$var wire 1 & M_stall_i $end
$var wire 1 Z clk_i $end
$var wire 1 7 e_Cnd_i $end
$var wire 4 _" e_dstE_i [3:0] $end
$var wire 4 `" e_dstM_i [3:0] $end
$var wire 4 a" e_icode_i [3:0] $end
$var wire 4 b" e_ifun_i [3:0] $end
$var wire 64 c" e_pc_i [63:0] $end
$var wire 3 d" e_stat_i [2:0] $end
$var wire 64 e" e_valA_i [63:0] $end
$var wire 64 f" e_valE_i [63:0] $end
$var reg 1 F M_Cnd_o $end
$var reg 4 g" M_dstE_o [3:0] $end
$var reg 4 h" M_dstM_o [3:0] $end
$var reg 4 i" M_icode_o [3:0] $end
$var reg 4 j" M_ifun_o [3:0] $end
$var reg 64 k" M_pc_o [63:0] $end
$var reg 3 l" M_stat_o [2:0] $end
$var reg 64 m" M_valA_o [63:0] $end
$var reg 64 n" M_valE_o [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
b0x c"
bx b"
bx a"
bx `"
bx _"
b10010001101000101011001111000100110101011110011011110111100001111000100110000 ^"
b0 ]"
b0 \"
0["
b10010001101000101011001111000100110101011110011011110111100001111000100110000 Z"
b1010 Y"
b1111 X"
b1 W"
bx0 V"
b1001000110100010101100111100010011010101111001101111011110000 U"
b1010 T"
1S"
1R"
zQ"
b11 P"
b0 O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
b0x H"
xG"
xF"
xE"
bx D"
xC"
bx B"
bx A"
bx @"
b0z ?"
bx >"
bx ="
b0z <"
b0xxxx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
b0 z
b1111 y
b1 x
bx0 w
b1001000110100010101100111100010011010101111001101111011110000 v
b1010 u
b0 t
b11 s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bz d
bx c
bx b
bz a
bz `
bz _
bz ^
bx ]
0\
b0 [
0Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
xM
bx L
bx K
bx J
bx I
bx H
bx G
xF
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
x7
bx 6
bx 5
b0 4
b1010 3
b1111 2
b1 1
bx0 0
b1001000110100010101100111100010011010101111001101111011110000 /
b1010 .
bz -
b11 ,
0+
bz *
bz )
bz (
bz '
0&
0%
0$
0#
0"
0!
$end
#1000
1+
1\
#5000
b10000 /
b10000 v
b10000 U"
b0 9
b0 b
b0 -"
b0 j
b1 2
b1 y
b1 X"
b10 1
b10 x
b10 W"
b100 ,
b100 s
b100 P"
b1 8
b1 c
b1 ."
b1 i
b100000001001001000000 Z"
b1010 ]
b1 =
b1 l
b1 %"
b1 :
b1 g
b1 +"
b1111 <
b1111 k
b1111 &"
b1111 ;
b1111 h
b1111 *"
b10100 3
b10100 Y"
b100000001001001000000 ^"
b1010 R
b1010 $"
b1001000110100010101100111100010011010101111001101111011110000 S
b1001000110100010101100111100010011010101111001101111011110000 #"
b1001000110100010101100111100010011010101111001101111011110000 /"
b1 U
b1 p
b1 !"
b1111 V
b1111 q
b1111 ~
b0 X
b0 |
b0 ("
b11 Y
b11 r
b11 {
b11 '"
b0 W
b0 }
b0 )"
bx0 T
bx0 ""
bx0 ,"
b0x A
b0x k"
b10100 .
b10100 u
b10100 T"
b1010 [
b1010 t
b1010 O"
b1010 ]"
1Z
#10000
0Z
#15000
b1001000110100010101100111100010011010101111001101111011110000 5
b1001000110100010101100111100010011010101111001101111011110000 e
b1001000110100010101100111100010011010101111001101111011110000 D"
b1001000110100010101100111100010011010101111001101111011110000 f"
b1 9
b1 b
b1 -"
b1 j
b100000 /
b100000 v
b100000 U"
b1 ;
b1 h
b1 *"
b10 2
b10 y
b10 X"
b101 1
b101 x
b101 W"
b101 ,
b101 s
b101 P"
b1000000010010101010000 Z"
b1 6
b1 f
b1 I"
b1 _"
07
b10 8
b10 c
b10 ."
b10 i
b11110 3
b11110 Y"
b1000000010010101010000 ^"
b0 K"
b1001000110100010101100111100010011010101111001101111011110000 L"
b0 J"
b0 H"
b0 c"
0M
b100 ]
b1111 =
b1111 l
b1111 %"
b10 :
b10 g
b10 +"
b11110 .
b11110 u
b11110 T"
b10100 [
b10100 t
b10100 O"
b10100 ]"
b1 K
b1 6"
b1111 L
b1111 5"
b1111 P
b1111 1"
b1111 `"
b1 ;"
b1 Q
b1 0"
b1 H
b1 9"
b1 A"
b0 I
b0 8"
b0 @"
b0 e"
b1001000110100010101100111100010011010101111001101111011110000 G
b1001000110100010101100111100010011010101111001101111011110000 :"
b1001000110100010101100111100010011010101111001101111011110000 B"
b0 N
b0 3"
b0 >"
b0 b"
0F"
b11 O
b11 2"
b11 ="
b11 a"
b0 4"
bx0 J
bx0 7"
bx0 d"
b10100 R
b10100 $"
b10000 S
b10000 #"
b10000 /"
b10 U
b10 p
b10 !"
b1 V
b1 q
b1 ~
b100 Y
b100 r
b100 {
b100 '"
b1010 W
b1010 }
b1010 )"
1Z
#20000
0Z
#25000
b10 K"
0S"
b10010 5
b10010 e
b10010 D"
b10010 f"
b0 /
b0 v
b0 U"
b11 2
b11 y
b11 X"
b110 ,
b110 s
b110 P"
b101 8
b101 c
b101 ."
b101 i
b0 9
b0 b
b0 -"
b0 j
b10 <
b10 k
b10 &"
b1111 6
b1111 f
b1111 I"
b1111 _"
b10000 L"
b110000011100000011010101100000100111111011000010001111101000000011010101100000 Z"
b1110 ]
b101 :
b101 g
b101 +"
b1111 ;
b1111 h
b1111 *"
b100000 3
b100000 Y"
b110000011100000011010101100000100111111011000010001111101000000011010101100000 ^"
b11110 R
b11110 $"
b100000 S
b100000 #"
b100000 /"
b101 U
b101 p
b101 !"
b10 V
b10 q
b10 ~
b101 Y
b101 r
b101 {
b101 '"
b10100 W
b10100 }
b10100 )"
b10 K
b10 6"
b1 L
b1 5"
b1111 ;"
b1111 Q
b1111 0"
b10 H
b10 9"
b10 A"
b1 I
b1 8"
b1 @"
b1 e"
b10000 G
b10000 :"
b10000 B"
b100 O
b100 2"
b100 ="
b100 a"
b1010 4"
b1111 D
b1111 n
b1111 h"
b1 E
b1 o
b1 g"
b0 ?
b0 m"
b1001000110100010101100111100010011010101111001101111011110000 >
b1001000110100010101100111100010011010101111001101111011110000 m
b1001000110100010101100111100010011010101111001101111011110000 n"
0F
b0 B
b0 j"
b11 C
b11 i"
b0 A
b0 k"
bx0 @
bx0 l"
b100000 .
b100000 u
b100000 T"
b11110 [
b11110 t
b11110 O"
b11110 ]"
1Z
#30000
0Z
#35000
b11 9
b11 b
b11 -"
b11 j
b1000 2
b1000 y
b1000 X"
b1111 1
b1111 x
b1111 W"
b101 5
b101 e
b101 D"
b101 f"
b101 8
b101 c
b101 ."
b101 i
b11 ;
b11 h
b11 *"
b1010 ,
b1010 s
b1010 P"
b101 :
b101 g
b101 +"
b11000001110000001101010110000010011111101100001000111110100000 Z"
b0 L"
b101 =
b101 l
b101 %"
b100010 3
b100010 Y"
b11000001110000001101010110000010011111101100001000111110100000 ^"
b101 K"
b0 ]
b1111 <
b1111 k
b1111 &"
b100010 .
b100010 u
b100010 T"
b100000 [
b100000 t
b100000 O"
b100000 ]"
b1111 E
b1111 o
b1111 g"
b1 ?
b1 m"
b10010 >
b10010 m
b10010 n"
b100 C
b100 i"
b101 K
b101 6"
b1111 L
b1111 5"
b10 P
b10 1"
b10 `"
b101 H
b101 9"
b101 A"
b0 I
b0 8"
b0 @"
b0 e"
b100000 G
b100000 :"
b100000 B"
b101 O
b101 2"
b101 ="
b101 a"
b10100 4"
b100000 R
b100000 $"
b0 S
b0 #"
b0 /"
b11 V
b11 q
b11 ~
b110 Y
b110 r
b110 {
b110 '"
b11110 W
b11110 }
b11110 )"
1Z
#40000
0Z
