
Ruthless RFID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ee8c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e0  0800f02c  0800f02c  0001f02c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f60c  0800f60c  0002064c  2**0
                  CONTENTS
  4 .ARM          00000008  0800f60c  0800f60c  0001f60c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f614  0800f614  0002064c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f614  0800f614  0001f614  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f618  0800f618  0001f618  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000064c  20000000  0800f61c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000065a8  2000064c  0800fc68  0002064c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006bf4  0800fc68  00026bf4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002064c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026661  00000000  00000000  0002067c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005622  00000000  00000000  00046cdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ff0  00000000  00000000  0004c300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001dd0  00000000  00000000  0004e2f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c78c  00000000  00000000  000500c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002595f  00000000  00000000  0006c84c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e7c0  00000000  00000000  000921ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013096b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008ad4  00000000  00000000  001309bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000064c 	.word	0x2000064c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800f014 	.word	0x0800f014

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000650 	.word	0x20000650
 80001dc:	0800f014 	.word	0x0800f014

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <MFRC_REGW>:
 * @param addr: register address
 *
 * @param data: value to write to register
 */

PCD_StatusTypeDef MFRC_REGW(uint8_t addr,uint8_t data){
 8000594:	b580      	push	{r7, lr}
 8000596:	b088      	sub	sp, #32
 8000598:	af04      	add	r7, sp, #16
 800059a:	4603      	mov	r3, r0
 800059c:	460a      	mov	r2, r1
 800059e:	71fb      	strb	r3, [r7, #7]
 80005a0:	4613      	mov	r3, r2
 80005a2:	71bb      	strb	r3, [r7, #6]
	uint8_t value=data;
 80005a4:	79bb      	ldrb	r3, [r7, #6]
 80005a6:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(&hi2c1, MFRC_ADDR<<1, addr, 1, &value, 1, 100)!=HAL_OK){
 80005a8:	79fb      	ldrb	r3, [r7, #7]
 80005aa:	b29a      	uxth	r2, r3
 80005ac:	2364      	movs	r3, #100	; 0x64
 80005ae:	9302      	str	r3, [sp, #8]
 80005b0:	2301      	movs	r3, #1
 80005b2:	9301      	str	r3, [sp, #4]
 80005b4:	f107 030f 	add.w	r3, r7, #15
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	2301      	movs	r3, #1
 80005bc:	2150      	movs	r1, #80	; 0x50
 80005be:	4806      	ldr	r0, [pc, #24]	; (80005d8 <MFRC_REGW+0x44>)
 80005c0:	f002 fd6e 	bl	80030a0 <HAL_I2C_Mem_Write>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <MFRC_REGW+0x3a>
		return(PCD_I2C_ERR);
 80005ca:	23bb      	movs	r3, #187	; 0xbb
 80005cc:	e000      	b.n	80005d0 <MFRC_REGW+0x3c>
	}
	else{
		return(PCD_OK);
 80005ce:	23cc      	movs	r3, #204	; 0xcc
	}
	HAL_Delay(1);
}
 80005d0:	4618      	mov	r0, r3
 80005d2:	3710      	adds	r7, #16
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	2000066c 	.word	0x2000066c

080005dc <MFRC_REGR>:
 * @param addr: register address
 *
 * @param data: pointer to store read value
 */

PCD_StatusTypeDef MFRC_REGR(uint8_t addr,uint8_t* data){
 80005dc:	b580      	push	{r7, lr}
 80005de:	b086      	sub	sp, #24
 80005e0:	af04      	add	r7, sp, #16
 80005e2:	4603      	mov	r3, r0
 80005e4:	6039      	str	r1, [r7, #0]
 80005e6:	71fb      	strb	r3, [r7, #7]
	if(HAL_I2C_Mem_Read(&hi2c1, MFRC_ADDR<<1, addr, 1, data, 1, 100)!=HAL_OK){
 80005e8:	79fb      	ldrb	r3, [r7, #7]
 80005ea:	b29a      	uxth	r2, r3
 80005ec:	2364      	movs	r3, #100	; 0x64
 80005ee:	9302      	str	r3, [sp, #8]
 80005f0:	2301      	movs	r3, #1
 80005f2:	9301      	str	r3, [sp, #4]
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	9300      	str	r3, [sp, #0]
 80005f8:	2301      	movs	r3, #1
 80005fa:	2150      	movs	r1, #80	; 0x50
 80005fc:	4806      	ldr	r0, [pc, #24]	; (8000618 <MFRC_REGR+0x3c>)
 80005fe:	f002 fe49 	bl	8003294 <HAL_I2C_Mem_Read>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <MFRC_REGR+0x30>
		return(PCD_I2C_ERR);
 8000608:	23bb      	movs	r3, #187	; 0xbb
 800060a:	e000      	b.n	800060e <MFRC_REGR+0x32>
	}
	else{
		return(PCD_OK);
 800060c:	23cc      	movs	r3, #204	; 0xcc
	}
	HAL_Delay(1);
}
 800060e:	4618      	mov	r0, r3
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	2000066c 	.word	0x2000066c

0800061c <MFRC_FIFOW>:
 * @param data: Array of data to write to FIFO
 *
 * @param size: Size of array (bytes)
 */

PCD_StatusTypeDef MFRC_FIFOW(uint8_t* data,uint8_t size){
 800061c:	b580      	push	{r7, lr}
 800061e:	b088      	sub	sp, #32
 8000620:	af04      	add	r7, sp, #16
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	460b      	mov	r3, r1
 8000626:	70fb      	strb	r3, [r7, #3]
	for(int i=0;i<size;i++){
 8000628:	2300      	movs	r3, #0
 800062a:	60fb      	str	r3, [r7, #12]
 800062c:	e018      	b.n	8000660 <MFRC_FIFOW+0x44>
		if(HAL_I2C_Mem_Write(&hi2c1, MFRC_ADDR<<1, 0x09, 1, &data[i], 1, 100)!=HAL_OK){
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	687a      	ldr	r2, [r7, #4]
 8000632:	4413      	add	r3, r2
 8000634:	2264      	movs	r2, #100	; 0x64
 8000636:	9202      	str	r2, [sp, #8]
 8000638:	2201      	movs	r2, #1
 800063a:	9201      	str	r2, [sp, #4]
 800063c:	9300      	str	r3, [sp, #0]
 800063e:	2301      	movs	r3, #1
 8000640:	2209      	movs	r2, #9
 8000642:	2150      	movs	r1, #80	; 0x50
 8000644:	480b      	ldr	r0, [pc, #44]	; (8000674 <MFRC_FIFOW+0x58>)
 8000646:	f002 fd2b 	bl	80030a0 <HAL_I2C_Mem_Write>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <MFRC_FIFOW+0x38>
			return(PCD_I2C_ERR);
 8000650:	23bb      	movs	r3, #187	; 0xbb
 8000652:	e00a      	b.n	800066a <MFRC_FIFOW+0x4e>

		}
		HAL_Delay(1);
 8000654:	2001      	movs	r0, #1
 8000656:	f002 f923 	bl	80028a0 <HAL_Delay>
	for(int i=0;i<size;i++){
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	3301      	adds	r3, #1
 800065e:	60fb      	str	r3, [r7, #12]
 8000660:	78fb      	ldrb	r3, [r7, #3]
 8000662:	68fa      	ldr	r2, [r7, #12]
 8000664:	429a      	cmp	r2, r3
 8000666:	dbe2      	blt.n	800062e <MFRC_FIFOW+0x12>

	}
	return(PCD_OK);
 8000668:	23cc      	movs	r3, #204	; 0xcc
}
 800066a:	4618      	mov	r0, r3
 800066c:	3710      	adds	r7, #16
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	2000066c 	.word	0x2000066c

08000678 <MFRC_FIFOR>:
 * @param data: Array to store read values (Ensure array is large enough)
 *
 * @param size: Number of bytes to read from FIFO
 */

PCD_StatusTypeDef MFRC_FIFOR(uint8_t* data,uint8_t size){
 8000678:	b580      	push	{r7, lr}
 800067a:	b088      	sub	sp, #32
 800067c:	af04      	add	r7, sp, #16
 800067e:	6078      	str	r0, [r7, #4]
 8000680:	460b      	mov	r3, r1
 8000682:	70fb      	strb	r3, [r7, #3]
	for(int i=0;i<size;i++){
 8000684:	2300      	movs	r3, #0
 8000686:	60fb      	str	r3, [r7, #12]
 8000688:	e018      	b.n	80006bc <MFRC_FIFOR+0x44>
		if(HAL_I2C_Mem_Read(&hi2c1, MFRC_ADDR<<1, 0x09, 1, &data[i], 1, 100)!=HAL_OK){
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	687a      	ldr	r2, [r7, #4]
 800068e:	4413      	add	r3, r2
 8000690:	2264      	movs	r2, #100	; 0x64
 8000692:	9202      	str	r2, [sp, #8]
 8000694:	2201      	movs	r2, #1
 8000696:	9201      	str	r2, [sp, #4]
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	2301      	movs	r3, #1
 800069c:	2209      	movs	r2, #9
 800069e:	2150      	movs	r1, #80	; 0x50
 80006a0:	480b      	ldr	r0, [pc, #44]	; (80006d0 <MFRC_FIFOR+0x58>)
 80006a2:	f002 fdf7 	bl	8003294 <HAL_I2C_Mem_Read>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MFRC_FIFOR+0x38>
			return(PCD_I2C_ERR);
 80006ac:	23bb      	movs	r3, #187	; 0xbb
 80006ae:	e00a      	b.n	80006c6 <MFRC_FIFOR+0x4e>
		}
		HAL_Delay(1);
 80006b0:	2001      	movs	r0, #1
 80006b2:	f002 f8f5 	bl	80028a0 <HAL_Delay>
	for(int i=0;i<size;i++){
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	3301      	adds	r3, #1
 80006ba:	60fb      	str	r3, [r7, #12]
 80006bc:	78fb      	ldrb	r3, [r7, #3]
 80006be:	68fa      	ldr	r2, [r7, #12]
 80006c0:	429a      	cmp	r2, r3
 80006c2:	dbe2      	blt.n	800068a <MFRC_FIFOR+0x12>

	}
	return(PCD_OK);
 80006c4:	23cc      	movs	r3, #204	; 0xcc
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	3710      	adds	r7, #16
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	2000066c 	.word	0x2000066c

080006d4 <MFRC_ANTON>:
	uint8_t value;
	MFRC_REGR(0x37,&value); //Expect 0x91 or 0x92
	CDC_Transmit_FS(&value,1);
}

void MFRC_ANTON(void){
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
	uint8_t value;
	MFRC_REGR(TX_CONT, &value);
 80006da:	1dfb      	adds	r3, r7, #7
 80006dc:	4619      	mov	r1, r3
 80006de:	2014      	movs	r0, #20
 80006e0:	f7ff ff7c 	bl	80005dc <MFRC_REGR>
	if ((value & 0x03) != 0x03) {
 80006e4:	79fb      	ldrb	r3, [r7, #7]
 80006e6:	f003 0303 	and.w	r3, r3, #3
 80006ea:	2b03      	cmp	r3, #3
 80006ec:	d007      	beq.n	80006fe <MFRC_ANTON+0x2a>
		MFRC_REGW(TX_CONT, value | 0x03);
 80006ee:	79fb      	ldrb	r3, [r7, #7]
 80006f0:	f043 0303 	orr.w	r3, r3, #3
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	4619      	mov	r1, r3
 80006f8:	2014      	movs	r0, #20
 80006fa:	f7ff ff4b 	bl	8000594 <MFRC_REGW>
	}
}
 80006fe:	bf00      	nop
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <ClearBitMask>:
	uint8_t value;
	MFRC_REGR(RFCfgReg,&value);
	MFRC_REGW(RFCfgReg,value|0x70); //Set receiver gain to 48dB
}

void ClearBitMask(uint8_t addr,uint8_t mask){
 8000706:	b580      	push	{r7, lr}
 8000708:	b084      	sub	sp, #16
 800070a:	af00      	add	r7, sp, #0
 800070c:	4603      	mov	r3, r0
 800070e:	460a      	mov	r2, r1
 8000710:	71fb      	strb	r3, [r7, #7]
 8000712:	4613      	mov	r3, r2
 8000714:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp;
	MFRC_REGR(addr,&tmp);
 8000716:	f107 020f 	add.w	r2, r7, #15
 800071a:	79fb      	ldrb	r3, [r7, #7]
 800071c:	4611      	mov	r1, r2
 800071e:	4618      	mov	r0, r3
 8000720:	f7ff ff5c 	bl	80005dc <MFRC_REGR>
	MFRC_REGW(addr,tmp&(~mask));
 8000724:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000728:	43db      	mvns	r3, r3
 800072a:	b25a      	sxtb	r2, r3
 800072c:	7bfb      	ldrb	r3, [r7, #15]
 800072e:	b25b      	sxtb	r3, r3
 8000730:	4013      	ands	r3, r2
 8000732:	b25b      	sxtb	r3, r3
 8000734:	b2da      	uxtb	r2, r3
 8000736:	79fb      	ldrb	r3, [r7, #7]
 8000738:	4611      	mov	r1, r2
 800073a:	4618      	mov	r0, r3
 800073c:	f7ff ff2a 	bl	8000594 <MFRC_REGW>
}
 8000740:	bf00      	nop
 8000742:	3710      	adds	r7, #16
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}

08000748 <MFRC_ANTOFF>:

void MFRC_ANTOFF(void){
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
	ClearBitMask(TX_CONT,0x03);
 800074c:	2103      	movs	r1, #3
 800074e:	2014      	movs	r0, #20
 8000750:	f7ff ffd9 	bl	8000706 <ClearBitMask>
}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}

08000758 <CALC_CRC>:
 *
 * @param result: Array to store the two bytes of CRC
 *
 * */

PCD_StatusTypeDef CALC_CRC(uint8_t* data,uint8_t size,uint8_t* result){
 8000758:	b580      	push	{r7, lr}
 800075a:	b086      	sub	sp, #24
 800075c:	af00      	add	r7, sp, #0
 800075e:	60f8      	str	r0, [r7, #12]
 8000760:	460b      	mov	r3, r1
 8000762:	607a      	str	r2, [r7, #4]
 8000764:	72fb      	strb	r3, [r7, #11]
	uint8_t CRCIRQ;
	MFRC_REGW(CMD_REG,IDLE); //clear command register
 8000766:	2100      	movs	r1, #0
 8000768:	2001      	movs	r0, #1
 800076a:	f7ff ff13 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(DIVIRQ,0x04); //Clear interrupt bits so we can detect when CRCIRQ is set
 800076e:	2104      	movs	r1, #4
 8000770:	2005      	movs	r0, #5
 8000772:	f7ff ff0f 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(FIFO_LEV,0x80);
 8000776:	2180      	movs	r1, #128	; 0x80
 8000778:	200a      	movs	r0, #10
 800077a:	f7ff ff0b 	bl	8000594 <MFRC_REGW>
	MFRC_FIFOW(data, size); //Write data to FIFO ready for CRC calculation
 800077e:	7afb      	ldrb	r3, [r7, #11]
 8000780:	4619      	mov	r1, r3
 8000782:	68f8      	ldr	r0, [r7, #12]
 8000784:	f7ff ff4a 	bl	800061c <MFRC_FIFOW>
	MFRC_REGW(CMD_REG,CALCCRC); //Execute CRC calculation command
 8000788:	2103      	movs	r1, #3
 800078a:	2001      	movs	r0, #1
 800078c:	f7ff ff02 	bl	8000594 <MFRC_REGW>
	HAL_Delay(100);
 8000790:	2064      	movs	r0, #100	; 0x64
 8000792:	f002 f885 	bl	80028a0 <HAL_Delay>
	MFRC_REGR(DIVIRQ,&CRCIRQ);
 8000796:	f107 0317 	add.w	r3, r7, #23
 800079a:	4619      	mov	r1, r3
 800079c:	2005      	movs	r0, #5
 800079e:	f7ff ff1d 	bl	80005dc <MFRC_REGR>
	if((CRCIRQ&0x04)!=0x04){
 80007a2:	7dfb      	ldrb	r3, [r7, #23]
 80007a4:	f003 0304 	and.w	r3, r3, #4
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d101      	bne.n	80007b0 <CALC_CRC+0x58>
		return(CRC_ERR); //CRC calculation took too long
 80007ac:	23ee      	movs	r3, #238	; 0xee
 80007ae:	e00e      	b.n	80007ce <CALC_CRC+0x76>
	}
	MFRC_REGW(CMD_REG,IDLE);
 80007b0:	2100      	movs	r1, #0
 80007b2:	2001      	movs	r0, #1
 80007b4:	f7ff feee 	bl	8000594 <MFRC_REGW>
	MFRC_REGR(CRCL, &result[0]);
 80007b8:	6879      	ldr	r1, [r7, #4]
 80007ba:	2022      	movs	r0, #34	; 0x22
 80007bc:	f7ff ff0e 	bl	80005dc <MFRC_REGR>
	MFRC_REGR(CRCH, &result[1]); //Store the 16-bit CRC in result
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	3301      	adds	r3, #1
 80007c4:	4619      	mov	r1, r3
 80007c6:	2021      	movs	r0, #33	; 0x21
 80007c8:	f7ff ff08 	bl	80005dc <MFRC_REGR>
	return(PCD_OK);
 80007cc:	23cc      	movs	r3, #204	; 0xcc

}
 80007ce:	4618      	mov	r0, r3
 80007d0:	3718      	adds	r7, #24
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
	...

080007d8 <MFRC_INIT>:
/* Initialise MFRC to begin transceiving
 *
 * Code is written to interface with MIFARE Ultralight PICC. Different PICCs will need different baud rate.
 */

PCD_StatusTypeDef MFRC_INIT(void){
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, NRST, 1); //Make sure MFRC is not reset
 80007dc:	2201      	movs	r2, #1
 80007de:	2120      	movs	r1, #32
 80007e0:	4815      	ldr	r0, [pc, #84]	; (8000838 <MFRC_INIT+0x60>)
 80007e2:	f002 faff 	bl	8002de4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, NRST, 0);
 80007e6:	2200      	movs	r2, #0
 80007e8:	2120      	movs	r1, #32
 80007ea:	4813      	ldr	r0, [pc, #76]	; (8000838 <MFRC_INIT+0x60>)
 80007ec:	f002 fafa 	bl	8002de4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80007f0:	2001      	movs	r0, #1
 80007f2:	f002 f855 	bl	80028a0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, NRST, 1);
 80007f6:	2201      	movs	r2, #1
 80007f8:	2120      	movs	r1, #32
 80007fa:	480f      	ldr	r0, [pc, #60]	; (8000838 <MFRC_INIT+0x60>)
 80007fc:	f002 faf2 	bl	8002de4 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000800:	2032      	movs	r0, #50	; 0x32
 8000802:	f002 f84d 	bl	80028a0 <HAL_Delay>
	MFRC_REGW(TX_REG,0x00);
 8000806:	2100      	movs	r1, #0
 8000808:	2012      	movs	r0, #18
 800080a:	f7ff fec3 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(RX_REG,0x00);
 800080e:	2100      	movs	r1, #0
 8000810:	2013      	movs	r0, #19
 8000812:	f7ff febf 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(MODWIDTH,0x26);
 8000816:	2126      	movs	r1, #38	; 0x26
 8000818:	2024      	movs	r0, #36	; 0x24
 800081a:	f7ff febb 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(TXASK,0x40); //Force 100% ASK modulation regardless of ModGsPrereg
 800081e:	2140      	movs	r1, #64	; 0x40
 8000820:	2015      	movs	r0, #21
 8000822:	f7ff feb7 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(MODE_REG,0x3D);
 8000826:	213d      	movs	r1, #61	; 0x3d
 8000828:	2011      	movs	r0, #17
 800082a:	f7ff feb3 	bl	8000594 <MFRC_REGW>
	MFRC_ANTON();
 800082e:	f7ff ff51 	bl	80006d4 <MFRC_ANTON>
	return(PCD_OK);
 8000832:	23cc      	movs	r3, #204	; 0xcc



}
 8000834:	4618      	mov	r0, r3
 8000836:	bd80      	pop	{r7, pc}
 8000838:	40020400 	.word	0x40020400

0800083c <MFRC_TRANSCEIVE>:
 * !!Check PICC datasheet to see what data is needed in sendData i.e. Read/Write command, response bytes etc!!
 * !!When writing ensure correct address, most MIFARE PICCs contain OTP (one-time-programmable) sections as well as
 * lock bytes to remove write permissions from certain pages. These operations are NOT reversable!!
 */

PCD_StatusTypeDef MFRC_TRANSCEIVE(uint8_t* sendData,uint8_t sendsize,uint8_t* recdata,uint8_t recsize,uint8_t validbits){
 800083c:	b580      	push	{r7, lr}
 800083e:	b086      	sub	sp, #24
 8000840:	af00      	add	r7, sp, #0
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	607a      	str	r2, [r7, #4]
 8000846:	461a      	mov	r2, r3
 8000848:	460b      	mov	r3, r1
 800084a:	72fb      	strb	r3, [r7, #11]
 800084c:	4613      	mov	r3, r2
 800084e:	72bb      	strb	r3, [r7, #10]
	uint8_t IRQval=0;
 8000850:	2300      	movs	r3, #0
 8000852:	75fb      	strb	r3, [r7, #23]
	uint8_t BIT_val=0;
 8000854:	2300      	movs	r3, #0
 8000856:	75bb      	strb	r3, [r7, #22]

	MFRC_REGW(CMD_REG,IDLE); //Clear command register
 8000858:	2100      	movs	r1, #0
 800085a:	2001      	movs	r0, #1
 800085c:	f7ff fe9a 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(IRQ_REG,0x7F);
 8000860:	217f      	movs	r1, #127	; 0x7f
 8000862:	2004      	movs	r0, #4
 8000864:	f7ff fe96 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(FIFO_LEV,0x80); //Clear FIFO buffer
 8000868:	2180      	movs	r1, #128	; 0x80
 800086a:	200a      	movs	r0, #10
 800086c:	f7ff fe92 	bl	8000594 <MFRC_REGW>
	MFRC_FIFOW(sendData,sendsize); //Write data to FIFO ready for transmission
 8000870:	7afb      	ldrb	r3, [r7, #11]
 8000872:	4619      	mov	r1, r3
 8000874:	68f8      	ldr	r0, [r7, #12]
 8000876:	f7ff fed1 	bl	800061c <MFRC_FIFOW>
	MFRC_REGW(BITFRAME,validbits);
 800087a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800087e:	4619      	mov	r1, r3
 8000880:	200d      	movs	r0, #13
 8000882:	f7ff fe87 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(CMD_REG,TRANSCEIVE); //Send FIFO data and receive PICC response
 8000886:	210c      	movs	r1, #12
 8000888:	2001      	movs	r0, #1
 800088a:	f7ff fe83 	bl	8000594 <MFRC_REGW>
	MFRC_REGR(BITFRAME,&BIT_val);
 800088e:	f107 0316 	add.w	r3, r7, #22
 8000892:	4619      	mov	r1, r3
 8000894:	200d      	movs	r0, #13
 8000896:	f7ff fea1 	bl	80005dc <MFRC_REGR>
	MFRC_REGW(BITFRAME,(BIT_val|0x80)); //Start send bit
 800089a:	7dbb      	ldrb	r3, [r7, #22]
 800089c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	4619      	mov	r1, r3
 80008a4:	200d      	movs	r0, #13
 80008a6:	f7ff fe75 	bl	8000594 <MFRC_REGW>
	while(IRQval&0x30!=0x30){ //Hang here until RXIRQ and IDLEIRQ bits are set
 80008aa:	bf00      	nop
		MFRC_REGR(IRQ_REG,&IRQval);
	}
	HAL_Delay(1);
 80008ac:	2001      	movs	r0, #1
 80008ae:	f001 fff7 	bl	80028a0 <HAL_Delay>
	MFRC_FIFOR(recdata,recsize); //Read and store received data
 80008b2:	7abb      	ldrb	r3, [r7, #10]
 80008b4:	4619      	mov	r1, r3
 80008b6:	6878      	ldr	r0, [r7, #4]
 80008b8:	f7ff fede 	bl	8000678 <MFRC_FIFOR>


	return(PCD_OK);
 80008bc:	23cc      	movs	r3, #204	; 0xcc
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3718      	adds	r7, #24
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}

080008c6 <MFRC_REQA>:
 *
 * @param response: Array to store response from PICC
 *
 * */

PCD_StatusTypeDef MFRC_REQA(uint8_t* response){
 80008c6:	b580      	push	{r7, lr}
 80008c8:	b086      	sub	sp, #24
 80008ca:	af02      	add	r7, sp, #8
 80008cc:	6078      	str	r0, [r7, #4]
	uint8_t REQ=0x26;
 80008ce:	2326      	movs	r3, #38	; 0x26
 80008d0:	73fb      	strb	r3, [r7, #15]
	ClearBitMask(COLLREG, 0x80);
 80008d2:	2180      	movs	r1, #128	; 0x80
 80008d4:	200e      	movs	r0, #14
 80008d6:	f7ff ff16 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(&REQ,1, response, 2, 7)!=PCD_OK){//REQA is a 7-bit command
 80008da:	f107 000f 	add.w	r0, r7, #15
 80008de:	2307      	movs	r3, #7
 80008e0:	9300      	str	r3, [sp, #0]
 80008e2:	2302      	movs	r3, #2
 80008e4:	687a      	ldr	r2, [r7, #4]
 80008e6:	2101      	movs	r1, #1
 80008e8:	f7ff ffa8 	bl	800083c <MFRC_TRANSCEIVE>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2bcc      	cmp	r3, #204	; 0xcc
 80008f0:	d001      	beq.n	80008f6 <MFRC_REQA+0x30>
		return(PCD_COMM_ERR);
 80008f2:	23aa      	movs	r3, #170	; 0xaa
 80008f4:	e000      	b.n	80008f8 <MFRC_REQA+0x32>
	}

	else{
		return(PCD_OK);
 80008f6:	23cc      	movs	r3, #204	; 0xcc
	}
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	3710      	adds	r7, #16
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}

08000900 <MFRC_WUPA>:
 * Function to issue the WUPA command to PICC (We use this to go from HALT to READY state check ISO standard)
 *
 * @param reponse: PICC reponse to WUPA (Expect 0x44, 0x00 for ULTRALIGHT
 * */

PCD_StatusTypeDef MFRC_WUPA(uint8_t* response){
 8000900:	b580      	push	{r7, lr}
 8000902:	b086      	sub	sp, #24
 8000904:	af02      	add	r7, sp, #8
 8000906:	6078      	str	r0, [r7, #4]
	uint8_t WUPA=0x52;
 8000908:	2352      	movs	r3, #82	; 0x52
 800090a:	73fb      	strb	r3, [r7, #15]
	ClearBitMask(COLLREG, 0x80);
 800090c:	2180      	movs	r1, #128	; 0x80
 800090e:	200e      	movs	r0, #14
 8000910:	f7ff fef9 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(&WUPA,1, response, 2, 7)!=PCD_OK){//WUPA is a 7-bit command
 8000914:	f107 000f 	add.w	r0, r7, #15
 8000918:	2307      	movs	r3, #7
 800091a:	9300      	str	r3, [sp, #0]
 800091c:	2302      	movs	r3, #2
 800091e:	687a      	ldr	r2, [r7, #4]
 8000920:	2101      	movs	r1, #1
 8000922:	f7ff ff8b 	bl	800083c <MFRC_TRANSCEIVE>
 8000926:	4603      	mov	r3, r0
 8000928:	2bcc      	cmp	r3, #204	; 0xcc
 800092a:	d001      	beq.n	8000930 <MFRC_WUPA+0x30>
		return(PCD_COMM_ERR);
 800092c:	23aa      	movs	r3, #170	; 0xaa
 800092e:	e000      	b.n	8000932 <MFRC_WUPA+0x32>
	}

	else{
		return(PCD_OK);
 8000930:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000932:	4618      	mov	r0, r3
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <MFRC_HALTA>:

/*
 * Function to issue HALTA command to PICC (Change from READY to HALT state) Send WUPA and select sequence to re-select PICC
 * */

PCD_StatusTypeDef MFRC_HALTA(void){
 800093a:	b580      	push	{r7, lr}
 800093c:	b086      	sub	sp, #24
 800093e:	af02      	add	r7, sp, #8
	uint8_t transaction[4]={ULTRA_HALTA,0x00};
 8000940:	2350      	movs	r3, #80	; 0x50
 8000942:	60fb      	str	r3, [r7, #12]
	uint8_t CRC_val[2];
	uint8_t ack;

	if(CALC_CRC(transaction, 2, CRC_val)!=PCD_OK){
 8000944:	f107 0208 	add.w	r2, r7, #8
 8000948:	f107 030c 	add.w	r3, r7, #12
 800094c:	2102      	movs	r1, #2
 800094e:	4618      	mov	r0, r3
 8000950:	f7ff ff02 	bl	8000758 <CALC_CRC>
 8000954:	4603      	mov	r3, r0
 8000956:	2bcc      	cmp	r3, #204	; 0xcc
 8000958:	d001      	beq.n	800095e <MFRC_HALTA+0x24>
		return(CRC_ERR);
 800095a:	23ee      	movs	r3, #238	; 0xee
 800095c:	e013      	b.n	8000986 <MFRC_HALTA+0x4c>
	}
	memcpy(transaction+2,CRC_val,2);
 800095e:	f107 030c 	add.w	r3, r7, #12
 8000962:	3302      	adds	r3, #2
 8000964:	893a      	ldrh	r2, [r7, #8]
 8000966:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 4, &ack, 1, 0)!=PCD_OK){
 8000968:	1dfa      	adds	r2, r7, #7
 800096a:	f107 000c 	add.w	r0, r7, #12
 800096e:	2300      	movs	r3, #0
 8000970:	9300      	str	r3, [sp, #0]
 8000972:	2301      	movs	r3, #1
 8000974:	2104      	movs	r1, #4
 8000976:	f7ff ff61 	bl	800083c <MFRC_TRANSCEIVE>
 800097a:	4603      	mov	r3, r0
 800097c:	2bcc      	cmp	r3, #204	; 0xcc
 800097e:	d001      	beq.n	8000984 <MFRC_HALTA+0x4a>
		return(PCD_COMM_ERR);
 8000980:	23aa      	movs	r3, #170	; 0xaa
 8000982:	e000      	b.n	8000986 <MFRC_HALTA+0x4c>
	}

	else{
		return(PCD_OK);
 8000984:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000986:	4618      	mov	r0, r3
 8000988:	3710      	adds	r7, #16
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <MFRC_ANTICOL1>:
 * Function to transceive anticollision cascade level 1 command (Second step after REQA to select PICC)
 *
 * @param response: Array to store PICC response to anticollision command
 * */

PCD_StatusTypeDef MFRC_ANTICOL1(uint8_t* reponse){
 800098e:	b580      	push	{r7, lr}
 8000990:	b086      	sub	sp, #24
 8000992:	af02      	add	r7, sp, #8
 8000994:	6078      	str	r0, [r7, #4]
	uint8_t transaction[]={0x93,0x20};
 8000996:	f242 0393 	movw	r3, #8339	; 0x2093
 800099a:	81bb      	strh	r3, [r7, #12]
	ClearBitMask(COLLREG, 0x80);
 800099c:	2180      	movs	r1, #128	; 0x80
 800099e:	200e      	movs	r0, #14
 80009a0:	f7ff feb1 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(transaction, 2, reponse, 5, 0)!=PCD_OK){
 80009a4:	f107 000c 	add.w	r0, r7, #12
 80009a8:	2300      	movs	r3, #0
 80009aa:	9300      	str	r3, [sp, #0]
 80009ac:	2305      	movs	r3, #5
 80009ae:	687a      	ldr	r2, [r7, #4]
 80009b0:	2102      	movs	r1, #2
 80009b2:	f7ff ff43 	bl	800083c <MFRC_TRANSCEIVE>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2bcc      	cmp	r3, #204	; 0xcc
 80009ba:	d001      	beq.n	80009c0 <MFRC_ANTICOL1+0x32>
		return(PCD_COMM_ERR);
 80009bc:	23aa      	movs	r3, #170	; 0xaa
 80009be:	e000      	b.n	80009c2 <MFRC_ANTICOL1+0x34>
	}
	else{
		return(PCD_OK);
 80009c0:	23cc      	movs	r3, #204	; 0xcc
	}
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	3710      	adds	r7, #16
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}

080009ca <MFRC_SEL1>:
 *
 * @param response: Array to store PICC response to command (Expect SAK of 0x04 and two bytes CRC)
 *
 * */

PCD_StatusTypeDef MFRC_SEL1(uint8_t* anticol,uint8_t* response){
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b088      	sub	sp, #32
 80009ce:	af02      	add	r7, sp, #8
 80009d0:	6078      	str	r0, [r7, #4]
 80009d2:	6039      	str	r1, [r7, #0]
	uint8_t transaction[9]={0x93,0x70};
 80009d4:	f247 0393 	movw	r3, #28819	; 0x7093
 80009d8:	60fb      	str	r3, [r7, #12]
 80009da:	f107 0310 	add.w	r3, r7, #16
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	711a      	strb	r2, [r3, #4]
	uint8_t CRC_val[2];

	memcpy(transaction+2,anticol,5);
 80009e4:	f107 030c 	add.w	r3, r7, #12
 80009e8:	3302      	adds	r3, #2
 80009ea:	2205      	movs	r2, #5
 80009ec:	6879      	ldr	r1, [r7, #4]
 80009ee:	4618      	mov	r0, r3
 80009f0:	f00d fe86 	bl	800e700 <memcpy>
	CALC_CRC(transaction, 7, CRC_val);
 80009f4:	f107 0208 	add.w	r2, r7, #8
 80009f8:	f107 030c 	add.w	r3, r7, #12
 80009fc:	2107      	movs	r1, #7
 80009fe:	4618      	mov	r0, r3
 8000a00:	f7ff feaa 	bl	8000758 <CALC_CRC>

	memcpy(transaction+7,CRC_val,2);
 8000a04:	f107 030c 	add.w	r3, r7, #12
 8000a08:	3307      	adds	r3, #7
 8000a0a:	893a      	ldrh	r2, [r7, #8]
 8000a0c:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 9, response, 3, 0)!=PCD_OK){
 8000a0e:	f107 000c 	add.w	r0, r7, #12
 8000a12:	2300      	movs	r3, #0
 8000a14:	9300      	str	r3, [sp, #0]
 8000a16:	2303      	movs	r3, #3
 8000a18:	683a      	ldr	r2, [r7, #0]
 8000a1a:	2109      	movs	r1, #9
 8000a1c:	f7ff ff0e 	bl	800083c <MFRC_TRANSCEIVE>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2bcc      	cmp	r3, #204	; 0xcc
 8000a24:	d001      	beq.n	8000a2a <MFRC_SEL1+0x60>
		return(PCD_COMM_ERR);
 8000a26:	23aa      	movs	r3, #170	; 0xaa
 8000a28:	e000      	b.n	8000a2c <MFRC_SEL1+0x62>
	}

	else{
		return(PCD_OK);
 8000a2a:	23cc      	movs	r3, #204	; 0xcc
	}

}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3718      	adds	r7, #24
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <MFRC_ANTICOL2>:
 * Function to transceive anticollision cascade level 2 command (Cascade level 1 commands must be performed first)
 *
 * @param response: Array to store PICC response to anticollision command
 * */

PCD_StatusTypeDef MFRC_ANTICOL2(uint8_t* reponse){
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b086      	sub	sp, #24
 8000a38:	af02      	add	r7, sp, #8
 8000a3a:	6078      	str	r0, [r7, #4]
	uint8_t transaction[]={0x95,0x20};
 8000a3c:	f242 0395 	movw	r3, #8341	; 0x2095
 8000a40:	81bb      	strh	r3, [r7, #12]
	ClearBitMask(COLLREG, 0x80);
 8000a42:	2180      	movs	r1, #128	; 0x80
 8000a44:	200e      	movs	r0, #14
 8000a46:	f7ff fe5e 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(transaction, 2, reponse, 5, 0)!=PCD_OK){
 8000a4a:	f107 000c 	add.w	r0, r7, #12
 8000a4e:	2300      	movs	r3, #0
 8000a50:	9300      	str	r3, [sp, #0]
 8000a52:	2305      	movs	r3, #5
 8000a54:	687a      	ldr	r2, [r7, #4]
 8000a56:	2102      	movs	r1, #2
 8000a58:	f7ff fef0 	bl	800083c <MFRC_TRANSCEIVE>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2bcc      	cmp	r3, #204	; 0xcc
 8000a60:	d001      	beq.n	8000a66 <MFRC_ANTICOL2+0x32>
		return(PCD_COMM_ERR);
 8000a62:	23aa      	movs	r3, #170	; 0xaa
 8000a64:	e000      	b.n	8000a68 <MFRC_ANTICOL2+0x34>
	}
	else{
		return(PCD_OK);
 8000a66:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3710      	adds	r7, #16
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <MFRC_SEL2>:
 *
 * @param response: Array to store PICC response to command (Expect SAK of 0x00 and two bytes CRC)
 *
 * */

PCD_StatusTypeDef MFRC_SEL2(uint8_t* anticol,uint8_t* response){
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b088      	sub	sp, #32
 8000a74:	af02      	add	r7, sp, #8
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	6039      	str	r1, [r7, #0]
	uint8_t transaction[9]={0x95,0x70};
 8000a7a:	f247 0395 	movw	r3, #28821	; 0x7095
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	f107 0310 	add.w	r3, r7, #16
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	711a      	strb	r2, [r3, #4]
	uint8_t CRC_val[2];

	memcpy(transaction+2,anticol,5);
 8000a8a:	f107 030c 	add.w	r3, r7, #12
 8000a8e:	3302      	adds	r3, #2
 8000a90:	2205      	movs	r2, #5
 8000a92:	6879      	ldr	r1, [r7, #4]
 8000a94:	4618      	mov	r0, r3
 8000a96:	f00d fe33 	bl	800e700 <memcpy>
	CALC_CRC(transaction, 7, CRC_val);
 8000a9a:	f107 0208 	add.w	r2, r7, #8
 8000a9e:	f107 030c 	add.w	r3, r7, #12
 8000aa2:	2107      	movs	r1, #7
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff fe57 	bl	8000758 <CALC_CRC>

	memcpy(transaction+7,CRC_val,2);
 8000aaa:	f107 030c 	add.w	r3, r7, #12
 8000aae:	3307      	adds	r3, #7
 8000ab0:	893a      	ldrh	r2, [r7, #8]
 8000ab2:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 9, response, 3, 0)!=PCD_OK){
 8000ab4:	f107 000c 	add.w	r0, r7, #12
 8000ab8:	2300      	movs	r3, #0
 8000aba:	9300      	str	r3, [sp, #0]
 8000abc:	2303      	movs	r3, #3
 8000abe:	683a      	ldr	r2, [r7, #0]
 8000ac0:	2109      	movs	r1, #9
 8000ac2:	f7ff febb 	bl	800083c <MFRC_TRANSCEIVE>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2bcc      	cmp	r3, #204	; 0xcc
 8000aca:	d001      	beq.n	8000ad0 <MFRC_SEL2+0x60>
		return(PCD_COMM_ERR);
 8000acc:	23aa      	movs	r3, #170	; 0xaa
 8000ace:	e000      	b.n	8000ad2 <MFRC_SEL2+0x62>
	}

	else{
		return(PCD_OK);
 8000ad0:	23cc      	movs	r3, #204	; 0xcc
	}

}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	3718      	adds	r7, #24
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}

08000ada <PICC_Select>:

/*
 * Function to select the MIFARE ULTRALIGHT PICC (Don't forget to call REQA on first power up or use PICC_CHECK below)
 * */

PCD_StatusTypeDef PICC_Select(void){
 8000ada:	b580      	push	{r7, lr}
 8000adc:	b086      	sub	sp, #24
 8000ade:	af00      	add	r7, sp, #0
	  uint8_t ANTICOL1[5];
	  uint8_t SELECT1[3];
	  uint8_t ANTICOL2[5];
	  uint8_t SELECT2[3];

	  MFRC_ANTICOL1(ANTICOL1);
 8000ae0:	f107 0310 	add.w	r3, r7, #16
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f7ff ff52 	bl	800098e <MFRC_ANTICOL1>
	  if(ANTICOL1[0]!=0x88){
 8000aea:	7c3b      	ldrb	r3, [r7, #16]
 8000aec:	2b88      	cmp	r3, #136	; 0x88
 8000aee:	d001      	beq.n	8000af4 <PICC_Select+0x1a>
		  return(PCD_COMM_ERR);
 8000af0:	23aa      	movs	r3, #170	; 0xaa
 8000af2:	e01e      	b.n	8000b32 <PICC_Select+0x58>
	  }
	  HAL_Delay(10);
 8000af4:	200a      	movs	r0, #10
 8000af6:	f001 fed3 	bl	80028a0 <HAL_Delay>
	  MFRC_SEL1(ANTICOL1, SELECT1);
 8000afa:	f107 020c 	add.w	r2, r7, #12
 8000afe:	f107 0310 	add.w	r3, r7, #16
 8000b02:	4611      	mov	r1, r2
 8000b04:	4618      	mov	r0, r3
 8000b06:	f7ff ff60 	bl	80009ca <MFRC_SEL1>
	  HAL_Delay(10);
 8000b0a:	200a      	movs	r0, #10
 8000b0c:	f001 fec8 	bl	80028a0 <HAL_Delay>
	  MFRC_ANTICOL2(ANTICOL2);
 8000b10:	1d3b      	adds	r3, r7, #4
 8000b12:	4618      	mov	r0, r3
 8000b14:	f7ff ff8e 	bl	8000a34 <MFRC_ANTICOL2>
	  HAL_Delay(10);
 8000b18:	200a      	movs	r0, #10
 8000b1a:	f001 fec1 	bl	80028a0 <HAL_Delay>
	  MFRC_SEL2(ANTICOL2, SELECT2);
 8000b1e:	463a      	mov	r2, r7
 8000b20:	1d3b      	adds	r3, r7, #4
 8000b22:	4611      	mov	r1, r2
 8000b24:	4618      	mov	r0, r3
 8000b26:	f7ff ffa3 	bl	8000a70 <MFRC_SEL2>
	  HAL_Delay(10);
 8000b2a:	200a      	movs	r0, #10
 8000b2c:	f001 feb8 	bl	80028a0 <HAL_Delay>
	  return(PCD_OK);
 8000b30:	23cc      	movs	r3, #204	; 0xcc
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	3718      	adds	r7, #24
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}

08000b3a <PICC_CHECK>:

/*
 * Function to check for PICC in field
 * */

PCD_StatusTypeDef PICC_CHECK(void){
 8000b3a:	b580      	push	{r7, lr}
 8000b3c:	b082      	sub	sp, #8
 8000b3e:	af00      	add	r7, sp, #0
	uint8_t ATQA[2];
	if(MFRC_REQA(ATQA)!=PCD_OK){
 8000b40:	1d3b      	adds	r3, r7, #4
 8000b42:	4618      	mov	r0, r3
 8000b44:	f7ff febf 	bl	80008c6 <MFRC_REQA>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2bcc      	cmp	r3, #204	; 0xcc
 8000b4c:	d001      	beq.n	8000b52 <PICC_CHECK+0x18>
		return(PCD_COMM_ERR);
 8000b4e:	23aa      	movs	r3, #170	; 0xaa
 8000b50:	e005      	b.n	8000b5e <PICC_CHECK+0x24>
	}

	else{
		if(ATQA[0]!=ULTRA_ATQA){
 8000b52:	793b      	ldrb	r3, [r7, #4]
 8000b54:	2b44      	cmp	r3, #68	; 0x44
 8000b56:	d001      	beq.n	8000b5c <PICC_CHECK+0x22>
			return(PCD_COMM_ERR);
 8000b58:	23aa      	movs	r3, #170	; 0xaa
 8000b5a:	e000      	b.n	8000b5e <PICC_CHECK+0x24>
		}
		else{
			return(PCD_OK);
 8000b5c:	23cc      	movs	r3, #204	; 0xcc
		}
	}
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}

08000b66 <UL_READ>:
 *
 * @param data: Array to store read data
 *
 * */

PCD_StatusTypeDef UL_READ(uint8_t addr,uint8_t* data){
 8000b66:	b580      	push	{r7, lr}
 8000b68:	b086      	sub	sp, #24
 8000b6a:	af02      	add	r7, sp, #8
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	6039      	str	r1, [r7, #0]
 8000b70:	71fb      	strb	r3, [r7, #7]

		uint8_t transaction[4]={ULTRA_READ,addr};
 8000b72:	2300      	movs	r3, #0
 8000b74:	60fb      	str	r3, [r7, #12]
 8000b76:	2330      	movs	r3, #48	; 0x30
 8000b78:	733b      	strb	r3, [r7, #12]
 8000b7a:	79fb      	ldrb	r3, [r7, #7]
 8000b7c:	737b      	strb	r3, [r7, #13]
		uint8_t CRC_val[2];

		CALC_CRC(transaction, 2, CRC_val);
 8000b7e:	f107 0208 	add.w	r2, r7, #8
 8000b82:	f107 030c 	add.w	r3, r7, #12
 8000b86:	2102      	movs	r1, #2
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f7ff fde5 	bl	8000758 <CALC_CRC>


		memcpy(transaction+2,CRC_val,2);
 8000b8e:	f107 030c 	add.w	r3, r7, #12
 8000b92:	3302      	adds	r3, #2
 8000b94:	893a      	ldrh	r2, [r7, #8]
 8000b96:	801a      	strh	r2, [r3, #0]

		if(MFRC_TRANSCEIVE(transaction, 4, data, 18, 0)!=PCD_OK){
 8000b98:	f107 000c 	add.w	r0, r7, #12
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	9300      	str	r3, [sp, #0]
 8000ba0:	2312      	movs	r3, #18
 8000ba2:	683a      	ldr	r2, [r7, #0]
 8000ba4:	2104      	movs	r1, #4
 8000ba6:	f7ff fe49 	bl	800083c <MFRC_TRANSCEIVE>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2bcc      	cmp	r3, #204	; 0xcc
 8000bae:	d001      	beq.n	8000bb4 <UL_READ+0x4e>
			return(PCD_COMM_ERR);
 8000bb0:	23aa      	movs	r3, #170	; 0xaa
 8000bb2:	e000      	b.n	8000bb6 <UL_READ+0x50>
		}

		else{
			return(PCD_OK);
 8000bb4:	23cc      	movs	r3, #204	; 0xcc
		}
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	3710      	adds	r7, #16
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <Print>:
	else{
		return(PCD_OK);
	}
}

void Print(char* mess){
 8000bbe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000bc2:	b085      	sub	sp, #20
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	466b      	mov	r3, sp
 8000bca:	461e      	mov	r6, r3
	char send[strlen(mess)];
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f7ff fb07 	bl	80001e0 <strlen>
 8000bd2:	4601      	mov	r1, r0
 8000bd4:	460b      	mov	r3, r1
 8000bd6:	3b01      	subs	r3, #1
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	2300      	movs	r3, #0
 8000bdc:	4688      	mov	r8, r1
 8000bde:	4699      	mov	r9, r3
 8000be0:	f04f 0200 	mov.w	r2, #0
 8000be4:	f04f 0300 	mov.w	r3, #0
 8000be8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000bec:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000bf0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	460c      	mov	r4, r1
 8000bf8:	461d      	mov	r5, r3
 8000bfa:	f04f 0200 	mov.w	r2, #0
 8000bfe:	f04f 0300 	mov.w	r3, #0
 8000c02:	00eb      	lsls	r3, r5, #3
 8000c04:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000c08:	00e2      	lsls	r2, r4, #3
 8000c0a:	1dcb      	adds	r3, r1, #7
 8000c0c:	08db      	lsrs	r3, r3, #3
 8000c0e:	00db      	lsls	r3, r3, #3
 8000c10:	ebad 0d03 	sub.w	sp, sp, r3
 8000c14:	466b      	mov	r3, sp
 8000c16:	3300      	adds	r3, #0
 8000c18:	60bb      	str	r3, [r7, #8]
	memcpy(send,mess,strlen(mess));
 8000c1a:	6878      	ldr	r0, [r7, #4]
 8000c1c:	f7ff fae0 	bl	80001e0 <strlen>
 8000c20:	4603      	mov	r3, r0
 8000c22:	461a      	mov	r2, r3
 8000c24:	6879      	ldr	r1, [r7, #4]
 8000c26:	68b8      	ldr	r0, [r7, #8]
 8000c28:	f00d fd6a 	bl	800e700 <memcpy>
	CDC_Transmit_FS((uint8_t*)send, strlen(mess));
 8000c2c:	6878      	ldr	r0, [r7, #4]
 8000c2e:	f7ff fad7 	bl	80001e0 <strlen>
 8000c32:	4603      	mov	r3, r0
 8000c34:	b29b      	uxth	r3, r3
 8000c36:	4619      	mov	r1, r3
 8000c38:	68b8      	ldr	r0, [r7, #8]
 8000c3a:	f00d f8d5 	bl	800dde8 <CDC_Transmit_FS>
	HAL_Delay(10);
 8000c3e:	200a      	movs	r0, #10
 8000c40:	f001 fe2e 	bl	80028a0 <HAL_Delay>
 8000c44:	46b5      	mov	sp, r6
}
 8000c46:	bf00      	nop
 8000c48:	3714      	adds	r7, #20
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000c50 <DumpINFO>:
 * Function to dump data to serial terminal
 *
 * @param data: Destination array for card data
 * */
uint8_t WUPA=0;
PCD_StatusTypeDef DumpINFO(uint8_t* data){
 8000c50:	b5b0      	push	{r4, r5, r7, lr}
 8000c52:	b094      	sub	sp, #80	; 0x50
 8000c54:	af02      	add	r7, sp, #8
 8000c56:	6078      	str	r0, [r7, #4]
	  uint8_t ATQA[2];
	  if(WUPA==1){
 8000c58:	4b63      	ldr	r3, [pc, #396]	; (8000de8 <DumpINFO+0x198>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d15d      	bne.n	8000d1c <DumpINFO+0xcc>
		 if(PICC_Select()!=PCD_OK){
 8000c60:	f7ff ff3b 	bl	8000ada <PICC_Select>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2bcc      	cmp	r3, #204	; 0xcc
 8000c68:	d007      	beq.n	8000c7a <DumpINFO+0x2a>
			 Print("ERROR No PICC Found\r\n");
 8000c6a:	4860      	ldr	r0, [pc, #384]	; (8000dec <DumpINFO+0x19c>)
 8000c6c:	f7ff ffa7 	bl	8000bbe <Print>
			 WUPA=0;
 8000c70:	4b5d      	ldr	r3, [pc, #372]	; (8000de8 <DumpINFO+0x198>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	701a      	strb	r2, [r3, #0]
			 return(PCD_COMM_ERR);
 8000c76:	23aa      	movs	r3, #170	; 0xaa
 8000c78:	e0b2      	b.n	8000de0 <DumpINFO+0x190>
		 }
		 else{
			 HAL_Delay(10);
 8000c7a:	200a      	movs	r0, #10
 8000c7c:	f001 fe10 	bl	80028a0 <HAL_Delay>
				Print("    BYTE\r\n");
 8000c80:	485b      	ldr	r0, [pc, #364]	; (8000df0 <DumpINFO+0x1a0>)
 8000c82:	f7ff ff9c 	bl	8000bbe <Print>
				Print("0 1 2 3\r\n");
 8000c86:	485b      	ldr	r0, [pc, #364]	; (8000df4 <DumpINFO+0x1a4>)
 8000c88:	f7ff ff99 	bl	8000bbe <Print>
				Print("        \r\n");
 8000c8c:	485a      	ldr	r0, [pc, #360]	; (8000df8 <DumpINFO+0x1a8>)
 8000c8e:	f7ff ff96 	bl	8000bbe <Print>
				for(int i=0;i<13;i+=4){
 8000c92:	2300      	movs	r3, #0
 8000c94:	647b      	str	r3, [r7, #68]	; 0x44
 8000c96:	e033      	b.n	8000d00 <DumpINFO+0xb0>
					UL_READ(i, data);
 8000c98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	6879      	ldr	r1, [r7, #4]
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f7ff ff61 	bl	8000b66 <UL_READ>
					for(int j=0;j<13;j+=4){
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	63bb      	str	r3, [r7, #56]	; 0x38
 8000ca8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000caa:	2b0c      	cmp	r3, #12
 8000cac:	dc25      	bgt.n	8000cfa <DumpINFO+0xaa>
						char mess[20];
						sprintf(mess,"%X, %X, %X, %X\r\n",data[j],data[j+1],data[j+2],data[j+3]);
 8000cae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000cb0:	687a      	ldr	r2, [r7, #4]
 8000cb2:	4413      	add	r3, r2
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	461c      	mov	r4, r3
 8000cb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000cba:	3301      	adds	r3, #1
 8000cbc:	687a      	ldr	r2, [r7, #4]
 8000cbe:	4413      	add	r3, r2
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	461d      	mov	r5, r3
 8000cc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000cc6:	3302      	adds	r3, #2
 8000cc8:	687a      	ldr	r2, [r7, #4]
 8000cca:	4413      	add	r3, r2
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	4619      	mov	r1, r3
 8000cd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000cd2:	3303      	adds	r3, #3
 8000cd4:	687a      	ldr	r2, [r7, #4]
 8000cd6:	4413      	add	r3, r2
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	f107 0020 	add.w	r0, r7, #32
 8000cde:	9301      	str	r3, [sp, #4]
 8000ce0:	9100      	str	r1, [sp, #0]
 8000ce2:	462b      	mov	r3, r5
 8000ce4:	4622      	mov	r2, r4
 8000ce6:	4945      	ldr	r1, [pc, #276]	; (8000dfc <DumpINFO+0x1ac>)
 8000ce8:	f00d fe10 	bl	800e90c <siprintf>
						Print(mess);
 8000cec:	f107 0320 	add.w	r3, r7, #32
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff ff64 	bl	8000bbe <Print>
						return(PCD_OK);
 8000cf6:	23cc      	movs	r3, #204	; 0xcc
 8000cf8:	e072      	b.n	8000de0 <DumpINFO+0x190>
				for(int i=0;i<13;i+=4){
 8000cfa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000cfc:	3304      	adds	r3, #4
 8000cfe:	647b      	str	r3, [r7, #68]	; 0x44
 8000d00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000d02:	2b0c      	cmp	r3, #12
 8000d04:	ddc8      	ble.n	8000c98 <DumpINFO+0x48>
					}
				}

			 MFRC_HALTA();
 8000d06:	f7ff fe18 	bl	800093a <MFRC_HALTA>
			 MFRC_WUPA(ATQA);
 8000d0a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f7ff fdf6 	bl	8000900 <MFRC_WUPA>
			 WUPA=1;
 8000d14:	4b34      	ldr	r3, [pc, #208]	; (8000de8 <DumpINFO+0x198>)
 8000d16:	2201      	movs	r2, #1
 8000d18:	701a      	strb	r2, [r3, #0]
 8000d1a:	e061      	b.n	8000de0 <DumpINFO+0x190>
		 }

	  }
	  else{
		  if(PICC_CHECK()!=PCD_OK){
 8000d1c:	f7ff ff0d 	bl	8000b3a <PICC_CHECK>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2bcc      	cmp	r3, #204	; 0xcc
 8000d24:	d007      	beq.n	8000d36 <DumpINFO+0xe6>
		  		  Print("ERROR No PICC Found\r\n");
 8000d26:	4831      	ldr	r0, [pc, #196]	; (8000dec <DumpINFO+0x19c>)
 8000d28:	f7ff ff49 	bl	8000bbe <Print>
		  		  WUPA=0;
 8000d2c:	4b2e      	ldr	r3, [pc, #184]	; (8000de8 <DumpINFO+0x198>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	701a      	strb	r2, [r3, #0]
		  		return(PCD_COMM_ERR);
 8000d32:	23aa      	movs	r3, #170	; 0xaa
 8000d34:	e054      	b.n	8000de0 <DumpINFO+0x190>
		  }

		  else{
			  HAL_Delay(10);
 8000d36:	200a      	movs	r0, #10
 8000d38:	f001 fdb2 	bl	80028a0 <HAL_Delay>
			  PICC_Select();
 8000d3c:	f7ff fecd 	bl	8000ada <PICC_Select>
			  HAL_Delay(10);
 8000d40:	200a      	movs	r0, #10
 8000d42:	f001 fdad 	bl	80028a0 <HAL_Delay>
				Print("    BYTE\r\n");
 8000d46:	482a      	ldr	r0, [pc, #168]	; (8000df0 <DumpINFO+0x1a0>)
 8000d48:	f7ff ff39 	bl	8000bbe <Print>
				Print("0 1 2 3\r\n");
 8000d4c:	4829      	ldr	r0, [pc, #164]	; (8000df4 <DumpINFO+0x1a4>)
 8000d4e:	f7ff ff36 	bl	8000bbe <Print>
				Print("        \r\n");
 8000d52:	4829      	ldr	r0, [pc, #164]	; (8000df8 <DumpINFO+0x1a8>)
 8000d54:	f7ff ff33 	bl	8000bbe <Print>
				for(int i=0;i<13;i+=4){
 8000d58:	2300      	movs	r3, #0
 8000d5a:	643b      	str	r3, [r7, #64]	; 0x40
 8000d5c:	e033      	b.n	8000dc6 <DumpINFO+0x176>
					UL_READ(i, data);
 8000d5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	6879      	ldr	r1, [r7, #4]
 8000d64:	4618      	mov	r0, r3
 8000d66:	f7ff fefe 	bl	8000b66 <UL_READ>
					for(int j=0;j<13;j+=4){
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000d6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d70:	2b0c      	cmp	r3, #12
 8000d72:	dc25      	bgt.n	8000dc0 <DumpINFO+0x170>
						char mess[20];
						sprintf(mess,"%X, %X, %X, %X\r\n",data[j],data[j+1],data[j+2],data[j+3]);
 8000d74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	4413      	add	r3, r2
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	461c      	mov	r4, r3
 8000d7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d80:	3301      	adds	r3, #1
 8000d82:	687a      	ldr	r2, [r7, #4]
 8000d84:	4413      	add	r3, r2
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	461d      	mov	r5, r3
 8000d8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d8c:	3302      	adds	r3, #2
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	4413      	add	r3, r2
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	4619      	mov	r1, r3
 8000d96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d98:	3303      	adds	r3, #3
 8000d9a:	687a      	ldr	r2, [r7, #4]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	f107 000c 	add.w	r0, r7, #12
 8000da4:	9301      	str	r3, [sp, #4]
 8000da6:	9100      	str	r1, [sp, #0]
 8000da8:	462b      	mov	r3, r5
 8000daa:	4622      	mov	r2, r4
 8000dac:	4913      	ldr	r1, [pc, #76]	; (8000dfc <DumpINFO+0x1ac>)
 8000dae:	f00d fdad 	bl	800e90c <siprintf>
						Print(mess);
 8000db2:	f107 030c 	add.w	r3, r7, #12
 8000db6:	4618      	mov	r0, r3
 8000db8:	f7ff ff01 	bl	8000bbe <Print>
						return(PCD_OK);
 8000dbc:	23cc      	movs	r3, #204	; 0xcc
 8000dbe:	e00f      	b.n	8000de0 <DumpINFO+0x190>
				for(int i=0;i<13;i+=4){
 8000dc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000dc2:	3304      	adds	r3, #4
 8000dc4:	643b      	str	r3, [r7, #64]	; 0x40
 8000dc6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000dc8:	2b0c      	cmp	r3, #12
 8000dca:	ddc8      	ble.n	8000d5e <DumpINFO+0x10e>
					}
				}

			  MFRC_HALTA();
 8000dcc:	f7ff fdb5 	bl	800093a <MFRC_HALTA>
			  MFRC_WUPA(ATQA);
 8000dd0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f7ff fd93 	bl	8000900 <MFRC_WUPA>
			  WUPA=1;
 8000dda:	4b03      	ldr	r3, [pc, #12]	; (8000de8 <DumpINFO+0x198>)
 8000ddc:	2201      	movs	r2, #1
 8000dde:	701a      	strb	r2, [r3, #0]
	  }




}
 8000de0:	4618      	mov	r0, r3
 8000de2:	3748      	adds	r7, #72	; 0x48
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bdb0      	pop	{r4, r5, r7, pc}
 8000de8:	20000668 	.word	0x20000668
 8000dec:	0800f02c 	.word	0x0800f02c
 8000df0:	0800f044 	.word	0x0800f044
 8000df4:	0800f050 	.word	0x0800f050
 8000df8:	0800f05c 	.word	0x0800f05c
 8000dfc:	0800f068 	.word	0x0800f068

08000e00 <OLED_Clear>:
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
}
/*Function to clear OLED (write all zero to display memory)
 *
 * */
void OLED_Clear(void){
 8000e00:	b580      	push	{r7, lr}
 8000e02:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
 8000e06:	af00      	add	r7, sp, #0
	uint8_t zeros[1024];
	memset(zeros,0x00,1024);
 8000e08:	463b      	mov	r3, r7
 8000e0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e0e:	2100      	movs	r1, #0
 8000e10:	4618      	mov	r0, r3
 8000e12:	f00d fc83 	bl	800e71c <memset>
	OLED_FLUSH(zeros);
 8000e16:	463b      	mov	r3, r7
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f000 f87b 	bl	8000f14 <OLED_FLUSH>

}
 8000e1e:	bf00      	nop
 8000e20:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <OLED_cmd>:

/*Function to send single byte command to display (ENSURE DC is low)
 *
 * @param data: Command to send to display
 * */
HAL_StatusTypeDef OLED_cmd(uint8_t data){
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	71fb      	strb	r3, [r7, #7]
	uint8_t value=data;
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 0);
 8000e36:	2200      	movs	r2, #0
 8000e38:	2110      	movs	r1, #16
 8000e3a:	4815      	ldr	r0, [pc, #84]	; (8000e90 <OLED_cmd+0x68>)
 8000e3c:	f001 ffd2 	bl	8002de4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000e40:	2200      	movs	r2, #0
 8000e42:	2102      	movs	r1, #2
 8000e44:	4813      	ldr	r0, [pc, #76]	; (8000e94 <OLED_cmd+0x6c>)
 8000e46:	f001 ffcd 	bl	8002de4 <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi1, &value, 1, HAL_MAX_DELAY)!=HAL_OK){
 8000e4a:	f107 010f 	add.w	r1, r7, #15
 8000e4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e52:	2201      	movs	r2, #1
 8000e54:	4810      	ldr	r0, [pc, #64]	; (8000e98 <OLED_cmd+0x70>)
 8000e56:	f004 ff58 	bl	8005d0a <HAL_SPI_Transmit>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d009      	beq.n	8000e74 <OLED_cmd+0x4c>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000e60:	2201      	movs	r2, #1
 8000e62:	2110      	movs	r1, #16
 8000e64:	480a      	ldr	r0, [pc, #40]	; (8000e90 <OLED_cmd+0x68>)
 8000e66:	f001 ffbd 	bl	8002de4 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	f001 fd18 	bl	80028a0 <HAL_Delay>
		return(HAL_ERROR);
 8000e70:	2301      	movs	r3, #1
 8000e72:	e008      	b.n	8000e86 <OLED_cmd+0x5e>
	}
	else{
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000e74:	2201      	movs	r2, #1
 8000e76:	2110      	movs	r1, #16
 8000e78:	4805      	ldr	r0, [pc, #20]	; (8000e90 <OLED_cmd+0x68>)
 8000e7a:	f001 ffb3 	bl	8002de4 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8000e7e:	2001      	movs	r0, #1
 8000e80:	f001 fd0e 	bl	80028a0 <HAL_Delay>
		return(HAL_OK);
 8000e84:	2300      	movs	r3, #0
	}

}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3710      	adds	r7, #16
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	40020000 	.word	0x40020000
 8000e94:	40020400 	.word	0x40020400
 8000e98:	200006c0 	.word	0x200006c0

08000e9c <OLED_data>:
 *
 * @param data: Pointer to array of data to send
 *
 * @param size: Size of array (maximum is 1024)
 * */
HAL_StatusTypeDef OLED_data(uint8_t* data,uint8_t size){
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 0);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	2110      	movs	r1, #16
 8000eac:	4816      	ldr	r0, [pc, #88]	; (8000f08 <OLED_data+0x6c>)
 8000eae:	f001 ff99 	bl	8002de4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 1);
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	2102      	movs	r1, #2
 8000eb6:	4815      	ldr	r0, [pc, #84]	; (8000f0c <OLED_data+0x70>)
 8000eb8:	f001 ff94 	bl	8002de4 <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi1, data, size, HAL_MAX_DELAY)!=HAL_OK){
 8000ebc:	78fb      	ldrb	r3, [r7, #3]
 8000ebe:	b29a      	uxth	r2, r3
 8000ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec4:	6879      	ldr	r1, [r7, #4]
 8000ec6:	4812      	ldr	r0, [pc, #72]	; (8000f10 <OLED_data+0x74>)
 8000ec8:	f004 ff1f 	bl	8005d0a <HAL_SPI_Transmit>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d00b      	beq.n	8000eea <OLED_data+0x4e>
		HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2102      	movs	r1, #2
 8000ed6:	480d      	ldr	r0, [pc, #52]	; (8000f0c <OLED_data+0x70>)
 8000ed8:	f001 ff84 	bl	8002de4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000edc:	2201      	movs	r2, #1
 8000ede:	2110      	movs	r1, #16
 8000ee0:	4809      	ldr	r0, [pc, #36]	; (8000f08 <OLED_data+0x6c>)
 8000ee2:	f001 ff7f 	bl	8002de4 <HAL_GPIO_WritePin>
		return(HAL_ERROR);
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	e00a      	b.n	8000f00 <OLED_data+0x64>
	}
	else{
		HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000eea:	2200      	movs	r2, #0
 8000eec:	2102      	movs	r1, #2
 8000eee:	4807      	ldr	r0, [pc, #28]	; (8000f0c <OLED_data+0x70>)
 8000ef0:	f001 ff78 	bl	8002de4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	2110      	movs	r1, #16
 8000ef8:	4803      	ldr	r0, [pc, #12]	; (8000f08 <OLED_data+0x6c>)
 8000efa:	f001 ff73 	bl	8002de4 <HAL_GPIO_WritePin>
		return(HAL_OK);
 8000efe:	2300      	movs	r3, #0
	}



}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3708      	adds	r7, #8
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	40020000 	.word	0x40020000
 8000f0c:	40020400 	.word	0x40020400
 8000f10:	200006c0 	.word	0x200006c0

08000f14 <OLED_FLUSH>:

/*Function to send a whole page of display data (1024 bytes)
 *
 * @param mem: Pointer to array of data
 * */
void OLED_FLUSH(uint8_t* mem){
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	for(int page=0;page<8;page++){
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	e023      	b.n	8000f6a <OLED_FLUSH+0x56>
		OLED_cmd(PAGE_ADDR+page);
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	3b50      	subs	r3, #80	; 0x50
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff ff7c 	bl	8000e28 <OLED_cmd>
		OLED_cmd(LOWER_COL);
 8000f30:	2002      	movs	r0, #2
 8000f32:	f7ff ff79 	bl	8000e28 <OLED_cmd>
		OLED_cmd(UPPER_COL);
 8000f36:	2010      	movs	r0, #16
 8000f38:	f7ff ff76 	bl	8000e28 <OLED_cmd>
		for(int i=0;i<128;i++){
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	60bb      	str	r3, [r7, #8]
 8000f40:	e00d      	b.n	8000f5e <OLED_FLUSH+0x4a>
			OLED_data(&mem[(page*128)+i],1);
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	01da      	lsls	r2, r3, #7
 8000f46:	68bb      	ldr	r3, [r7, #8]
 8000f48:	4413      	add	r3, r2
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	4413      	add	r3, r2
 8000f50:	2101      	movs	r1, #1
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff ffa2 	bl	8000e9c <OLED_data>
		for(int i=0;i<128;i++){
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	60bb      	str	r3, [r7, #8]
 8000f5e:	68bb      	ldr	r3, [r7, #8]
 8000f60:	2b7f      	cmp	r3, #127	; 0x7f
 8000f62:	ddee      	ble.n	8000f42 <OLED_FLUSH+0x2e>
	for(int page=0;page<8;page++){
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	3301      	adds	r3, #1
 8000f68:	60fb      	str	r3, [r7, #12]
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	2b07      	cmp	r3, #7
 8000f6e:	ddd8      	ble.n	8000f22 <OLED_FLUSH+0xe>
		}


	}
}
 8000f70:	bf00      	nop
 8000f72:	bf00      	nop
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
	...

08000f7c <OLED_INIT>:

/*Function to initialise OLED display
 *
 * */

HAL_StatusTypeDef OLED_INIT(void){
 8000f7c:	b5b0      	push	{r4, r5, r7, lr}
 8000f7e:	b088      	sub	sp, #32
 8000f80:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000f82:	2201      	movs	r2, #1
 8000f84:	2110      	movs	r1, #16
 8000f86:	482f      	ldr	r0, [pc, #188]	; (8001044 <OLED_INIT+0xc8>)
 8000f88:	f001 ff2c 	bl	8002de4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 1);
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	2108      	movs	r1, #8
 8000f90:	482c      	ldr	r0, [pc, #176]	; (8001044 <OLED_INIT+0xc8>)
 8000f92:	f001 ff27 	bl	8002de4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000f96:	2200      	movs	r2, #0
 8000f98:	2102      	movs	r1, #2
 8000f9a:	482b      	ldr	r0, [pc, #172]	; (8001048 <OLED_INIT+0xcc>)
 8000f9c:	f001 ff22 	bl	8002de4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000fa0:	2064      	movs	r0, #100	; 0x64
 8000fa2:	f001 fc7d 	bl	80028a0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 0);
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	2108      	movs	r1, #8
 8000faa:	4826      	ldr	r0, [pc, #152]	; (8001044 <OLED_INIT+0xc8>)
 8000fac:	f001 ff1a 	bl	8002de4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000fb0:	2064      	movs	r0, #100	; 0x64
 8000fb2:	f001 fc75 	bl	80028a0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 1);
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	2108      	movs	r1, #8
 8000fba:	4822      	ldr	r0, [pc, #136]	; (8001044 <OLED_INIT+0xc8>)
 8000fbc:	f001 ff12 	bl	8002de4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000fc0:	2064      	movs	r0, #100	; 0x64
 8000fc2:	f001 fc6d 	bl	80028a0 <HAL_Delay>
	uint8_t config_data[25]={DISP_OFF , LOWER_COL , UPPER_COL , LINE_STRT , PAGE_ADDR , CNTRST_SET , CNTRST , SEG_MAP ,
 8000fc6:	4b21      	ldr	r3, [pc, #132]	; (800104c <OLED_INIT+0xd0>)
 8000fc8:	463c      	mov	r4, r7
 8000fca:	461d      	mov	r5, r3
 8000fcc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fd0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000fd4:	c403      	stmia	r4!, {r0, r1}
 8000fd6:	7022      	strb	r2, [r4, #0]
							DISP_NORM , MUX_SET , MUX , DCDC_SET , DCDC , CHRG_PMP , SCAN_DIR , DISP_OFFSET_SET ,
							DISP_OFFSET , OSC_SET , OSC , PRE_CHRG_SET , PRE_CHRG , COM_SET , COM , VCOM_SET, VCOM};


	for(int i=0;i<25;i++){
 8000fd8:	2300      	movs	r3, #0
 8000fda:	61fb      	str	r3, [r7, #28]
 8000fdc:	e00c      	b.n	8000ff8 <OLED_INIT+0x7c>
		OLED_cmd(config_data[i]);
 8000fde:	463a      	mov	r2, r7
 8000fe0:	69fb      	ldr	r3, [r7, #28]
 8000fe2:	4413      	add	r3, r2
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff ff1e 	bl	8000e28 <OLED_cmd>
		HAL_Delay(1);
 8000fec:	2001      	movs	r0, #1
 8000fee:	f001 fc57 	bl	80028a0 <HAL_Delay>
	for(int i=0;i<25;i++){
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	61fb      	str	r3, [r7, #28]
 8000ff8:	69fb      	ldr	r3, [r7, #28]
 8000ffa:	2b18      	cmp	r3, #24
 8000ffc:	ddef      	ble.n	8000fde <OLED_INIT+0x62>
	}

	OLED_cmd(DISP_INV);
 8000ffe:	20a7      	movs	r0, #167	; 0xa7
 8001000:	f7ff ff12 	bl	8000e28 <OLED_cmd>
	OLED_FLUSH(HVE);
 8001004:	4812      	ldr	r0, [pc, #72]	; (8001050 <OLED_INIT+0xd4>)
 8001006:	f7ff ff85 	bl	8000f14 <OLED_FLUSH>
	OLED_cmd(DISP_ON);
 800100a:	20af      	movs	r0, #175	; 0xaf
 800100c:	f7ff ff0c 	bl	8000e28 <OLED_cmd>
	HAL_Delay(1000);
 8001010:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001014:	f001 fc44 	bl	80028a0 <HAL_Delay>
	OLED_cmd(DISP_OFF);
 8001018:	20ae      	movs	r0, #174	; 0xae
 800101a:	f7ff ff05 	bl	8000e28 <OLED_cmd>
	HAL_Delay(10);
 800101e:	200a      	movs	r0, #10
 8001020:	f001 fc3e 	bl	80028a0 <HAL_Delay>
	OLED_cmd(DISP_NORM);
 8001024:	20a6      	movs	r0, #166	; 0xa6
 8001026:	f7ff feff 	bl	8000e28 <OLED_cmd>
	HAL_Delay(10);
 800102a:	200a      	movs	r0, #10
 800102c:	f001 fc38 	bl	80028a0 <HAL_Delay>
	OLED_cmd(DISP_ON);
 8001030:	20af      	movs	r0, #175	; 0xaf
 8001032:	f7ff fef9 	bl	8000e28 <OLED_cmd>
	OLED_Clear();
 8001036:	f7ff fee3 	bl	8000e00 <OLED_Clear>
	return HAL_OK;
 800103a:	2300      	movs	r3, #0

}
 800103c:	4618      	mov	r0, r3
 800103e:	3720      	adds	r7, #32
 8001040:	46bd      	mov	sp, r7
 8001042:	bdb0      	pop	{r4, r5, r7, pc}
 8001044:	40020000 	.word	0x40020000
 8001048:	40020400 	.word	0x40020400
 800104c:	0800f07c 	.word	0x0800f07c
 8001050:	20000000 	.word	0x20000000

08001054 <OLED_InvChar>:
 *
 * @param character: Character to invert (Must be an ASCII character)
 *
 * @param result: Pointer to array to store the 5 inverted bytes that make up the character
 * */
void OLED_InvChar(char character,uint8_t* result){
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	6039      	str	r1, [r7, #0]
 800105e:	71fb      	strb	r3, [r7, #7]
	uint8_t* temp=malloc(5);
 8001060:	2005      	movs	r0, #5
 8001062:	f00d fb3d 	bl	800e6e0 <malloc>
 8001066:	4603      	mov	r3, r0
 8001068:	60bb      	str	r3, [r7, #8]

	for(int i=0;i<6;i++){
 800106a:	2300      	movs	r3, #0
 800106c:	60fb      	str	r3, [r7, #12]
 800106e:	e013      	b.n	8001098 <OLED_InvChar+0x44>
			temp[i]=~(ASCII[(uint8_t)character-0x20][i]);
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	f1a3 0220 	sub.w	r2, r3, #32
 8001076:	4910      	ldr	r1, [pc, #64]	; (80010b8 <OLED_InvChar+0x64>)
 8001078:	4613      	mov	r3, r2
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	4413      	add	r3, r2
 800107e:	18ca      	adds	r2, r1, r3
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	4413      	add	r3, r2
 8001084:	781a      	ldrb	r2, [r3, #0]
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	68b9      	ldr	r1, [r7, #8]
 800108a:	440b      	add	r3, r1
 800108c:	43d2      	mvns	r2, r2
 800108e:	b2d2      	uxtb	r2, r2
 8001090:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<6;i++){
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	3301      	adds	r3, #1
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	2b05      	cmp	r3, #5
 800109c:	dde8      	ble.n	8001070 <OLED_InvChar+0x1c>
	}
	memcpy(result,temp,5);
 800109e:	2205      	movs	r2, #5
 80010a0:	68b9      	ldr	r1, [r7, #8]
 80010a2:	6838      	ldr	r0, [r7, #0]
 80010a4:	f00d fb2c 	bl	800e700 <memcpy>
	free(temp);
 80010a8:	68b8      	ldr	r0, [r7, #8]
 80010aa:	f00d fb21 	bl	800e6f0 <free>
}
 80010ae:	bf00      	nop
 80010b0:	3710      	adds	r7, #16
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	0800f280 	.word	0x0800f280

080010bc <OLED_drawChar>:
 * @param character: Character to draw
 *
 * @param invert: Option to invert the character (Use INVERT to invert defined in OLED.h)
 * */

void OLED_drawChar(uint8_t page,uint8_t col, char character, uint8_t invert){
 80010bc:	b590      	push	{r4, r7, lr}
 80010be:	b085      	sub	sp, #20
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4604      	mov	r4, r0
 80010c4:	4608      	mov	r0, r1
 80010c6:	4611      	mov	r1, r2
 80010c8:	461a      	mov	r2, r3
 80010ca:	4623      	mov	r3, r4
 80010cc:	71fb      	strb	r3, [r7, #7]
 80010ce:	4603      	mov	r3, r0
 80010d0:	71bb      	strb	r3, [r7, #6]
 80010d2:	460b      	mov	r3, r1
 80010d4:	717b      	strb	r3, [r7, #5]
 80010d6:	4613      	mov	r3, r2
 80010d8:	713b      	strb	r3, [r7, #4]
	OLED_cmd(PAGE_ADDR+page);
 80010da:	79fb      	ldrb	r3, [r7, #7]
 80010dc:	3b50      	subs	r3, #80	; 0x50
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff fea1 	bl	8000e28 <OLED_cmd>
	OLED_cmd(col&0x0F);
 80010e6:	79bb      	ldrb	r3, [r7, #6]
 80010e8:	f003 030f 	and.w	r3, r3, #15
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff fe9a 	bl	8000e28 <OLED_cmd>
	OLED_cmd(0x10|(col>>4));
 80010f4:	79bb      	ldrb	r3, [r7, #6]
 80010f6:	091b      	lsrs	r3, r3, #4
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	f043 0310 	orr.w	r3, r3, #16
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff fe91 	bl	8000e28 <OLED_cmd>
	uint8_t* data=malloc(6);
 8001106:	2006      	movs	r0, #6
 8001108:	f00d faea 	bl	800e6e0 <malloc>
 800110c:	4603      	mov	r3, r0
 800110e:	60fb      	str	r3, [r7, #12]
	if(invert==NORMAL){
 8001110:	793b      	ldrb	r3, [r7, #4]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d10d      	bne.n	8001132 <OLED_drawChar+0x76>
		memcpy(data,ASCII[(uint8_t)character-0x20],5);
 8001116:	797b      	ldrb	r3, [r7, #5]
 8001118:	f1a3 0220 	sub.w	r2, r3, #32
 800111c:	4613      	mov	r3, r2
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	4413      	add	r3, r2
 8001122:	4a0e      	ldr	r2, [pc, #56]	; (800115c <OLED_drawChar+0xa0>)
 8001124:	4413      	add	r3, r2
 8001126:	2205      	movs	r2, #5
 8001128:	4619      	mov	r1, r3
 800112a:	68f8      	ldr	r0, [r7, #12]
 800112c:	f00d fae8 	bl	800e700 <memcpy>
 8001130:	e004      	b.n	800113c <OLED_drawChar+0x80>
	}
	else{
		OLED_InvChar(character,data);
 8001132:	797b      	ldrb	r3, [r7, #5]
 8001134:	68f9      	ldr	r1, [r7, #12]
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff ff8c 	bl	8001054 <OLED_InvChar>
	}

	*(data+5)=0x00;
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	3305      	adds	r3, #5
 8001140:	2200      	movs	r2, #0
 8001142:	701a      	strb	r2, [r3, #0]
	OLED_data(data, 6);
 8001144:	2106      	movs	r1, #6
 8001146:	68f8      	ldr	r0, [r7, #12]
 8001148:	f7ff fea8 	bl	8000e9c <OLED_data>
	free(data);
 800114c:	68f8      	ldr	r0, [r7, #12]
 800114e:	f00d facf 	bl	800e6f0 <free>
	}
 8001152:	bf00      	nop
 8001154:	3714      	adds	r7, #20
 8001156:	46bd      	mov	sp, r7
 8001158:	bd90      	pop	{r4, r7, pc}
 800115a:	bf00      	nop
 800115c:	0800f280 	.word	0x0800f280

08001160 <OLED_Printlin>:
 * @param string: String to print (MUST BE LESS THAN 21)
 *
 * @param invert: Option to invert the entire string
 * */

void OLED_Printlin(uint8_t page,uint8_t col,char* string,uint8_t invert){
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	603a      	str	r2, [r7, #0]
 8001168:	461a      	mov	r2, r3
 800116a:	4603      	mov	r3, r0
 800116c:	71fb      	strb	r3, [r7, #7]
 800116e:	460b      	mov	r3, r1
 8001170:	71bb      	strb	r3, [r7, #6]
 8001172:	4613      	mov	r3, r2
 8001174:	717b      	strb	r3, [r7, #5]
	for(int i=0;i<strlen(string);i++){
 8001176:	2300      	movs	r3, #0
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	e014      	b.n	80011a6 <OLED_Printlin+0x46>

			OLED_drawChar(page, col+(i*6), string[i],invert);
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	b2db      	uxtb	r3, r3
 8001180:	461a      	mov	r2, r3
 8001182:	0052      	lsls	r2, r2, #1
 8001184:	4413      	add	r3, r2
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	b2da      	uxtb	r2, r3
 800118a:	79bb      	ldrb	r3, [r7, #6]
 800118c:	4413      	add	r3, r2
 800118e:	b2d9      	uxtb	r1, r3
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	683a      	ldr	r2, [r7, #0]
 8001194:	4413      	add	r3, r2
 8001196:	781a      	ldrb	r2, [r3, #0]
 8001198:	797b      	ldrb	r3, [r7, #5]
 800119a:	79f8      	ldrb	r0, [r7, #7]
 800119c:	f7ff ff8e 	bl	80010bc <OLED_drawChar>
	for(int i=0;i<strlen(string);i++){
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	3301      	adds	r3, #1
 80011a4:	60fb      	str	r3, [r7, #12]
 80011a6:	6838      	ldr	r0, [r7, #0]
 80011a8:	f7ff f81a 	bl	80001e0 <strlen>
 80011ac:	4602      	mov	r2, r0
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	429a      	cmp	r2, r3
 80011b2:	d8e3      	bhi.n	800117c <OLED_Printlin+0x1c>


	}
}
 80011b4:	bf00      	nop
 80011b6:	bf00      	nop
 80011b8:	3710      	adds	r7, #16
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}

080011be <OLED_PrintCent>:
 * @param string: String to print
 *
 * @param invert: Option to invert text
 * */

void OLED_PrintCent(uint8_t page, char* string, uint8_t invert){
 80011be:	b580      	push	{r7, lr}
 80011c0:	b084      	sub	sp, #16
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	4603      	mov	r3, r0
 80011c6:	6039      	str	r1, [r7, #0]
 80011c8:	71fb      	strb	r3, [r7, #7]
 80011ca:	4613      	mov	r3, r2
 80011cc:	71bb      	strb	r3, [r7, #6]
	int len=strlen(string);
 80011ce:	6838      	ldr	r0, [r7, #0]
 80011d0:	f7ff f806 	bl	80001e0 <strlen>
 80011d4:	4603      	mov	r3, r0
 80011d6:	60fb      	str	r3, [r7, #12]

	int start_col=(MID_COL)-((len/2)*6);
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	0fda      	lsrs	r2, r3, #31
 80011dc:	4413      	add	r3, r2
 80011de:	105b      	asrs	r3, r3, #1
 80011e0:	425b      	negs	r3, r3
 80011e2:	461a      	mov	r2, r3
 80011e4:	4613      	mov	r3, r2
 80011e6:	005b      	lsls	r3, r3, #1
 80011e8:	4413      	add	r3, r2
 80011ea:	005b      	lsls	r3, r3, #1
 80011ec:	3340      	adds	r3, #64	; 0x40
 80011ee:	60bb      	str	r3, [r7, #8]

	OLED_Printlin(page, start_col, string, invert);
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	b2d9      	uxtb	r1, r3
 80011f4:	79bb      	ldrb	r3, [r7, #6]
 80011f6:	79f8      	ldrb	r0, [r7, #7]
 80011f8:	683a      	ldr	r2, [r7, #0]
 80011fa:	f7ff ffb1 	bl	8001160 <OLED_Printlin>
}
 80011fe:	bf00      	nop
 8001200:	3710      	adds	r7, #16
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}

08001206 <OLED_Print>:
/*General purpose print function with wrap around ability. (Can take string of abitrary size and fit onto display)
 *
 * @param string: String to print (This can be longer than the max 21 character per line this function will chop it up)
 * */

void OLED_Print(char* string){
 8001206:	b580      	push	{r7, lr}
 8001208:	b094      	sub	sp, #80	; 0x50
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
	char fill = ' ';
 800120e:	2320      	movs	r3, #32
 8001210:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	int i=0;
 8001214:	2300      	movs	r3, #0
 8001216:	64fb      	str	r3, [r7, #76]	; 0x4c
	int last_ind=0;
 8001218:	2300      	movs	r3, #0
 800121a:	64bb      	str	r3, [r7, #72]	; 0x48
	int line=0;
 800121c:	2300      	movs	r3, #0
 800121e:	647b      	str	r3, [r7, #68]	; 0x44
	int linend=0;
 8001220:	2300      	movs	r3, #0
 8001222:	63bb      	str	r3, [r7, #56]	; 0x38
	    while(1){

	        char thisline[22];
	        char whitespaces[20];

	        for(int charac=0;charac<22;charac++){
 8001224:	2300      	movs	r3, #0
 8001226:	643b      	str	r3, [r7, #64]	; 0x40
 8001228:	e018      	b.n	800125c <OLED_Print+0x56>
	            if(string[last_ind+charac]==' '){
 800122a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800122c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800122e:	4413      	add	r3, r2
 8001230:	461a      	mov	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	4413      	add	r3, r2
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	2b20      	cmp	r3, #32
 800123a:	d10b      	bne.n	8001254 <OLED_Print+0x4e>
	                whitespaces[i]=charac; //keep track of our whitespaces
 800123c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800123e:	b2d9      	uxtb	r1, r3
 8001240:	f107 020c 	add.w	r2, r7, #12
 8001244:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001246:	4413      	add	r3, r2
 8001248:	460a      	mov	r2, r1
 800124a:	701a      	strb	r2, [r3, #0]
	                i++;
 800124c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800124e:	3301      	adds	r3, #1
 8001250:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001252:	e000      	b.n	8001256 <OLED_Print+0x50>
	            }
	            else{
	                continue;
 8001254:	bf00      	nop
	        for(int charac=0;charac<22;charac++){
 8001256:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001258:	3301      	adds	r3, #1
 800125a:	643b      	str	r3, [r7, #64]	; 0x40
 800125c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800125e:	2b15      	cmp	r3, #21
 8001260:	dde3      	ble.n	800122a <OLED_Print+0x24>
	            }


	        }

	        if(string[last_ind]==' '){
 8001262:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001264:	687a      	ldr	r2, [r7, #4]
 8001266:	4413      	add	r3, r2
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	2b20      	cmp	r3, #32
 800126c:	d102      	bne.n	8001274 <OLED_Print+0x6e>
	            last_ind++;
 800126e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001270:	3301      	adds	r3, #1
 8001272:	64bb      	str	r3, [r7, #72]	; 0x48

	        else{

	        }

	        if(strlen(string+last_ind)<22){ //special routine for end of line (since string[last_ind+20] may not exist)
 8001274:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001276:	687a      	ldr	r2, [r7, #4]
 8001278:	4413      	add	r3, r2
 800127a:	4618      	mov	r0, r3
 800127c:	f7fe ffb0 	bl	80001e0 <strlen>
 8001280:	4603      	mov	r3, r0
 8001282:	2b15      	cmp	r3, #21
 8001284:	d828      	bhi.n	80012d8 <OLED_Print+0xd2>
	            linend=strlen(string+last_ind);
 8001286:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	4413      	add	r3, r2
 800128c:	4618      	mov	r0, r3
 800128e:	f7fe ffa7 	bl	80001e0 <strlen>
 8001292:	4603      	mov	r3, r0
 8001294:	63bb      	str	r3, [r7, #56]	; 0x38
	            strncpy(thisline,string+last_ind,linend); //i-1 since the last loop of whitespaces will increment i i.e. if 4 whitespaces in first 21 characters whitespaces[3] will be last index
 8001296:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001298:	687a      	ldr	r2, [r7, #4]
 800129a:	18d1      	adds	r1, r2, r3
 800129c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800129e:	f107 0320 	add.w	r3, r7, #32
 80012a2:	4618      	mov	r0, r3
 80012a4:	f00d fb52 	bl	800e94c <strncpy>
	            memset(thisline+linend,fill,21-linend);
 80012a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012aa:	f107 0220 	add.w	r2, r7, #32
 80012ae:	18d0      	adds	r0, r2, r3
 80012b0:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 80012b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012b6:	f1c3 0315 	rsb	r3, r3, #21
 80012ba:	461a      	mov	r2, r3
 80012bc:	f00d fa2e 	bl	800e71c <memset>
	            thisline[21]=' ';
 80012c0:	2320      	movs	r3, #32
 80012c2:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            OLED_Printlin(line, 0x02,thisline,NORMAL);
 80012c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012c8:	b2d8      	uxtb	r0, r3
 80012ca:	f107 0220 	add.w	r2, r7, #32
 80012ce:	2300      	movs	r3, #0
 80012d0:	2102      	movs	r1, #2
 80012d2:	f7ff ff45 	bl	8001160 <OLED_Printlin>




	    }
}
 80012d6:	e05e      	b.n	8001396 <OLED_Print+0x190>
	        if((string[(last_ind)+20]!=' ') && (string[(last_ind)+21]!=' ')){
 80012d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80012da:	3314      	adds	r3, #20
 80012dc:	687a      	ldr	r2, [r7, #4]
 80012de:	4413      	add	r3, r2
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	2b20      	cmp	r3, #32
 80012e4:	d03a      	beq.n	800135c <OLED_Print+0x156>
 80012e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80012e8:	3315      	adds	r3, #21
 80012ea:	687a      	ldr	r2, [r7, #4]
 80012ec:	4413      	add	r3, r2
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	2b20      	cmp	r3, #32
 80012f2:	d033      	beq.n	800135c <OLED_Print+0x156>
	            strncpy(thisline,string+last_ind,whitespaces[i-1]); //i-1 since the last loop of whitespaces will increment i i.e. if 4 whitespaces in first 21 characters whitespaces[3] will be last index
 80012f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80012f6:	687a      	ldr	r2, [r7, #4]
 80012f8:	18d1      	adds	r1, r2, r3
 80012fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80012fc:	3b01      	subs	r3, #1
 80012fe:	3350      	adds	r3, #80	; 0x50
 8001300:	443b      	add	r3, r7
 8001302:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 8001306:	461a      	mov	r2, r3
 8001308:	f107 0320 	add.w	r3, r7, #32
 800130c:	4618      	mov	r0, r3
 800130e:	f00d fb1d 	bl	800e94c <strncpy>
	            memset(thisline+whitespaces[i-1],fill,21-whitespaces[i-1]);
 8001312:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001314:	3b01      	subs	r3, #1
 8001316:	3350      	adds	r3, #80	; 0x50
 8001318:	443b      	add	r3, r7
 800131a:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 800131e:	461a      	mov	r2, r3
 8001320:	f107 0320 	add.w	r3, r7, #32
 8001324:	1898      	adds	r0, r3, r2
 8001326:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 800132a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800132c:	3b01      	subs	r3, #1
 800132e:	3350      	adds	r3, #80	; 0x50
 8001330:	443b      	add	r3, r7
 8001332:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 8001336:	f1c3 0315 	rsb	r3, r3, #21
 800133a:	461a      	mov	r2, r3
 800133c:	f00d f9ee 	bl	800e71c <memset>
	            thisline[21]=' ';
 8001340:	2320      	movs	r3, #32
 8001342:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            last_ind=last_ind+whitespaces[i-1];
 8001346:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001348:	3b01      	subs	r3, #1
 800134a:	3350      	adds	r3, #80	; 0x50
 800134c:	443b      	add	r3, r7
 800134e:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 8001352:	461a      	mov	r2, r3
 8001354:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001356:	4413      	add	r3, r2
 8001358:	64bb      	str	r3, [r7, #72]	; 0x48
 800135a:	e00e      	b.n	800137a <OLED_Print+0x174>
	            strncpy(thisline,string+last_ind,21);
 800135c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800135e:	687a      	ldr	r2, [r7, #4]
 8001360:	18d1      	adds	r1, r2, r3
 8001362:	f107 0320 	add.w	r3, r7, #32
 8001366:	2215      	movs	r2, #21
 8001368:	4618      	mov	r0, r3
 800136a:	f00d faef 	bl	800e94c <strncpy>
	            thisline[21]=' ';
 800136e:	2320      	movs	r3, #32
 8001370:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            last_ind=last_ind+21;
 8001374:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001376:	3315      	adds	r3, #21
 8001378:	64bb      	str	r3, [r7, #72]	; 0x48
	        i=0;
 800137a:	2300      	movs	r3, #0
 800137c:	64fb      	str	r3, [r7, #76]	; 0x4c
	        OLED_Printlin(line, 0x02, thisline,NORMAL);
 800137e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001380:	b2d8      	uxtb	r0, r3
 8001382:	f107 0220 	add.w	r2, r7, #32
 8001386:	2300      	movs	r3, #0
 8001388:	2102      	movs	r1, #2
 800138a:	f7ff fee9 	bl	8001160 <OLED_Printlin>
	        line++;
 800138e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001390:	3301      	adds	r3, #1
 8001392:	647b      	str	r3, [r7, #68]	; 0x44
	    while(1){
 8001394:	e746      	b.n	8001224 <OLED_Print+0x1e>
}
 8001396:	3750      	adds	r7, #80	; 0x50
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}

0800139c <OLED_SCREEN>:
 * @param screen: Screen to display
 *
 * @param invert: Option to invert entire screen
 * */

void OLED_SCREEN(const Screen* screen,uint8_t invert){
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	460b      	mov	r3, r1
 80013a6:	70fb      	strb	r3, [r7, #3]
	OLED_Clear();
 80013a8:	f7ff fd2a 	bl	8000e00 <OLED_Clear>
	OLED_PrintCent(0, (char*)screen->data[0], invert);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	78fa      	ldrb	r2, [r7, #3]
 80013b4:	4619      	mov	r1, r3
 80013b6:	2000      	movs	r0, #0
 80013b8:	f7ff ff01 	bl	80011be <OLED_PrintCent>

	for(int i=0;i<screen->datsize-1;i++){
 80013bc:	2300      	movs	r3, #0
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	e01a      	b.n	80013f8 <OLED_SCREEN+0x5c>
		OLED_Printlin((uint8_t)screen->dataloc[i+1][0],(uint8_t) screen->dataloc[i+1][1],(char*) screen->data[i+1], invert);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	68da      	ldr	r2, [r3, #12]
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	3301      	adds	r3, #1
 80013ca:	005b      	lsls	r3, r3, #1
 80013cc:	4413      	add	r3, r2
 80013ce:	7818      	ldrb	r0, [r3, #0]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	68da      	ldr	r2, [r3, #12]
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	3301      	adds	r3, #1
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	4413      	add	r3, r2
 80013dc:	7859      	ldrb	r1, [r3, #1]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	689a      	ldr	r2, [r3, #8]
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	3301      	adds	r3, #1
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	4413      	add	r3, r2
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	78fb      	ldrb	r3, [r7, #3]
 80013ee:	f7ff feb7 	bl	8001160 <OLED_Printlin>
	for(int i=0;i<screen->datsize-1;i++){
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	3301      	adds	r3, #1
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	3b01      	subs	r3, #1
 80013fe:	68fa      	ldr	r2, [r7, #12]
 8001400:	429a      	cmp	r2, r3
 8001402:	dbde      	blt.n	80013c2 <OLED_SCREEN+0x26>
	}
}
 8001404:	bf00      	nop
 8001406:	bf00      	nop
 8001408:	3710      	adds	r7, #16
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}

0800140e <OLED_SCRNREF>:
 * @param dataindx: Index of screen->data to modify
 *
 * @param data: Data to add to the screen
 * */

void OLED_SCRNREF(const Screen* screen,uint8_t dataindx,char* data){
 800140e:	b580      	push	{r7, lr}
 8001410:	b086      	sub	sp, #24
 8001412:	af00      	add	r7, sp, #0
 8001414:	60f8      	str	r0, [r7, #12]
 8001416:	460b      	mov	r3, r1
 8001418:	607a      	str	r2, [r7, #4]
 800141a:	72fb      	strb	r3, [r7, #11]
	int len=strlen(screen->data[dataindx]);
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	689a      	ldr	r2, [r3, #8]
 8001420:	7afb      	ldrb	r3, [r7, #11]
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	4413      	add	r3, r2
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4618      	mov	r0, r3
 800142a:	f7fe fed9 	bl	80001e0 <strlen>
 800142e:	4603      	mov	r3, r0
 8001430:	617b      	str	r3, [r7, #20]
	int start_col=START_COL+((len)*6);
 8001432:	697a      	ldr	r2, [r7, #20]
 8001434:	4613      	mov	r3, r2
 8001436:	005b      	lsls	r3, r3, #1
 8001438:	4413      	add	r3, r2
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	3302      	adds	r3, #2
 800143e:	613b      	str	r3, [r7, #16]

	OLED_Printlin(screen->dataloc[dataindx][0], start_col, data, NORMAL);
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	68da      	ldr	r2, [r3, #12]
 8001444:	7afb      	ldrb	r3, [r7, #11]
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	4413      	add	r3, r2
 800144a:	7818      	ldrb	r0, [r3, #0]
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	b2d9      	uxtb	r1, r3
 8001450:	2300      	movs	r3, #0
 8001452:	687a      	ldr	r2, [r7, #4]
 8001454:	f7ff fe84 	bl	8001160 <OLED_Printlin>
}
 8001458:	bf00      	nop
 800145a:	3718      	adds	r7, #24
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}

08001460 <OLED_SELECT>:
 * @param page: Row to place arrow
 *
 * @param col: Column to place arrow
 * */

void OLED_SELECT(const Screen* screen,uint8_t selopt, int restore){
 8001460:	b580      	push	{r7, lr}
 8001462:	b088      	sub	sp, #32
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	460b      	mov	r3, r1
 800146a:	607a      	str	r2, [r7, #4]
 800146c:	72fb      	strb	r3, [r7, #11]

	char arrow[]="->";
 800146e:	4a40      	ldr	r2, [pc, #256]	; (8001570 <OLED_SELECT+0x110>)
 8001470:	f107 0314 	add.w	r3, r7, #20
 8001474:	6812      	ldr	r2, [r2, #0]
 8001476:	4611      	mov	r1, r2
 8001478:	8019      	strh	r1, [r3, #0]
 800147a:	3302      	adds	r3, #2
 800147c:	0c12      	lsrs	r2, r2, #16
 800147e:	701a      	strb	r2, [r3, #0]

	uint8_t prevpage,prevcol,thispage,thiscol;
	char* rest;

		if(restore==OLED_RESTORE){
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2b01      	cmp	r3, #1
 8001484:	d116      	bne.n	80014b4 <OLED_SELECT+0x54>
			if(selopt==0){
 8001486:	7afb      	ldrb	r3, [r7, #11]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d10b      	bne.n	80014a4 <OLED_SELECT+0x44>
			rest=(char*)screen->data[screen->datsize-1]; //Here we may be wrapping around so we must restore the last select option
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	689a      	ldr	r2, [r3, #8]
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001498:	3b01      	subs	r3, #1
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	4413      	add	r3, r2
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	61bb      	str	r3, [r7, #24]
 80014a2:	e009      	b.n	80014b8 <OLED_SELECT+0x58>
			}
			else{
				rest=(char*)screen->data[selopt];
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	689a      	ldr	r2, [r3, #8]
 80014a8:	7afb      	ldrb	r3, [r7, #11]
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	4413      	add	r3, r2
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	61bb      	str	r3, [r7, #24]
 80014b2:	e001      	b.n	80014b8 <OLED_SELECT+0x58>
			}
		}
		else{
			rest="  ";
 80014b4:	4b2f      	ldr	r3, [pc, #188]	; (8001574 <OLED_SELECT+0x114>)
 80014b6:	61bb      	str	r3, [r7, #24]
		}

	    if(selopt==0){
 80014b8:	7afb      	ldrb	r3, [r7, #11]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d124      	bne.n	8001508 <OLED_SELECT+0xa8>
	        prevpage=screen->seldata[screen->selsize-1][0];
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	691a      	ldr	r2, [r3, #16]
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80014ca:	3b01      	subs	r3, #1
 80014cc:	005b      	lsls	r3, r3, #1
 80014ce:	4413      	add	r3, r2
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	77fb      	strb	r3, [r7, #31]
	        prevcol=screen->seldata[screen->selsize-1][1];
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	691a      	ldr	r2, [r3, #16]
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80014e0:	3b01      	subs	r3, #1
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	4413      	add	r3, r2
 80014e6:	785b      	ldrb	r3, [r3, #1]
 80014e8:	77bb      	strb	r3, [r7, #30]
	        thispage=screen->seldata[selopt][0];
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	691a      	ldr	r2, [r3, #16]
 80014ee:	7afb      	ldrb	r3, [r7, #11]
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	4413      	add	r3, r2
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	777b      	strb	r3, [r7, #29]
	        thiscol=screen->seldata[selopt][1];
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	691a      	ldr	r2, [r3, #16]
 80014fc:	7afb      	ldrb	r3, [r7, #11]
 80014fe:	005b      	lsls	r3, r3, #1
 8001500:	4413      	add	r3, r2
 8001502:	785b      	ldrb	r3, [r3, #1]
 8001504:	773b      	strb	r3, [r7, #28]
 8001506:	e021      	b.n	800154c <OLED_SELECT+0xec>



	    }
		else{
	        prevpage=screen->seldata[selopt-1][0]; //See OLED.h this will give the page of the previous select option
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	691a      	ldr	r2, [r3, #16]
 800150c:	7afb      	ldrb	r3, [r7, #11]
 800150e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8001512:	3b01      	subs	r3, #1
 8001514:	005b      	lsls	r3, r3, #1
 8001516:	4413      	add	r3, r2
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	77fb      	strb	r3, [r7, #31]
		    prevcol=screen->seldata[selopt-1][1];
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	691a      	ldr	r2, [r3, #16]
 8001520:	7afb      	ldrb	r3, [r7, #11]
 8001522:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8001526:	3b01      	subs	r3, #1
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	4413      	add	r3, r2
 800152c:	785b      	ldrb	r3, [r3, #1]
 800152e:	77bb      	strb	r3, [r7, #30]
		    thispage=screen->seldata[selopt][0];
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	691a      	ldr	r2, [r3, #16]
 8001534:	7afb      	ldrb	r3, [r7, #11]
 8001536:	005b      	lsls	r3, r3, #1
 8001538:	4413      	add	r3, r2
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	777b      	strb	r3, [r7, #29]
	        thiscol=screen->seldata[selopt][1];
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	691a      	ldr	r2, [r3, #16]
 8001542:	7afb      	ldrb	r3, [r7, #11]
 8001544:	005b      	lsls	r3, r3, #1
 8001546:	4413      	add	r3, r2
 8001548:	785b      	ldrb	r3, [r3, #1]
 800154a:	773b      	strb	r3, [r7, #28]

	    }

	    OLED_Printlin(prevpage, prevcol, rest, NORMAL); //This restores the line of the previous (now deselected) select option
 800154c:	7fb9      	ldrb	r1, [r7, #30]
 800154e:	7ff8      	ldrb	r0, [r7, #31]
 8001550:	2300      	movs	r3, #0
 8001552:	69ba      	ldr	r2, [r7, #24]
 8001554:	f7ff fe04 	bl	8001160 <OLED_Printlin>
	    OLED_Printlin(thispage, thiscol, arrow, NORMAL);
 8001558:	f107 0214 	add.w	r2, r7, #20
 800155c:	7f39      	ldrb	r1, [r7, #28]
 800155e:	7f78      	ldrb	r0, [r7, #29]
 8001560:	2300      	movs	r3, #0
 8001562:	f7ff fdfd 	bl	8001160 <OLED_Printlin>

}
 8001566:	bf00      	nop
 8001568:	3720      	adds	r7, #32
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	0800f09c 	.word	0x0800f09c
 8001574:	0800f098 	.word	0x0800f098

08001578 <STAT_READ>:
 * Function to read one of three status registers. Registers in order are (Protection, config and status)
 *
 * @param addr: Address of status register we wish to read from
 * */

uint8_t STAT_READ(uint8_t addr){
 8001578:	b580      	push	{r7, lr}
 800157a:	b086      	sub	sp, #24
 800157c:	af02      	add	r7, sp, #8
 800157e:	4603      	mov	r3, r0
 8001580:	71fb      	strb	r3, [r7, #7]
	uint8_t transaction[]={READ_STAT,addr,0x00};
 8001582:	230f      	movs	r3, #15
 8001584:	733b      	strb	r3, [r7, #12]
 8001586:	79fb      	ldrb	r3, [r7, #7]
 8001588:	737b      	strb	r3, [r7, #13]
 800158a:	2300      	movs	r3, #0
 800158c:	73bb      	strb	r3, [r7, #14]
	uint8_t rec[3];
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 800158e:	2200      	movs	r2, #0
 8001590:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001594:	480d      	ldr	r0, [pc, #52]	; (80015cc <STAT_READ+0x54>)
 8001596:	f001 fc25 	bl	8002de4 <HAL_GPIO_WritePin>
	while(HAL_SPI_TransmitReceive(&hspi2, transaction,rec, 3, 100)!=HAL_OK);
 800159a:	bf00      	nop
 800159c:	f107 0208 	add.w	r2, r7, #8
 80015a0:	f107 010c 	add.w	r1, r7, #12
 80015a4:	2364      	movs	r3, #100	; 0x64
 80015a6:	9300      	str	r3, [sp, #0]
 80015a8:	2303      	movs	r3, #3
 80015aa:	4809      	ldr	r0, [pc, #36]	; (80015d0 <STAT_READ+0x58>)
 80015ac:	f004 fce9 	bl	8005f82 <HAL_SPI_TransmitReceive>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d1f2      	bne.n	800159c <STAT_READ+0x24>
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 80015b6:	2201      	movs	r2, #1
 80015b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015bc:	4803      	ldr	r0, [pc, #12]	; (80015cc <STAT_READ+0x54>)
 80015be:	f001 fc11 	bl	8002de4 <HAL_GPIO_WritePin>
	return(rec[2]); //Status register value
 80015c2:	7abb      	ldrb	r3, [r7, #10]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3710      	adds	r7, #16
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40020000 	.word	0x40020000
 80015d0:	20000718 	.word	0x20000718

080015d4 <STAT_WRITE>:
 * @param addr: Address of status register
 *
 * @param value: Value to write to register
 * */

HAL_StatusTypeDef STAT_WRITE(uint8_t addr,uint8_t value){
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	460a      	mov	r2, r1
 80015de:	71fb      	strb	r3, [r7, #7]
 80015e0:	4613      	mov	r3, r2
 80015e2:	71bb      	strb	r3, [r7, #6]
	uint8_t transaction[]={WRIT_STAT,addr,value};
 80015e4:	231f      	movs	r3, #31
 80015e6:	733b      	strb	r3, [r7, #12]
 80015e8:	79fb      	ldrb	r3, [r7, #7]
 80015ea:	737b      	strb	r3, [r7, #13]
 80015ec:	79bb      	ldrb	r3, [r7, #6]
 80015ee:	73bb      	strb	r3, [r7, #14]
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 80015f0:	2200      	movs	r2, #0
 80015f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015f6:	480a      	ldr	r0, [pc, #40]	; (8001620 <STAT_WRITE+0x4c>)
 80015f8:	f001 fbf4 	bl	8002de4 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, transaction, 3, 100);
 80015fc:	f107 010c 	add.w	r1, r7, #12
 8001600:	2364      	movs	r3, #100	; 0x64
 8001602:	2203      	movs	r2, #3
 8001604:	4807      	ldr	r0, [pc, #28]	; (8001624 <STAT_WRITE+0x50>)
 8001606:	f004 fb80 	bl	8005d0a <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 800160a:	2201      	movs	r2, #1
 800160c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001610:	4803      	ldr	r0, [pc, #12]	; (8001620 <STAT_WRITE+0x4c>)
 8001612:	f001 fbe7 	bl	8002de4 <HAL_GPIO_WritePin>

	return(HAL_OK);
 8001616:	2300      	movs	r3, #0
}
 8001618:	4618      	mov	r0, r3
 800161a:	3710      	adds	r7, #16
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	40020000 	.word	0x40020000
 8001624:	20000718 	.word	0x20000718

08001628 <WRIT_EN>:
 * 		Bad block manage
 *
 * The Write Enable bit in status register 3 will be reset to 0 after any of these instructions
 * */

void WRIT_EN(void){
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
	uint8_t write_en=W_EN;
 800162e:	2306      	movs	r3, #6
 8001630:	71fb      	strb	r3, [r7, #7]
	WRITE_DIS();
 8001632:	f000 f825 	bl	8001680 <WRITE_DIS>

	while((STAT_READ(STAT_REG3)&0x02)!=0x02){ //Check that second to last bit (Write Enable bit) of status register is 1
 8001636:	e011      	b.n	800165c <WRIT_EN+0x34>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 8001638:	2200      	movs	r2, #0
 800163a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800163e:	480e      	ldr	r0, [pc, #56]	; (8001678 <WRIT_EN+0x50>)
 8001640:	f001 fbd0 	bl	8002de4 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &write_en, 1, 100);
 8001644:	1df9      	adds	r1, r7, #7
 8001646:	2364      	movs	r3, #100	; 0x64
 8001648:	2201      	movs	r2, #1
 800164a:	480c      	ldr	r0, [pc, #48]	; (800167c <WRIT_EN+0x54>)
 800164c:	f004 fb5d 	bl	8005d0a <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 8001650:	2201      	movs	r2, #1
 8001652:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001656:	4808      	ldr	r0, [pc, #32]	; (8001678 <WRIT_EN+0x50>)
 8001658:	f001 fbc4 	bl	8002de4 <HAL_GPIO_WritePin>
	while((STAT_READ(STAT_REG3)&0x02)!=0x02){ //Check that second to last bit (Write Enable bit) of status register is 1
 800165c:	20c0      	movs	r0, #192	; 0xc0
 800165e:	f7ff ff8b 	bl	8001578 <STAT_READ>
 8001662:	4603      	mov	r3, r0
 8001664:	f003 0302 	and.w	r3, r3, #2
 8001668:	2b02      	cmp	r3, #2
 800166a:	d1e5      	bne.n	8001638 <WRIT_EN+0x10>
	}


}
 800166c:	bf00      	nop
 800166e:	bf00      	nop
 8001670:	3708      	adds	r7, #8
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40020000 	.word	0x40020000
 800167c:	20000718 	.word	0x20000718

08001680 <WRITE_DIS>:

/**
 * Disable write permissions (Sets WEL bit in STAT_REG3 to 0)
 * */
void WRITE_DIS(void) {
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
	uint8_t write_dis = W_DIS;
 8001686:	2304      	movs	r3, #4
 8001688:	71fb      	strb	r3, [r7, #7]

	while((STAT_READ(STAT_REG3)&0x02)==0x02){
 800168a:	e011      	b.n	80016b0 <WRITE_DIS+0x30>
			HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 800168c:	2200      	movs	r2, #0
 800168e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001692:	480e      	ldr	r0, [pc, #56]	; (80016cc <WRITE_DIS+0x4c>)
 8001694:	f001 fba6 	bl	8002de4 <HAL_GPIO_WritePin>
			HAL_SPI_Transmit(&hspi2, &write_dis, 1, 100);
 8001698:	1df9      	adds	r1, r7, #7
 800169a:	2364      	movs	r3, #100	; 0x64
 800169c:	2201      	movs	r2, #1
 800169e:	480c      	ldr	r0, [pc, #48]	; (80016d0 <WRITE_DIS+0x50>)
 80016a0:	f004 fb33 	bl	8005d0a <HAL_SPI_Transmit>
			HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 80016a4:	2201      	movs	r2, #1
 80016a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016aa:	4808      	ldr	r0, [pc, #32]	; (80016cc <WRITE_DIS+0x4c>)
 80016ac:	f001 fb9a 	bl	8002de4 <HAL_GPIO_WritePin>
	while((STAT_READ(STAT_REG3)&0x02)==0x02){
 80016b0:	20c0      	movs	r0, #192	; 0xc0
 80016b2:	f7ff ff61 	bl	8001578 <STAT_READ>
 80016b6:	4603      	mov	r3, r0
 80016b8:	f003 0302 	and.w	r3, r3, #2
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d0e5      	beq.n	800168c <WRITE_DIS+0xc>
		}
}
 80016c0:	bf00      	nop
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	40020000 	.word	0x40020000
 80016d0:	20000718 	.word	0x20000718

080016d4 <block_erase>:
/**
 * Erase a 128kB (64 pages) block to 0xFF
 *
 * @param page_addr - Page address to begin erasing from
 * */
void block_erase(uint16_t page_addr) {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	4603      	mov	r3, r0
 80016dc:	80fb      	strh	r3, [r7, #6]
	uint8_t transaction [] = {BLOCK_ERS, 0x00, page_addr>>8, page_addr};
 80016de:	23d8      	movs	r3, #216	; 0xd8
 80016e0:	733b      	strb	r3, [r7, #12]
 80016e2:	2300      	movs	r3, #0
 80016e4:	737b      	strb	r3, [r7, #13]
 80016e6:	88fb      	ldrh	r3, [r7, #6]
 80016e8:	0a1b      	lsrs	r3, r3, #8
 80016ea:	b29b      	uxth	r3, r3
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	73bb      	strb	r3, [r7, #14]
 80016f0:	88fb      	ldrh	r3, [r7, #6]
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	73fb      	strb	r3, [r7, #15]
	WRIT_EN();
 80016f6:	f7ff ff97 	bl	8001628 <WRIT_EN>
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 80016fa:	2200      	movs	r2, #0
 80016fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001700:	480e      	ldr	r0, [pc, #56]	; (800173c <block_erase+0x68>)
 8001702:	f001 fb6f 	bl	8002de4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, transaction, 4, 100);
 8001706:	f107 010c 	add.w	r1, r7, #12
 800170a:	2364      	movs	r3, #100	; 0x64
 800170c:	2204      	movs	r2, #4
 800170e:	480c      	ldr	r0, [pc, #48]	; (8001740 <block_erase+0x6c>)
 8001710:	f004 fafb 	bl	8005d0a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 8001714:	2201      	movs	r2, #1
 8001716:	f44f 7180 	mov.w	r1, #256	; 0x100
 800171a:	4808      	ldr	r0, [pc, #32]	; (800173c <block_erase+0x68>)
 800171c:	f001 fb62 	bl	8002de4 <HAL_GPIO_WritePin>
	while((STAT_READ(STAT_REG3)&0x01) == 0x01);
 8001720:	bf00      	nop
 8001722:	20c0      	movs	r0, #192	; 0xc0
 8001724:	f7ff ff28 	bl	8001578 <STAT_READ>
 8001728:	4603      	mov	r3, r0
 800172a:	f003 0301 	and.w	r3, r3, #1
 800172e:	2b01      	cmp	r3, #1
 8001730:	d0f7      	beq.n	8001722 <block_erase+0x4e>
}
 8001732:	bf00      	nop
 8001734:	bf00      	nop
 8001736:	3710      	adds	r7, #16
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	40020000 	.word	0x40020000
 8001740:	20000718 	.word	0x20000718

08001744 <MEM_INIT>:
 * All we are doing here is removing write protection from entire array by setting BP bits
 * in status register 1 to zero
 *
 * */

HAL_StatusTypeDef MEM_INIT(void){
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 8001748:	2201      	movs	r2, #1
 800174a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800174e:	480a      	ldr	r0, [pc, #40]	; (8001778 <MEM_INIT+0x34>)
 8001750:	f001 fb48 	bl	8002de4 <HAL_GPIO_WritePin>

	STAT_WRITE(STAT_REG1, 0x00); //remove protection of entire memory array
 8001754:	2100      	movs	r1, #0
 8001756:	20a0      	movs	r0, #160	; 0xa0
 8001758:	f7ff ff3c 	bl	80015d4 <STAT_WRITE>
	if (STAT_READ(STAT_REG1) != 0x00) {
 800175c:	20a0      	movs	r0, #160	; 0xa0
 800175e:	f7ff ff0b 	bl	8001578 <STAT_READ>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MEM_INIT+0x28>
		return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e002      	b.n	8001772 <MEM_INIT+0x2e>
	}

	WRITE_DIS();
 800176c:	f7ff ff88 	bl	8001680 <WRITE_DIS>
	return HAL_OK;
 8001770:	2300      	movs	r3, #0
}
 8001772:	4618      	mov	r0, r3
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	40020000 	.word	0x40020000

0800177c <MEM_READPAGE>:
 * @param bytes: Number of bytes to read from data buffer
 *
 * !!Note data must first be shifted from memory array into internal data buffer and then can be read!!
 * */

HAL_StatusTypeDef MEM_READPAGE(uint16_t page_addr,uint16_t col_addr,uint8_t* data,uint16_t bytes){ //Read one 2KiB page. Data will be put into internal buffer which can then be read. Wait at least tDR or until busy bit is clear
 800177c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001780:	b091      	sub	sp, #68	; 0x44
 8001782:	af02      	add	r7, sp, #8
 8001784:	613a      	str	r2, [r7, #16]
 8001786:	461a      	mov	r2, r3
 8001788:	4603      	mov	r3, r0
 800178a:	82fb      	strh	r3, [r7, #22]
 800178c:	460b      	mov	r3, r1
 800178e:	82bb      	strh	r3, [r7, #20]
 8001790:	4613      	mov	r3, r2
 8001792:	81fb      	strh	r3, [r7, #14]
 8001794:	466b      	mov	r3, sp
 8001796:	461e      	mov	r6, r3
	uint8_t transaction[]={READ_PAGE,0x00,page_addr>>8,page_addr};
 8001798:	2313      	movs	r3, #19
 800179a:	773b      	strb	r3, [r7, #28]
 800179c:	2300      	movs	r3, #0
 800179e:	777b      	strb	r3, [r7, #29]
 80017a0:	8afb      	ldrh	r3, [r7, #22]
 80017a2:	0a1b      	lsrs	r3, r3, #8
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	77bb      	strb	r3, [r7, #30]
 80017aa:	8afb      	ldrh	r3, [r7, #22]
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	77fb      	strb	r3, [r7, #31]
	uint8_t transaction_size = sizeof(transaction)/sizeof(transaction[0]);
 80017b0:	2304      	movs	r3, #4
 80017b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	uint8_t read_data[bytes+transaction_size];
 80017b6:	89fa      	ldrh	r2, [r7, #14]
 80017b8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80017bc:	18d1      	adds	r1, r2, r3
 80017be:	1e4b      	subs	r3, r1, #1
 80017c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017c2:	460a      	mov	r2, r1
 80017c4:	2300      	movs	r3, #0
 80017c6:	603a      	str	r2, [r7, #0]
 80017c8:	607b      	str	r3, [r7, #4]
 80017ca:	f04f 0200 	mov.w	r2, #0
 80017ce:	f04f 0300 	mov.w	r3, #0
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	00c3      	lsls	r3, r0, #3
 80017d6:	6838      	ldr	r0, [r7, #0]
 80017d8:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80017dc:	6838      	ldr	r0, [r7, #0]
 80017de:	00c2      	lsls	r2, r0, #3
 80017e0:	460a      	mov	r2, r1
 80017e2:	2300      	movs	r3, #0
 80017e4:	4692      	mov	sl, r2
 80017e6:	469b      	mov	fp, r3
 80017e8:	f04f 0200 	mov.w	r2, #0
 80017ec:	f04f 0300 	mov.w	r3, #0
 80017f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80017f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80017f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80017fc:	460b      	mov	r3, r1
 80017fe:	3307      	adds	r3, #7
 8001800:	08db      	lsrs	r3, r3, #3
 8001802:	00db      	lsls	r3, r3, #3
 8001804:	ebad 0d03 	sub.w	sp, sp, r3
 8001808:	ab02      	add	r3, sp, #8
 800180a:	3300      	adds	r3, #0
 800180c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t rec_data[bytes+transaction_size];
 800180e:	89fa      	ldrh	r2, [r7, #14]
 8001810:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001814:	18d1      	adds	r1, r2, r3
 8001816:	1e4b      	subs	r3, r1, #1
 8001818:	627b      	str	r3, [r7, #36]	; 0x24
 800181a:	460a      	mov	r2, r1
 800181c:	2300      	movs	r3, #0
 800181e:	4690      	mov	r8, r2
 8001820:	4699      	mov	r9, r3
 8001822:	f04f 0200 	mov.w	r2, #0
 8001826:	f04f 0300 	mov.w	r3, #0
 800182a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800182e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001832:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001836:	460a      	mov	r2, r1
 8001838:	2300      	movs	r3, #0
 800183a:	4614      	mov	r4, r2
 800183c:	461d      	mov	r5, r3
 800183e:	f04f 0200 	mov.w	r2, #0
 8001842:	f04f 0300 	mov.w	r3, #0
 8001846:	00eb      	lsls	r3, r5, #3
 8001848:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800184c:	00e2      	lsls	r2, r4, #3
 800184e:	460b      	mov	r3, r1
 8001850:	3307      	adds	r3, #7
 8001852:	08db      	lsrs	r3, r3, #3
 8001854:	00db      	lsls	r3, r3, #3
 8001856:	ebad 0d03 	sub.w	sp, sp, r3
 800185a:	ab02      	add	r3, sp, #8
 800185c:	3300      	adds	r3, #0
 800185e:	623b      	str	r3, [r7, #32]

	memset(read_data, 0, bytes+transaction_size); //Fill our read_data command array for dummy data while getting actual data
 8001860:	89fa      	ldrh	r2, [r7, #14]
 8001862:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001866:	4413      	add	r3, r2
 8001868:	461a      	mov	r2, r3
 800186a:	2100      	movs	r1, #0
 800186c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800186e:	f00c ff55 	bl	800e71c <memset>
	read_data[0]=READ_BUF;
 8001872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001874:	2203      	movs	r2, #3
 8001876:	701a      	strb	r2, [r3, #0]
	read_data[1]= col_addr>>8;
 8001878:	8abb      	ldrh	r3, [r7, #20]
 800187a:	0a1b      	lsrs	r3, r3, #8
 800187c:	b29b      	uxth	r3, r3
 800187e:	b2da      	uxtb	r2, r3
 8001880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001882:	705a      	strb	r2, [r3, #1]
	read_data[2] = col_addr;
 8001884:	8abb      	ldrh	r3, [r7, #20]
 8001886:	b2da      	uxtb	r2, r3
 8001888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800188a:	709a      	strb	r2, [r3, #2]
	read_data[3] = 0x00; //dummy
 800188c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800188e:	2200      	movs	r2, #0
 8001890:	70da      	strb	r2, [r3, #3]

	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 8001892:	2200      	movs	r2, #0
 8001894:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001898:	4838      	ldr	r0, [pc, #224]	; (800197c <MEM_READPAGE+0x200>)
 800189a:	f001 faa3 	bl	8002de4 <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi2, transaction, 4, 100)!=HAL_OK){ //load data to internal buffer
 800189e:	f107 011c 	add.w	r1, r7, #28
 80018a2:	2364      	movs	r3, #100	; 0x64
 80018a4:	2204      	movs	r2, #4
 80018a6:	4836      	ldr	r0, [pc, #216]	; (8001980 <MEM_READPAGE+0x204>)
 80018a8:	f004 fa2f 	bl	8005d0a <HAL_SPI_Transmit>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d007      	beq.n	80018c2 <MEM_READPAGE+0x146>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 80018b2:	2201      	movs	r2, #1
 80018b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018b8:	4830      	ldr	r0, [pc, #192]	; (800197c <MEM_READPAGE+0x200>)
 80018ba:	f001 fa93 	bl	8002de4 <HAL_GPIO_WritePin>
		return(HAL_ERROR);
 80018be:	2301      	movs	r3, #1
 80018c0:	e056      	b.n	8001970 <MEM_READPAGE+0x1f4>
	}
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 80018c2:	2201      	movs	r2, #1
 80018c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018c8:	482c      	ldr	r0, [pc, #176]	; (800197c <MEM_READPAGE+0x200>)
 80018ca:	f001 fa8b 	bl	8002de4 <HAL_GPIO_WritePin>

	while((STAT_READ(STAT_REG3)&0x01) == 0x01); //Wait here until BUSY bit is cleared
 80018ce:	bf00      	nop
 80018d0:	20c0      	movs	r0, #192	; 0xc0
 80018d2:	f7ff fe51 	bl	8001578 <STAT_READ>
 80018d6:	4603      	mov	r3, r0
 80018d8:	f003 0301 	and.w	r3, r3, #1
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d0f7      	beq.n	80018d0 <MEM_READPAGE+0x154>

	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 80018e0:	2200      	movs	r2, #0
 80018e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018e6:	4825      	ldr	r0, [pc, #148]	; (800197c <MEM_READPAGE+0x200>)
 80018e8:	f001 fa7c 	bl	8002de4 <HAL_GPIO_WritePin>
	if(HAL_SPI_TransmitReceive(&hspi2, read_data, rec_data, bytes+transaction_size, 100)!=HAL_OK){
 80018ec:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80018f0:	b29a      	uxth	r2, r3
 80018f2:	89fb      	ldrh	r3, [r7, #14]
 80018f4:	4413      	add	r3, r2
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	2264      	movs	r2, #100	; 0x64
 80018fa:	9200      	str	r2, [sp, #0]
 80018fc:	6a3a      	ldr	r2, [r7, #32]
 80018fe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001900:	481f      	ldr	r0, [pc, #124]	; (8001980 <MEM_READPAGE+0x204>)
 8001902:	f004 fb3e 	bl	8005f82 <HAL_SPI_TransmitReceive>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d007      	beq.n	800191c <MEM_READPAGE+0x1a0>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 800190c:	2201      	movs	r2, #1
 800190e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001912:	481a      	ldr	r0, [pc, #104]	; (800197c <MEM_READPAGE+0x200>)
 8001914:	f001 fa66 	bl	8002de4 <HAL_GPIO_WritePin>
		return(HAL_ERROR);
 8001918:	2301      	movs	r3, #1
 800191a:	e029      	b.n	8001970 <MEM_READPAGE+0x1f4>
	}
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 800191c:	2201      	movs	r2, #1
 800191e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001922:	4816      	ldr	r0, [pc, #88]	; (800197c <MEM_READPAGE+0x200>)
 8001924:	f001 fa5e 	bl	8002de4 <HAL_GPIO_WritePin>

	while((STAT_READ(STAT_REG3)&0x01) == 0x01);
 8001928:	bf00      	nop
 800192a:	20c0      	movs	r0, #192	; 0xc0
 800192c:	f7ff fe24 	bl	8001578 <STAT_READ>
 8001930:	4603      	mov	r3, r0
 8001932:	f003 0301 	and.w	r3, r3, #1
 8001936:	2b01      	cmp	r3, #1
 8001938:	d0f7      	beq.n	800192a <MEM_READPAGE+0x1ae>

	if (bytes == 1) {
 800193a:	89fb      	ldrh	r3, [r7, #14]
 800193c:	2b01      	cmp	r3, #1
 800193e:	d104      	bne.n	800194a <MEM_READPAGE+0x1ce>
		*data = rec_data[4];
 8001940:	6a3b      	ldr	r3, [r7, #32]
 8001942:	791a      	ldrb	r2, [r3, #4]
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	701a      	strb	r2, [r3, #0]
 8001948:	e011      	b.n	800196e <MEM_READPAGE+0x1f2>
	} else {
		for(int i = 0; i < bytes; i++){
 800194a:	2300      	movs	r3, #0
 800194c:	637b      	str	r3, [r7, #52]	; 0x34
 800194e:	e00a      	b.n	8001966 <MEM_READPAGE+0x1ea>
				data[i] = rec_data[i+4]; //+4 as first four elements of rec_data are meaningless
 8001950:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001952:	1d1a      	adds	r2, r3, #4
 8001954:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001956:	6939      	ldr	r1, [r7, #16]
 8001958:	440b      	add	r3, r1
 800195a:	6a39      	ldr	r1, [r7, #32]
 800195c:	5c8a      	ldrb	r2, [r1, r2]
 800195e:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < bytes; i++){
 8001960:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001962:	3301      	adds	r3, #1
 8001964:	637b      	str	r3, [r7, #52]	; 0x34
 8001966:	89fb      	ldrh	r3, [r7, #14]
 8001968:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800196a:	429a      	cmp	r2, r3
 800196c:	dbf0      	blt.n	8001950 <MEM_READPAGE+0x1d4>
		}
	}

	return(HAL_OK);
 800196e:	2300      	movs	r3, #0
 8001970:	46b5      	mov	sp, r6

}
 8001972:	4618      	mov	r0, r3
 8001974:	373c      	adds	r7, #60	; 0x3c
 8001976:	46bd      	mov	sp, r7
 8001978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800197c:	40020000 	.word	0x40020000
 8001980:	20000718 	.word	0x20000718

08001984 <MEM_SCAN>:
 * Defective blocks can be placed in the BBM look up table in order to avoid them whilst writing
 *
 * @param defect: Array to store addresses of defective blocks
 * */

HAL_StatusTypeDef MEM_SCAN(uint16_t* defect){
 8001984:	b580      	push	{r7, lr}
 8001986:	b092      	sub	sp, #72	; 0x48
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
	int i = 0; //Keep track of index in defect array. +1 when defective address is found
 800198c:	2300      	movs	r3, #0
 800198e:	647b      	str	r3, [r7, #68]	; 0x44
	char msg[50];

	for(uint32_t addr = 0x0000; addr <= 0xFFFF; addr++) { //We have 65536 pages to check (0x0000 to 0xFFFF) but we only need to check the first byte
 8001990:	2300      	movs	r3, #0
 8001992:	643b      	str	r3, [r7, #64]	; 0x40
 8001994:	e028      	b.n	80019e8 <MEM_SCAN+0x64>
		uint8_t byte;
		if(MEM_READPAGE((uint16_t)addr, 0x0000, &byte, 1) != HAL_OK){ //Set col addr to 0x00 as we are only interested in first byte
 8001996:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001998:	b298      	uxth	r0, r3
 800199a:	f107 020b 	add.w	r2, r7, #11
 800199e:	2301      	movs	r3, #1
 80019a0:	2100      	movs	r1, #0
 80019a2:	f7ff feeb 	bl	800177c <MEM_READPAGE>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MEM_SCAN+0x2c>
			return(HAL_ERROR);
 80019ac:	2301      	movs	r3, #1
 80019ae:	e026      	b.n	80019fe <MEM_SCAN+0x7a>

		} else if(byte != 0xFF){
 80019b0:	7afb      	ldrb	r3, [r7, #11]
 80019b2:	2bff      	cmp	r3, #255	; 0xff
 80019b4:	d015      	beq.n	80019e2 <MEM_SCAN+0x5e>
				defect[i]=addr;
 80019b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	4413      	add	r3, r2
 80019be:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80019c0:	b292      	uxth	r2, r2
 80019c2:	801a      	strh	r2, [r3, #0]
				sprintf(msg, "Error at page 0x%X, read 0x%X expected 0xFF\r\n", addr, byte);
 80019c4:	7afb      	ldrb	r3, [r7, #11]
 80019c6:	f107 000c 	add.w	r0, r7, #12
 80019ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80019cc:	490e      	ldr	r1, [pc, #56]	; (8001a08 <MEM_SCAN+0x84>)
 80019ce:	f00c ff9d 	bl	800e90c <siprintf>
				Print(msg);
 80019d2:	f107 030c 	add.w	r3, r7, #12
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff f8f1 	bl	8000bbe <Print>
				i++;
 80019dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019de:	3301      	adds	r3, #1
 80019e0:	647b      	str	r3, [r7, #68]	; 0x44
	for(uint32_t addr = 0x0000; addr <= 0xFFFF; addr++) { //We have 65536 pages to check (0x0000 to 0xFFFF) but we only need to check the first byte
 80019e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019e4:	3301      	adds	r3, #1
 80019e6:	643b      	str	r3, [r7, #64]	; 0x40
 80019e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019ee:	d3d2      	bcc.n	8001996 <MEM_SCAN+0x12>
		}

	}
	if (i == 0) {
 80019f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d102      	bne.n	80019fc <MEM_SCAN+0x78>
		Print("Memory clear");
 80019f6:	4805      	ldr	r0, [pc, #20]	; (8001a0c <MEM_SCAN+0x88>)
 80019f8:	f7ff f8e1 	bl	8000bbe <Print>
	}
	return(HAL_OK);
 80019fc:	2300      	movs	r3, #0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3748      	adds	r7, #72	; 0x48
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	0800f0a8 	.word	0x0800f0a8
 8001a0c:	0800f0d8 	.word	0x0800f0d8

08001a10 <BUZZ>:
	CDC_Transmit_FS(rec, 3);
	HAL_Delay(1);
	CDC_Transmit_FS(&lev, 1);
}

void BUZZ(void){
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001a14:	2108      	movs	r1, #8
 8001a16:	4806      	ldr	r0, [pc, #24]	; (8001a30 <BUZZ+0x20>)
 8001a18:	f004 feae 	bl	8006778 <HAL_TIM_PWM_Start>
	HAL_Delay(1000);
 8001a1c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a20:	f000 ff3e 	bl	80028a0 <HAL_Delay>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8001a24:	2108      	movs	r1, #8
 8001a26:	4802      	ldr	r0, [pc, #8]	; (8001a30 <BUZZ+0x20>)
 8001a28:	f004 ff56 	bl	80068d8 <HAL_TIM_PWM_Stop>
}
 8001a2c:	bf00      	nop
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	20000770 	.word	0x20000770

08001a34 <choose>:

int choose (const Screen* screen,int* flag, uint32_t* count, int max, int restopt) {
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	60f8      	str	r0, [r7, #12]
 8001a3c:	60b9      	str	r1, [r7, #8]
 8001a3e:	607a      	str	r2, [r7, #4]
 8001a40:	603b      	str	r3, [r7, #0]
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001a42:	2102      	movs	r1, #2
 8001a44:	4820      	ldr	r0, [pc, #128]	; (8001ac8 <choose+0x94>)
 8001a46:	f001 f9b5 	bl	8002db4 <HAL_GPIO_ReadPin>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d136      	bne.n	8001abe <choose+0x8a>
	 	    __HAL_TIM_SET_COUNTER(&htim3,0);
 8001a50:	4b1e      	ldr	r3, [pc, #120]	; (8001acc <choose+0x98>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2200      	movs	r2, #0
 8001a56:	625a      	str	r2, [r3, #36]	; 0x24
	 	    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001a58:	e012      	b.n	8001a80 <choose+0x4c>
	 	    	HAL_TIM_Base_Start(&htim3);
 8001a5a:	481c      	ldr	r0, [pc, #112]	; (8001acc <choose+0x98>)
 8001a5c:	f004 fd4e 	bl	80064fc <HAL_TIM_Base_Start>
	 	    	if(__HAL_TIM_GET_COUNTER(&htim3)==999){
 8001a60:	4b1a      	ldr	r3, [pc, #104]	; (8001acc <choose+0x98>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a66:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d108      	bne.n	8001a80 <choose+0x4c>
	 	    		HAL_TIM_Base_Stop(&htim3);
 8001a6e:	4817      	ldr	r0, [pc, #92]	; (8001acc <choose+0x98>)
 8001a70:	f004 fd9e 	bl	80065b0 <HAL_TIM_Base_Stop>
	 	    		*flag = 1;
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	2201      	movs	r2, #1
 8001a78:	601a      	str	r2, [r3, #0]
	 	    		return(*count);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	e01e      	b.n	8001abe <choose+0x8a>
	 	    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001a80:	2102      	movs	r1, #2
 8001a82:	4811      	ldr	r0, [pc, #68]	; (8001ac8 <choose+0x94>)
 8001a84:	f001 f996 	bl	8002db4 <HAL_GPIO_ReadPin>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d0e5      	beq.n	8001a5a <choose+0x26>
	 	    		}
	 	    	}
	 	    (*count)++;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	1c5a      	adds	r2, r3, #1
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	601a      	str	r2, [r3, #0]
	 	    if (*count == max) {
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d102      	bne.n	8001aa8 <choose+0x74>
	 	    	*count = 0;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
	 	    }
	 	    OLED_SELECT(screen, *count, restopt);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	69ba      	ldr	r2, [r7, #24]
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	68f8      	ldr	r0, [r7, #12]
 8001ab4:	f7ff fcd4 	bl	8001460 <OLED_SELECT>
	 	    HAL_TIM_Base_Stop(&htim3);
 8001ab8:	4804      	ldr	r0, [pc, #16]	; (8001acc <choose+0x98>)
 8001aba:	f004 fd79 	bl	80065b0 <HAL_TIM_Base_Stop>
	 	}
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3710      	adds	r7, #16
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	40020000 	.word	0x40020000
 8001acc:	200007b8 	.word	0x200007b8

08001ad0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ad4:	f000 fea2 	bl	800281c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ad8:	f000 f864 	bl	8001ba4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001adc:	f000 fa2c 	bl	8001f38 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001ae0:	f000 f8ca 	bl	8001c78 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001ae4:	f000 f8f6 	bl	8001cd4 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001ae8:	f000 f92c 	bl	8001d44 <MX_SPI2_Init>
  MX_TIM2_Init();
 8001aec:	f000 f960 	bl	8001db0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001af0:	f000 f9d4 	bl	8001e9c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001af4:	f009 f9b6 	bl	800ae64 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of UidtoFound */
  UidtoFoundHandle = osMessageQueueNew (1, sizeof(uint8_t*), &UidtoFound_attributes);
 8001af8:	4a19      	ldr	r2, [pc, #100]	; (8001b60 <main+0x90>)
 8001afa:	2104      	movs	r1, #4
 8001afc:	2001      	movs	r0, #1
 8001afe:	f009 faa9 	bl	800b054 <osMessageQueueNew>
 8001b02:	4603      	mov	r3, r0
 8001b04:	4a17      	ldr	r2, [pc, #92]	; (8001b64 <main+0x94>)
 8001b06:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of PERIPHINIT */
  PERIPHINITHandle = osThreadNew(Start_Init, NULL, &PERIPHINIT_attributes);
 8001b08:	4a17      	ldr	r2, [pc, #92]	; (8001b68 <main+0x98>)
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	4817      	ldr	r0, [pc, #92]	; (8001b6c <main+0x9c>)
 8001b0e:	f009 f9f3 	bl	800aef8 <osThreadNew>
 8001b12:	4603      	mov	r3, r0
 8001b14:	4a16      	ldr	r2, [pc, #88]	; (8001b70 <main+0xa0>)
 8001b16:	6013      	str	r3, [r2, #0]

  /* creation of ReadCard */
  ReadCardHandle = osThreadNew(StartReadCard, NULL, &ReadCard_attributes);
 8001b18:	4a16      	ldr	r2, [pc, #88]	; (8001b74 <main+0xa4>)
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	4816      	ldr	r0, [pc, #88]	; (8001b78 <main+0xa8>)
 8001b1e:	f009 f9eb 	bl	800aef8 <osThreadNew>
 8001b22:	4603      	mov	r3, r0
 8001b24:	4a15      	ldr	r2, [pc, #84]	; (8001b7c <main+0xac>)
 8001b26:	6013      	str	r3, [r2, #0]

  /* creation of WriteCard */
  WriteCardHandle = osThreadNew(StartWriteCard, NULL, &WriteCard_attributes);
 8001b28:	4a15      	ldr	r2, [pc, #84]	; (8001b80 <main+0xb0>)
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	4815      	ldr	r0, [pc, #84]	; (8001b84 <main+0xb4>)
 8001b2e:	f009 f9e3 	bl	800aef8 <osThreadNew>
 8001b32:	4603      	mov	r3, r0
 8001b34:	4a14      	ldr	r2, [pc, #80]	; (8001b88 <main+0xb8>)
 8001b36:	6013      	str	r3, [r2, #0]

  /* creation of Home */
  HomeHandle = osThreadNew(StartHome, NULL, &Home_attributes);
 8001b38:	4a14      	ldr	r2, [pc, #80]	; (8001b8c <main+0xbc>)
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	4814      	ldr	r0, [pc, #80]	; (8001b90 <main+0xc0>)
 8001b3e:	f009 f9db 	bl	800aef8 <osThreadNew>
 8001b42:	4603      	mov	r3, r0
 8001b44:	4a13      	ldr	r2, [pc, #76]	; (8001b94 <main+0xc4>)
 8001b46:	6013      	str	r3, [r2, #0]

  /* creation of CardFound */
  CardFoundHandle = osThreadNew(CardFoundStart, NULL, &CardFound_attributes);
 8001b48:	4a13      	ldr	r2, [pc, #76]	; (8001b98 <main+0xc8>)
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	4813      	ldr	r0, [pc, #76]	; (8001b9c <main+0xcc>)
 8001b4e:	f009 f9d3 	bl	800aef8 <osThreadNew>
 8001b52:	4603      	mov	r3, r0
 8001b54:	4a12      	ldr	r2, [pc, #72]	; (8001ba0 <main+0xd0>)
 8001b56:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001b58:	f009 f9a8 	bl	800aeac <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b5c:	e7fe      	b.n	8001b5c <main+0x8c>
 8001b5e:	bf00      	nop
 8001b60:	0800f514 	.word	0x0800f514
 8001b64:	20000814 	.word	0x20000814
 8001b68:	0800f460 	.word	0x0800f460
 8001b6c:	08002021 	.word	0x08002021
 8001b70:	20000800 	.word	0x20000800
 8001b74:	0800f484 	.word	0x0800f484
 8001b78:	080020cd 	.word	0x080020cd
 8001b7c:	20000804 	.word	0x20000804
 8001b80:	0800f4a8 	.word	0x0800f4a8
 8001b84:	08002181 	.word	0x08002181
 8001b88:	20000808 	.word	0x20000808
 8001b8c:	0800f4cc 	.word	0x0800f4cc
 8001b90:	080021ad 	.word	0x080021ad
 8001b94:	2000080c 	.word	0x2000080c
 8001b98:	0800f4f0 	.word	0x0800f4f0
 8001b9c:	08002239 	.word	0x08002239
 8001ba0:	20000810 	.word	0x20000810

08001ba4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b094      	sub	sp, #80	; 0x50
 8001ba8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001baa:	f107 0320 	add.w	r3, r7, #32
 8001bae:	2230      	movs	r2, #48	; 0x30
 8001bb0:	2100      	movs	r1, #0
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f00c fdb2 	bl	800e71c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bb8:	f107 030c 	add.w	r3, r7, #12
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	605a      	str	r2, [r3, #4]
 8001bc2:	609a      	str	r2, [r3, #8]
 8001bc4:	60da      	str	r2, [r3, #12]
 8001bc6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bc8:	2300      	movs	r3, #0
 8001bca:	60bb      	str	r3, [r7, #8]
 8001bcc:	4b28      	ldr	r3, [pc, #160]	; (8001c70 <SystemClock_Config+0xcc>)
 8001bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd0:	4a27      	ldr	r2, [pc, #156]	; (8001c70 <SystemClock_Config+0xcc>)
 8001bd2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bd6:	6413      	str	r3, [r2, #64]	; 0x40
 8001bd8:	4b25      	ldr	r3, [pc, #148]	; (8001c70 <SystemClock_Config+0xcc>)
 8001bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001be0:	60bb      	str	r3, [r7, #8]
 8001be2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001be4:	2300      	movs	r3, #0
 8001be6:	607b      	str	r3, [r7, #4]
 8001be8:	4b22      	ldr	r3, [pc, #136]	; (8001c74 <SystemClock_Config+0xd0>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001bf0:	4a20      	ldr	r2, [pc, #128]	; (8001c74 <SystemClock_Config+0xd0>)
 8001bf2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001bf6:	6013      	str	r3, [r2, #0]
 8001bf8:	4b1e      	ldr	r3, [pc, #120]	; (8001c74 <SystemClock_Config+0xd0>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c00:	607b      	str	r3, [r7, #4]
 8001c02:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c04:	2301      	movs	r3, #1
 8001c06:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c08:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c0c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c0e:	2302      	movs	r3, #2
 8001c10:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c12:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c16:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001c18:	2308      	movs	r3, #8
 8001c1a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001c1c:	23a8      	movs	r3, #168	; 0xa8
 8001c1e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001c20:	2304      	movs	r3, #4
 8001c22:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001c24:	2307      	movs	r3, #7
 8001c26:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c28:	f107 0320 	add.w	r3, r7, #32
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f003 fb2f 	bl	8005290 <HAL_RCC_OscConfig>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001c38:	f000 fb72 	bl	8002320 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c3c:	230f      	movs	r3, #15
 8001c3e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c40:	2302      	movs	r3, #2
 8001c42:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c44:	2300      	movs	r3, #0
 8001c46:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c4c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c52:	f107 030c 	add.w	r3, r7, #12
 8001c56:	2102      	movs	r1, #2
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f003 fd91 	bl	8005780 <HAL_RCC_ClockConfig>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001c64:	f000 fb5c 	bl	8002320 <Error_Handler>
  }
}
 8001c68:	bf00      	nop
 8001c6a:	3750      	adds	r7, #80	; 0x50
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	40023800 	.word	0x40023800
 8001c74:	40007000 	.word	0x40007000

08001c78 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c7c:	4b12      	ldr	r3, [pc, #72]	; (8001cc8 <MX_I2C1_Init+0x50>)
 8001c7e:	4a13      	ldr	r2, [pc, #76]	; (8001ccc <MX_I2C1_Init+0x54>)
 8001c80:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001c82:	4b11      	ldr	r3, [pc, #68]	; (8001cc8 <MX_I2C1_Init+0x50>)
 8001c84:	4a12      	ldr	r2, [pc, #72]	; (8001cd0 <MX_I2C1_Init+0x58>)
 8001c86:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c88:	4b0f      	ldr	r3, [pc, #60]	; (8001cc8 <MX_I2C1_Init+0x50>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001c8e:	4b0e      	ldr	r3, [pc, #56]	; (8001cc8 <MX_I2C1_Init+0x50>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c94:	4b0c      	ldr	r3, [pc, #48]	; (8001cc8 <MX_I2C1_Init+0x50>)
 8001c96:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c9a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c9c:	4b0a      	ldr	r3, [pc, #40]	; (8001cc8 <MX_I2C1_Init+0x50>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ca2:	4b09      	ldr	r3, [pc, #36]	; (8001cc8 <MX_I2C1_Init+0x50>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ca8:	4b07      	ldr	r3, [pc, #28]	; (8001cc8 <MX_I2C1_Init+0x50>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cae:	4b06      	ldr	r3, [pc, #24]	; (8001cc8 <MX_I2C1_Init+0x50>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cb4:	4804      	ldr	r0, [pc, #16]	; (8001cc8 <MX_I2C1_Init+0x50>)
 8001cb6:	f001 f8af 	bl	8002e18 <HAL_I2C_Init>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001cc0:	f000 fb2e 	bl	8002320 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001cc4:	bf00      	nop
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	2000066c 	.word	0x2000066c
 8001ccc:	40005400 	.word	0x40005400
 8001cd0:	000186a0 	.word	0x000186a0

08001cd4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001cd8:	4b18      	ldr	r3, [pc, #96]	; (8001d3c <MX_SPI1_Init+0x68>)
 8001cda:	4a19      	ldr	r2, [pc, #100]	; (8001d40 <MX_SPI1_Init+0x6c>)
 8001cdc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001cde:	4b17      	ldr	r3, [pc, #92]	; (8001d3c <MX_SPI1_Init+0x68>)
 8001ce0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ce4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8001ce6:	4b15      	ldr	r3, [pc, #84]	; (8001d3c <MX_SPI1_Init+0x68>)
 8001ce8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001cec:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cee:	4b13      	ldr	r3, [pc, #76]	; (8001d3c <MX_SPI1_Init+0x68>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cf4:	4b11      	ldr	r3, [pc, #68]	; (8001d3c <MX_SPI1_Init+0x68>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cfa:	4b10      	ldr	r3, [pc, #64]	; (8001d3c <MX_SPI1_Init+0x68>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d00:	4b0e      	ldr	r3, [pc, #56]	; (8001d3c <MX_SPI1_Init+0x68>)
 8001d02:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d06:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001d08:	4b0c      	ldr	r3, [pc, #48]	; (8001d3c <MX_SPI1_Init+0x68>)
 8001d0a:	2218      	movs	r2, #24
 8001d0c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d0e:	4b0b      	ldr	r3, [pc, #44]	; (8001d3c <MX_SPI1_Init+0x68>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d14:	4b09      	ldr	r3, [pc, #36]	; (8001d3c <MX_SPI1_Init+0x68>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d1a:	4b08      	ldr	r3, [pc, #32]	; (8001d3c <MX_SPI1_Init+0x68>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001d20:	4b06      	ldr	r3, [pc, #24]	; (8001d3c <MX_SPI1_Init+0x68>)
 8001d22:	220a      	movs	r2, #10
 8001d24:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d26:	4805      	ldr	r0, [pc, #20]	; (8001d3c <MX_SPI1_Init+0x68>)
 8001d28:	f003 ff66 	bl	8005bf8 <HAL_SPI_Init>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001d32:	f000 faf5 	bl	8002320 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	200006c0 	.word	0x200006c0
 8001d40:	40013000 	.word	0x40013000

08001d44 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001d48:	4b17      	ldr	r3, [pc, #92]	; (8001da8 <MX_SPI2_Init+0x64>)
 8001d4a:	4a18      	ldr	r2, [pc, #96]	; (8001dac <MX_SPI2_Init+0x68>)
 8001d4c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d4e:	4b16      	ldr	r3, [pc, #88]	; (8001da8 <MX_SPI2_Init+0x64>)
 8001d50:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d54:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001d56:	4b14      	ldr	r3, [pc, #80]	; (8001da8 <MX_SPI2_Init+0x64>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d5c:	4b12      	ldr	r3, [pc, #72]	; (8001da8 <MX_SPI2_Init+0x64>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d62:	4b11      	ldr	r3, [pc, #68]	; (8001da8 <MX_SPI2_Init+0x64>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d68:	4b0f      	ldr	r3, [pc, #60]	; (8001da8 <MX_SPI2_Init+0x64>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001d6e:	4b0e      	ldr	r3, [pc, #56]	; (8001da8 <MX_SPI2_Init+0x64>)
 8001d70:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d74:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d76:	4b0c      	ldr	r3, [pc, #48]	; (8001da8 <MX_SPI2_Init+0x64>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d7c:	4b0a      	ldr	r3, [pc, #40]	; (8001da8 <MX_SPI2_Init+0x64>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d82:	4b09      	ldr	r3, [pc, #36]	; (8001da8 <MX_SPI2_Init+0x64>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d88:	4b07      	ldr	r3, [pc, #28]	; (8001da8 <MX_SPI2_Init+0x64>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001d8e:	4b06      	ldr	r3, [pc, #24]	; (8001da8 <MX_SPI2_Init+0x64>)
 8001d90:	220a      	movs	r2, #10
 8001d92:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001d94:	4804      	ldr	r0, [pc, #16]	; (8001da8 <MX_SPI2_Init+0x64>)
 8001d96:	f003 ff2f 	bl	8005bf8 <HAL_SPI_Init>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001da0:	f000 fabe 	bl	8002320 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001da4:	bf00      	nop
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	20000718 	.word	0x20000718
 8001dac:	40003800 	.word	0x40003800

08001db0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b08e      	sub	sp, #56	; 0x38
 8001db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001db6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001dba:	2200      	movs	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]
 8001dbe:	605a      	str	r2, [r3, #4]
 8001dc0:	609a      	str	r2, [r3, #8]
 8001dc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dc4:	f107 0320 	add.w	r3, r7, #32
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dce:	1d3b      	adds	r3, r7, #4
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	605a      	str	r2, [r3, #4]
 8001dd6:	609a      	str	r2, [r3, #8]
 8001dd8:	60da      	str	r2, [r3, #12]
 8001dda:	611a      	str	r2, [r3, #16]
 8001ddc:	615a      	str	r2, [r3, #20]
 8001dde:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001de0:	4b2d      	ldr	r3, [pc, #180]	; (8001e98 <MX_TIM2_Init+0xe8>)
 8001de2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001de6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 420-1;
 8001de8:	4b2b      	ldr	r3, [pc, #172]	; (8001e98 <MX_TIM2_Init+0xe8>)
 8001dea:	f240 12a3 	movw	r2, #419	; 0x1a3
 8001dee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001df0:	4b29      	ldr	r3, [pc, #164]	; (8001e98 <MX_TIM2_Init+0xe8>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50-1;
 8001df6:	4b28      	ldr	r3, [pc, #160]	; (8001e98 <MX_TIM2_Init+0xe8>)
 8001df8:	2231      	movs	r2, #49	; 0x31
 8001dfa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dfc:	4b26      	ldr	r3, [pc, #152]	; (8001e98 <MX_TIM2_Init+0xe8>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e02:	4b25      	ldr	r3, [pc, #148]	; (8001e98 <MX_TIM2_Init+0xe8>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e08:	4823      	ldr	r0, [pc, #140]	; (8001e98 <MX_TIM2_Init+0xe8>)
 8001e0a:	f004 fb27 	bl	800645c <HAL_TIM_Base_Init>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d001      	beq.n	8001e18 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001e14:	f000 fa84 	bl	8002320 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e1c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e1e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e22:	4619      	mov	r1, r3
 8001e24:	481c      	ldr	r0, [pc, #112]	; (8001e98 <MX_TIM2_Init+0xe8>)
 8001e26:	f004 ff85 	bl	8006d34 <HAL_TIM_ConfigClockSource>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001e30:	f000 fa76 	bl	8002320 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001e34:	4818      	ldr	r0, [pc, #96]	; (8001e98 <MX_TIM2_Init+0xe8>)
 8001e36:	f004 fc45 	bl	80066c4 <HAL_TIM_PWM_Init>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001e40:	f000 fa6e 	bl	8002320 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e44:	2300      	movs	r3, #0
 8001e46:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e4c:	f107 0320 	add.w	r3, r7, #32
 8001e50:	4619      	mov	r1, r3
 8001e52:	4811      	ldr	r0, [pc, #68]	; (8001e98 <MX_TIM2_Init+0xe8>)
 8001e54:	f005 fb2a 	bl	80074ac <HAL_TIMEx_MasterConfigSynchronization>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001e5e:	f000 fa5f 	bl	8002320 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e62:	2360      	movs	r3, #96	; 0x60
 8001e64:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 25-1;
 8001e66:	2318      	movs	r3, #24
 8001e68:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e72:	1d3b      	adds	r3, r7, #4
 8001e74:	2208      	movs	r2, #8
 8001e76:	4619      	mov	r1, r3
 8001e78:	4807      	ldr	r0, [pc, #28]	; (8001e98 <MX_TIM2_Init+0xe8>)
 8001e7a:	f004 fe99 	bl	8006bb0 <HAL_TIM_PWM_ConfigChannel>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001e84:	f000 fa4c 	bl	8002320 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001e88:	4803      	ldr	r0, [pc, #12]	; (8001e98 <MX_TIM2_Init+0xe8>)
 8001e8a:	f000 fb77 	bl	800257c <HAL_TIM_MspPostInit>

}
 8001e8e:	bf00      	nop
 8001e90:	3738      	adds	r7, #56	; 0x38
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20000770 	.word	0x20000770

08001e9c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b086      	sub	sp, #24
 8001ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ea2:	f107 0308 	add.w	r3, r7, #8
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	601a      	str	r2, [r3, #0]
 8001eaa:	605a      	str	r2, [r3, #4]
 8001eac:	609a      	str	r2, [r3, #8]
 8001eae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eb0:	463b      	mov	r3, r7
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	601a      	str	r2, [r3, #0]
 8001eb6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001eb8:	4b1d      	ldr	r3, [pc, #116]	; (8001f30 <MX_TIM3_Init+0x94>)
 8001eba:	4a1e      	ldr	r2, [pc, #120]	; (8001f34 <MX_TIM3_Init+0x98>)
 8001ebc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 42000-1;
 8001ebe:	4b1c      	ldr	r3, [pc, #112]	; (8001f30 <MX_TIM3_Init+0x94>)
 8001ec0:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8001ec4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ec6:	4b1a      	ldr	r3, [pc, #104]	; (8001f30 <MX_TIM3_Init+0x94>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001ecc:	4b18      	ldr	r3, [pc, #96]	; (8001f30 <MX_TIM3_Init+0x94>)
 8001ece:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ed2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ed4:	4b16      	ldr	r3, [pc, #88]	; (8001f30 <MX_TIM3_Init+0x94>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eda:	4b15      	ldr	r3, [pc, #84]	; (8001f30 <MX_TIM3_Init+0x94>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ee0:	4813      	ldr	r0, [pc, #76]	; (8001f30 <MX_TIM3_Init+0x94>)
 8001ee2:	f004 fabb 	bl	800645c <HAL_TIM_Base_Init>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001eec:	f000 fa18 	bl	8002320 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ef0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ef4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ef6:	f107 0308 	add.w	r3, r7, #8
 8001efa:	4619      	mov	r1, r3
 8001efc:	480c      	ldr	r0, [pc, #48]	; (8001f30 <MX_TIM3_Init+0x94>)
 8001efe:	f004 ff19 	bl	8006d34 <HAL_TIM_ConfigClockSource>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001f08:	f000 fa0a 	bl	8002320 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f10:	2300      	movs	r3, #0
 8001f12:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f14:	463b      	mov	r3, r7
 8001f16:	4619      	mov	r1, r3
 8001f18:	4805      	ldr	r0, [pc, #20]	; (8001f30 <MX_TIM3_Init+0x94>)
 8001f1a:	f005 fac7 	bl	80074ac <HAL_TIMEx_MasterConfigSynchronization>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d001      	beq.n	8001f28 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001f24:	f000 f9fc 	bl	8002320 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001f28:	bf00      	nop
 8001f2a:	3718      	adds	r7, #24
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	200007b8 	.word	0x200007b8
 8001f34:	40000400 	.word	0x40000400

08001f38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b088      	sub	sp, #32
 8001f3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f3e:	f107 030c 	add.w	r3, r7, #12
 8001f42:	2200      	movs	r2, #0
 8001f44:	601a      	str	r2, [r3, #0]
 8001f46:	605a      	str	r2, [r3, #4]
 8001f48:	609a      	str	r2, [r3, #8]
 8001f4a:	60da      	str	r2, [r3, #12]
 8001f4c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f4e:	2300      	movs	r3, #0
 8001f50:	60bb      	str	r3, [r7, #8]
 8001f52:	4b30      	ldr	r3, [pc, #192]	; (8002014 <MX_GPIO_Init+0xdc>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f56:	4a2f      	ldr	r2, [pc, #188]	; (8002014 <MX_GPIO_Init+0xdc>)
 8001f58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f5e:	4b2d      	ldr	r3, [pc, #180]	; (8002014 <MX_GPIO_Init+0xdc>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f66:	60bb      	str	r3, [r7, #8]
 8001f68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	607b      	str	r3, [r7, #4]
 8001f6e:	4b29      	ldr	r3, [pc, #164]	; (8002014 <MX_GPIO_Init+0xdc>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f72:	4a28      	ldr	r2, [pc, #160]	; (8002014 <MX_GPIO_Init+0xdc>)
 8001f74:	f043 0301 	orr.w	r3, r3, #1
 8001f78:	6313      	str	r3, [r2, #48]	; 0x30
 8001f7a:	4b26      	ldr	r3, [pc, #152]	; (8002014 <MX_GPIO_Init+0xdc>)
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	607b      	str	r3, [r7, #4]
 8001f84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f86:	2300      	movs	r3, #0
 8001f88:	603b      	str	r3, [r7, #0]
 8001f8a:	4b22      	ldr	r3, [pc, #136]	; (8002014 <MX_GPIO_Init+0xdc>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8e:	4a21      	ldr	r2, [pc, #132]	; (8002014 <MX_GPIO_Init+0xdc>)
 8001f90:	f043 0302 	orr.w	r3, r3, #2
 8001f94:	6313      	str	r3, [r2, #48]	; 0x30
 8001f96:	4b1f      	ldr	r3, [pc, #124]	; (8002014 <MX_GPIO_Init+0xdc>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9a:	f003 0302 	and.w	r3, r3, #2
 8001f9e:	603b      	str	r3, [r7, #0]
 8001fa0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OLED_RST_Pin|CS_OLED_Pin|CS_MEM_Pin, GPIO_PIN_RESET);
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f44f 718c 	mov.w	r1, #280	; 0x118
 8001fa8:	481b      	ldr	r0, [pc, #108]	; (8002018 <MX_GPIO_Init+0xe0>)
 8001faa:	f000 ff1b 	bl	8002de4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|MFRC_NRST_Pin, GPIO_PIN_RESET);
 8001fae:	2200      	movs	r2, #0
 8001fb0:	2122      	movs	r1, #34	; 0x22
 8001fb2:	481a      	ldr	r0, [pc, #104]	; (800201c <MX_GPIO_Init+0xe4>)
 8001fb4:	f000 ff16 	bl	8002de4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8001fb8:	2302      	movs	r3, #2
 8001fba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001fc4:	f107 030c 	add.w	r3, r7, #12
 8001fc8:	4619      	mov	r1, r3
 8001fca:	4813      	ldr	r0, [pc, #76]	; (8002018 <MX_GPIO_Init+0xe0>)
 8001fcc:	f000 fd6e 	bl	8002aac <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_RST_Pin CS_OLED_Pin CS_MEM_Pin */
  GPIO_InitStruct.Pin = OLED_RST_Pin|CS_OLED_Pin|CS_MEM_Pin;
 8001fd0:	f44f 738c 	mov.w	r3, #280	; 0x118
 8001fd4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe2:	f107 030c 	add.w	r3, r7, #12
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	480b      	ldr	r0, [pc, #44]	; (8002018 <MX_GPIO_Init+0xe0>)
 8001fea:	f000 fd5f 	bl	8002aac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 MFRC_NRST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|MFRC_NRST_Pin;
 8001fee:	2322      	movs	r3, #34	; 0x22
 8001ff0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ffe:	f107 030c 	add.w	r3, r7, #12
 8002002:	4619      	mov	r1, r3
 8002004:	4805      	ldr	r0, [pc, #20]	; (800201c <MX_GPIO_Init+0xe4>)
 8002006:	f000 fd51 	bl	8002aac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800200a:	bf00      	nop
 800200c:	3720      	adds	r7, #32
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	40023800 	.word	0x40023800
 8002018:	40020000 	.word	0x40020000
 800201c:	40020400 	.word	0x40020400

08002020 <Start_Init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Start_Init */
void Start_Init(void *argument)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8002028:	f00b fe20 	bl	800dc6c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	uint16_t defective[2];
	vTaskSuspend(ReadCardHandle);
 800202c:	4b21      	ldr	r3, [pc, #132]	; (80020b4 <Start_Init+0x94>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4618      	mov	r0, r3
 8002032:	f00a f867 	bl	800c104 <vTaskSuspend>
    vTaskSuspend(WriteCardHandle);
 8002036:	4b20      	ldr	r3, [pc, #128]	; (80020b8 <Start_Init+0x98>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4618      	mov	r0, r3
 800203c:	f00a f862 	bl	800c104 <vTaskSuspend>
    vTaskSuspend(HomeHandle);
 8002040:	4b1e      	ldr	r3, [pc, #120]	; (80020bc <Start_Init+0x9c>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4618      	mov	r0, r3
 8002046:	f00a f85d 	bl	800c104 <vTaskSuspend>
    vTaskSuspend(CardFoundHandle);
 800204a:	4b1d      	ldr	r3, [pc, #116]	; (80020c0 <Start_Init+0xa0>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4618      	mov	r0, r3
 8002050:	f00a f858 	bl	800c104 <vTaskSuspend>

    MFRC_INIT();
 8002054:	f7fe fbc0 	bl	80007d8 <MFRC_INIT>
    MFRC_ANTOFF();
 8002058:	f7fe fb76 	bl	8000748 <MFRC_ANTOFF>
    OLED_INIT();
 800205c:	f7fe ff8e 	bl	8000f7c <OLED_INIT>
    OLED_Print(TC);
 8002060:	4818      	ldr	r0, [pc, #96]	; (80020c4 <Start_Init+0xa4>)
 8002062:	f7ff f8d0 	bl	8001206 <OLED_Print>
    MEM_INIT();
 8002066:	f7ff fb6d 	bl	8001744 <MEM_INIT>
    HAL_Delay(10);
 800206a:	200a      	movs	r0, #10
 800206c:	f000 fc18 	bl	80028a0 <HAL_Delay>
    block_erase(0xAAAA);
 8002070:	f64a 20aa 	movw	r0, #43690	; 0xaaaa
 8002074:	f7ff fb2e 	bl	80016d4 <block_erase>
    HAL_Delay(1000);
 8002078:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800207c:	f000 fc10 	bl	80028a0 <HAL_Delay>
    MEM_SCAN(defective);
 8002080:	f107 030c 	add.w	r3, r7, #12
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff fc7d 	bl	8001984 <MEM_SCAN>
    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) != 0);
 800208a:	bf00      	nop
 800208c:	2102      	movs	r1, #2
 800208e:	480e      	ldr	r0, [pc, #56]	; (80020c8 <Start_Init+0xa8>)
 8002090:	f000 fe90 	bl	8002db4 <HAL_GPIO_ReadPin>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d1f8      	bne.n	800208c <Start_Init+0x6c>
    vTaskResume(HomeHandle);
 800209a:	4b08      	ldr	r3, [pc, #32]	; (80020bc <Start_Init+0x9c>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4618      	mov	r0, r3
 80020a0:	f00a f8d8 	bl	800c254 <vTaskResume>
    osDelay(10);
 80020a4:	200a      	movs	r0, #10
 80020a6:	f008 ffba 	bl	800b01e <osDelay>
    vTaskSuspend(NULL);
 80020aa:	2000      	movs	r0, #0
 80020ac:	f00a f82a 	bl	800c104 <vTaskSuspend>
  {
 80020b0:	e7bc      	b.n	800202c <Start_Init+0xc>
 80020b2:	bf00      	nop
 80020b4:	20000804 	.word	0x20000804
 80020b8:	20000808 	.word	0x20000808
 80020bc:	2000080c 	.word	0x2000080c
 80020c0:	20000810 	.word	0x20000810
 80020c4:	20000400 	.word	0x20000400
 80020c8:	40020000 	.word	0x40020000

080020cc <StartReadCard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadCard */
void StartReadCard(void *argument)
{
 80020cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020ce:	b091      	sub	sp, #68	; 0x44
 80020d0:	af06      	add	r7, sp, #24
 80020d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadCard */
	uint8_t cardinf[18];
	char* toSend = malloc(26*sizeof(char));
 80020d4:	201a      	movs	r0, #26
 80020d6:	f00c fb03 	bl	800e6e0 <malloc>
 80020da:	4603      	mov	r3, r0
 80020dc:	60bb      	str	r3, [r7, #8]
	int ranonce = 0;
 80020de:	2300      	movs	r3, #0
 80020e0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Infinite loop */
  for(;;)
  {
	int suspend = 0;
 80020e2:	2300      	movs	r3, #0
 80020e4:	623b      	str	r3, [r7, #32]
	MFRC_ANTON();
 80020e6:	f7fe faf5 	bl	80006d4 <MFRC_ANTON>
	if (ranonce == 0){
 80020ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d106      	bne.n	80020fe <StartReadCard+0x32>
		OLED_SCREEN(&SCRN_ReadCard, NORMAL);
 80020f0:	2100      	movs	r1, #0
 80020f2:	481f      	ldr	r0, [pc, #124]	; (8002170 <StartReadCard+0xa4>)
 80020f4:	f7ff f952 	bl	800139c <OLED_SCREEN>
		ranonce++;
 80020f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020fa:	3301      	adds	r3, #1
 80020fc:	627b      	str	r3, [r7, #36]	; 0x24
	}
	if(DumpINFO(cardinf)==PCD_OK){
 80020fe:	f107 030c 	add.w	r3, r7, #12
 8002102:	4618      	mov	r0, r3
 8002104:	f7fe fda4 	bl	8000c50 <DumpINFO>
 8002108:	4603      	mov	r3, r0
 800210a:	2bcc      	cmp	r3, #204	; 0xcc
 800210c:	d121      	bne.n	8002152 <StartReadCard+0x86>
			BUZZ();
 800210e:	f7ff fc7f 	bl	8001a10 <BUZZ>
			MFRC_ANTOFF();
 8002112:	f7fe fb19 	bl	8000748 <MFRC_ANTOFF>
			sprintf(toSend,"%X%X%X%X%X%X%X", cardinf[0],cardinf[1],cardinf[2],cardinf[3],cardinf[4],cardinf[5],cardinf[6]);
 8002116:	68b8      	ldr	r0, [r7, #8]
 8002118:	7b3b      	ldrb	r3, [r7, #12]
 800211a:	461e      	mov	r6, r3
 800211c:	7b7b      	ldrb	r3, [r7, #13]
 800211e:	469c      	mov	ip, r3
 8002120:	7bbb      	ldrb	r3, [r7, #14]
 8002122:	7bfa      	ldrb	r2, [r7, #15]
 8002124:	7c39      	ldrb	r1, [r7, #16]
 8002126:	7c7c      	ldrb	r4, [r7, #17]
 8002128:	7cbd      	ldrb	r5, [r7, #18]
 800212a:	9504      	str	r5, [sp, #16]
 800212c:	9403      	str	r4, [sp, #12]
 800212e:	9102      	str	r1, [sp, #8]
 8002130:	9201      	str	r2, [sp, #4]
 8002132:	9300      	str	r3, [sp, #0]
 8002134:	4663      	mov	r3, ip
 8002136:	4632      	mov	r2, r6
 8002138:	490e      	ldr	r1, [pc, #56]	; (8002174 <StartReadCard+0xa8>)
 800213a:	f00c fbe7 	bl	800e90c <siprintf>
			xQueueSend(UidtoFoundHandle,&toSend,0); //Send a pointer to our string to the Card Found task to use
 800213e:	4b0e      	ldr	r3, [pc, #56]	; (8002178 <StartReadCard+0xac>)
 8002140:	6818      	ldr	r0, [r3, #0]
 8002142:	f107 0108 	add.w	r1, r7, #8
 8002146:	2300      	movs	r3, #0
 8002148:	2200      	movs	r2, #0
 800214a:	f009 fa1d 	bl	800b588 <xQueueGenericSend>
			suspend = 1;
 800214e:	2301      	movs	r3, #1
 8002150:	623b      	str	r3, [r7, #32]
		}
	if (suspend == 1) {
 8002152:	6a3b      	ldr	r3, [r7, #32]
 8002154:	2b01      	cmp	r3, #1
 8002156:	d1c4      	bne.n	80020e2 <StartReadCard+0x16>
		vTaskResume(CardFoundHandle);
 8002158:	4b08      	ldr	r3, [pc, #32]	; (800217c <StartReadCard+0xb0>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4618      	mov	r0, r3
 800215e:	f00a f879 	bl	800c254 <vTaskResume>
		ranonce = 0;
 8002162:	2300      	movs	r3, #0
 8002164:	627b      	str	r3, [r7, #36]	; 0x24
		vTaskSuspend(NULL);
 8002166:	2000      	movs	r0, #0
 8002168:	f009 ffcc 	bl	800c104 <vTaskSuspend>
  {
 800216c:	e7b9      	b.n	80020e2 <StartReadCard+0x16>
 800216e:	bf00      	nop
 8002170:	0800f584 	.word	0x0800f584
 8002174:	0800f130 	.word	0x0800f130
 8002178:	20000814 	.word	0x20000814
 800217c:	20000810 	.word	0x20000810

08002180 <StartWriteCard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWriteCard */
void StartWriteCard(void *argument)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartWriteCard */
  int ranonce = 0;
 8002188:	2300      	movs	r3, #0
 800218a:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  if (ranonce == 0){
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d106      	bne.n	80021a0 <StartWriteCard+0x20>
	  	OLED_SCREEN(&SCRN_WriteCard, NORMAL);
 8002192:	2100      	movs	r1, #0
 8002194:	4804      	ldr	r0, [pc, #16]	; (80021a8 <StartWriteCard+0x28>)
 8002196:	f7ff f901 	bl	800139c <OLED_SCREEN>
	  	ranonce++;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	3301      	adds	r3, #1
 800219e:	60fb      	str	r3, [r7, #12]
	  }
	  osDelay(1);
 80021a0:	2001      	movs	r0, #1
 80021a2:	f008 ff3c 	bl	800b01e <osDelay>
	  if (ranonce == 0){
 80021a6:	e7f1      	b.n	800218c <StartWriteCard+0xc>
 80021a8:	0800f5ac 	.word	0x0800f5ac

080021ac <StartHome>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHome */
void StartHome(void *argument)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b088      	sub	sp, #32
 80021b0:	af02      	add	r7, sp, #8
 80021b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHome */
	uint32_t count = 0;
 80021b4:	2300      	movs	r3, #0
 80021b6:	613b      	str	r3, [r7, #16]
	int ranonce = 0;
 80021b8:	2300      	movs	r3, #0
 80021ba:	617b      	str	r3, [r7, #20]
  /* Infinite loop */
  for(;;)
  {
	  int suspend = 0;
 80021bc:	2300      	movs	r3, #0
 80021be:	60fb      	str	r3, [r7, #12]
	  if (ranonce == 0) {
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d10d      	bne.n	80021e2 <StartHome+0x36>
		  OLED_SCREEN(&SCRN_Home, NORMAL);
 80021c6:	2100      	movs	r1, #0
 80021c8:	4818      	ldr	r0, [pc, #96]	; (800222c <StartHome+0x80>)
 80021ca:	f7ff f8e7 	bl	800139c <OLED_SCREEN>
		  OLED_SELECT(&SCRN_Home, count, OLED_RESTORE);
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	2201      	movs	r2, #1
 80021d4:	4619      	mov	r1, r3
 80021d6:	4815      	ldr	r0, [pc, #84]	; (800222c <StartHome+0x80>)
 80021d8:	f7ff f942 	bl	8001460 <OLED_SELECT>
		  ranonce++;
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	3301      	adds	r3, #1
 80021e0:	617b      	str	r3, [r7, #20]
	  }
	  choose(&SCRN_Home,&suspend,&count,6,OLED_RESTORE);
 80021e2:	f107 0210 	add.w	r2, r7, #16
 80021e6:	f107 010c 	add.w	r1, r7, #12
 80021ea:	2301      	movs	r3, #1
 80021ec:	9300      	str	r3, [sp, #0]
 80021ee:	2306      	movs	r3, #6
 80021f0:	480e      	ldr	r0, [pc, #56]	; (800222c <StartHome+0x80>)
 80021f2:	f7ff fc1f 	bl	8001a34 <choose>
	  if (suspend == 1) {
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d1df      	bne.n	80021bc <StartHome+0x10>
		switch(count) {
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d002      	beq.n	8002208 <StartHome+0x5c>
 8002202:	2b01      	cmp	r3, #1
 8002204:	d006      	beq.n	8002214 <StartHome+0x68>
 8002206:	e00b      	b.n	8002220 <StartHome+0x74>
			case 0:
				vTaskResume(ReadCardHandle);
 8002208:	4b09      	ldr	r3, [pc, #36]	; (8002230 <StartHome+0x84>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4618      	mov	r0, r3
 800220e:	f00a f821 	bl	800c254 <vTaskResume>
				break;
 8002212:	e005      	b.n	8002220 <StartHome+0x74>
			case 1:
				vTaskResume(WriteCardHandle);
 8002214:	4b07      	ldr	r3, [pc, #28]	; (8002234 <StartHome+0x88>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4618      	mov	r0, r3
 800221a:	f00a f81b 	bl	800c254 <vTaskResume>
				break;
 800221e:	bf00      	nop
		}
		ranonce = 0;
 8002220:	2300      	movs	r3, #0
 8002222:	617b      	str	r3, [r7, #20]
		vTaskSuspend(NULL);
 8002224:	2000      	movs	r0, #0
 8002226:	f009 ff6d 	bl	800c104 <vTaskSuspend>
  {
 800222a:	e7c7      	b.n	80021bc <StartHome+0x10>
 800222c:	0800f570 	.word	0x0800f570
 8002230:	20000804 	.word	0x20000804
 8002234:	20000808 	.word	0x20000808

08002238 <CardFoundStart>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CardFoundStart */
void CardFoundStart(void *argument)
{
 8002238:	b5b0      	push	{r4, r5, r7, lr}
 800223a:	b08e      	sub	sp, #56	; 0x38
 800223c:	af02      	add	r7, sp, #8
 800223e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CardFoundStart */
	 int count = 0;
 8002240:	2300      	movs	r3, #0
 8002242:	62bb      	str	r3, [r7, #40]	; 0x28
	 int ranonce = 0;
 8002244:	2300      	movs	r3, #0
 8002246:	62fb      	str	r3, [r7, #44]	; 0x2c
	 char* cardinf;
	 char type[]="MIFARE ULTRALIGHT";
 8002248:	4b28      	ldr	r3, [pc, #160]	; (80022ec <CardFoundStart+0xb4>)
 800224a:	f107 0410 	add.w	r4, r7, #16
 800224e:	461d      	mov	r5, r3
 8002250:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002252:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002254:	682b      	ldr	r3, [r5, #0]
 8002256:	8023      	strh	r3, [r4, #0]
  /* Infinite loop */
  for(;;)
  {
	int suspend = 0;
 8002258:	2300      	movs	r3, #0
 800225a:	60fb      	str	r3, [r7, #12]
	if (ranonce == 0) {
 800225c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800225e:	2b00      	cmp	r3, #0
 8002260:	d126      	bne.n	80022b0 <CardFoundStart+0x78>
		while(xQueueReceive(UidtoFoundHandle, &cardinf, 0)!=pdTRUE);
 8002262:	bf00      	nop
 8002264:	4b22      	ldr	r3, [pc, #136]	; (80022f0 <CardFoundStart+0xb8>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800226c:	2200      	movs	r2, #0
 800226e:	4618      	mov	r0, r3
 8002270:	f009 fb24 	bl	800b8bc <xQueueReceive>
 8002274:	4603      	mov	r3, r0
 8002276:	2b01      	cmp	r3, #1
 8002278:	d1f4      	bne.n	8002264 <CardFoundStart+0x2c>
		OLED_SCREEN(&SCRN_CardFound, NORMAL);
 800227a:	2100      	movs	r1, #0
 800227c:	481d      	ldr	r0, [pc, #116]	; (80022f4 <CardFoundStart+0xbc>)
 800227e:	f7ff f88d 	bl	800139c <OLED_SCREEN>
		OLED_SCRNREF(&SCRN_CardFound, 1, cardinf);
 8002282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002284:	461a      	mov	r2, r3
 8002286:	2101      	movs	r1, #1
 8002288:	481a      	ldr	r0, [pc, #104]	; (80022f4 <CardFoundStart+0xbc>)
 800228a:	f7ff f8c0 	bl	800140e <OLED_SCRNREF>
		OLED_SCRNREF(&SCRN_CardFound, 2, type);
 800228e:	f107 0310 	add.w	r3, r7, #16
 8002292:	461a      	mov	r2, r3
 8002294:	2102      	movs	r1, #2
 8002296:	4817      	ldr	r0, [pc, #92]	; (80022f4 <CardFoundStart+0xbc>)
 8002298:	f7ff f8b9 	bl	800140e <OLED_SCRNREF>
		OLED_SELECT(&SCRN_CardFound, count, OLED_NORESTORE);
 800229c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	2200      	movs	r2, #0
 80022a2:	4619      	mov	r1, r3
 80022a4:	4813      	ldr	r0, [pc, #76]	; (80022f4 <CardFoundStart+0xbc>)
 80022a6:	f7ff f8db 	bl	8001460 <OLED_SELECT>
		ranonce++;
 80022aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022ac:	3301      	adds	r3, #1
 80022ae:	62fb      	str	r3, [r7, #44]	; 0x2c
	}
	choose(&SCRN_CardFound,&suspend,&count,2,OLED_NORESTORE);
 80022b0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80022b4:	f107 010c 	add.w	r1, r7, #12
 80022b8:	2300      	movs	r3, #0
 80022ba:	9300      	str	r3, [sp, #0]
 80022bc:	2302      	movs	r3, #2
 80022be:	480d      	ldr	r0, [pc, #52]	; (80022f4 <CardFoundStart+0xbc>)
 80022c0:	f7ff fbb8 	bl	8001a34 <choose>
 	if((suspend == 1) && (count == 1)){
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d1c6      	bne.n	8002258 <CardFoundStart+0x20>
 80022ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d1c3      	bne.n	8002258 <CardFoundStart+0x20>
 		vTaskResume(HomeHandle);
 80022d0:	4b09      	ldr	r3, [pc, #36]	; (80022f8 <CardFoundStart+0xc0>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4618      	mov	r0, r3
 80022d6:	f009 ffbd 	bl	800c254 <vTaskResume>
 		ranonce = 0;
 80022da:	2300      	movs	r3, #0
 80022dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 		count = 0;
 80022de:	2300      	movs	r3, #0
 80022e0:	62bb      	str	r3, [r7, #40]	; 0x28
 		vTaskSuspend(NULL);
 80022e2:	2000      	movs	r0, #0
 80022e4:	f009 ff0e 	bl	800c104 <vTaskSuspend>
  {
 80022e8:	e7b6      	b.n	8002258 <CardFoundStart+0x20>
 80022ea:	bf00      	nop
 80022ec:	0800f140 	.word	0x0800f140
 80022f0:	20000814 	.word	0x20000814
 80022f4:	0800f598 	.word	0x0800f598
 80022f8:	2000080c 	.word	0x2000080c

080022fc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a04      	ldr	r2, [pc, #16]	; (800231c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d101      	bne.n	8002312 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800230e:	f000 faa7 	bl	8002860 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002312:	bf00      	nop
 8002314:	3708      	adds	r7, #8
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	40000c00 	.word	0x40000c00

08002320 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002324:	b672      	cpsid	i
}
 8002326:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002328:	e7fe      	b.n	8002328 <Error_Handler+0x8>
	...

0800232c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002332:	2300      	movs	r3, #0
 8002334:	607b      	str	r3, [r7, #4]
 8002336:	4b12      	ldr	r3, [pc, #72]	; (8002380 <HAL_MspInit+0x54>)
 8002338:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800233a:	4a11      	ldr	r2, [pc, #68]	; (8002380 <HAL_MspInit+0x54>)
 800233c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002340:	6453      	str	r3, [r2, #68]	; 0x44
 8002342:	4b0f      	ldr	r3, [pc, #60]	; (8002380 <HAL_MspInit+0x54>)
 8002344:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002346:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800234a:	607b      	str	r3, [r7, #4]
 800234c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800234e:	2300      	movs	r3, #0
 8002350:	603b      	str	r3, [r7, #0]
 8002352:	4b0b      	ldr	r3, [pc, #44]	; (8002380 <HAL_MspInit+0x54>)
 8002354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002356:	4a0a      	ldr	r2, [pc, #40]	; (8002380 <HAL_MspInit+0x54>)
 8002358:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800235c:	6413      	str	r3, [r2, #64]	; 0x40
 800235e:	4b08      	ldr	r3, [pc, #32]	; (8002380 <HAL_MspInit+0x54>)
 8002360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002362:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002366:	603b      	str	r3, [r7, #0]
 8002368:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800236a:	2200      	movs	r2, #0
 800236c:	210f      	movs	r1, #15
 800236e:	f06f 0001 	mvn.w	r0, #1
 8002372:	f000 fb71 	bl	8002a58 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002376:	bf00      	nop
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	40023800 	.word	0x40023800

08002384 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b08a      	sub	sp, #40	; 0x28
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800238c:	f107 0314 	add.w	r3, r7, #20
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	605a      	str	r2, [r3, #4]
 8002396:	609a      	str	r2, [r3, #8]
 8002398:	60da      	str	r2, [r3, #12]
 800239a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a19      	ldr	r2, [pc, #100]	; (8002408 <HAL_I2C_MspInit+0x84>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d12b      	bne.n	80023fe <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023a6:	2300      	movs	r3, #0
 80023a8:	613b      	str	r3, [r7, #16]
 80023aa:	4b18      	ldr	r3, [pc, #96]	; (800240c <HAL_I2C_MspInit+0x88>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ae:	4a17      	ldr	r2, [pc, #92]	; (800240c <HAL_I2C_MspInit+0x88>)
 80023b0:	f043 0302 	orr.w	r3, r3, #2
 80023b4:	6313      	str	r3, [r2, #48]	; 0x30
 80023b6:	4b15      	ldr	r3, [pc, #84]	; (800240c <HAL_I2C_MspInit+0x88>)
 80023b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ba:	f003 0302 	and.w	r3, r3, #2
 80023be:	613b      	str	r3, [r7, #16]
 80023c0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023c2:	23c0      	movs	r3, #192	; 0xc0
 80023c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023c6:	2312      	movs	r3, #18
 80023c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ca:	2300      	movs	r3, #0
 80023cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ce:	2303      	movs	r3, #3
 80023d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80023d2:	2304      	movs	r3, #4
 80023d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023d6:	f107 0314 	add.w	r3, r7, #20
 80023da:	4619      	mov	r1, r3
 80023dc:	480c      	ldr	r0, [pc, #48]	; (8002410 <HAL_I2C_MspInit+0x8c>)
 80023de:	f000 fb65 	bl	8002aac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023e2:	2300      	movs	r3, #0
 80023e4:	60fb      	str	r3, [r7, #12]
 80023e6:	4b09      	ldr	r3, [pc, #36]	; (800240c <HAL_I2C_MspInit+0x88>)
 80023e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ea:	4a08      	ldr	r2, [pc, #32]	; (800240c <HAL_I2C_MspInit+0x88>)
 80023ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023f0:	6413      	str	r3, [r2, #64]	; 0x40
 80023f2:	4b06      	ldr	r3, [pc, #24]	; (800240c <HAL_I2C_MspInit+0x88>)
 80023f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023fa:	60fb      	str	r3, [r7, #12]
 80023fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80023fe:	bf00      	nop
 8002400:	3728      	adds	r7, #40	; 0x28
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	40005400 	.word	0x40005400
 800240c:	40023800 	.word	0x40023800
 8002410:	40020400 	.word	0x40020400

08002414 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b08c      	sub	sp, #48	; 0x30
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800241c:	f107 031c 	add.w	r3, r7, #28
 8002420:	2200      	movs	r2, #0
 8002422:	601a      	str	r2, [r3, #0]
 8002424:	605a      	str	r2, [r3, #4]
 8002426:	609a      	str	r2, [r3, #8]
 8002428:	60da      	str	r2, [r3, #12]
 800242a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a32      	ldr	r2, [pc, #200]	; (80024fc <HAL_SPI_MspInit+0xe8>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d12c      	bne.n	8002490 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002436:	2300      	movs	r3, #0
 8002438:	61bb      	str	r3, [r7, #24]
 800243a:	4b31      	ldr	r3, [pc, #196]	; (8002500 <HAL_SPI_MspInit+0xec>)
 800243c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800243e:	4a30      	ldr	r2, [pc, #192]	; (8002500 <HAL_SPI_MspInit+0xec>)
 8002440:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002444:	6453      	str	r3, [r2, #68]	; 0x44
 8002446:	4b2e      	ldr	r3, [pc, #184]	; (8002500 <HAL_SPI_MspInit+0xec>)
 8002448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800244a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800244e:	61bb      	str	r3, [r7, #24]
 8002450:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002452:	2300      	movs	r3, #0
 8002454:	617b      	str	r3, [r7, #20]
 8002456:	4b2a      	ldr	r3, [pc, #168]	; (8002500 <HAL_SPI_MspInit+0xec>)
 8002458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245a:	4a29      	ldr	r2, [pc, #164]	; (8002500 <HAL_SPI_MspInit+0xec>)
 800245c:	f043 0301 	orr.w	r3, r3, #1
 8002460:	6313      	str	r3, [r2, #48]	; 0x30
 8002462:	4b27      	ldr	r3, [pc, #156]	; (8002500 <HAL_SPI_MspInit+0xec>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	617b      	str	r3, [r7, #20]
 800246c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800246e:	23a0      	movs	r3, #160	; 0xa0
 8002470:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002472:	2302      	movs	r3, #2
 8002474:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002476:	2300      	movs	r3, #0
 8002478:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800247a:	2303      	movs	r3, #3
 800247c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800247e:	2305      	movs	r3, #5
 8002480:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002482:	f107 031c 	add.w	r3, r7, #28
 8002486:	4619      	mov	r1, r3
 8002488:	481e      	ldr	r0, [pc, #120]	; (8002504 <HAL_SPI_MspInit+0xf0>)
 800248a:	f000 fb0f 	bl	8002aac <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800248e:	e031      	b.n	80024f4 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a1c      	ldr	r2, [pc, #112]	; (8002508 <HAL_SPI_MspInit+0xf4>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d12c      	bne.n	80024f4 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800249a:	2300      	movs	r3, #0
 800249c:	613b      	str	r3, [r7, #16]
 800249e:	4b18      	ldr	r3, [pc, #96]	; (8002500 <HAL_SPI_MspInit+0xec>)
 80024a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a2:	4a17      	ldr	r2, [pc, #92]	; (8002500 <HAL_SPI_MspInit+0xec>)
 80024a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024a8:	6413      	str	r3, [r2, #64]	; 0x40
 80024aa:	4b15      	ldr	r3, [pc, #84]	; (8002500 <HAL_SPI_MspInit+0xec>)
 80024ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024b2:	613b      	str	r3, [r7, #16]
 80024b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024b6:	2300      	movs	r3, #0
 80024b8:	60fb      	str	r3, [r7, #12]
 80024ba:	4b11      	ldr	r3, [pc, #68]	; (8002500 <HAL_SPI_MspInit+0xec>)
 80024bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024be:	4a10      	ldr	r2, [pc, #64]	; (8002500 <HAL_SPI_MspInit+0xec>)
 80024c0:	f043 0302 	orr.w	r3, r3, #2
 80024c4:	6313      	str	r3, [r2, #48]	; 0x30
 80024c6:	4b0e      	ldr	r3, [pc, #56]	; (8002500 <HAL_SPI_MspInit+0xec>)
 80024c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ca:	f003 0302 	and.w	r3, r3, #2
 80024ce:	60fb      	str	r3, [r7, #12]
 80024d0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 80024d2:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 80024d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024d8:	2302      	movs	r3, #2
 80024da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024dc:	2300      	movs	r3, #0
 80024de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024e0:	2303      	movs	r3, #3
 80024e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80024e4:	2305      	movs	r3, #5
 80024e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024e8:	f107 031c 	add.w	r3, r7, #28
 80024ec:	4619      	mov	r1, r3
 80024ee:	4807      	ldr	r0, [pc, #28]	; (800250c <HAL_SPI_MspInit+0xf8>)
 80024f0:	f000 fadc 	bl	8002aac <HAL_GPIO_Init>
}
 80024f4:	bf00      	nop
 80024f6:	3730      	adds	r7, #48	; 0x30
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	40013000 	.word	0x40013000
 8002500:	40023800 	.word	0x40023800
 8002504:	40020000 	.word	0x40020000
 8002508:	40003800 	.word	0x40003800
 800250c:	40020400 	.word	0x40020400

08002510 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002510:	b480      	push	{r7}
 8002512:	b085      	sub	sp, #20
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002520:	d10e      	bne.n	8002540 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002522:	2300      	movs	r3, #0
 8002524:	60fb      	str	r3, [r7, #12]
 8002526:	4b13      	ldr	r3, [pc, #76]	; (8002574 <HAL_TIM_Base_MspInit+0x64>)
 8002528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252a:	4a12      	ldr	r2, [pc, #72]	; (8002574 <HAL_TIM_Base_MspInit+0x64>)
 800252c:	f043 0301 	orr.w	r3, r3, #1
 8002530:	6413      	str	r3, [r2, #64]	; 0x40
 8002532:	4b10      	ldr	r3, [pc, #64]	; (8002574 <HAL_TIM_Base_MspInit+0x64>)
 8002534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	60fb      	str	r3, [r7, #12]
 800253c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800253e:	e012      	b.n	8002566 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a0c      	ldr	r2, [pc, #48]	; (8002578 <HAL_TIM_Base_MspInit+0x68>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d10d      	bne.n	8002566 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800254a:	2300      	movs	r3, #0
 800254c:	60bb      	str	r3, [r7, #8]
 800254e:	4b09      	ldr	r3, [pc, #36]	; (8002574 <HAL_TIM_Base_MspInit+0x64>)
 8002550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002552:	4a08      	ldr	r2, [pc, #32]	; (8002574 <HAL_TIM_Base_MspInit+0x64>)
 8002554:	f043 0302 	orr.w	r3, r3, #2
 8002558:	6413      	str	r3, [r2, #64]	; 0x40
 800255a:	4b06      	ldr	r3, [pc, #24]	; (8002574 <HAL_TIM_Base_MspInit+0x64>)
 800255c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255e:	f003 0302 	and.w	r3, r3, #2
 8002562:	60bb      	str	r3, [r7, #8]
 8002564:	68bb      	ldr	r3, [r7, #8]
}
 8002566:	bf00      	nop
 8002568:	3714      	adds	r7, #20
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	40023800 	.word	0x40023800
 8002578:	40000400 	.word	0x40000400

0800257c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b088      	sub	sp, #32
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002584:	f107 030c 	add.w	r3, r7, #12
 8002588:	2200      	movs	r2, #0
 800258a:	601a      	str	r2, [r3, #0]
 800258c:	605a      	str	r2, [r3, #4]
 800258e:	609a      	str	r2, [r3, #8]
 8002590:	60da      	str	r2, [r3, #12]
 8002592:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800259c:	d11d      	bne.n	80025da <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800259e:	2300      	movs	r3, #0
 80025a0:	60bb      	str	r3, [r7, #8]
 80025a2:	4b10      	ldr	r3, [pc, #64]	; (80025e4 <HAL_TIM_MspPostInit+0x68>)
 80025a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a6:	4a0f      	ldr	r2, [pc, #60]	; (80025e4 <HAL_TIM_MspPostInit+0x68>)
 80025a8:	f043 0301 	orr.w	r3, r3, #1
 80025ac:	6313      	str	r3, [r2, #48]	; 0x30
 80025ae:	4b0d      	ldr	r3, [pc, #52]	; (80025e4 <HAL_TIM_MspPostInit+0x68>)
 80025b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b2:	f003 0301 	and.w	r3, r3, #1
 80025b6:	60bb      	str	r3, [r7, #8]
 80025b8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80025ba:	2304      	movs	r3, #4
 80025bc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025be:	2302      	movs	r3, #2
 80025c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c2:	2300      	movs	r3, #0
 80025c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025c6:	2300      	movs	r3, #0
 80025c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80025ca:	2301      	movs	r3, #1
 80025cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ce:	f107 030c 	add.w	r3, r7, #12
 80025d2:	4619      	mov	r1, r3
 80025d4:	4804      	ldr	r0, [pc, #16]	; (80025e8 <HAL_TIM_MspPostInit+0x6c>)
 80025d6:	f000 fa69 	bl	8002aac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80025da:	bf00      	nop
 80025dc:	3720      	adds	r7, #32
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	40023800 	.word	0x40023800
 80025e8:	40020000 	.word	0x40020000

080025ec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b08e      	sub	sp, #56	; 0x38
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80025f4:	2300      	movs	r3, #0
 80025f6:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80025f8:	2300      	movs	r3, #0
 80025fa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 80025fc:	2300      	movs	r3, #0
 80025fe:	60fb      	str	r3, [r7, #12]
 8002600:	4b33      	ldr	r3, [pc, #204]	; (80026d0 <HAL_InitTick+0xe4>)
 8002602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002604:	4a32      	ldr	r2, [pc, #200]	; (80026d0 <HAL_InitTick+0xe4>)
 8002606:	f043 0308 	orr.w	r3, r3, #8
 800260a:	6413      	str	r3, [r2, #64]	; 0x40
 800260c:	4b30      	ldr	r3, [pc, #192]	; (80026d0 <HAL_InitTick+0xe4>)
 800260e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002610:	f003 0308 	and.w	r3, r3, #8
 8002614:	60fb      	str	r3, [r7, #12]
 8002616:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002618:	f107 0210 	add.w	r2, r7, #16
 800261c:	f107 0314 	add.w	r3, r7, #20
 8002620:	4611      	mov	r1, r2
 8002622:	4618      	mov	r0, r3
 8002624:	f003 fab6 	bl	8005b94 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002628:	6a3b      	ldr	r3, [r7, #32]
 800262a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800262c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800262e:	2b00      	cmp	r3, #0
 8002630:	d103      	bne.n	800263a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002632:	f003 fa9b 	bl	8005b6c <HAL_RCC_GetPCLK1Freq>
 8002636:	6378      	str	r0, [r7, #52]	; 0x34
 8002638:	e004      	b.n	8002644 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800263a:	f003 fa97 	bl	8005b6c <HAL_RCC_GetPCLK1Freq>
 800263e:	4603      	mov	r3, r0
 8002640:	005b      	lsls	r3, r3, #1
 8002642:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002644:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002646:	4a23      	ldr	r2, [pc, #140]	; (80026d4 <HAL_InitTick+0xe8>)
 8002648:	fba2 2303 	umull	r2, r3, r2, r3
 800264c:	0c9b      	lsrs	r3, r3, #18
 800264e:	3b01      	subs	r3, #1
 8002650:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8002652:	4b21      	ldr	r3, [pc, #132]	; (80026d8 <HAL_InitTick+0xec>)
 8002654:	4a21      	ldr	r2, [pc, #132]	; (80026dc <HAL_InitTick+0xf0>)
 8002656:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8002658:	4b1f      	ldr	r3, [pc, #124]	; (80026d8 <HAL_InitTick+0xec>)
 800265a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800265e:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8002660:	4a1d      	ldr	r2, [pc, #116]	; (80026d8 <HAL_InitTick+0xec>)
 8002662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002664:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8002666:	4b1c      	ldr	r3, [pc, #112]	; (80026d8 <HAL_InitTick+0xec>)
 8002668:	2200      	movs	r2, #0
 800266a:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800266c:	4b1a      	ldr	r3, [pc, #104]	; (80026d8 <HAL_InitTick+0xec>)
 800266e:	2200      	movs	r2, #0
 8002670:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002672:	4b19      	ldr	r3, [pc, #100]	; (80026d8 <HAL_InitTick+0xec>)
 8002674:	2200      	movs	r2, #0
 8002676:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8002678:	4817      	ldr	r0, [pc, #92]	; (80026d8 <HAL_InitTick+0xec>)
 800267a:	f003 feef 	bl	800645c <HAL_TIM_Base_Init>
 800267e:	4603      	mov	r3, r0
 8002680:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002684:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002688:	2b00      	cmp	r3, #0
 800268a:	d11b      	bne.n	80026c4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 800268c:	4812      	ldr	r0, [pc, #72]	; (80026d8 <HAL_InitTick+0xec>)
 800268e:	f003 ffb7 	bl	8006600 <HAL_TIM_Base_Start_IT>
 8002692:	4603      	mov	r3, r0
 8002694:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002698:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800269c:	2b00      	cmp	r3, #0
 800269e:	d111      	bne.n	80026c4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80026a0:	2032      	movs	r0, #50	; 0x32
 80026a2:	f000 f9f5 	bl	8002a90 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2b0f      	cmp	r3, #15
 80026aa:	d808      	bhi.n	80026be <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 80026ac:	2200      	movs	r2, #0
 80026ae:	6879      	ldr	r1, [r7, #4]
 80026b0:	2032      	movs	r0, #50	; 0x32
 80026b2:	f000 f9d1 	bl	8002a58 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80026b6:	4a0a      	ldr	r2, [pc, #40]	; (80026e0 <HAL_InitTick+0xf4>)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6013      	str	r3, [r2, #0]
 80026bc:	e002      	b.n	80026c4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80026c4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3738      	adds	r7, #56	; 0x38
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40023800 	.word	0x40023800
 80026d4:	431bde83 	.word	0x431bde83
 80026d8:	20000818 	.word	0x20000818
 80026dc:	40000c00 	.word	0x40000c00
 80026e0:	200004ec 	.word	0x200004ec

080026e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80026e8:	e7fe      	b.n	80026e8 <NMI_Handler+0x4>

080026ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026ea:	b480      	push	{r7}
 80026ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026ee:	e7fe      	b.n	80026ee <HardFault_Handler+0x4>

080026f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026f4:	e7fe      	b.n	80026f4 <MemManage_Handler+0x4>

080026f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026f6:	b480      	push	{r7}
 80026f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026fa:	e7fe      	b.n	80026fa <BusFault_Handler+0x4>

080026fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002700:	e7fe      	b.n	8002700 <UsageFault_Handler+0x4>

08002702 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002702:	b480      	push	{r7}
 8002704:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002706:	bf00      	nop
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002714:	4802      	ldr	r0, [pc, #8]	; (8002720 <TIM5_IRQHandler+0x10>)
 8002716:	f004 f943 	bl	80069a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800271a:	bf00      	nop
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	20000818 	.word	0x20000818

08002724 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002728:	4802      	ldr	r0, [pc, #8]	; (8002734 <OTG_FS_IRQHandler+0x10>)
 800272a:	f001 fc84 	bl	8004036 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800272e:	bf00      	nop
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	200064b8 	.word	0x200064b8

08002738 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002740:	4a14      	ldr	r2, [pc, #80]	; (8002794 <_sbrk+0x5c>)
 8002742:	4b15      	ldr	r3, [pc, #84]	; (8002798 <_sbrk+0x60>)
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800274c:	4b13      	ldr	r3, [pc, #76]	; (800279c <_sbrk+0x64>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d102      	bne.n	800275a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002754:	4b11      	ldr	r3, [pc, #68]	; (800279c <_sbrk+0x64>)
 8002756:	4a12      	ldr	r2, [pc, #72]	; (80027a0 <_sbrk+0x68>)
 8002758:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800275a:	4b10      	ldr	r3, [pc, #64]	; (800279c <_sbrk+0x64>)
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	4413      	add	r3, r2
 8002762:	693a      	ldr	r2, [r7, #16]
 8002764:	429a      	cmp	r2, r3
 8002766:	d207      	bcs.n	8002778 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002768:	f00b ff90 	bl	800e68c <__errno>
 800276c:	4603      	mov	r3, r0
 800276e:	220c      	movs	r2, #12
 8002770:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002772:	f04f 33ff 	mov.w	r3, #4294967295
 8002776:	e009      	b.n	800278c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002778:	4b08      	ldr	r3, [pc, #32]	; (800279c <_sbrk+0x64>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800277e:	4b07      	ldr	r3, [pc, #28]	; (800279c <_sbrk+0x64>)
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4413      	add	r3, r2
 8002786:	4a05      	ldr	r2, [pc, #20]	; (800279c <_sbrk+0x64>)
 8002788:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800278a:	68fb      	ldr	r3, [r7, #12]
}
 800278c:	4618      	mov	r0, r3
 800278e:	3718      	adds	r7, #24
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	20010000 	.word	0x20010000
 8002798:	00000400 	.word	0x00000400
 800279c:	20000860 	.word	0x20000860
 80027a0:	20006bf8 	.word	0x20006bf8

080027a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027a8:	4b06      	ldr	r3, [pc, #24]	; (80027c4 <SystemInit+0x20>)
 80027aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ae:	4a05      	ldr	r2, [pc, #20]	; (80027c4 <SystemInit+0x20>)
 80027b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80027b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027b8:	bf00      	nop
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	e000ed00 	.word	0xe000ed00

080027c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80027c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002800 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027cc:	480d      	ldr	r0, [pc, #52]	; (8002804 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80027ce:	490e      	ldr	r1, [pc, #56]	; (8002808 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80027d0:	4a0e      	ldr	r2, [pc, #56]	; (800280c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80027d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027d4:	e002      	b.n	80027dc <LoopCopyDataInit>

080027d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027da:	3304      	adds	r3, #4

080027dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027e0:	d3f9      	bcc.n	80027d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027e2:	4a0b      	ldr	r2, [pc, #44]	; (8002810 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80027e4:	4c0b      	ldr	r4, [pc, #44]	; (8002814 <LoopFillZerobss+0x26>)
  movs r3, #0
 80027e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027e8:	e001      	b.n	80027ee <LoopFillZerobss>

080027ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027ec:	3204      	adds	r2, #4

080027ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027f0:	d3fb      	bcc.n	80027ea <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80027f2:	f7ff ffd7 	bl	80027a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027f6:	f00b ff4f 	bl	800e698 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027fa:	f7ff f969 	bl	8001ad0 <main>
  bx  lr    
 80027fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002800:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002804:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002808:	2000064c 	.word	0x2000064c
  ldr r2, =_sidata
 800280c:	0800f61c 	.word	0x0800f61c
  ldr r2, =_sbss
 8002810:	2000064c 	.word	0x2000064c
  ldr r4, =_ebss
 8002814:	20006bf4 	.word	0x20006bf4

08002818 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002818:	e7fe      	b.n	8002818 <ADC_IRQHandler>
	...

0800281c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002820:	4b0e      	ldr	r3, [pc, #56]	; (800285c <HAL_Init+0x40>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a0d      	ldr	r2, [pc, #52]	; (800285c <HAL_Init+0x40>)
 8002826:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800282a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800282c:	4b0b      	ldr	r3, [pc, #44]	; (800285c <HAL_Init+0x40>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a0a      	ldr	r2, [pc, #40]	; (800285c <HAL_Init+0x40>)
 8002832:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002836:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002838:	4b08      	ldr	r3, [pc, #32]	; (800285c <HAL_Init+0x40>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a07      	ldr	r2, [pc, #28]	; (800285c <HAL_Init+0x40>)
 800283e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002842:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002844:	2003      	movs	r0, #3
 8002846:	f000 f8fc 	bl	8002a42 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800284a:	200f      	movs	r0, #15
 800284c:	f7ff fece 	bl	80025ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002850:	f7ff fd6c 	bl	800232c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002854:	2300      	movs	r3, #0
}
 8002856:	4618      	mov	r0, r3
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	40023c00 	.word	0x40023c00

08002860 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002860:	b480      	push	{r7}
 8002862:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002864:	4b06      	ldr	r3, [pc, #24]	; (8002880 <HAL_IncTick+0x20>)
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	461a      	mov	r2, r3
 800286a:	4b06      	ldr	r3, [pc, #24]	; (8002884 <HAL_IncTick+0x24>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4413      	add	r3, r2
 8002870:	4a04      	ldr	r2, [pc, #16]	; (8002884 <HAL_IncTick+0x24>)
 8002872:	6013      	str	r3, [r2, #0]
}
 8002874:	bf00      	nop
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	200004f0 	.word	0x200004f0
 8002884:	20000864 	.word	0x20000864

08002888 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  return uwTick;
 800288c:	4b03      	ldr	r3, [pc, #12]	; (800289c <HAL_GetTick+0x14>)
 800288e:	681b      	ldr	r3, [r3, #0]
}
 8002890:	4618      	mov	r0, r3
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	20000864 	.word	0x20000864

080028a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028a8:	f7ff ffee 	bl	8002888 <HAL_GetTick>
 80028ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028b8:	d005      	beq.n	80028c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028ba:	4b0a      	ldr	r3, [pc, #40]	; (80028e4 <HAL_Delay+0x44>)
 80028bc:	781b      	ldrb	r3, [r3, #0]
 80028be:	461a      	mov	r2, r3
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	4413      	add	r3, r2
 80028c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80028c6:	bf00      	nop
 80028c8:	f7ff ffde 	bl	8002888 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	68fa      	ldr	r2, [r7, #12]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d8f7      	bhi.n	80028c8 <HAL_Delay+0x28>
  {
  }
}
 80028d8:	bf00      	nop
 80028da:	bf00      	nop
 80028dc:	3710      	adds	r7, #16
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	200004f0 	.word	0x200004f0

080028e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b085      	sub	sp, #20
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	f003 0307 	and.w	r3, r3, #7
 80028f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028f8:	4b0c      	ldr	r3, [pc, #48]	; (800292c <__NVIC_SetPriorityGrouping+0x44>)
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028fe:	68ba      	ldr	r2, [r7, #8]
 8002900:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002904:	4013      	ands	r3, r2
 8002906:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002910:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002914:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002918:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800291a:	4a04      	ldr	r2, [pc, #16]	; (800292c <__NVIC_SetPriorityGrouping+0x44>)
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	60d3      	str	r3, [r2, #12]
}
 8002920:	bf00      	nop
 8002922:	3714      	adds	r7, #20
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr
 800292c:	e000ed00 	.word	0xe000ed00

08002930 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002934:	4b04      	ldr	r3, [pc, #16]	; (8002948 <__NVIC_GetPriorityGrouping+0x18>)
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	0a1b      	lsrs	r3, r3, #8
 800293a:	f003 0307 	and.w	r3, r3, #7
}
 800293e:	4618      	mov	r0, r3
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr
 8002948:	e000ed00 	.word	0xe000ed00

0800294c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	4603      	mov	r3, r0
 8002954:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800295a:	2b00      	cmp	r3, #0
 800295c:	db0b      	blt.n	8002976 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800295e:	79fb      	ldrb	r3, [r7, #7]
 8002960:	f003 021f 	and.w	r2, r3, #31
 8002964:	4907      	ldr	r1, [pc, #28]	; (8002984 <__NVIC_EnableIRQ+0x38>)
 8002966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296a:	095b      	lsrs	r3, r3, #5
 800296c:	2001      	movs	r0, #1
 800296e:	fa00 f202 	lsl.w	r2, r0, r2
 8002972:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002976:	bf00      	nop
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	e000e100 	.word	0xe000e100

08002988 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	4603      	mov	r3, r0
 8002990:	6039      	str	r1, [r7, #0]
 8002992:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002994:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002998:	2b00      	cmp	r3, #0
 800299a:	db0a      	blt.n	80029b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	b2da      	uxtb	r2, r3
 80029a0:	490c      	ldr	r1, [pc, #48]	; (80029d4 <__NVIC_SetPriority+0x4c>)
 80029a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a6:	0112      	lsls	r2, r2, #4
 80029a8:	b2d2      	uxtb	r2, r2
 80029aa:	440b      	add	r3, r1
 80029ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029b0:	e00a      	b.n	80029c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	b2da      	uxtb	r2, r3
 80029b6:	4908      	ldr	r1, [pc, #32]	; (80029d8 <__NVIC_SetPriority+0x50>)
 80029b8:	79fb      	ldrb	r3, [r7, #7]
 80029ba:	f003 030f 	and.w	r3, r3, #15
 80029be:	3b04      	subs	r3, #4
 80029c0:	0112      	lsls	r2, r2, #4
 80029c2:	b2d2      	uxtb	r2, r2
 80029c4:	440b      	add	r3, r1
 80029c6:	761a      	strb	r2, [r3, #24]
}
 80029c8:	bf00      	nop
 80029ca:	370c      	adds	r7, #12
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr
 80029d4:	e000e100 	.word	0xe000e100
 80029d8:	e000ed00 	.word	0xe000ed00

080029dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029dc:	b480      	push	{r7}
 80029de:	b089      	sub	sp, #36	; 0x24
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	60f8      	str	r0, [r7, #12]
 80029e4:	60b9      	str	r1, [r7, #8]
 80029e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	f003 0307 	and.w	r3, r3, #7
 80029ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	f1c3 0307 	rsb	r3, r3, #7
 80029f6:	2b04      	cmp	r3, #4
 80029f8:	bf28      	it	cs
 80029fa:	2304      	movcs	r3, #4
 80029fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	3304      	adds	r3, #4
 8002a02:	2b06      	cmp	r3, #6
 8002a04:	d902      	bls.n	8002a0c <NVIC_EncodePriority+0x30>
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	3b03      	subs	r3, #3
 8002a0a:	e000      	b.n	8002a0e <NVIC_EncodePriority+0x32>
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a10:	f04f 32ff 	mov.w	r2, #4294967295
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1a:	43da      	mvns	r2, r3
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	401a      	ands	r2, r3
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a24:	f04f 31ff 	mov.w	r1, #4294967295
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a2e:	43d9      	mvns	r1, r3
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a34:	4313      	orrs	r3, r2
         );
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3724      	adds	r7, #36	; 0x24
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr

08002a42 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b082      	sub	sp, #8
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f7ff ff4c 	bl	80028e8 <__NVIC_SetPriorityGrouping>
}
 8002a50:	bf00      	nop
 8002a52:	3708      	adds	r7, #8
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b086      	sub	sp, #24
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4603      	mov	r3, r0
 8002a60:	60b9      	str	r1, [r7, #8]
 8002a62:	607a      	str	r2, [r7, #4]
 8002a64:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a66:	2300      	movs	r3, #0
 8002a68:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a6a:	f7ff ff61 	bl	8002930 <__NVIC_GetPriorityGrouping>
 8002a6e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a70:	687a      	ldr	r2, [r7, #4]
 8002a72:	68b9      	ldr	r1, [r7, #8]
 8002a74:	6978      	ldr	r0, [r7, #20]
 8002a76:	f7ff ffb1 	bl	80029dc <NVIC_EncodePriority>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a80:	4611      	mov	r1, r2
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7ff ff80 	bl	8002988 <__NVIC_SetPriority>
}
 8002a88:	bf00      	nop
 8002a8a:	3718      	adds	r7, #24
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}

08002a90 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	4603      	mov	r3, r0
 8002a98:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f7ff ff54 	bl	800294c <__NVIC_EnableIRQ>
}
 8002aa4:	bf00      	nop
 8002aa6:	3708      	adds	r7, #8
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b089      	sub	sp, #36	; 0x24
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
 8002ab4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002aba:	2300      	movs	r3, #0
 8002abc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	61fb      	str	r3, [r7, #28]
 8002ac6:	e159      	b.n	8002d7c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ac8:	2201      	movs	r2, #1
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	697a      	ldr	r2, [r7, #20]
 8002ad8:	4013      	ands	r3, r2
 8002ada:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002adc:	693a      	ldr	r2, [r7, #16]
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	f040 8148 	bne.w	8002d76 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f003 0303 	and.w	r3, r3, #3
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d005      	beq.n	8002afe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d130      	bne.n	8002b60 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	2203      	movs	r2, #3
 8002b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0e:	43db      	mvns	r3, r3
 8002b10:	69ba      	ldr	r2, [r7, #24]
 8002b12:	4013      	ands	r3, r2
 8002b14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	68da      	ldr	r2, [r3, #12]
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	005b      	lsls	r3, r3, #1
 8002b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b22:	69ba      	ldr	r2, [r7, #24]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	69ba      	ldr	r2, [r7, #24]
 8002b2c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b34:	2201      	movs	r2, #1
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3c:	43db      	mvns	r3, r3
 8002b3e:	69ba      	ldr	r2, [r7, #24]
 8002b40:	4013      	ands	r3, r2
 8002b42:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	091b      	lsrs	r3, r3, #4
 8002b4a:	f003 0201 	and.w	r2, r3, #1
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	fa02 f303 	lsl.w	r3, r2, r3
 8002b54:	69ba      	ldr	r2, [r7, #24]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	f003 0303 	and.w	r3, r3, #3
 8002b68:	2b03      	cmp	r3, #3
 8002b6a:	d017      	beq.n	8002b9c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	005b      	lsls	r3, r3, #1
 8002b76:	2203      	movs	r2, #3
 8002b78:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7c:	43db      	mvns	r3, r3
 8002b7e:	69ba      	ldr	r2, [r7, #24]
 8002b80:	4013      	ands	r3, r2
 8002b82:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	689a      	ldr	r2, [r3, #8]
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b90:	69ba      	ldr	r2, [r7, #24]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	69ba      	ldr	r2, [r7, #24]
 8002b9a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f003 0303 	and.w	r3, r3, #3
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d123      	bne.n	8002bf0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	08da      	lsrs	r2, r3, #3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	3208      	adds	r2, #8
 8002bb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	f003 0307 	and.w	r3, r3, #7
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	220f      	movs	r2, #15
 8002bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc4:	43db      	mvns	r3, r3
 8002bc6:	69ba      	ldr	r2, [r7, #24]
 8002bc8:	4013      	ands	r3, r2
 8002bca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	691a      	ldr	r2, [r3, #16]
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	f003 0307 	and.w	r3, r3, #7
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	69ba      	ldr	r2, [r7, #24]
 8002bde:	4313      	orrs	r3, r2
 8002be0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	08da      	lsrs	r2, r3, #3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	3208      	adds	r2, #8
 8002bea:	69b9      	ldr	r1, [r7, #24]
 8002bec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	005b      	lsls	r3, r3, #1
 8002bfa:	2203      	movs	r2, #3
 8002bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002c00:	43db      	mvns	r3, r3
 8002c02:	69ba      	ldr	r2, [r7, #24]
 8002c04:	4013      	ands	r3, r2
 8002c06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	f003 0203 	and.w	r2, r3, #3
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	005b      	lsls	r3, r3, #1
 8002c14:	fa02 f303 	lsl.w	r3, r2, r3
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	69ba      	ldr	r2, [r7, #24]
 8002c22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	f000 80a2 	beq.w	8002d76 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c32:	2300      	movs	r3, #0
 8002c34:	60fb      	str	r3, [r7, #12]
 8002c36:	4b57      	ldr	r3, [pc, #348]	; (8002d94 <HAL_GPIO_Init+0x2e8>)
 8002c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c3a:	4a56      	ldr	r2, [pc, #344]	; (8002d94 <HAL_GPIO_Init+0x2e8>)
 8002c3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c40:	6453      	str	r3, [r2, #68]	; 0x44
 8002c42:	4b54      	ldr	r3, [pc, #336]	; (8002d94 <HAL_GPIO_Init+0x2e8>)
 8002c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c4a:	60fb      	str	r3, [r7, #12]
 8002c4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c4e:	4a52      	ldr	r2, [pc, #328]	; (8002d98 <HAL_GPIO_Init+0x2ec>)
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	089b      	lsrs	r3, r3, #2
 8002c54:	3302      	adds	r3, #2
 8002c56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	f003 0303 	and.w	r3, r3, #3
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	220f      	movs	r2, #15
 8002c66:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6a:	43db      	mvns	r3, r3
 8002c6c:	69ba      	ldr	r2, [r7, #24]
 8002c6e:	4013      	ands	r3, r2
 8002c70:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4a49      	ldr	r2, [pc, #292]	; (8002d9c <HAL_GPIO_Init+0x2f0>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d019      	beq.n	8002cae <HAL_GPIO_Init+0x202>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a48      	ldr	r2, [pc, #288]	; (8002da0 <HAL_GPIO_Init+0x2f4>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d013      	beq.n	8002caa <HAL_GPIO_Init+0x1fe>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a47      	ldr	r2, [pc, #284]	; (8002da4 <HAL_GPIO_Init+0x2f8>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d00d      	beq.n	8002ca6 <HAL_GPIO_Init+0x1fa>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a46      	ldr	r2, [pc, #280]	; (8002da8 <HAL_GPIO_Init+0x2fc>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d007      	beq.n	8002ca2 <HAL_GPIO_Init+0x1f6>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	4a45      	ldr	r2, [pc, #276]	; (8002dac <HAL_GPIO_Init+0x300>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d101      	bne.n	8002c9e <HAL_GPIO_Init+0x1f2>
 8002c9a:	2304      	movs	r3, #4
 8002c9c:	e008      	b.n	8002cb0 <HAL_GPIO_Init+0x204>
 8002c9e:	2307      	movs	r3, #7
 8002ca0:	e006      	b.n	8002cb0 <HAL_GPIO_Init+0x204>
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	e004      	b.n	8002cb0 <HAL_GPIO_Init+0x204>
 8002ca6:	2302      	movs	r3, #2
 8002ca8:	e002      	b.n	8002cb0 <HAL_GPIO_Init+0x204>
 8002caa:	2301      	movs	r3, #1
 8002cac:	e000      	b.n	8002cb0 <HAL_GPIO_Init+0x204>
 8002cae:	2300      	movs	r3, #0
 8002cb0:	69fa      	ldr	r2, [r7, #28]
 8002cb2:	f002 0203 	and.w	r2, r2, #3
 8002cb6:	0092      	lsls	r2, r2, #2
 8002cb8:	4093      	lsls	r3, r2
 8002cba:	69ba      	ldr	r2, [r7, #24]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cc0:	4935      	ldr	r1, [pc, #212]	; (8002d98 <HAL_GPIO_Init+0x2ec>)
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	089b      	lsrs	r3, r3, #2
 8002cc6:	3302      	adds	r3, #2
 8002cc8:	69ba      	ldr	r2, [r7, #24]
 8002cca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cce:	4b38      	ldr	r3, [pc, #224]	; (8002db0 <HAL_GPIO_Init+0x304>)
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	43db      	mvns	r3, r3
 8002cd8:	69ba      	ldr	r2, [r7, #24]
 8002cda:	4013      	ands	r3, r2
 8002cdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d003      	beq.n	8002cf2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002cea:	69ba      	ldr	r2, [r7, #24]
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cf2:	4a2f      	ldr	r2, [pc, #188]	; (8002db0 <HAL_GPIO_Init+0x304>)
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cf8:	4b2d      	ldr	r3, [pc, #180]	; (8002db0 <HAL_GPIO_Init+0x304>)
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	43db      	mvns	r3, r3
 8002d02:	69ba      	ldr	r2, [r7, #24]
 8002d04:	4013      	ands	r3, r2
 8002d06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d003      	beq.n	8002d1c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002d14:	69ba      	ldr	r2, [r7, #24]
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d1c:	4a24      	ldr	r2, [pc, #144]	; (8002db0 <HAL_GPIO_Init+0x304>)
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d22:	4b23      	ldr	r3, [pc, #140]	; (8002db0 <HAL_GPIO_Init+0x304>)
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	43db      	mvns	r3, r3
 8002d2c:	69ba      	ldr	r2, [r7, #24]
 8002d2e:	4013      	ands	r3, r2
 8002d30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d003      	beq.n	8002d46 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002d3e:	69ba      	ldr	r2, [r7, #24]
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d46:	4a1a      	ldr	r2, [pc, #104]	; (8002db0 <HAL_GPIO_Init+0x304>)
 8002d48:	69bb      	ldr	r3, [r7, #24]
 8002d4a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d4c:	4b18      	ldr	r3, [pc, #96]	; (8002db0 <HAL_GPIO_Init+0x304>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	43db      	mvns	r3, r3
 8002d56:	69ba      	ldr	r2, [r7, #24]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d003      	beq.n	8002d70 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d70:	4a0f      	ldr	r2, [pc, #60]	; (8002db0 <HAL_GPIO_Init+0x304>)
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	3301      	adds	r3, #1
 8002d7a:	61fb      	str	r3, [r7, #28]
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	2b0f      	cmp	r3, #15
 8002d80:	f67f aea2 	bls.w	8002ac8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d84:	bf00      	nop
 8002d86:	bf00      	nop
 8002d88:	3724      	adds	r7, #36	; 0x24
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	40023800 	.word	0x40023800
 8002d98:	40013800 	.word	0x40013800
 8002d9c:	40020000 	.word	0x40020000
 8002da0:	40020400 	.word	0x40020400
 8002da4:	40020800 	.word	0x40020800
 8002da8:	40020c00 	.word	0x40020c00
 8002dac:	40021000 	.word	0x40021000
 8002db0:	40013c00 	.word	0x40013c00

08002db4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b085      	sub	sp, #20
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
 8002dbc:	460b      	mov	r3, r1
 8002dbe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	691a      	ldr	r2, [r3, #16]
 8002dc4:	887b      	ldrh	r3, [r7, #2]
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d002      	beq.n	8002dd2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	73fb      	strb	r3, [r7, #15]
 8002dd0:	e001      	b.n	8002dd6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002dd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3714      	adds	r7, #20
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	460b      	mov	r3, r1
 8002dee:	807b      	strh	r3, [r7, #2]
 8002df0:	4613      	mov	r3, r2
 8002df2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002df4:	787b      	ldrb	r3, [r7, #1]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d003      	beq.n	8002e02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dfa:	887a      	ldrh	r2, [r7, #2]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e00:	e003      	b.n	8002e0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e02:	887b      	ldrh	r3, [r7, #2]
 8002e04:	041a      	lsls	r2, r3, #16
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	619a      	str	r2, [r3, #24]
}
 8002e0a:	bf00      	nop
 8002e0c:	370c      	adds	r7, #12
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
	...

08002e18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d101      	bne.n	8002e2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e12b      	b.n	8003082 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d106      	bne.n	8002e44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f7ff faa0 	bl	8002384 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2224      	movs	r2, #36	; 0x24
 8002e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f022 0201 	bic.w	r2, r2, #1
 8002e5a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e6a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e7a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e7c:	f002 fe76 	bl	8005b6c <HAL_RCC_GetPCLK1Freq>
 8002e80:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	4a81      	ldr	r2, [pc, #516]	; (800308c <HAL_I2C_Init+0x274>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d807      	bhi.n	8002e9c <HAL_I2C_Init+0x84>
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	4a80      	ldr	r2, [pc, #512]	; (8003090 <HAL_I2C_Init+0x278>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	bf94      	ite	ls
 8002e94:	2301      	movls	r3, #1
 8002e96:	2300      	movhi	r3, #0
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	e006      	b.n	8002eaa <HAL_I2C_Init+0x92>
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	4a7d      	ldr	r2, [pc, #500]	; (8003094 <HAL_I2C_Init+0x27c>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	bf94      	ite	ls
 8002ea4:	2301      	movls	r3, #1
 8002ea6:	2300      	movhi	r3, #0
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d001      	beq.n	8002eb2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e0e7      	b.n	8003082 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	4a78      	ldr	r2, [pc, #480]	; (8003098 <HAL_I2C_Init+0x280>)
 8002eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eba:	0c9b      	lsrs	r3, r3, #18
 8002ebc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	68ba      	ldr	r2, [r7, #8]
 8002ece:	430a      	orrs	r2, r1
 8002ed0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	6a1b      	ldr	r3, [r3, #32]
 8002ed8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	4a6a      	ldr	r2, [pc, #424]	; (800308c <HAL_I2C_Init+0x274>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d802      	bhi.n	8002eec <HAL_I2C_Init+0xd4>
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	3301      	adds	r3, #1
 8002eea:	e009      	b.n	8002f00 <HAL_I2C_Init+0xe8>
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002ef2:	fb02 f303 	mul.w	r3, r2, r3
 8002ef6:	4a69      	ldr	r2, [pc, #420]	; (800309c <HAL_I2C_Init+0x284>)
 8002ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8002efc:	099b      	lsrs	r3, r3, #6
 8002efe:	3301      	adds	r3, #1
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	6812      	ldr	r2, [r2, #0]
 8002f04:	430b      	orrs	r3, r1
 8002f06:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	69db      	ldr	r3, [r3, #28]
 8002f0e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002f12:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	495c      	ldr	r1, [pc, #368]	; (800308c <HAL_I2C_Init+0x274>)
 8002f1c:	428b      	cmp	r3, r1
 8002f1e:	d819      	bhi.n	8002f54 <HAL_I2C_Init+0x13c>
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	1e59      	subs	r1, r3, #1
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f2e:	1c59      	adds	r1, r3, #1
 8002f30:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002f34:	400b      	ands	r3, r1
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d00a      	beq.n	8002f50 <HAL_I2C_Init+0x138>
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	1e59      	subs	r1, r3, #1
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	005b      	lsls	r3, r3, #1
 8002f44:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f48:	3301      	adds	r3, #1
 8002f4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f4e:	e051      	b.n	8002ff4 <HAL_I2C_Init+0x1dc>
 8002f50:	2304      	movs	r3, #4
 8002f52:	e04f      	b.n	8002ff4 <HAL_I2C_Init+0x1dc>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d111      	bne.n	8002f80 <HAL_I2C_Init+0x168>
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	1e58      	subs	r0, r3, #1
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6859      	ldr	r1, [r3, #4]
 8002f64:	460b      	mov	r3, r1
 8002f66:	005b      	lsls	r3, r3, #1
 8002f68:	440b      	add	r3, r1
 8002f6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f6e:	3301      	adds	r3, #1
 8002f70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	bf0c      	ite	eq
 8002f78:	2301      	moveq	r3, #1
 8002f7a:	2300      	movne	r3, #0
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	e012      	b.n	8002fa6 <HAL_I2C_Init+0x18e>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	1e58      	subs	r0, r3, #1
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6859      	ldr	r1, [r3, #4]
 8002f88:	460b      	mov	r3, r1
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	440b      	add	r3, r1
 8002f8e:	0099      	lsls	r1, r3, #2
 8002f90:	440b      	add	r3, r1
 8002f92:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f96:	3301      	adds	r3, #1
 8002f98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	bf0c      	ite	eq
 8002fa0:	2301      	moveq	r3, #1
 8002fa2:	2300      	movne	r3, #0
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <HAL_I2C_Init+0x196>
 8002faa:	2301      	movs	r3, #1
 8002fac:	e022      	b.n	8002ff4 <HAL_I2C_Init+0x1dc>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d10e      	bne.n	8002fd4 <HAL_I2C_Init+0x1bc>
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	1e58      	subs	r0, r3, #1
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6859      	ldr	r1, [r3, #4]
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	005b      	lsls	r3, r3, #1
 8002fc2:	440b      	add	r3, r1
 8002fc4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fc8:	3301      	adds	r3, #1
 8002fca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fd2:	e00f      	b.n	8002ff4 <HAL_I2C_Init+0x1dc>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	1e58      	subs	r0, r3, #1
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6859      	ldr	r1, [r3, #4]
 8002fdc:	460b      	mov	r3, r1
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	440b      	add	r3, r1
 8002fe2:	0099      	lsls	r1, r3, #2
 8002fe4:	440b      	add	r3, r1
 8002fe6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fea:	3301      	adds	r3, #1
 8002fec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ff0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002ff4:	6879      	ldr	r1, [r7, #4]
 8002ff6:	6809      	ldr	r1, [r1, #0]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	69da      	ldr	r2, [r3, #28]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a1b      	ldr	r3, [r3, #32]
 800300e:	431a      	orrs	r2, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	430a      	orrs	r2, r1
 8003016:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003022:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	6911      	ldr	r1, [r2, #16]
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	68d2      	ldr	r2, [r2, #12]
 800302e:	4311      	orrs	r1, r2
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	6812      	ldr	r2, [r2, #0]
 8003034:	430b      	orrs	r3, r1
 8003036:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	68db      	ldr	r3, [r3, #12]
 800303e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	695a      	ldr	r2, [r3, #20]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	699b      	ldr	r3, [r3, #24]
 800304a:	431a      	orrs	r2, r3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	430a      	orrs	r2, r1
 8003052:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f042 0201 	orr.w	r2, r2, #1
 8003062:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2220      	movs	r2, #32
 800306e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2200      	movs	r2, #0
 8003076:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	3710      	adds	r7, #16
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	000186a0 	.word	0x000186a0
 8003090:	001e847f 	.word	0x001e847f
 8003094:	003d08ff 	.word	0x003d08ff
 8003098:	431bde83 	.word	0x431bde83
 800309c:	10624dd3 	.word	0x10624dd3

080030a0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b088      	sub	sp, #32
 80030a4:	af02      	add	r7, sp, #8
 80030a6:	60f8      	str	r0, [r7, #12]
 80030a8:	4608      	mov	r0, r1
 80030aa:	4611      	mov	r1, r2
 80030ac:	461a      	mov	r2, r3
 80030ae:	4603      	mov	r3, r0
 80030b0:	817b      	strh	r3, [r7, #10]
 80030b2:	460b      	mov	r3, r1
 80030b4:	813b      	strh	r3, [r7, #8]
 80030b6:	4613      	mov	r3, r2
 80030b8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80030ba:	f7ff fbe5 	bl	8002888 <HAL_GetTick>
 80030be:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	2b20      	cmp	r3, #32
 80030ca:	f040 80d9 	bne.w	8003280 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	9300      	str	r3, [sp, #0]
 80030d2:	2319      	movs	r3, #25
 80030d4:	2201      	movs	r2, #1
 80030d6:	496d      	ldr	r1, [pc, #436]	; (800328c <HAL_I2C_Mem_Write+0x1ec>)
 80030d8:	68f8      	ldr	r0, [r7, #12]
 80030da:	f000 fc7f 	bl	80039dc <I2C_WaitOnFlagUntilTimeout>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d001      	beq.n	80030e8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80030e4:	2302      	movs	r3, #2
 80030e6:	e0cc      	b.n	8003282 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d101      	bne.n	80030f6 <HAL_I2C_Mem_Write+0x56>
 80030f2:	2302      	movs	r3, #2
 80030f4:	e0c5      	b.n	8003282 <HAL_I2C_Mem_Write+0x1e2>
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2201      	movs	r2, #1
 80030fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0301 	and.w	r3, r3, #1
 8003108:	2b01      	cmp	r3, #1
 800310a:	d007      	beq.n	800311c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f042 0201 	orr.w	r2, r2, #1
 800311a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800312a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2221      	movs	r2, #33	; 0x21
 8003130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2240      	movs	r2, #64	; 0x40
 8003138:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2200      	movs	r2, #0
 8003140:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	6a3a      	ldr	r2, [r7, #32]
 8003146:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800314c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003152:	b29a      	uxth	r2, r3
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	4a4d      	ldr	r2, [pc, #308]	; (8003290 <HAL_I2C_Mem_Write+0x1f0>)
 800315c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800315e:	88f8      	ldrh	r0, [r7, #6]
 8003160:	893a      	ldrh	r2, [r7, #8]
 8003162:	8979      	ldrh	r1, [r7, #10]
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	9301      	str	r3, [sp, #4]
 8003168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800316a:	9300      	str	r3, [sp, #0]
 800316c:	4603      	mov	r3, r0
 800316e:	68f8      	ldr	r0, [r7, #12]
 8003170:	f000 fab6 	bl	80036e0 <I2C_RequestMemoryWrite>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d052      	beq.n	8003220 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e081      	b.n	8003282 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800317e:	697a      	ldr	r2, [r7, #20]
 8003180:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003182:	68f8      	ldr	r0, [r7, #12]
 8003184:	f000 fd00 	bl	8003b88 <I2C_WaitOnTXEFlagUntilTimeout>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d00d      	beq.n	80031aa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003192:	2b04      	cmp	r3, #4
 8003194:	d107      	bne.n	80031a6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031a4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e06b      	b.n	8003282 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ae:	781a      	ldrb	r2, [r3, #0]
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ba:	1c5a      	adds	r2, r3, #1
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031c4:	3b01      	subs	r3, #1
 80031c6:	b29a      	uxth	r2, r3
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	3b01      	subs	r3, #1
 80031d4:	b29a      	uxth	r2, r3
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	695b      	ldr	r3, [r3, #20]
 80031e0:	f003 0304 	and.w	r3, r3, #4
 80031e4:	2b04      	cmp	r3, #4
 80031e6:	d11b      	bne.n	8003220 <HAL_I2C_Mem_Write+0x180>
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d017      	beq.n	8003220 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f4:	781a      	ldrb	r2, [r3, #0]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003200:	1c5a      	adds	r2, r3, #1
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800320a:	3b01      	subs	r3, #1
 800320c:	b29a      	uxth	r2, r3
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003216:	b29b      	uxth	r3, r3
 8003218:	3b01      	subs	r3, #1
 800321a:	b29a      	uxth	r2, r3
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003224:	2b00      	cmp	r3, #0
 8003226:	d1aa      	bne.n	800317e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003228:	697a      	ldr	r2, [r7, #20]
 800322a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800322c:	68f8      	ldr	r0, [r7, #12]
 800322e:	f000 fcec 	bl	8003c0a <I2C_WaitOnBTFFlagUntilTimeout>
 8003232:	4603      	mov	r3, r0
 8003234:	2b00      	cmp	r3, #0
 8003236:	d00d      	beq.n	8003254 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323c:	2b04      	cmp	r3, #4
 800323e:	d107      	bne.n	8003250 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800324e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e016      	b.n	8003282 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003262:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2220      	movs	r2, #32
 8003268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2200      	movs	r2, #0
 8003270:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800327c:	2300      	movs	r3, #0
 800327e:	e000      	b.n	8003282 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003280:	2302      	movs	r3, #2
  }
}
 8003282:	4618      	mov	r0, r3
 8003284:	3718      	adds	r7, #24
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	00100002 	.word	0x00100002
 8003290:	ffff0000 	.word	0xffff0000

08003294 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b08c      	sub	sp, #48	; 0x30
 8003298:	af02      	add	r7, sp, #8
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	4608      	mov	r0, r1
 800329e:	4611      	mov	r1, r2
 80032a0:	461a      	mov	r2, r3
 80032a2:	4603      	mov	r3, r0
 80032a4:	817b      	strh	r3, [r7, #10]
 80032a6:	460b      	mov	r3, r1
 80032a8:	813b      	strh	r3, [r7, #8]
 80032aa:	4613      	mov	r3, r2
 80032ac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80032ae:	f7ff faeb 	bl	8002888 <HAL_GetTick>
 80032b2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	2b20      	cmp	r3, #32
 80032be:	f040 8208 	bne.w	80036d2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80032c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c4:	9300      	str	r3, [sp, #0]
 80032c6:	2319      	movs	r3, #25
 80032c8:	2201      	movs	r2, #1
 80032ca:	497b      	ldr	r1, [pc, #492]	; (80034b8 <HAL_I2C_Mem_Read+0x224>)
 80032cc:	68f8      	ldr	r0, [r7, #12]
 80032ce:	f000 fb85 	bl	80039dc <I2C_WaitOnFlagUntilTimeout>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d001      	beq.n	80032dc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80032d8:	2302      	movs	r3, #2
 80032da:	e1fb      	b.n	80036d4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d101      	bne.n	80032ea <HAL_I2C_Mem_Read+0x56>
 80032e6:	2302      	movs	r3, #2
 80032e8:	e1f4      	b.n	80036d4 <HAL_I2C_Mem_Read+0x440>
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0301 	and.w	r3, r3, #1
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d007      	beq.n	8003310 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f042 0201 	orr.w	r2, r2, #1
 800330e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800331e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2222      	movs	r2, #34	; 0x22
 8003324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2240      	movs	r2, #64	; 0x40
 800332c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2200      	movs	r2, #0
 8003334:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800333a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003340:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003346:	b29a      	uxth	r2, r3
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	4a5b      	ldr	r2, [pc, #364]	; (80034bc <HAL_I2C_Mem_Read+0x228>)
 8003350:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003352:	88f8      	ldrh	r0, [r7, #6]
 8003354:	893a      	ldrh	r2, [r7, #8]
 8003356:	8979      	ldrh	r1, [r7, #10]
 8003358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800335a:	9301      	str	r3, [sp, #4]
 800335c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800335e:	9300      	str	r3, [sp, #0]
 8003360:	4603      	mov	r3, r0
 8003362:	68f8      	ldr	r0, [r7, #12]
 8003364:	f000 fa52 	bl	800380c <I2C_RequestMemoryRead>
 8003368:	4603      	mov	r3, r0
 800336a:	2b00      	cmp	r3, #0
 800336c:	d001      	beq.n	8003372 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	e1b0      	b.n	80036d4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003376:	2b00      	cmp	r3, #0
 8003378:	d113      	bne.n	80033a2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800337a:	2300      	movs	r3, #0
 800337c:	623b      	str	r3, [r7, #32]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	695b      	ldr	r3, [r3, #20]
 8003384:	623b      	str	r3, [r7, #32]
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	699b      	ldr	r3, [r3, #24]
 800338c:	623b      	str	r3, [r7, #32]
 800338e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800339e:	601a      	str	r2, [r3, #0]
 80033a0:	e184      	b.n	80036ac <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d11b      	bne.n	80033e2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033ba:	2300      	movs	r3, #0
 80033bc:	61fb      	str	r3, [r7, #28]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	695b      	ldr	r3, [r3, #20]
 80033c4:	61fb      	str	r3, [r7, #28]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	699b      	ldr	r3, [r3, #24]
 80033cc:	61fb      	str	r3, [r7, #28]
 80033ce:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033de:	601a      	str	r2, [r3, #0]
 80033e0:	e164      	b.n	80036ac <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d11b      	bne.n	8003422 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033f8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003408:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800340a:	2300      	movs	r3, #0
 800340c:	61bb      	str	r3, [r7, #24]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	695b      	ldr	r3, [r3, #20]
 8003414:	61bb      	str	r3, [r7, #24]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	699b      	ldr	r3, [r3, #24]
 800341c:	61bb      	str	r3, [r7, #24]
 800341e:	69bb      	ldr	r3, [r7, #24]
 8003420:	e144      	b.n	80036ac <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003422:	2300      	movs	r3, #0
 8003424:	617b      	str	r3, [r7, #20]
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	695b      	ldr	r3, [r3, #20]
 800342c:	617b      	str	r3, [r7, #20]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	699b      	ldr	r3, [r3, #24]
 8003434:	617b      	str	r3, [r7, #20]
 8003436:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003438:	e138      	b.n	80036ac <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800343e:	2b03      	cmp	r3, #3
 8003440:	f200 80f1 	bhi.w	8003626 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003448:	2b01      	cmp	r3, #1
 800344a:	d123      	bne.n	8003494 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800344c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800344e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003450:	68f8      	ldr	r0, [r7, #12]
 8003452:	f000 fc1b 	bl	8003c8c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d001      	beq.n	8003460 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e139      	b.n	80036d4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	691a      	ldr	r2, [r3, #16]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800346a:	b2d2      	uxtb	r2, r2
 800346c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003472:	1c5a      	adds	r2, r3, #1
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800347c:	3b01      	subs	r3, #1
 800347e:	b29a      	uxth	r2, r3
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003488:	b29b      	uxth	r3, r3
 800348a:	3b01      	subs	r3, #1
 800348c:	b29a      	uxth	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003492:	e10b      	b.n	80036ac <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003498:	2b02      	cmp	r3, #2
 800349a:	d14e      	bne.n	800353a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800349c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800349e:	9300      	str	r3, [sp, #0]
 80034a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034a2:	2200      	movs	r2, #0
 80034a4:	4906      	ldr	r1, [pc, #24]	; (80034c0 <HAL_I2C_Mem_Read+0x22c>)
 80034a6:	68f8      	ldr	r0, [r7, #12]
 80034a8:	f000 fa98 	bl	80039dc <I2C_WaitOnFlagUntilTimeout>
 80034ac:	4603      	mov	r3, r0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d008      	beq.n	80034c4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e10e      	b.n	80036d4 <HAL_I2C_Mem_Read+0x440>
 80034b6:	bf00      	nop
 80034b8:	00100002 	.word	0x00100002
 80034bc:	ffff0000 	.word	0xffff0000
 80034c0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	691a      	ldr	r2, [r3, #16]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034de:	b2d2      	uxtb	r2, r2
 80034e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e6:	1c5a      	adds	r2, r3, #1
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034f0:	3b01      	subs	r3, #1
 80034f2:	b29a      	uxth	r2, r3
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034fc:	b29b      	uxth	r3, r3
 80034fe:	3b01      	subs	r3, #1
 8003500:	b29a      	uxth	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	691a      	ldr	r2, [r3, #16]
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003510:	b2d2      	uxtb	r2, r2
 8003512:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003518:	1c5a      	adds	r2, r3, #1
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003522:	3b01      	subs	r3, #1
 8003524:	b29a      	uxth	r2, r3
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800352e:	b29b      	uxth	r3, r3
 8003530:	3b01      	subs	r3, #1
 8003532:	b29a      	uxth	r2, r3
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003538:	e0b8      	b.n	80036ac <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800353a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800353c:	9300      	str	r3, [sp, #0]
 800353e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003540:	2200      	movs	r2, #0
 8003542:	4966      	ldr	r1, [pc, #408]	; (80036dc <HAL_I2C_Mem_Read+0x448>)
 8003544:	68f8      	ldr	r0, [r7, #12]
 8003546:	f000 fa49 	bl	80039dc <I2C_WaitOnFlagUntilTimeout>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d001      	beq.n	8003554 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e0bf      	b.n	80036d4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003562:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	691a      	ldr	r2, [r3, #16]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356e:	b2d2      	uxtb	r2, r2
 8003570:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003576:	1c5a      	adds	r2, r3, #1
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003580:	3b01      	subs	r3, #1
 8003582:	b29a      	uxth	r2, r3
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800358c:	b29b      	uxth	r3, r3
 800358e:	3b01      	subs	r3, #1
 8003590:	b29a      	uxth	r2, r3
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003598:	9300      	str	r3, [sp, #0]
 800359a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800359c:	2200      	movs	r2, #0
 800359e:	494f      	ldr	r1, [pc, #316]	; (80036dc <HAL_I2C_Mem_Read+0x448>)
 80035a0:	68f8      	ldr	r0, [r7, #12]
 80035a2:	f000 fa1b 	bl	80039dc <I2C_WaitOnFlagUntilTimeout>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d001      	beq.n	80035b0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e091      	b.n	80036d4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	691a      	ldr	r2, [r3, #16]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ca:	b2d2      	uxtb	r2, r2
 80035cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d2:	1c5a      	adds	r2, r3, #1
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035dc:	3b01      	subs	r3, #1
 80035de:	b29a      	uxth	r2, r3
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	3b01      	subs	r3, #1
 80035ec:	b29a      	uxth	r2, r3
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	691a      	ldr	r2, [r3, #16]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fc:	b2d2      	uxtb	r2, r2
 80035fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003604:	1c5a      	adds	r2, r3, #1
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800360e:	3b01      	subs	r3, #1
 8003610:	b29a      	uxth	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800361a:	b29b      	uxth	r3, r3
 800361c:	3b01      	subs	r3, #1
 800361e:	b29a      	uxth	r2, r3
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003624:	e042      	b.n	80036ac <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003626:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003628:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800362a:	68f8      	ldr	r0, [r7, #12]
 800362c:	f000 fb2e 	bl	8003c8c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d001      	beq.n	800363a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e04c      	b.n	80036d4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	691a      	ldr	r2, [r3, #16]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003644:	b2d2      	uxtb	r2, r2
 8003646:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800364c:	1c5a      	adds	r2, r3, #1
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003656:	3b01      	subs	r3, #1
 8003658:	b29a      	uxth	r2, r3
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003662:	b29b      	uxth	r3, r3
 8003664:	3b01      	subs	r3, #1
 8003666:	b29a      	uxth	r2, r3
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	695b      	ldr	r3, [r3, #20]
 8003672:	f003 0304 	and.w	r3, r3, #4
 8003676:	2b04      	cmp	r3, #4
 8003678:	d118      	bne.n	80036ac <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	691a      	ldr	r2, [r3, #16]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003684:	b2d2      	uxtb	r2, r2
 8003686:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800368c:	1c5a      	adds	r2, r3, #1
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003696:	3b01      	subs	r3, #1
 8003698:	b29a      	uxth	r2, r3
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036a2:	b29b      	uxth	r3, r3
 80036a4:	3b01      	subs	r3, #1
 80036a6:	b29a      	uxth	r2, r3
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	f47f aec2 	bne.w	800343a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2220      	movs	r2, #32
 80036ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2200      	movs	r2, #0
 80036c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2200      	movs	r2, #0
 80036ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80036ce:	2300      	movs	r3, #0
 80036d0:	e000      	b.n	80036d4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80036d2:	2302      	movs	r3, #2
  }
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3728      	adds	r7, #40	; 0x28
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	00010004 	.word	0x00010004

080036e0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b088      	sub	sp, #32
 80036e4:	af02      	add	r7, sp, #8
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	4608      	mov	r0, r1
 80036ea:	4611      	mov	r1, r2
 80036ec:	461a      	mov	r2, r3
 80036ee:	4603      	mov	r3, r0
 80036f0:	817b      	strh	r3, [r7, #10]
 80036f2:	460b      	mov	r3, r1
 80036f4:	813b      	strh	r3, [r7, #8]
 80036f6:	4613      	mov	r3, r2
 80036f8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003708:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800370a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800370c:	9300      	str	r3, [sp, #0]
 800370e:	6a3b      	ldr	r3, [r7, #32]
 8003710:	2200      	movs	r2, #0
 8003712:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003716:	68f8      	ldr	r0, [r7, #12]
 8003718:	f000 f960 	bl	80039dc <I2C_WaitOnFlagUntilTimeout>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d00d      	beq.n	800373e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800372c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003730:	d103      	bne.n	800373a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003738:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	e05f      	b.n	80037fe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800373e:	897b      	ldrh	r3, [r7, #10]
 8003740:	b2db      	uxtb	r3, r3
 8003742:	461a      	mov	r2, r3
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800374c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800374e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003750:	6a3a      	ldr	r2, [r7, #32]
 8003752:	492d      	ldr	r1, [pc, #180]	; (8003808 <I2C_RequestMemoryWrite+0x128>)
 8003754:	68f8      	ldr	r0, [r7, #12]
 8003756:	f000 f998 	bl	8003a8a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d001      	beq.n	8003764 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e04c      	b.n	80037fe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003764:	2300      	movs	r3, #0
 8003766:	617b      	str	r3, [r7, #20]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	617b      	str	r3, [r7, #20]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	699b      	ldr	r3, [r3, #24]
 8003776:	617b      	str	r3, [r7, #20]
 8003778:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800377a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800377c:	6a39      	ldr	r1, [r7, #32]
 800377e:	68f8      	ldr	r0, [r7, #12]
 8003780:	f000 fa02 	bl	8003b88 <I2C_WaitOnTXEFlagUntilTimeout>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d00d      	beq.n	80037a6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800378e:	2b04      	cmp	r3, #4
 8003790:	d107      	bne.n	80037a2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037a0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e02b      	b.n	80037fe <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80037a6:	88fb      	ldrh	r3, [r7, #6]
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d105      	bne.n	80037b8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80037ac:	893b      	ldrh	r3, [r7, #8]
 80037ae:	b2da      	uxtb	r2, r3
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	611a      	str	r2, [r3, #16]
 80037b6:	e021      	b.n	80037fc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80037b8:	893b      	ldrh	r3, [r7, #8]
 80037ba:	0a1b      	lsrs	r3, r3, #8
 80037bc:	b29b      	uxth	r3, r3
 80037be:	b2da      	uxtb	r2, r3
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037c8:	6a39      	ldr	r1, [r7, #32]
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	f000 f9dc 	bl	8003b88 <I2C_WaitOnTXEFlagUntilTimeout>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d00d      	beq.n	80037f2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037da:	2b04      	cmp	r3, #4
 80037dc:	d107      	bne.n	80037ee <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037ec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e005      	b.n	80037fe <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80037f2:	893b      	ldrh	r3, [r7, #8]
 80037f4:	b2da      	uxtb	r2, r3
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80037fc:	2300      	movs	r3, #0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3718      	adds	r7, #24
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	00010002 	.word	0x00010002

0800380c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b088      	sub	sp, #32
 8003810:	af02      	add	r7, sp, #8
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	4608      	mov	r0, r1
 8003816:	4611      	mov	r1, r2
 8003818:	461a      	mov	r2, r3
 800381a:	4603      	mov	r3, r0
 800381c:	817b      	strh	r3, [r7, #10]
 800381e:	460b      	mov	r3, r1
 8003820:	813b      	strh	r3, [r7, #8]
 8003822:	4613      	mov	r3, r2
 8003824:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003834:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003844:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003848:	9300      	str	r3, [sp, #0]
 800384a:	6a3b      	ldr	r3, [r7, #32]
 800384c:	2200      	movs	r2, #0
 800384e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003852:	68f8      	ldr	r0, [r7, #12]
 8003854:	f000 f8c2 	bl	80039dc <I2C_WaitOnFlagUntilTimeout>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d00d      	beq.n	800387a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003868:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800386c:	d103      	bne.n	8003876 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003874:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003876:	2303      	movs	r3, #3
 8003878:	e0aa      	b.n	80039d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800387a:	897b      	ldrh	r3, [r7, #10]
 800387c:	b2db      	uxtb	r3, r3
 800387e:	461a      	mov	r2, r3
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003888:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800388a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388c:	6a3a      	ldr	r2, [r7, #32]
 800388e:	4952      	ldr	r1, [pc, #328]	; (80039d8 <I2C_RequestMemoryRead+0x1cc>)
 8003890:	68f8      	ldr	r0, [r7, #12]
 8003892:	f000 f8fa 	bl	8003a8a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d001      	beq.n	80038a0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e097      	b.n	80039d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038a0:	2300      	movs	r3, #0
 80038a2:	617b      	str	r3, [r7, #20]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	695b      	ldr	r3, [r3, #20]
 80038aa:	617b      	str	r3, [r7, #20]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	699b      	ldr	r3, [r3, #24]
 80038b2:	617b      	str	r3, [r7, #20]
 80038b4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038b8:	6a39      	ldr	r1, [r7, #32]
 80038ba:	68f8      	ldr	r0, [r7, #12]
 80038bc:	f000 f964 	bl	8003b88 <I2C_WaitOnTXEFlagUntilTimeout>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d00d      	beq.n	80038e2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ca:	2b04      	cmp	r3, #4
 80038cc:	d107      	bne.n	80038de <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038dc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e076      	b.n	80039d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80038e2:	88fb      	ldrh	r3, [r7, #6]
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d105      	bne.n	80038f4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80038e8:	893b      	ldrh	r3, [r7, #8]
 80038ea:	b2da      	uxtb	r2, r3
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	611a      	str	r2, [r3, #16]
 80038f2:	e021      	b.n	8003938 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80038f4:	893b      	ldrh	r3, [r7, #8]
 80038f6:	0a1b      	lsrs	r3, r3, #8
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	b2da      	uxtb	r2, r3
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003902:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003904:	6a39      	ldr	r1, [r7, #32]
 8003906:	68f8      	ldr	r0, [r7, #12]
 8003908:	f000 f93e 	bl	8003b88 <I2C_WaitOnTXEFlagUntilTimeout>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00d      	beq.n	800392e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003916:	2b04      	cmp	r3, #4
 8003918:	d107      	bne.n	800392a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003928:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e050      	b.n	80039d0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800392e:	893b      	ldrh	r3, [r7, #8]
 8003930:	b2da      	uxtb	r2, r3
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003938:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800393a:	6a39      	ldr	r1, [r7, #32]
 800393c:	68f8      	ldr	r0, [r7, #12]
 800393e:	f000 f923 	bl	8003b88 <I2C_WaitOnTXEFlagUntilTimeout>
 8003942:	4603      	mov	r3, r0
 8003944:	2b00      	cmp	r3, #0
 8003946:	d00d      	beq.n	8003964 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394c:	2b04      	cmp	r3, #4
 800394e:	d107      	bne.n	8003960 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800395e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e035      	b.n	80039d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003972:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003976:	9300      	str	r3, [sp, #0]
 8003978:	6a3b      	ldr	r3, [r7, #32]
 800397a:	2200      	movs	r2, #0
 800397c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003980:	68f8      	ldr	r0, [r7, #12]
 8003982:	f000 f82b 	bl	80039dc <I2C_WaitOnFlagUntilTimeout>
 8003986:	4603      	mov	r3, r0
 8003988:	2b00      	cmp	r3, #0
 800398a:	d00d      	beq.n	80039a8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003996:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800399a:	d103      	bne.n	80039a4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039a2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80039a4:	2303      	movs	r3, #3
 80039a6:	e013      	b.n	80039d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80039a8:	897b      	ldrh	r3, [r7, #10]
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	f043 0301 	orr.w	r3, r3, #1
 80039b0:	b2da      	uxtb	r2, r3
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ba:	6a3a      	ldr	r2, [r7, #32]
 80039bc:	4906      	ldr	r1, [pc, #24]	; (80039d8 <I2C_RequestMemoryRead+0x1cc>)
 80039be:	68f8      	ldr	r0, [r7, #12]
 80039c0:	f000 f863 	bl	8003a8a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d001      	beq.n	80039ce <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e000      	b.n	80039d0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80039ce:	2300      	movs	r3, #0
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	3718      	adds	r7, #24
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}
 80039d8:	00010002 	.word	0x00010002

080039dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b084      	sub	sp, #16
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	603b      	str	r3, [r7, #0]
 80039e8:	4613      	mov	r3, r2
 80039ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039ec:	e025      	b.n	8003a3a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039f4:	d021      	beq.n	8003a3a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039f6:	f7fe ff47 	bl	8002888 <HAL_GetTick>
 80039fa:	4602      	mov	r2, r0
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	1ad3      	subs	r3, r2, r3
 8003a00:	683a      	ldr	r2, [r7, #0]
 8003a02:	429a      	cmp	r2, r3
 8003a04:	d302      	bcc.n	8003a0c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d116      	bne.n	8003a3a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2220      	movs	r2, #32
 8003a16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a26:	f043 0220 	orr.w	r2, r3, #32
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e023      	b.n	8003a82 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	0c1b      	lsrs	r3, r3, #16
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d10d      	bne.n	8003a60 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	43da      	mvns	r2, r3
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	4013      	ands	r3, r2
 8003a50:	b29b      	uxth	r3, r3
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	bf0c      	ite	eq
 8003a56:	2301      	moveq	r3, #1
 8003a58:	2300      	movne	r3, #0
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	461a      	mov	r2, r3
 8003a5e:	e00c      	b.n	8003a7a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	699b      	ldr	r3, [r3, #24]
 8003a66:	43da      	mvns	r2, r3
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	bf0c      	ite	eq
 8003a72:	2301      	moveq	r3, #1
 8003a74:	2300      	movne	r3, #0
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	461a      	mov	r2, r3
 8003a7a:	79fb      	ldrb	r3, [r7, #7]
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d0b6      	beq.n	80039ee <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a80:	2300      	movs	r3, #0
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3710      	adds	r7, #16
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003a8a:	b580      	push	{r7, lr}
 8003a8c:	b084      	sub	sp, #16
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	60f8      	str	r0, [r7, #12]
 8003a92:	60b9      	str	r1, [r7, #8]
 8003a94:	607a      	str	r2, [r7, #4]
 8003a96:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a98:	e051      	b.n	8003b3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	695b      	ldr	r3, [r3, #20]
 8003aa0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aa4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aa8:	d123      	bne.n	8003af2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ab8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ac2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2220      	movs	r2, #32
 8003ace:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ade:	f043 0204 	orr.w	r2, r3, #4
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e046      	b.n	8003b80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003af8:	d021      	beq.n	8003b3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003afa:	f7fe fec5 	bl	8002888 <HAL_GetTick>
 8003afe:	4602      	mov	r2, r0
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d302      	bcc.n	8003b10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d116      	bne.n	8003b3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2200      	movs	r2, #0
 8003b14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2220      	movs	r2, #32
 8003b1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2200      	movs	r2, #0
 8003b22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2a:	f043 0220 	orr.w	r2, r3, #32
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2200      	movs	r2, #0
 8003b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e020      	b.n	8003b80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	0c1b      	lsrs	r3, r3, #16
 8003b42:	b2db      	uxtb	r3, r3
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d10c      	bne.n	8003b62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	695b      	ldr	r3, [r3, #20]
 8003b4e:	43da      	mvns	r2, r3
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	4013      	ands	r3, r2
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	bf14      	ite	ne
 8003b5a:	2301      	movne	r3, #1
 8003b5c:	2300      	moveq	r3, #0
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	e00b      	b.n	8003b7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	699b      	ldr	r3, [r3, #24]
 8003b68:	43da      	mvns	r2, r3
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	bf14      	ite	ne
 8003b74:	2301      	movne	r3, #1
 8003b76:	2300      	moveq	r3, #0
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d18d      	bne.n	8003a9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003b7e:	2300      	movs	r3, #0
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3710      	adds	r7, #16
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}

08003b88 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	60b9      	str	r1, [r7, #8]
 8003b92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b94:	e02d      	b.n	8003bf2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b96:	68f8      	ldr	r0, [r7, #12]
 8003b98:	f000 f8ce 	bl	8003d38 <I2C_IsAcknowledgeFailed>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d001      	beq.n	8003ba6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e02d      	b.n	8003c02 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bac:	d021      	beq.n	8003bf2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bae:	f7fe fe6b 	bl	8002888 <HAL_GetTick>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	68ba      	ldr	r2, [r7, #8]
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d302      	bcc.n	8003bc4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d116      	bne.n	8003bf2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2220      	movs	r2, #32
 8003bce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bde:	f043 0220 	orr.w	r2, r3, #32
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e007      	b.n	8003c02 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	695b      	ldr	r3, [r3, #20]
 8003bf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bfc:	2b80      	cmp	r3, #128	; 0x80
 8003bfe:	d1ca      	bne.n	8003b96 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3710      	adds	r7, #16
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}

08003c0a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c0a:	b580      	push	{r7, lr}
 8003c0c:	b084      	sub	sp, #16
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	60f8      	str	r0, [r7, #12]
 8003c12:	60b9      	str	r1, [r7, #8]
 8003c14:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c16:	e02d      	b.n	8003c74 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c18:	68f8      	ldr	r0, [r7, #12]
 8003c1a:	f000 f88d 	bl	8003d38 <I2C_IsAcknowledgeFailed>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d001      	beq.n	8003c28 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e02d      	b.n	8003c84 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c2e:	d021      	beq.n	8003c74 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c30:	f7fe fe2a 	bl	8002888 <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	68ba      	ldr	r2, [r7, #8]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d302      	bcc.n	8003c46 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d116      	bne.n	8003c74 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2220      	movs	r2, #32
 8003c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2200      	movs	r2, #0
 8003c58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c60:	f043 0220 	orr.w	r2, r3, #32
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e007      	b.n	8003c84 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	695b      	ldr	r3, [r3, #20]
 8003c7a:	f003 0304 	and.w	r3, r3, #4
 8003c7e:	2b04      	cmp	r3, #4
 8003c80:	d1ca      	bne.n	8003c18 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c82:	2300      	movs	r3, #0
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	3710      	adds	r7, #16
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}

08003c8c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	60f8      	str	r0, [r7, #12]
 8003c94:	60b9      	str	r1, [r7, #8]
 8003c96:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c98:	e042      	b.n	8003d20 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	695b      	ldr	r3, [r3, #20]
 8003ca0:	f003 0310 	and.w	r3, r3, #16
 8003ca4:	2b10      	cmp	r3, #16
 8003ca6:	d119      	bne.n	8003cdc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f06f 0210 	mvn.w	r2, #16
 8003cb0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2220      	movs	r2, #32
 8003cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e029      	b.n	8003d30 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cdc:	f7fe fdd4 	bl	8002888 <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	d302      	bcc.n	8003cf2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d116      	bne.n	8003d20 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2220      	movs	r2, #32
 8003cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d0c:	f043 0220 	orr.w	r2, r3, #32
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e007      	b.n	8003d30 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	695b      	ldr	r3, [r3, #20]
 8003d26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d2a:	2b40      	cmp	r3, #64	; 0x40
 8003d2c:	d1b5      	bne.n	8003c9a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003d2e:	2300      	movs	r3, #0
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3710      	adds	r7, #16
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}

08003d38 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b083      	sub	sp, #12
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	695b      	ldr	r3, [r3, #20]
 8003d46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d4e:	d11b      	bne.n	8003d88 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003d58:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2220      	movs	r2, #32
 8003d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d74:	f043 0204 	orr.w	r2, r3, #4
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	e000      	b.n	8003d8a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	370c      	adds	r7, #12
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr

08003d96 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003d96:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d98:	b08f      	sub	sp, #60	; 0x3c
 8003d9a:	af0a      	add	r7, sp, #40	; 0x28
 8003d9c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d101      	bne.n	8003da8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e10f      	b.n	8003fc8 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d106      	bne.n	8003dc8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f00a f958 	bl	800e078 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2203      	movs	r2, #3
 8003dcc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d102      	bne.n	8003de2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4618      	mov	r0, r3
 8003de8:	f003 fcf7 	bl	80077da <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	603b      	str	r3, [r7, #0]
 8003df2:	687e      	ldr	r6, [r7, #4]
 8003df4:	466d      	mov	r5, sp
 8003df6:	f106 0410 	add.w	r4, r6, #16
 8003dfa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003dfc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003dfe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e00:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e02:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003e06:	e885 0003 	stmia.w	r5, {r0, r1}
 8003e0a:	1d33      	adds	r3, r6, #4
 8003e0c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003e0e:	6838      	ldr	r0, [r7, #0]
 8003e10:	f003 fbce 	bl	80075b0 <USB_CoreInit>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d005      	beq.n	8003e26 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2202      	movs	r2, #2
 8003e1e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e0d0      	b.n	8003fc8 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2100      	movs	r1, #0
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f003 fce5 	bl	80077fc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e32:	2300      	movs	r3, #0
 8003e34:	73fb      	strb	r3, [r7, #15]
 8003e36:	e04a      	b.n	8003ece <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003e38:	7bfa      	ldrb	r2, [r7, #15]
 8003e3a:	6879      	ldr	r1, [r7, #4]
 8003e3c:	4613      	mov	r3, r2
 8003e3e:	00db      	lsls	r3, r3, #3
 8003e40:	4413      	add	r3, r2
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	440b      	add	r3, r1
 8003e46:	333d      	adds	r3, #61	; 0x3d
 8003e48:	2201      	movs	r2, #1
 8003e4a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003e4c:	7bfa      	ldrb	r2, [r7, #15]
 8003e4e:	6879      	ldr	r1, [r7, #4]
 8003e50:	4613      	mov	r3, r2
 8003e52:	00db      	lsls	r3, r3, #3
 8003e54:	4413      	add	r3, r2
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	440b      	add	r3, r1
 8003e5a:	333c      	adds	r3, #60	; 0x3c
 8003e5c:	7bfa      	ldrb	r2, [r7, #15]
 8003e5e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003e60:	7bfa      	ldrb	r2, [r7, #15]
 8003e62:	7bfb      	ldrb	r3, [r7, #15]
 8003e64:	b298      	uxth	r0, r3
 8003e66:	6879      	ldr	r1, [r7, #4]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	00db      	lsls	r3, r3, #3
 8003e6c:	4413      	add	r3, r2
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	440b      	add	r3, r1
 8003e72:	3344      	adds	r3, #68	; 0x44
 8003e74:	4602      	mov	r2, r0
 8003e76:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003e78:	7bfa      	ldrb	r2, [r7, #15]
 8003e7a:	6879      	ldr	r1, [r7, #4]
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	00db      	lsls	r3, r3, #3
 8003e80:	4413      	add	r3, r2
 8003e82:	009b      	lsls	r3, r3, #2
 8003e84:	440b      	add	r3, r1
 8003e86:	3340      	adds	r3, #64	; 0x40
 8003e88:	2200      	movs	r2, #0
 8003e8a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003e8c:	7bfa      	ldrb	r2, [r7, #15]
 8003e8e:	6879      	ldr	r1, [r7, #4]
 8003e90:	4613      	mov	r3, r2
 8003e92:	00db      	lsls	r3, r3, #3
 8003e94:	4413      	add	r3, r2
 8003e96:	009b      	lsls	r3, r3, #2
 8003e98:	440b      	add	r3, r1
 8003e9a:	3348      	adds	r3, #72	; 0x48
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003ea0:	7bfa      	ldrb	r2, [r7, #15]
 8003ea2:	6879      	ldr	r1, [r7, #4]
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	00db      	lsls	r3, r3, #3
 8003ea8:	4413      	add	r3, r2
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	440b      	add	r3, r1
 8003eae:	334c      	adds	r3, #76	; 0x4c
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003eb4:	7bfa      	ldrb	r2, [r7, #15]
 8003eb6:	6879      	ldr	r1, [r7, #4]
 8003eb8:	4613      	mov	r3, r2
 8003eba:	00db      	lsls	r3, r3, #3
 8003ebc:	4413      	add	r3, r2
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	440b      	add	r3, r1
 8003ec2:	3354      	adds	r3, #84	; 0x54
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ec8:	7bfb      	ldrb	r3, [r7, #15]
 8003eca:	3301      	adds	r3, #1
 8003ecc:	73fb      	strb	r3, [r7, #15]
 8003ece:	7bfa      	ldrb	r2, [r7, #15]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d3af      	bcc.n	8003e38 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ed8:	2300      	movs	r3, #0
 8003eda:	73fb      	strb	r3, [r7, #15]
 8003edc:	e044      	b.n	8003f68 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003ede:	7bfa      	ldrb	r2, [r7, #15]
 8003ee0:	6879      	ldr	r1, [r7, #4]
 8003ee2:	4613      	mov	r3, r2
 8003ee4:	00db      	lsls	r3, r3, #3
 8003ee6:	4413      	add	r3, r2
 8003ee8:	009b      	lsls	r3, r3, #2
 8003eea:	440b      	add	r3, r1
 8003eec:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003ef4:	7bfa      	ldrb	r2, [r7, #15]
 8003ef6:	6879      	ldr	r1, [r7, #4]
 8003ef8:	4613      	mov	r3, r2
 8003efa:	00db      	lsls	r3, r3, #3
 8003efc:	4413      	add	r3, r2
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	440b      	add	r3, r1
 8003f02:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003f06:	7bfa      	ldrb	r2, [r7, #15]
 8003f08:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003f0a:	7bfa      	ldrb	r2, [r7, #15]
 8003f0c:	6879      	ldr	r1, [r7, #4]
 8003f0e:	4613      	mov	r3, r2
 8003f10:	00db      	lsls	r3, r3, #3
 8003f12:	4413      	add	r3, r2
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	440b      	add	r3, r1
 8003f18:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003f20:	7bfa      	ldrb	r2, [r7, #15]
 8003f22:	6879      	ldr	r1, [r7, #4]
 8003f24:	4613      	mov	r3, r2
 8003f26:	00db      	lsls	r3, r3, #3
 8003f28:	4413      	add	r3, r2
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	440b      	add	r3, r1
 8003f2e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003f32:	2200      	movs	r2, #0
 8003f34:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003f36:	7bfa      	ldrb	r2, [r7, #15]
 8003f38:	6879      	ldr	r1, [r7, #4]
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	00db      	lsls	r3, r3, #3
 8003f3e:	4413      	add	r3, r2
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	440b      	add	r3, r1
 8003f44:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003f48:	2200      	movs	r2, #0
 8003f4a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003f4c:	7bfa      	ldrb	r2, [r7, #15]
 8003f4e:	6879      	ldr	r1, [r7, #4]
 8003f50:	4613      	mov	r3, r2
 8003f52:	00db      	lsls	r3, r3, #3
 8003f54:	4413      	add	r3, r2
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	440b      	add	r3, r1
 8003f5a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003f5e:	2200      	movs	r2, #0
 8003f60:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f62:	7bfb      	ldrb	r3, [r7, #15]
 8003f64:	3301      	adds	r3, #1
 8003f66:	73fb      	strb	r3, [r7, #15]
 8003f68:	7bfa      	ldrb	r2, [r7, #15]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d3b5      	bcc.n	8003ede <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	603b      	str	r3, [r7, #0]
 8003f78:	687e      	ldr	r6, [r7, #4]
 8003f7a:	466d      	mov	r5, sp
 8003f7c:	f106 0410 	add.w	r4, r6, #16
 8003f80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003f82:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f84:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003f86:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f88:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003f8c:	e885 0003 	stmia.w	r5, {r0, r1}
 8003f90:	1d33      	adds	r3, r6, #4
 8003f92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003f94:	6838      	ldr	r0, [r7, #0]
 8003f96:	f003 fc7d 	bl	8007894 <USB_DevInit>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d005      	beq.n	8003fac <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2202      	movs	r2, #2
 8003fa4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e00d      	b.n	8003fc8 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f004 fdcc 	bl	8008b5e <USB_DevDisconnect>

  return HAL_OK;
 8003fc6:	2300      	movs	r3, #0
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3714      	adds	r7, #20
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003fd0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d101      	bne.n	8003fec <HAL_PCD_Start+0x1c>
 8003fe8:	2302      	movs	r3, #2
 8003fea:	e020      	b.n	800402e <HAL_PCD_Start+0x5e>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d109      	bne.n	8004010 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004000:	2b01      	cmp	r3, #1
 8004002:	d005      	beq.n	8004010 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004008:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4618      	mov	r0, r3
 8004016:	f003 fbcf 	bl	80077b8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4618      	mov	r0, r3
 8004020:	f004 fd7c 	bl	8008b1c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2200      	movs	r2, #0
 8004028:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	3710      	adds	r7, #16
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}

08004036 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004036:	b590      	push	{r4, r7, lr}
 8004038:	b08d      	sub	sp, #52	; 0x34
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004044:	6a3b      	ldr	r3, [r7, #32]
 8004046:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4618      	mov	r0, r3
 800404e:	f004 fe3a 	bl	8008cc6 <USB_GetMode>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	f040 848a 	bne.w	800496e <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4618      	mov	r0, r3
 8004060:	f004 fd9e 	bl	8008ba0 <USB_ReadInterrupts>
 8004064:	4603      	mov	r3, r0
 8004066:	2b00      	cmp	r3, #0
 8004068:	f000 8480 	beq.w	800496c <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	0a1b      	lsrs	r3, r3, #8
 8004076:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4618      	mov	r0, r3
 8004086:	f004 fd8b 	bl	8008ba0 <USB_ReadInterrupts>
 800408a:	4603      	mov	r3, r0
 800408c:	f003 0302 	and.w	r3, r3, #2
 8004090:	2b02      	cmp	r3, #2
 8004092:	d107      	bne.n	80040a4 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	695a      	ldr	r2, [r3, #20]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f002 0202 	and.w	r2, r2, #2
 80040a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4618      	mov	r0, r3
 80040aa:	f004 fd79 	bl	8008ba0 <USB_ReadInterrupts>
 80040ae:	4603      	mov	r3, r0
 80040b0:	f003 0310 	and.w	r3, r3, #16
 80040b4:	2b10      	cmp	r3, #16
 80040b6:	d161      	bne.n	800417c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	699a      	ldr	r2, [r3, #24]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f022 0210 	bic.w	r2, r2, #16
 80040c6:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80040c8:	6a3b      	ldr	r3, [r7, #32]
 80040ca:	6a1b      	ldr	r3, [r3, #32]
 80040cc:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80040ce:	69bb      	ldr	r3, [r7, #24]
 80040d0:	f003 020f 	and.w	r2, r3, #15
 80040d4:	4613      	mov	r3, r2
 80040d6:	00db      	lsls	r3, r3, #3
 80040d8:	4413      	add	r3, r2
 80040da:	009b      	lsls	r3, r3, #2
 80040dc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	4413      	add	r3, r2
 80040e4:	3304      	adds	r3, #4
 80040e6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80040e8:	69bb      	ldr	r3, [r7, #24]
 80040ea:	0c5b      	lsrs	r3, r3, #17
 80040ec:	f003 030f 	and.w	r3, r3, #15
 80040f0:	2b02      	cmp	r3, #2
 80040f2:	d124      	bne.n	800413e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80040f4:	69ba      	ldr	r2, [r7, #24]
 80040f6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80040fa:	4013      	ands	r3, r2
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d035      	beq.n	800416c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004104:	69bb      	ldr	r3, [r7, #24]
 8004106:	091b      	lsrs	r3, r3, #4
 8004108:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800410a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800410e:	b29b      	uxth	r3, r3
 8004110:	461a      	mov	r2, r3
 8004112:	6a38      	ldr	r0, [r7, #32]
 8004114:	f004 fbb0 	bl	8008878 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	691a      	ldr	r2, [r3, #16]
 800411c:	69bb      	ldr	r3, [r7, #24]
 800411e:	091b      	lsrs	r3, r3, #4
 8004120:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004124:	441a      	add	r2, r3
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	6a1a      	ldr	r2, [r3, #32]
 800412e:	69bb      	ldr	r3, [r7, #24]
 8004130:	091b      	lsrs	r3, r3, #4
 8004132:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004136:	441a      	add	r2, r3
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	621a      	str	r2, [r3, #32]
 800413c:	e016      	b.n	800416c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800413e:	69bb      	ldr	r3, [r7, #24]
 8004140:	0c5b      	lsrs	r3, r3, #17
 8004142:	f003 030f 	and.w	r3, r3, #15
 8004146:	2b06      	cmp	r3, #6
 8004148:	d110      	bne.n	800416c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004150:	2208      	movs	r2, #8
 8004152:	4619      	mov	r1, r3
 8004154:	6a38      	ldr	r0, [r7, #32]
 8004156:	f004 fb8f 	bl	8008878 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	6a1a      	ldr	r2, [r3, #32]
 800415e:	69bb      	ldr	r3, [r7, #24]
 8004160:	091b      	lsrs	r3, r3, #4
 8004162:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004166:	441a      	add	r2, r3
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	699a      	ldr	r2, [r3, #24]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f042 0210 	orr.w	r2, r2, #16
 800417a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4618      	mov	r0, r3
 8004182:	f004 fd0d 	bl	8008ba0 <USB_ReadInterrupts>
 8004186:	4603      	mov	r3, r0
 8004188:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800418c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004190:	f040 80a7 	bne.w	80042e2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004194:	2300      	movs	r3, #0
 8004196:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4618      	mov	r0, r3
 800419e:	f004 fd12 	bl	8008bc6 <USB_ReadDevAllOutEpInterrupt>
 80041a2:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80041a4:	e099      	b.n	80042da <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80041a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041a8:	f003 0301 	and.w	r3, r3, #1
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	f000 808e 	beq.w	80042ce <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041b8:	b2d2      	uxtb	r2, r2
 80041ba:	4611      	mov	r1, r2
 80041bc:	4618      	mov	r0, r3
 80041be:	f004 fd36 	bl	8008c2e <USB_ReadDevOutEPInterrupt>
 80041c2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	f003 0301 	and.w	r3, r3, #1
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d00c      	beq.n	80041e8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80041ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d0:	015a      	lsls	r2, r3, #5
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	4413      	add	r3, r2
 80041d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041da:	461a      	mov	r2, r3
 80041dc:	2301      	movs	r3, #1
 80041de:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80041e0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f000 fec2 	bl	8004f6c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	f003 0308 	and.w	r3, r3, #8
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d00c      	beq.n	800420c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80041f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f4:	015a      	lsls	r2, r3, #5
 80041f6:	69fb      	ldr	r3, [r7, #28]
 80041f8:	4413      	add	r3, r2
 80041fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041fe:	461a      	mov	r2, r3
 8004200:	2308      	movs	r3, #8
 8004202:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004204:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 ff98 	bl	800513c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	f003 0310 	and.w	r3, r3, #16
 8004212:	2b00      	cmp	r3, #0
 8004214:	d008      	beq.n	8004228 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004218:	015a      	lsls	r2, r3, #5
 800421a:	69fb      	ldr	r3, [r7, #28]
 800421c:	4413      	add	r3, r2
 800421e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004222:	461a      	mov	r2, r3
 8004224:	2310      	movs	r3, #16
 8004226:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	f003 0302 	and.w	r3, r3, #2
 800422e:	2b00      	cmp	r3, #0
 8004230:	d030      	beq.n	8004294 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004232:	6a3b      	ldr	r3, [r7, #32]
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800423a:	2b80      	cmp	r3, #128	; 0x80
 800423c:	d109      	bne.n	8004252 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	69fa      	ldr	r2, [r7, #28]
 8004248:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800424c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004250:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004252:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004254:	4613      	mov	r3, r2
 8004256:	00db      	lsls	r3, r3, #3
 8004258:	4413      	add	r3, r2
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004260:	687a      	ldr	r2, [r7, #4]
 8004262:	4413      	add	r3, r2
 8004264:	3304      	adds	r3, #4
 8004266:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	78db      	ldrb	r3, [r3, #3]
 800426c:	2b01      	cmp	r3, #1
 800426e:	d108      	bne.n	8004282 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	2200      	movs	r2, #0
 8004274:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004278:	b2db      	uxtb	r3, r3
 800427a:	4619      	mov	r1, r3
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f009 fff7 	bl	800e270 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004284:	015a      	lsls	r2, r3, #5
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	4413      	add	r3, r2
 800428a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800428e:	461a      	mov	r2, r3
 8004290:	2302      	movs	r3, #2
 8004292:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	f003 0320 	and.w	r3, r3, #32
 800429a:	2b00      	cmp	r3, #0
 800429c:	d008      	beq.n	80042b0 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800429e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a0:	015a      	lsls	r2, r3, #5
 80042a2:	69fb      	ldr	r3, [r7, #28]
 80042a4:	4413      	add	r3, r2
 80042a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042aa:	461a      	mov	r2, r3
 80042ac:	2320      	movs	r3, #32
 80042ae:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d009      	beq.n	80042ce <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80042ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042bc:	015a      	lsls	r2, r3, #5
 80042be:	69fb      	ldr	r3, [r7, #28]
 80042c0:	4413      	add	r3, r2
 80042c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042c6:	461a      	mov	r2, r3
 80042c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80042cc:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80042ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d0:	3301      	adds	r3, #1
 80042d2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80042d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042d6:	085b      	lsrs	r3, r3, #1
 80042d8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80042da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042dc:	2b00      	cmp	r3, #0
 80042de:	f47f af62 	bne.w	80041a6 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4618      	mov	r0, r3
 80042e8:	f004 fc5a 	bl	8008ba0 <USB_ReadInterrupts>
 80042ec:	4603      	mov	r3, r0
 80042ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042f2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80042f6:	f040 80db 	bne.w	80044b0 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4618      	mov	r0, r3
 8004300:	f004 fc7b 	bl	8008bfa <USB_ReadDevAllInEpInterrupt>
 8004304:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004306:	2300      	movs	r3, #0
 8004308:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800430a:	e0cd      	b.n	80044a8 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800430c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800430e:	f003 0301 	and.w	r3, r3, #1
 8004312:	2b00      	cmp	r3, #0
 8004314:	f000 80c2 	beq.w	800449c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800431e:	b2d2      	uxtb	r2, r2
 8004320:	4611      	mov	r1, r2
 8004322:	4618      	mov	r0, r3
 8004324:	f004 fca1 	bl	8008c6a <USB_ReadDevInEPInterrupt>
 8004328:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	f003 0301 	and.w	r3, r3, #1
 8004330:	2b00      	cmp	r3, #0
 8004332:	d057      	beq.n	80043e4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004336:	f003 030f 	and.w	r3, r3, #15
 800433a:	2201      	movs	r2, #1
 800433c:	fa02 f303 	lsl.w	r3, r2, r3
 8004340:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004342:	69fb      	ldr	r3, [r7, #28]
 8004344:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004348:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	43db      	mvns	r3, r3
 800434e:	69f9      	ldr	r1, [r7, #28]
 8004350:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004354:	4013      	ands	r3, r2
 8004356:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800435a:	015a      	lsls	r2, r3, #5
 800435c:	69fb      	ldr	r3, [r7, #28]
 800435e:	4413      	add	r3, r2
 8004360:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004364:	461a      	mov	r2, r3
 8004366:	2301      	movs	r3, #1
 8004368:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	691b      	ldr	r3, [r3, #16]
 800436e:	2b01      	cmp	r3, #1
 8004370:	d132      	bne.n	80043d8 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004372:	6879      	ldr	r1, [r7, #4]
 8004374:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004376:	4613      	mov	r3, r2
 8004378:	00db      	lsls	r3, r3, #3
 800437a:	4413      	add	r3, r2
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	440b      	add	r3, r1
 8004380:	334c      	adds	r3, #76	; 0x4c
 8004382:	6819      	ldr	r1, [r3, #0]
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004388:	4613      	mov	r3, r2
 800438a:	00db      	lsls	r3, r3, #3
 800438c:	4413      	add	r3, r2
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	4403      	add	r3, r0
 8004392:	3348      	adds	r3, #72	; 0x48
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4419      	add	r1, r3
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800439c:	4613      	mov	r3, r2
 800439e:	00db      	lsls	r3, r3, #3
 80043a0:	4413      	add	r3, r2
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	4403      	add	r3, r0
 80043a6:	334c      	adds	r3, #76	; 0x4c
 80043a8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80043aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d113      	bne.n	80043d8 <HAL_PCD_IRQHandler+0x3a2>
 80043b0:	6879      	ldr	r1, [r7, #4]
 80043b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043b4:	4613      	mov	r3, r2
 80043b6:	00db      	lsls	r3, r3, #3
 80043b8:	4413      	add	r3, r2
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	440b      	add	r3, r1
 80043be:	3354      	adds	r3, #84	; 0x54
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d108      	bne.n	80043d8 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6818      	ldr	r0, [r3, #0]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80043d0:	461a      	mov	r2, r3
 80043d2:	2101      	movs	r1, #1
 80043d4:	f004 fca8 	bl	8008d28 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80043d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	4619      	mov	r1, r3
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f009 fecb 	bl	800e17a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	f003 0308 	and.w	r3, r3, #8
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d008      	beq.n	8004400 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80043ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f0:	015a      	lsls	r2, r3, #5
 80043f2:	69fb      	ldr	r3, [r7, #28]
 80043f4:	4413      	add	r3, r2
 80043f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80043fa:	461a      	mov	r2, r3
 80043fc:	2308      	movs	r3, #8
 80043fe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	f003 0310 	and.w	r3, r3, #16
 8004406:	2b00      	cmp	r3, #0
 8004408:	d008      	beq.n	800441c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800440a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800440c:	015a      	lsls	r2, r3, #5
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	4413      	add	r3, r2
 8004412:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004416:	461a      	mov	r2, r3
 8004418:	2310      	movs	r3, #16
 800441a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004422:	2b00      	cmp	r3, #0
 8004424:	d008      	beq.n	8004438 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004428:	015a      	lsls	r2, r3, #5
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	4413      	add	r3, r2
 800442e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004432:	461a      	mov	r2, r3
 8004434:	2340      	movs	r3, #64	; 0x40
 8004436:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	f003 0302 	and.w	r3, r3, #2
 800443e:	2b00      	cmp	r3, #0
 8004440:	d023      	beq.n	800448a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004442:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004444:	6a38      	ldr	r0, [r7, #32]
 8004446:	f003 fb89 	bl	8007b5c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800444a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800444c:	4613      	mov	r3, r2
 800444e:	00db      	lsls	r3, r3, #3
 8004450:	4413      	add	r3, r2
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	3338      	adds	r3, #56	; 0x38
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	4413      	add	r3, r2
 800445a:	3304      	adds	r3, #4
 800445c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	78db      	ldrb	r3, [r3, #3]
 8004462:	2b01      	cmp	r3, #1
 8004464:	d108      	bne.n	8004478 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	2200      	movs	r2, #0
 800446a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800446c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446e:	b2db      	uxtb	r3, r3
 8004470:	4619      	mov	r1, r3
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f009 ff0e 	bl	800e294 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447a:	015a      	lsls	r2, r3, #5
 800447c:	69fb      	ldr	r3, [r7, #28]
 800447e:	4413      	add	r3, r2
 8004480:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004484:	461a      	mov	r2, r3
 8004486:	2302      	movs	r3, #2
 8004488:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004490:	2b00      	cmp	r3, #0
 8004492:	d003      	beq.n	800449c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004494:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 fcdb 	bl	8004e52 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800449c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449e:	3301      	adds	r3, #1
 80044a0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80044a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044a4:	085b      	lsrs	r3, r3, #1
 80044a6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80044a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	f47f af2e 	bne.w	800430c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4618      	mov	r0, r3
 80044b6:	f004 fb73 	bl	8008ba0 <USB_ReadInterrupts>
 80044ba:	4603      	mov	r3, r0
 80044bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80044c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80044c4:	d122      	bne.n	800450c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80044c6:	69fb      	ldr	r3, [r7, #28]
 80044c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	69fa      	ldr	r2, [r7, #28]
 80044d0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80044d4:	f023 0301 	bic.w	r3, r3, #1
 80044d8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d108      	bne.n	80044f6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2200      	movs	r2, #0
 80044e8:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80044ec:	2100      	movs	r1, #0
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f000 fec2 	bl	8005278 <HAL_PCDEx_LPM_Callback>
 80044f4:	e002      	b.n	80044fc <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f009 feac 	bl	800e254 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	695a      	ldr	r2, [r3, #20]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800450a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4618      	mov	r0, r3
 8004512:	f004 fb45 	bl	8008ba0 <USB_ReadInterrupts>
 8004516:	4603      	mov	r3, r0
 8004518:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800451c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004520:	d112      	bne.n	8004548 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004522:	69fb      	ldr	r3, [r7, #28]
 8004524:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	f003 0301 	and.w	r3, r3, #1
 800452e:	2b01      	cmp	r3, #1
 8004530:	d102      	bne.n	8004538 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f009 fe68 	bl	800e208 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	695a      	ldr	r2, [r3, #20]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004546:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4618      	mov	r0, r3
 800454e:	f004 fb27 	bl	8008ba0 <USB_ReadInterrupts>
 8004552:	4603      	mov	r3, r0
 8004554:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004558:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800455c:	f040 80b7 	bne.w	80046ce <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004560:	69fb      	ldr	r3, [r7, #28]
 8004562:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	69fa      	ldr	r2, [r7, #28]
 800456a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800456e:	f023 0301 	bic.w	r3, r3, #1
 8004572:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	2110      	movs	r1, #16
 800457a:	4618      	mov	r0, r3
 800457c:	f003 faee 	bl	8007b5c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004580:	2300      	movs	r3, #0
 8004582:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004584:	e046      	b.n	8004614 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004588:	015a      	lsls	r2, r3, #5
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	4413      	add	r3, r2
 800458e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004592:	461a      	mov	r2, r3
 8004594:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004598:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800459a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800459c:	015a      	lsls	r2, r3, #5
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	4413      	add	r3, r2
 80045a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045aa:	0151      	lsls	r1, r2, #5
 80045ac:	69fa      	ldr	r2, [r7, #28]
 80045ae:	440a      	add	r2, r1
 80045b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80045b4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80045b8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80045ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045bc:	015a      	lsls	r2, r3, #5
 80045be:	69fb      	ldr	r3, [r7, #28]
 80045c0:	4413      	add	r3, r2
 80045c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045c6:	461a      	mov	r2, r3
 80045c8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80045cc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80045ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045d0:	015a      	lsls	r2, r3, #5
 80045d2:	69fb      	ldr	r3, [r7, #28]
 80045d4:	4413      	add	r3, r2
 80045d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045de:	0151      	lsls	r1, r2, #5
 80045e0:	69fa      	ldr	r2, [r7, #28]
 80045e2:	440a      	add	r2, r1
 80045e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80045e8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80045ec:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80045ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045f0:	015a      	lsls	r2, r3, #5
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	4413      	add	r3, r2
 80045f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045fe:	0151      	lsls	r1, r2, #5
 8004600:	69fa      	ldr	r2, [r7, #28]
 8004602:	440a      	add	r2, r1
 8004604:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004608:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800460c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800460e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004610:	3301      	adds	r3, #1
 8004612:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800461a:	429a      	cmp	r2, r3
 800461c:	d3b3      	bcc.n	8004586 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004624:	69db      	ldr	r3, [r3, #28]
 8004626:	69fa      	ldr	r2, [r7, #28]
 8004628:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800462c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004630:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004636:	2b00      	cmp	r3, #0
 8004638:	d016      	beq.n	8004668 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004640:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004644:	69fa      	ldr	r2, [r7, #28]
 8004646:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800464a:	f043 030b 	orr.w	r3, r3, #11
 800464e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800465a:	69fa      	ldr	r2, [r7, #28]
 800465c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004660:	f043 030b 	orr.w	r3, r3, #11
 8004664:	6453      	str	r3, [r2, #68]	; 0x44
 8004666:	e015      	b.n	8004694 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800466e:	695b      	ldr	r3, [r3, #20]
 8004670:	69fa      	ldr	r2, [r7, #28]
 8004672:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004676:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800467a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800467e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004686:	691b      	ldr	r3, [r3, #16]
 8004688:	69fa      	ldr	r2, [r7, #28]
 800468a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800468e:	f043 030b 	orr.w	r3, r3, #11
 8004692:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004694:	69fb      	ldr	r3, [r7, #28]
 8004696:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	69fa      	ldr	r2, [r7, #28]
 800469e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046a2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80046a6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6818      	ldr	r0, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	691b      	ldr	r3, [r3, #16]
 80046b0:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80046b8:	461a      	mov	r2, r3
 80046ba:	f004 fb35 	bl	8008d28 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	695a      	ldr	r2, [r3, #20]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80046cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4618      	mov	r0, r3
 80046d4:	f004 fa64 	bl	8008ba0 <USB_ReadInterrupts>
 80046d8:	4603      	mov	r3, r0
 80046da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80046de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046e2:	d124      	bne.n	800472e <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4618      	mov	r0, r3
 80046ea:	f004 fafa 	bl	8008ce2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4618      	mov	r0, r3
 80046f4:	f003 faaf 	bl	8007c56 <USB_GetDevSpeed>
 80046f8:	4603      	mov	r3, r0
 80046fa:	461a      	mov	r2, r3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681c      	ldr	r4, [r3, #0]
 8004704:	f001 fa26 	bl	8005b54 <HAL_RCC_GetHCLKFreq>
 8004708:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800470e:	b2db      	uxtb	r3, r3
 8004710:	461a      	mov	r2, r3
 8004712:	4620      	mov	r0, r4
 8004714:	f002 ffae 	bl	8007674 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f009 fd56 	bl	800e1ca <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	695a      	ldr	r2, [r3, #20]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800472c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4618      	mov	r0, r3
 8004734:	f004 fa34 	bl	8008ba0 <USB_ReadInterrupts>
 8004738:	4603      	mov	r3, r0
 800473a:	f003 0308 	and.w	r3, r3, #8
 800473e:	2b08      	cmp	r3, #8
 8004740:	d10a      	bne.n	8004758 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f009 fd33 	bl	800e1ae <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	695a      	ldr	r2, [r3, #20]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f002 0208 	and.w	r2, r2, #8
 8004756:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4618      	mov	r0, r3
 800475e:	f004 fa1f 	bl	8008ba0 <USB_ReadInterrupts>
 8004762:	4603      	mov	r3, r0
 8004764:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004768:	2b80      	cmp	r3, #128	; 0x80
 800476a:	d122      	bne.n	80047b2 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800476c:	6a3b      	ldr	r3, [r7, #32]
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004774:	6a3b      	ldr	r3, [r7, #32]
 8004776:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004778:	2301      	movs	r3, #1
 800477a:	627b      	str	r3, [r7, #36]	; 0x24
 800477c:	e014      	b.n	80047a8 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800477e:	6879      	ldr	r1, [r7, #4]
 8004780:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004782:	4613      	mov	r3, r2
 8004784:	00db      	lsls	r3, r3, #3
 8004786:	4413      	add	r3, r2
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	440b      	add	r3, r1
 800478c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004790:	781b      	ldrb	r3, [r3, #0]
 8004792:	2b01      	cmp	r3, #1
 8004794:	d105      	bne.n	80047a2 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004798:	b2db      	uxtb	r3, r3
 800479a:	4619      	mov	r1, r3
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f000 fb27 	bl	8004df0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80047a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a4:	3301      	adds	r3, #1
 80047a6:	627b      	str	r3, [r7, #36]	; 0x24
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d3e5      	bcc.n	800477e <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4618      	mov	r0, r3
 80047b8:	f004 f9f2 	bl	8008ba0 <USB_ReadInterrupts>
 80047bc:	4603      	mov	r3, r0
 80047be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80047c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80047c6:	d13b      	bne.n	8004840 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80047c8:	2301      	movs	r3, #1
 80047ca:	627b      	str	r3, [r7, #36]	; 0x24
 80047cc:	e02b      	b.n	8004826 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80047ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d0:	015a      	lsls	r2, r3, #5
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	4413      	add	r3, r2
 80047d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80047de:	6879      	ldr	r1, [r7, #4]
 80047e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047e2:	4613      	mov	r3, r2
 80047e4:	00db      	lsls	r3, r3, #3
 80047e6:	4413      	add	r3, r2
 80047e8:	009b      	lsls	r3, r3, #2
 80047ea:	440b      	add	r3, r1
 80047ec:	3340      	adds	r3, #64	; 0x40
 80047ee:	781b      	ldrb	r3, [r3, #0]
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	d115      	bne.n	8004820 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80047f4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	da12      	bge.n	8004820 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80047fa:	6879      	ldr	r1, [r7, #4]
 80047fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047fe:	4613      	mov	r3, r2
 8004800:	00db      	lsls	r3, r3, #3
 8004802:	4413      	add	r3, r2
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	440b      	add	r3, r1
 8004808:	333f      	adds	r3, #63	; 0x3f
 800480a:	2201      	movs	r2, #1
 800480c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800480e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004810:	b2db      	uxtb	r3, r3
 8004812:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004816:	b2db      	uxtb	r3, r3
 8004818:	4619      	mov	r1, r3
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f000 fae8 	bl	8004df0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004822:	3301      	adds	r3, #1
 8004824:	627b      	str	r3, [r7, #36]	; 0x24
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800482c:	429a      	cmp	r2, r3
 800482e:	d3ce      	bcc.n	80047ce <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	695a      	ldr	r2, [r3, #20]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800483e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4618      	mov	r0, r3
 8004846:	f004 f9ab 	bl	8008ba0 <USB_ReadInterrupts>
 800484a:	4603      	mov	r3, r0
 800484c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004850:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004854:	d155      	bne.n	8004902 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004856:	2301      	movs	r3, #1
 8004858:	627b      	str	r3, [r7, #36]	; 0x24
 800485a:	e045      	b.n	80048e8 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800485c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800485e:	015a      	lsls	r2, r3, #5
 8004860:	69fb      	ldr	r3, [r7, #28]
 8004862:	4413      	add	r3, r2
 8004864:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800486c:	6879      	ldr	r1, [r7, #4]
 800486e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004870:	4613      	mov	r3, r2
 8004872:	00db      	lsls	r3, r3, #3
 8004874:	4413      	add	r3, r2
 8004876:	009b      	lsls	r3, r3, #2
 8004878:	440b      	add	r3, r1
 800487a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	2b01      	cmp	r3, #1
 8004882:	d12e      	bne.n	80048e2 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004884:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004886:	2b00      	cmp	r3, #0
 8004888:	da2b      	bge.n	80048e2 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800488a:	69bb      	ldr	r3, [r7, #24]
 800488c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8004896:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800489a:	429a      	cmp	r2, r3
 800489c:	d121      	bne.n	80048e2 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800489e:	6879      	ldr	r1, [r7, #4]
 80048a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048a2:	4613      	mov	r3, r2
 80048a4:	00db      	lsls	r3, r3, #3
 80048a6:	4413      	add	r3, r2
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	440b      	add	r3, r1
 80048ac:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80048b0:	2201      	movs	r2, #1
 80048b2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80048b4:	6a3b      	ldr	r3, [r7, #32]
 80048b6:	699b      	ldr	r3, [r3, #24]
 80048b8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80048bc:	6a3b      	ldr	r3, [r7, #32]
 80048be:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80048c0:	6a3b      	ldr	r3, [r7, #32]
 80048c2:	695b      	ldr	r3, [r3, #20]
 80048c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d10a      	bne.n	80048e2 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	69fa      	ldr	r2, [r7, #28]
 80048d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80048da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80048de:	6053      	str	r3, [r2, #4]
            break;
 80048e0:	e007      	b.n	80048f2 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80048e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e4:	3301      	adds	r3, #1
 80048e6:	627b      	str	r3, [r7, #36]	; 0x24
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048ee:	429a      	cmp	r2, r3
 80048f0:	d3b4      	bcc.n	800485c <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	695a      	ldr	r2, [r3, #20]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004900:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4618      	mov	r0, r3
 8004908:	f004 f94a 	bl	8008ba0 <USB_ReadInterrupts>
 800490c:	4603      	mov	r3, r0
 800490e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004912:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004916:	d10a      	bne.n	800492e <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004918:	6878      	ldr	r0, [r7, #4]
 800491a:	f009 fccd 	bl	800e2b8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	695a      	ldr	r2, [r3, #20]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800492c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4618      	mov	r0, r3
 8004934:	f004 f934 	bl	8008ba0 <USB_ReadInterrupts>
 8004938:	4603      	mov	r3, r0
 800493a:	f003 0304 	and.w	r3, r3, #4
 800493e:	2b04      	cmp	r3, #4
 8004940:	d115      	bne.n	800496e <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800494a:	69bb      	ldr	r3, [r7, #24]
 800494c:	f003 0304 	and.w	r3, r3, #4
 8004950:	2b00      	cmp	r3, #0
 8004952:	d002      	beq.n	800495a <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	f009 fcbd 	bl	800e2d4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	6859      	ldr	r1, [r3, #4]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	69ba      	ldr	r2, [r7, #24]
 8004966:	430a      	orrs	r2, r1
 8004968:	605a      	str	r2, [r3, #4]
 800496a:	e000      	b.n	800496e <HAL_PCD_IRQHandler+0x938>
      return;
 800496c:	bf00      	nop
    }
  }
}
 800496e:	3734      	adds	r7, #52	; 0x34
 8004970:	46bd      	mov	sp, r7
 8004972:	bd90      	pop	{r4, r7, pc}

08004974 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b082      	sub	sp, #8
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	460b      	mov	r3, r1
 800497e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004986:	2b01      	cmp	r3, #1
 8004988:	d101      	bne.n	800498e <HAL_PCD_SetAddress+0x1a>
 800498a:	2302      	movs	r3, #2
 800498c:	e013      	b.n	80049b6 <HAL_PCD_SetAddress+0x42>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2201      	movs	r2, #1
 8004992:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	78fa      	ldrb	r2, [r7, #3]
 800499a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	78fa      	ldrb	r2, [r7, #3]
 80049a4:	4611      	mov	r1, r2
 80049a6:	4618      	mov	r0, r3
 80049a8:	f004 f892 	bl	8008ad0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80049b4:	2300      	movs	r3, #0
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3708      	adds	r7, #8
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}

080049be <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80049be:	b580      	push	{r7, lr}
 80049c0:	b084      	sub	sp, #16
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	6078      	str	r0, [r7, #4]
 80049c6:	4608      	mov	r0, r1
 80049c8:	4611      	mov	r1, r2
 80049ca:	461a      	mov	r2, r3
 80049cc:	4603      	mov	r3, r0
 80049ce:	70fb      	strb	r3, [r7, #3]
 80049d0:	460b      	mov	r3, r1
 80049d2:	803b      	strh	r3, [r7, #0]
 80049d4:	4613      	mov	r3, r2
 80049d6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80049d8:	2300      	movs	r3, #0
 80049da:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80049dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	da0f      	bge.n	8004a04 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80049e4:	78fb      	ldrb	r3, [r7, #3]
 80049e6:	f003 020f 	and.w	r2, r3, #15
 80049ea:	4613      	mov	r3, r2
 80049ec:	00db      	lsls	r3, r3, #3
 80049ee:	4413      	add	r3, r2
 80049f0:	009b      	lsls	r3, r3, #2
 80049f2:	3338      	adds	r3, #56	; 0x38
 80049f4:	687a      	ldr	r2, [r7, #4]
 80049f6:	4413      	add	r3, r2
 80049f8:	3304      	adds	r3, #4
 80049fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2201      	movs	r2, #1
 8004a00:	705a      	strb	r2, [r3, #1]
 8004a02:	e00f      	b.n	8004a24 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a04:	78fb      	ldrb	r3, [r7, #3]
 8004a06:	f003 020f 	and.w	r2, r3, #15
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	00db      	lsls	r3, r3, #3
 8004a0e:	4413      	add	r3, r2
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004a16:	687a      	ldr	r2, [r7, #4]
 8004a18:	4413      	add	r3, r2
 8004a1a:	3304      	adds	r3, #4
 8004a1c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2200      	movs	r2, #0
 8004a22:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004a24:	78fb      	ldrb	r3, [r7, #3]
 8004a26:	f003 030f 	and.w	r3, r3, #15
 8004a2a:	b2da      	uxtb	r2, r3
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004a30:	883a      	ldrh	r2, [r7, #0]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	78ba      	ldrb	r2, [r7, #2]
 8004a3a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	785b      	ldrb	r3, [r3, #1]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d004      	beq.n	8004a4e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	b29a      	uxth	r2, r3
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004a4e:	78bb      	ldrb	r3, [r7, #2]
 8004a50:	2b02      	cmp	r3, #2
 8004a52:	d102      	bne.n	8004a5a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2200      	movs	r2, #0
 8004a58:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d101      	bne.n	8004a68 <HAL_PCD_EP_Open+0xaa>
 8004a64:	2302      	movs	r3, #2
 8004a66:	e00e      	b.n	8004a86 <HAL_PCD_EP_Open+0xc8>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	68f9      	ldr	r1, [r7, #12]
 8004a76:	4618      	mov	r0, r3
 8004a78:	f003 f912 	bl	8007ca0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8004a84:	7afb      	ldrb	r3, [r7, #11]
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3710      	adds	r7, #16
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}

08004a8e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a8e:	b580      	push	{r7, lr}
 8004a90:	b084      	sub	sp, #16
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
 8004a96:	460b      	mov	r3, r1
 8004a98:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004a9a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	da0f      	bge.n	8004ac2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004aa2:	78fb      	ldrb	r3, [r7, #3]
 8004aa4:	f003 020f 	and.w	r2, r3, #15
 8004aa8:	4613      	mov	r3, r2
 8004aaa:	00db      	lsls	r3, r3, #3
 8004aac:	4413      	add	r3, r2
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	3338      	adds	r3, #56	; 0x38
 8004ab2:	687a      	ldr	r2, [r7, #4]
 8004ab4:	4413      	add	r3, r2
 8004ab6:	3304      	adds	r3, #4
 8004ab8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2201      	movs	r2, #1
 8004abe:	705a      	strb	r2, [r3, #1]
 8004ac0:	e00f      	b.n	8004ae2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ac2:	78fb      	ldrb	r3, [r7, #3]
 8004ac4:	f003 020f 	and.w	r2, r3, #15
 8004ac8:	4613      	mov	r3, r2
 8004aca:	00db      	lsls	r3, r3, #3
 8004acc:	4413      	add	r3, r2
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	4413      	add	r3, r2
 8004ad8:	3304      	adds	r3, #4
 8004ada:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004ae2:	78fb      	ldrb	r3, [r7, #3]
 8004ae4:	f003 030f 	and.w	r3, r3, #15
 8004ae8:	b2da      	uxtb	r2, r3
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d101      	bne.n	8004afc <HAL_PCD_EP_Close+0x6e>
 8004af8:	2302      	movs	r3, #2
 8004afa:	e00e      	b.n	8004b1a <HAL_PCD_EP_Close+0x8c>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68f9      	ldr	r1, [r7, #12]
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f003 f950 	bl	8007db0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2200      	movs	r2, #0
 8004b14:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3710      	adds	r7, #16
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}

08004b22 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004b22:	b580      	push	{r7, lr}
 8004b24:	b086      	sub	sp, #24
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	60f8      	str	r0, [r7, #12]
 8004b2a:	607a      	str	r2, [r7, #4]
 8004b2c:	603b      	str	r3, [r7, #0]
 8004b2e:	460b      	mov	r3, r1
 8004b30:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b32:	7afb      	ldrb	r3, [r7, #11]
 8004b34:	f003 020f 	and.w	r2, r3, #15
 8004b38:	4613      	mov	r3, r2
 8004b3a:	00db      	lsls	r3, r3, #3
 8004b3c:	4413      	add	r3, r2
 8004b3e:	009b      	lsls	r3, r3, #2
 8004b40:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004b44:	68fa      	ldr	r2, [r7, #12]
 8004b46:	4413      	add	r3, r2
 8004b48:	3304      	adds	r3, #4
 8004b4a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	683a      	ldr	r2, [r7, #0]
 8004b56:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	2200      	movs	r2, #0
 8004b62:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b64:	7afb      	ldrb	r3, [r7, #11]
 8004b66:	f003 030f 	and.w	r3, r3, #15
 8004b6a:	b2da      	uxtb	r2, r3
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	691b      	ldr	r3, [r3, #16]
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d102      	bne.n	8004b7e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004b7e:	7afb      	ldrb	r3, [r7, #11]
 8004b80:	f003 030f 	and.w	r3, r3, #15
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d109      	bne.n	8004b9c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6818      	ldr	r0, [r3, #0]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	691b      	ldr	r3, [r3, #16]
 8004b90:	b2db      	uxtb	r3, r3
 8004b92:	461a      	mov	r2, r3
 8004b94:	6979      	ldr	r1, [r7, #20]
 8004b96:	f003 fc2f 	bl	80083f8 <USB_EP0StartXfer>
 8004b9a:	e008      	b.n	8004bae <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	6818      	ldr	r0, [r3, #0]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	691b      	ldr	r3, [r3, #16]
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	461a      	mov	r2, r3
 8004ba8:	6979      	ldr	r1, [r7, #20]
 8004baa:	f003 f9dd 	bl	8007f68 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004bae:	2300      	movs	r3, #0
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3718      	adds	r7, #24
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	460b      	mov	r3, r1
 8004bc2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004bc4:	78fb      	ldrb	r3, [r7, #3]
 8004bc6:	f003 020f 	and.w	r2, r3, #15
 8004bca:	6879      	ldr	r1, [r7, #4]
 8004bcc:	4613      	mov	r3, r2
 8004bce:	00db      	lsls	r3, r3, #3
 8004bd0:	4413      	add	r3, r2
 8004bd2:	009b      	lsls	r3, r3, #2
 8004bd4:	440b      	add	r3, r1
 8004bd6:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8004bda:	681b      	ldr	r3, [r3, #0]
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	370c      	adds	r7, #12
 8004be0:	46bd      	mov	sp, r7
 8004be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be6:	4770      	bx	lr

08004be8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b086      	sub	sp, #24
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	607a      	str	r2, [r7, #4]
 8004bf2:	603b      	str	r3, [r7, #0]
 8004bf4:	460b      	mov	r3, r1
 8004bf6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004bf8:	7afb      	ldrb	r3, [r7, #11]
 8004bfa:	f003 020f 	and.w	r2, r3, #15
 8004bfe:	4613      	mov	r3, r2
 8004c00:	00db      	lsls	r3, r3, #3
 8004c02:	4413      	add	r3, r2
 8004c04:	009b      	lsls	r3, r3, #2
 8004c06:	3338      	adds	r3, #56	; 0x38
 8004c08:	68fa      	ldr	r2, [r7, #12]
 8004c0a:	4413      	add	r3, r2
 8004c0c:	3304      	adds	r3, #4
 8004c0e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	687a      	ldr	r2, [r7, #4]
 8004c14:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	683a      	ldr	r2, [r7, #0]
 8004c1a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	2201      	movs	r2, #1
 8004c26:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c28:	7afb      	ldrb	r3, [r7, #11]
 8004c2a:	f003 030f 	and.w	r3, r3, #15
 8004c2e:	b2da      	uxtb	r2, r3
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	691b      	ldr	r3, [r3, #16]
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d102      	bne.n	8004c42 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004c3c:	687a      	ldr	r2, [r7, #4]
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004c42:	7afb      	ldrb	r3, [r7, #11]
 8004c44:	f003 030f 	and.w	r3, r3, #15
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d109      	bne.n	8004c60 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6818      	ldr	r0, [r3, #0]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	691b      	ldr	r3, [r3, #16]
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	461a      	mov	r2, r3
 8004c58:	6979      	ldr	r1, [r7, #20]
 8004c5a:	f003 fbcd 	bl	80083f8 <USB_EP0StartXfer>
 8004c5e:	e008      	b.n	8004c72 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6818      	ldr	r0, [r3, #0]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	691b      	ldr	r3, [r3, #16]
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	6979      	ldr	r1, [r7, #20]
 8004c6e:	f003 f97b 	bl	8007f68 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004c72:	2300      	movs	r3, #0
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	3718      	adds	r7, #24
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bd80      	pop	{r7, pc}

08004c7c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b084      	sub	sp, #16
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	460b      	mov	r3, r1
 8004c86:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004c88:	78fb      	ldrb	r3, [r7, #3]
 8004c8a:	f003 020f 	and.w	r2, r3, #15
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	429a      	cmp	r2, r3
 8004c94:	d901      	bls.n	8004c9a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e050      	b.n	8004d3c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004c9a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	da0f      	bge.n	8004cc2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ca2:	78fb      	ldrb	r3, [r7, #3]
 8004ca4:	f003 020f 	and.w	r2, r3, #15
 8004ca8:	4613      	mov	r3, r2
 8004caa:	00db      	lsls	r3, r3, #3
 8004cac:	4413      	add	r3, r2
 8004cae:	009b      	lsls	r3, r3, #2
 8004cb0:	3338      	adds	r3, #56	; 0x38
 8004cb2:	687a      	ldr	r2, [r7, #4]
 8004cb4:	4413      	add	r3, r2
 8004cb6:	3304      	adds	r3, #4
 8004cb8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	705a      	strb	r2, [r3, #1]
 8004cc0:	e00d      	b.n	8004cde <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004cc2:	78fa      	ldrb	r2, [r7, #3]
 8004cc4:	4613      	mov	r3, r2
 8004cc6:	00db      	lsls	r3, r3, #3
 8004cc8:	4413      	add	r3, r2
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004cd0:	687a      	ldr	r2, [r7, #4]
 8004cd2:	4413      	add	r3, r2
 8004cd4:	3304      	adds	r3, #4
 8004cd6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ce4:	78fb      	ldrb	r3, [r7, #3]
 8004ce6:	f003 030f 	and.w	r3, r3, #15
 8004cea:	b2da      	uxtb	r2, r3
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d101      	bne.n	8004cfe <HAL_PCD_EP_SetStall+0x82>
 8004cfa:	2302      	movs	r3, #2
 8004cfc:	e01e      	b.n	8004d3c <HAL_PCD_EP_SetStall+0xc0>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2201      	movs	r2, #1
 8004d02:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68f9      	ldr	r1, [r7, #12]
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f003 fe0b 	bl	8008928 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004d12:	78fb      	ldrb	r3, [r7, #3]
 8004d14:	f003 030f 	and.w	r3, r3, #15
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d10a      	bne.n	8004d32 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6818      	ldr	r0, [r3, #0]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	691b      	ldr	r3, [r3, #16]
 8004d24:	b2d9      	uxtb	r1, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004d2c:	461a      	mov	r2, r3
 8004d2e:	f003 fffb 	bl	8008d28 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2200      	movs	r2, #0
 8004d36:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004d3a:	2300      	movs	r3, #0
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3710      	adds	r7, #16
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}

08004d44 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b084      	sub	sp, #16
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
 8004d4c:	460b      	mov	r3, r1
 8004d4e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004d50:	78fb      	ldrb	r3, [r7, #3]
 8004d52:	f003 020f 	and.w	r2, r3, #15
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d901      	bls.n	8004d62 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e042      	b.n	8004de8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004d62:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	da0f      	bge.n	8004d8a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d6a:	78fb      	ldrb	r3, [r7, #3]
 8004d6c:	f003 020f 	and.w	r2, r3, #15
 8004d70:	4613      	mov	r3, r2
 8004d72:	00db      	lsls	r3, r3, #3
 8004d74:	4413      	add	r3, r2
 8004d76:	009b      	lsls	r3, r3, #2
 8004d78:	3338      	adds	r3, #56	; 0x38
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	4413      	add	r3, r2
 8004d7e:	3304      	adds	r3, #4
 8004d80:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2201      	movs	r2, #1
 8004d86:	705a      	strb	r2, [r3, #1]
 8004d88:	e00f      	b.n	8004daa <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d8a:	78fb      	ldrb	r3, [r7, #3]
 8004d8c:	f003 020f 	and.w	r2, r3, #15
 8004d90:	4613      	mov	r3, r2
 8004d92:	00db      	lsls	r3, r3, #3
 8004d94:	4413      	add	r3, r2
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004d9c:	687a      	ldr	r2, [r7, #4]
 8004d9e:	4413      	add	r3, r2
 8004da0:	3304      	adds	r3, #4
 8004da2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2200      	movs	r2, #0
 8004dae:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004db0:	78fb      	ldrb	r3, [r7, #3]
 8004db2:	f003 030f 	and.w	r3, r3, #15
 8004db6:	b2da      	uxtb	r2, r3
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	d101      	bne.n	8004dca <HAL_PCD_EP_ClrStall+0x86>
 8004dc6:	2302      	movs	r3, #2
 8004dc8:	e00e      	b.n	8004de8 <HAL_PCD_EP_ClrStall+0xa4>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2201      	movs	r2, #1
 8004dce:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	68f9      	ldr	r1, [r7, #12]
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f003 fe13 	bl	8008a04 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004de6:	2300      	movs	r3, #0
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3710      	adds	r7, #16
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	460b      	mov	r3, r1
 8004dfa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004dfc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	da0c      	bge.n	8004e1e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e04:	78fb      	ldrb	r3, [r7, #3]
 8004e06:	f003 020f 	and.w	r2, r3, #15
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	00db      	lsls	r3, r3, #3
 8004e0e:	4413      	add	r3, r2
 8004e10:	009b      	lsls	r3, r3, #2
 8004e12:	3338      	adds	r3, #56	; 0x38
 8004e14:	687a      	ldr	r2, [r7, #4]
 8004e16:	4413      	add	r3, r2
 8004e18:	3304      	adds	r3, #4
 8004e1a:	60fb      	str	r3, [r7, #12]
 8004e1c:	e00c      	b.n	8004e38 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e1e:	78fb      	ldrb	r3, [r7, #3]
 8004e20:	f003 020f 	and.w	r2, r3, #15
 8004e24:	4613      	mov	r3, r2
 8004e26:	00db      	lsls	r3, r3, #3
 8004e28:	4413      	add	r3, r2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004e30:	687a      	ldr	r2, [r7, #4]
 8004e32:	4413      	add	r3, r2
 8004e34:	3304      	adds	r3, #4
 8004e36:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	68f9      	ldr	r1, [r7, #12]
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f003 fc32 	bl	80086a8 <USB_EPStopXfer>
 8004e44:	4603      	mov	r3, r0
 8004e46:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004e48:	7afb      	ldrb	r3, [r7, #11]
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3710      	adds	r7, #16
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}

08004e52 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004e52:	b580      	push	{r7, lr}
 8004e54:	b08a      	sub	sp, #40	; 0x28
 8004e56:	af02      	add	r7, sp, #8
 8004e58:	6078      	str	r0, [r7, #4]
 8004e5a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004e66:	683a      	ldr	r2, [r7, #0]
 8004e68:	4613      	mov	r3, r2
 8004e6a:	00db      	lsls	r3, r3, #3
 8004e6c:	4413      	add	r3, r2
 8004e6e:	009b      	lsls	r3, r3, #2
 8004e70:	3338      	adds	r3, #56	; 0x38
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	4413      	add	r3, r2
 8004e76:	3304      	adds	r3, #4
 8004e78:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	6a1a      	ldr	r2, [r3, #32]
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	699b      	ldr	r3, [r3, #24]
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d901      	bls.n	8004e8a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	e06c      	b.n	8004f64 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	699a      	ldr	r2, [r3, #24]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6a1b      	ldr	r3, [r3, #32]
 8004e92:	1ad3      	subs	r3, r2, r3
 8004e94:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	68db      	ldr	r3, [r3, #12]
 8004e9a:	69fa      	ldr	r2, [r7, #28]
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d902      	bls.n	8004ea6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	68db      	ldr	r3, [r3, #12]
 8004ea4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004ea6:	69fb      	ldr	r3, [r7, #28]
 8004ea8:	3303      	adds	r3, #3
 8004eaa:	089b      	lsrs	r3, r3, #2
 8004eac:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004eae:	e02b      	b.n	8004f08 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	699a      	ldr	r2, [r3, #24]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	6a1b      	ldr	r3, [r3, #32]
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	69fa      	ldr	r2, [r7, #28]
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	d902      	bls.n	8004ecc <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	68db      	ldr	r3, [r3, #12]
 8004eca:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004ecc:	69fb      	ldr	r3, [r7, #28]
 8004ece:	3303      	adds	r3, #3
 8004ed0:	089b      	lsrs	r3, r3, #2
 8004ed2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	6919      	ldr	r1, [r3, #16]
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	b2da      	uxtb	r2, r3
 8004edc:	69fb      	ldr	r3, [r7, #28]
 8004ede:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	9300      	str	r3, [sp, #0]
 8004ee8:	4603      	mov	r3, r0
 8004eea:	6978      	ldr	r0, [r7, #20]
 8004eec:	f003 fc86 	bl	80087fc <USB_WritePacket>

    ep->xfer_buff  += len;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	691a      	ldr	r2, [r3, #16]
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	441a      	add	r2, r3
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6a1a      	ldr	r2, [r3, #32]
 8004f00:	69fb      	ldr	r3, [r7, #28]
 8004f02:	441a      	add	r2, r3
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	015a      	lsls	r2, r3, #5
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	4413      	add	r3, r2
 8004f10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f14:	699b      	ldr	r3, [r3, #24]
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	69ba      	ldr	r2, [r7, #24]
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	d809      	bhi.n	8004f32 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	6a1a      	ldr	r2, [r3, #32]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004f26:	429a      	cmp	r2, r3
 8004f28:	d203      	bcs.n	8004f32 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	699b      	ldr	r3, [r3, #24]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d1be      	bne.n	8004eb0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	699a      	ldr	r2, [r3, #24]
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	6a1b      	ldr	r3, [r3, #32]
 8004f3a:	429a      	cmp	r2, r3
 8004f3c:	d811      	bhi.n	8004f62 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	f003 030f 	and.w	r3, r3, #15
 8004f44:	2201      	movs	r2, #1
 8004f46:	fa02 f303 	lsl.w	r3, r2, r3
 8004f4a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f52:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	43db      	mvns	r3, r3
 8004f58:	6939      	ldr	r1, [r7, #16]
 8004f5a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004f5e:	4013      	ands	r3, r2
 8004f60:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004f62:	2300      	movs	r3, #0
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3720      	adds	r7, #32
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b088      	sub	sp, #32
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	333c      	adds	r3, #60	; 0x3c
 8004f84:	3304      	adds	r3, #4
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	015a      	lsls	r2, r3, #5
 8004f8e:	69bb      	ldr	r3, [r7, #24]
 8004f90:	4413      	add	r3, r2
 8004f92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	691b      	ldr	r3, [r3, #16]
 8004f9e:	2b01      	cmp	r3, #1
 8004fa0:	d17b      	bne.n	800509a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	f003 0308 	and.w	r3, r3, #8
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d015      	beq.n	8004fd8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	4a61      	ldr	r2, [pc, #388]	; (8005134 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	f240 80b9 	bls.w	8005128 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	f000 80b3 	beq.w	8005128 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	015a      	lsls	r2, r3, #5
 8004fc6:	69bb      	ldr	r3, [r7, #24]
 8004fc8:	4413      	add	r3, r2
 8004fca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004fce:	461a      	mov	r2, r3
 8004fd0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fd4:	6093      	str	r3, [r2, #8]
 8004fd6:	e0a7      	b.n	8005128 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	f003 0320 	and.w	r3, r3, #32
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d009      	beq.n	8004ff6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	015a      	lsls	r2, r3, #5
 8004fe6:	69bb      	ldr	r3, [r7, #24]
 8004fe8:	4413      	add	r3, r2
 8004fea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004fee:	461a      	mov	r2, r3
 8004ff0:	2320      	movs	r3, #32
 8004ff2:	6093      	str	r3, [r2, #8]
 8004ff4:	e098      	b.n	8005128 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	f040 8093 	bne.w	8005128 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	4a4b      	ldr	r2, [pc, #300]	; (8005134 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d90f      	bls.n	800502a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005010:	2b00      	cmp	r3, #0
 8005012:	d00a      	beq.n	800502a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	015a      	lsls	r2, r3, #5
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	4413      	add	r3, r2
 800501c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005020:	461a      	mov	r2, r3
 8005022:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005026:	6093      	str	r3, [r2, #8]
 8005028:	e07e      	b.n	8005128 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800502a:	683a      	ldr	r2, [r7, #0]
 800502c:	4613      	mov	r3, r2
 800502e:	00db      	lsls	r3, r3, #3
 8005030:	4413      	add	r3, r2
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	4413      	add	r3, r2
 800503c:	3304      	adds	r3, #4
 800503e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	69da      	ldr	r2, [r3, #28]
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	0159      	lsls	r1, r3, #5
 8005048:	69bb      	ldr	r3, [r7, #24]
 800504a:	440b      	add	r3, r1
 800504c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005056:	1ad2      	subs	r2, r2, r3
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d114      	bne.n	800508c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	699b      	ldr	r3, [r3, #24]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d109      	bne.n	800507e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6818      	ldr	r0, [r3, #0]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005074:	461a      	mov	r2, r3
 8005076:	2101      	movs	r1, #1
 8005078:	f003 fe56 	bl	8008d28 <USB_EP0_OutStart>
 800507c:	e006      	b.n	800508c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	691a      	ldr	r2, [r3, #16]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	6a1b      	ldr	r3, [r3, #32]
 8005086:	441a      	add	r2, r3
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	b2db      	uxtb	r3, r3
 8005090:	4619      	mov	r1, r3
 8005092:	6878      	ldr	r0, [r7, #4]
 8005094:	f009 f856 	bl	800e144 <HAL_PCD_DataOutStageCallback>
 8005098:	e046      	b.n	8005128 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	4a26      	ldr	r2, [pc, #152]	; (8005138 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d124      	bne.n	80050ec <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d00a      	beq.n	80050c2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	015a      	lsls	r2, r3, #5
 80050b0:	69bb      	ldr	r3, [r7, #24]
 80050b2:	4413      	add	r3, r2
 80050b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050b8:	461a      	mov	r2, r3
 80050ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050be:	6093      	str	r3, [r2, #8]
 80050c0:	e032      	b.n	8005128 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	f003 0320 	and.w	r3, r3, #32
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d008      	beq.n	80050de <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	015a      	lsls	r2, r3, #5
 80050d0:	69bb      	ldr	r3, [r7, #24]
 80050d2:	4413      	add	r3, r2
 80050d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050d8:	461a      	mov	r2, r3
 80050da:	2320      	movs	r3, #32
 80050dc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	4619      	mov	r1, r3
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f009 f82d 	bl	800e144 <HAL_PCD_DataOutStageCallback>
 80050ea:	e01d      	b.n	8005128 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d114      	bne.n	800511c <PCD_EP_OutXfrComplete_int+0x1b0>
 80050f2:	6879      	ldr	r1, [r7, #4]
 80050f4:	683a      	ldr	r2, [r7, #0]
 80050f6:	4613      	mov	r3, r2
 80050f8:	00db      	lsls	r3, r3, #3
 80050fa:	4413      	add	r3, r2
 80050fc:	009b      	lsls	r3, r3, #2
 80050fe:	440b      	add	r3, r1
 8005100:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d108      	bne.n	800511c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6818      	ldr	r0, [r3, #0]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005114:	461a      	mov	r2, r3
 8005116:	2100      	movs	r1, #0
 8005118:	f003 fe06 	bl	8008d28 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	b2db      	uxtb	r3, r3
 8005120:	4619      	mov	r1, r3
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f009 f80e 	bl	800e144 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005128:	2300      	movs	r3, #0
}
 800512a:	4618      	mov	r0, r3
 800512c:	3720      	adds	r7, #32
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}
 8005132:	bf00      	nop
 8005134:	4f54300a 	.word	0x4f54300a
 8005138:	4f54310a 	.word	0x4f54310a

0800513c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b086      	sub	sp, #24
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	333c      	adds	r3, #60	; 0x3c
 8005154:	3304      	adds	r3, #4
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	015a      	lsls	r2, r3, #5
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	4413      	add	r3, r2
 8005162:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	4a15      	ldr	r2, [pc, #84]	; (80051c4 <PCD_EP_OutSetupPacket_int+0x88>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d90e      	bls.n	8005190 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005178:	2b00      	cmp	r3, #0
 800517a:	d009      	beq.n	8005190 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	015a      	lsls	r2, r3, #5
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	4413      	add	r3, r2
 8005184:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005188:	461a      	mov	r2, r3
 800518a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800518e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005190:	6878      	ldr	r0, [r7, #4]
 8005192:	f008 ffc5 	bl	800e120 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	4a0a      	ldr	r2, [pc, #40]	; (80051c4 <PCD_EP_OutSetupPacket_int+0x88>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d90c      	bls.n	80051b8 <PCD_EP_OutSetupPacket_int+0x7c>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	691b      	ldr	r3, [r3, #16]
 80051a2:	2b01      	cmp	r3, #1
 80051a4:	d108      	bne.n	80051b8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6818      	ldr	r0, [r3, #0]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80051b0:	461a      	mov	r2, r3
 80051b2:	2101      	movs	r1, #1
 80051b4:	f003 fdb8 	bl	8008d28 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80051b8:	2300      	movs	r3, #0
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3718      	adds	r7, #24
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}
 80051c2:	bf00      	nop
 80051c4:	4f54300a 	.word	0x4f54300a

080051c8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b085      	sub	sp, #20
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	460b      	mov	r3, r1
 80051d2:	70fb      	strb	r3, [r7, #3]
 80051d4:	4613      	mov	r3, r2
 80051d6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051de:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80051e0:	78fb      	ldrb	r3, [r7, #3]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d107      	bne.n	80051f6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80051e6:	883b      	ldrh	r3, [r7, #0]
 80051e8:	0419      	lsls	r1, r3, #16
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	68ba      	ldr	r2, [r7, #8]
 80051f0:	430a      	orrs	r2, r1
 80051f2:	629a      	str	r2, [r3, #40]	; 0x28
 80051f4:	e028      	b.n	8005248 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051fc:	0c1b      	lsrs	r3, r3, #16
 80051fe:	68ba      	ldr	r2, [r7, #8]
 8005200:	4413      	add	r3, r2
 8005202:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005204:	2300      	movs	r3, #0
 8005206:	73fb      	strb	r3, [r7, #15]
 8005208:	e00d      	b.n	8005226 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	7bfb      	ldrb	r3, [r7, #15]
 8005210:	3340      	adds	r3, #64	; 0x40
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	4413      	add	r3, r2
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	0c1b      	lsrs	r3, r3, #16
 800521a:	68ba      	ldr	r2, [r7, #8]
 800521c:	4413      	add	r3, r2
 800521e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005220:	7bfb      	ldrb	r3, [r7, #15]
 8005222:	3301      	adds	r3, #1
 8005224:	73fb      	strb	r3, [r7, #15]
 8005226:	7bfa      	ldrb	r2, [r7, #15]
 8005228:	78fb      	ldrb	r3, [r7, #3]
 800522a:	3b01      	subs	r3, #1
 800522c:	429a      	cmp	r2, r3
 800522e:	d3ec      	bcc.n	800520a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005230:	883b      	ldrh	r3, [r7, #0]
 8005232:	0418      	lsls	r0, r3, #16
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6819      	ldr	r1, [r3, #0]
 8005238:	78fb      	ldrb	r3, [r7, #3]
 800523a:	3b01      	subs	r3, #1
 800523c:	68ba      	ldr	r2, [r7, #8]
 800523e:	4302      	orrs	r2, r0
 8005240:	3340      	adds	r3, #64	; 0x40
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	440b      	add	r3, r1
 8005246:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3714      	adds	r7, #20
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr

08005256 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005256:	b480      	push	{r7}
 8005258:	b083      	sub	sp, #12
 800525a:	af00      	add	r7, sp, #0
 800525c:	6078      	str	r0, [r7, #4]
 800525e:	460b      	mov	r3, r1
 8005260:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	887a      	ldrh	r2, [r7, #2]
 8005268:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800526a:	2300      	movs	r3, #0
}
 800526c:	4618      	mov	r0, r3
 800526e:	370c      	adds	r7, #12
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr

08005278 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005278:	b480      	push	{r7}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	460b      	mov	r3, r1
 8005282:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005284:	bf00      	nop
 8005286:	370c      	adds	r7, #12
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr

08005290 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b086      	sub	sp, #24
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d101      	bne.n	80052a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e267      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f003 0301 	and.w	r3, r3, #1
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d075      	beq.n	800539a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80052ae:	4b88      	ldr	r3, [pc, #544]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	f003 030c 	and.w	r3, r3, #12
 80052b6:	2b04      	cmp	r3, #4
 80052b8:	d00c      	beq.n	80052d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052ba:	4b85      	ldr	r3, [pc, #532]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80052c2:	2b08      	cmp	r3, #8
 80052c4:	d112      	bne.n	80052ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052c6:	4b82      	ldr	r3, [pc, #520]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052d2:	d10b      	bne.n	80052ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052d4:	4b7e      	ldr	r3, [pc, #504]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d05b      	beq.n	8005398 <HAL_RCC_OscConfig+0x108>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d157      	bne.n	8005398 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e242      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052f4:	d106      	bne.n	8005304 <HAL_RCC_OscConfig+0x74>
 80052f6:	4b76      	ldr	r3, [pc, #472]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a75      	ldr	r2, [pc, #468]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 80052fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005300:	6013      	str	r3, [r2, #0]
 8005302:	e01d      	b.n	8005340 <HAL_RCC_OscConfig+0xb0>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800530c:	d10c      	bne.n	8005328 <HAL_RCC_OscConfig+0x98>
 800530e:	4b70      	ldr	r3, [pc, #448]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a6f      	ldr	r2, [pc, #444]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 8005314:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005318:	6013      	str	r3, [r2, #0]
 800531a:	4b6d      	ldr	r3, [pc, #436]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a6c      	ldr	r2, [pc, #432]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 8005320:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005324:	6013      	str	r3, [r2, #0]
 8005326:	e00b      	b.n	8005340 <HAL_RCC_OscConfig+0xb0>
 8005328:	4b69      	ldr	r3, [pc, #420]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a68      	ldr	r2, [pc, #416]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 800532e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005332:	6013      	str	r3, [r2, #0]
 8005334:	4b66      	ldr	r3, [pc, #408]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a65      	ldr	r2, [pc, #404]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 800533a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800533e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d013      	beq.n	8005370 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005348:	f7fd fa9e 	bl	8002888 <HAL_GetTick>
 800534c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800534e:	e008      	b.n	8005362 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005350:	f7fd fa9a 	bl	8002888 <HAL_GetTick>
 8005354:	4602      	mov	r2, r0
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	2b64      	cmp	r3, #100	; 0x64
 800535c:	d901      	bls.n	8005362 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800535e:	2303      	movs	r3, #3
 8005360:	e207      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005362:	4b5b      	ldr	r3, [pc, #364]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800536a:	2b00      	cmp	r3, #0
 800536c:	d0f0      	beq.n	8005350 <HAL_RCC_OscConfig+0xc0>
 800536e:	e014      	b.n	800539a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005370:	f7fd fa8a 	bl	8002888 <HAL_GetTick>
 8005374:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005376:	e008      	b.n	800538a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005378:	f7fd fa86 	bl	8002888 <HAL_GetTick>
 800537c:	4602      	mov	r2, r0
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	1ad3      	subs	r3, r2, r3
 8005382:	2b64      	cmp	r3, #100	; 0x64
 8005384:	d901      	bls.n	800538a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005386:	2303      	movs	r3, #3
 8005388:	e1f3      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800538a:	4b51      	ldr	r3, [pc, #324]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005392:	2b00      	cmp	r3, #0
 8005394:	d1f0      	bne.n	8005378 <HAL_RCC_OscConfig+0xe8>
 8005396:	e000      	b.n	800539a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005398:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f003 0302 	and.w	r3, r3, #2
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d063      	beq.n	800546e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80053a6:	4b4a      	ldr	r3, [pc, #296]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	f003 030c 	and.w	r3, r3, #12
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d00b      	beq.n	80053ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053b2:	4b47      	ldr	r3, [pc, #284]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80053ba:	2b08      	cmp	r3, #8
 80053bc:	d11c      	bne.n	80053f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053be:	4b44      	ldr	r3, [pc, #272]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d116      	bne.n	80053f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053ca:	4b41      	ldr	r3, [pc, #260]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f003 0302 	and.w	r3, r3, #2
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d005      	beq.n	80053e2 <HAL_RCC_OscConfig+0x152>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	68db      	ldr	r3, [r3, #12]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d001      	beq.n	80053e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e1c7      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053e2:	4b3b      	ldr	r3, [pc, #236]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	691b      	ldr	r3, [r3, #16]
 80053ee:	00db      	lsls	r3, r3, #3
 80053f0:	4937      	ldr	r1, [pc, #220]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 80053f2:	4313      	orrs	r3, r2
 80053f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053f6:	e03a      	b.n	800546e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d020      	beq.n	8005442 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005400:	4b34      	ldr	r3, [pc, #208]	; (80054d4 <HAL_RCC_OscConfig+0x244>)
 8005402:	2201      	movs	r2, #1
 8005404:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005406:	f7fd fa3f 	bl	8002888 <HAL_GetTick>
 800540a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800540c:	e008      	b.n	8005420 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800540e:	f7fd fa3b 	bl	8002888 <HAL_GetTick>
 8005412:	4602      	mov	r2, r0
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	1ad3      	subs	r3, r2, r3
 8005418:	2b02      	cmp	r3, #2
 800541a:	d901      	bls.n	8005420 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800541c:	2303      	movs	r3, #3
 800541e:	e1a8      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005420:	4b2b      	ldr	r3, [pc, #172]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 0302 	and.w	r3, r3, #2
 8005428:	2b00      	cmp	r3, #0
 800542a:	d0f0      	beq.n	800540e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800542c:	4b28      	ldr	r3, [pc, #160]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	691b      	ldr	r3, [r3, #16]
 8005438:	00db      	lsls	r3, r3, #3
 800543a:	4925      	ldr	r1, [pc, #148]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 800543c:	4313      	orrs	r3, r2
 800543e:	600b      	str	r3, [r1, #0]
 8005440:	e015      	b.n	800546e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005442:	4b24      	ldr	r3, [pc, #144]	; (80054d4 <HAL_RCC_OscConfig+0x244>)
 8005444:	2200      	movs	r2, #0
 8005446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005448:	f7fd fa1e 	bl	8002888 <HAL_GetTick>
 800544c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800544e:	e008      	b.n	8005462 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005450:	f7fd fa1a 	bl	8002888 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	2b02      	cmp	r3, #2
 800545c:	d901      	bls.n	8005462 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e187      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005462:	4b1b      	ldr	r3, [pc, #108]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 0302 	and.w	r3, r3, #2
 800546a:	2b00      	cmp	r3, #0
 800546c:	d1f0      	bne.n	8005450 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 0308 	and.w	r3, r3, #8
 8005476:	2b00      	cmp	r3, #0
 8005478:	d036      	beq.n	80054e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	695b      	ldr	r3, [r3, #20]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d016      	beq.n	80054b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005482:	4b15      	ldr	r3, [pc, #84]	; (80054d8 <HAL_RCC_OscConfig+0x248>)
 8005484:	2201      	movs	r2, #1
 8005486:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005488:	f7fd f9fe 	bl	8002888 <HAL_GetTick>
 800548c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800548e:	e008      	b.n	80054a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005490:	f7fd f9fa 	bl	8002888 <HAL_GetTick>
 8005494:	4602      	mov	r2, r0
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	1ad3      	subs	r3, r2, r3
 800549a:	2b02      	cmp	r3, #2
 800549c:	d901      	bls.n	80054a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800549e:	2303      	movs	r3, #3
 80054a0:	e167      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054a2:	4b0b      	ldr	r3, [pc, #44]	; (80054d0 <HAL_RCC_OscConfig+0x240>)
 80054a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054a6:	f003 0302 	and.w	r3, r3, #2
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d0f0      	beq.n	8005490 <HAL_RCC_OscConfig+0x200>
 80054ae:	e01b      	b.n	80054e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054b0:	4b09      	ldr	r3, [pc, #36]	; (80054d8 <HAL_RCC_OscConfig+0x248>)
 80054b2:	2200      	movs	r2, #0
 80054b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054b6:	f7fd f9e7 	bl	8002888 <HAL_GetTick>
 80054ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054bc:	e00e      	b.n	80054dc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054be:	f7fd f9e3 	bl	8002888 <HAL_GetTick>
 80054c2:	4602      	mov	r2, r0
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	1ad3      	subs	r3, r2, r3
 80054c8:	2b02      	cmp	r3, #2
 80054ca:	d907      	bls.n	80054dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80054cc:	2303      	movs	r3, #3
 80054ce:	e150      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
 80054d0:	40023800 	.word	0x40023800
 80054d4:	42470000 	.word	0x42470000
 80054d8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054dc:	4b88      	ldr	r3, [pc, #544]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 80054de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054e0:	f003 0302 	and.w	r3, r3, #2
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d1ea      	bne.n	80054be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 0304 	and.w	r3, r3, #4
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	f000 8097 	beq.w	8005624 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054f6:	2300      	movs	r3, #0
 80054f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054fa:	4b81      	ldr	r3, [pc, #516]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 80054fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d10f      	bne.n	8005526 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005506:	2300      	movs	r3, #0
 8005508:	60bb      	str	r3, [r7, #8]
 800550a:	4b7d      	ldr	r3, [pc, #500]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 800550c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800550e:	4a7c      	ldr	r2, [pc, #496]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 8005510:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005514:	6413      	str	r3, [r2, #64]	; 0x40
 8005516:	4b7a      	ldr	r3, [pc, #488]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 8005518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800551a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800551e:	60bb      	str	r3, [r7, #8]
 8005520:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005522:	2301      	movs	r3, #1
 8005524:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005526:	4b77      	ldr	r3, [pc, #476]	; (8005704 <HAL_RCC_OscConfig+0x474>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800552e:	2b00      	cmp	r3, #0
 8005530:	d118      	bne.n	8005564 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005532:	4b74      	ldr	r3, [pc, #464]	; (8005704 <HAL_RCC_OscConfig+0x474>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a73      	ldr	r2, [pc, #460]	; (8005704 <HAL_RCC_OscConfig+0x474>)
 8005538:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800553c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800553e:	f7fd f9a3 	bl	8002888 <HAL_GetTick>
 8005542:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005544:	e008      	b.n	8005558 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005546:	f7fd f99f 	bl	8002888 <HAL_GetTick>
 800554a:	4602      	mov	r2, r0
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	1ad3      	subs	r3, r2, r3
 8005550:	2b02      	cmp	r3, #2
 8005552:	d901      	bls.n	8005558 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005554:	2303      	movs	r3, #3
 8005556:	e10c      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005558:	4b6a      	ldr	r3, [pc, #424]	; (8005704 <HAL_RCC_OscConfig+0x474>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005560:	2b00      	cmp	r3, #0
 8005562:	d0f0      	beq.n	8005546 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	2b01      	cmp	r3, #1
 800556a:	d106      	bne.n	800557a <HAL_RCC_OscConfig+0x2ea>
 800556c:	4b64      	ldr	r3, [pc, #400]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 800556e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005570:	4a63      	ldr	r2, [pc, #396]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 8005572:	f043 0301 	orr.w	r3, r3, #1
 8005576:	6713      	str	r3, [r2, #112]	; 0x70
 8005578:	e01c      	b.n	80055b4 <HAL_RCC_OscConfig+0x324>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	2b05      	cmp	r3, #5
 8005580:	d10c      	bne.n	800559c <HAL_RCC_OscConfig+0x30c>
 8005582:	4b5f      	ldr	r3, [pc, #380]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 8005584:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005586:	4a5e      	ldr	r2, [pc, #376]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 8005588:	f043 0304 	orr.w	r3, r3, #4
 800558c:	6713      	str	r3, [r2, #112]	; 0x70
 800558e:	4b5c      	ldr	r3, [pc, #368]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 8005590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005592:	4a5b      	ldr	r2, [pc, #364]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 8005594:	f043 0301 	orr.w	r3, r3, #1
 8005598:	6713      	str	r3, [r2, #112]	; 0x70
 800559a:	e00b      	b.n	80055b4 <HAL_RCC_OscConfig+0x324>
 800559c:	4b58      	ldr	r3, [pc, #352]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 800559e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055a0:	4a57      	ldr	r2, [pc, #348]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 80055a2:	f023 0301 	bic.w	r3, r3, #1
 80055a6:	6713      	str	r3, [r2, #112]	; 0x70
 80055a8:	4b55      	ldr	r3, [pc, #340]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 80055aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ac:	4a54      	ldr	r2, [pc, #336]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 80055ae:	f023 0304 	bic.w	r3, r3, #4
 80055b2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d015      	beq.n	80055e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055bc:	f7fd f964 	bl	8002888 <HAL_GetTick>
 80055c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055c2:	e00a      	b.n	80055da <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055c4:	f7fd f960 	bl	8002888 <HAL_GetTick>
 80055c8:	4602      	mov	r2, r0
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d901      	bls.n	80055da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80055d6:	2303      	movs	r3, #3
 80055d8:	e0cb      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055da:	4b49      	ldr	r3, [pc, #292]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 80055dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055de:	f003 0302 	and.w	r3, r3, #2
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d0ee      	beq.n	80055c4 <HAL_RCC_OscConfig+0x334>
 80055e6:	e014      	b.n	8005612 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055e8:	f7fd f94e 	bl	8002888 <HAL_GetTick>
 80055ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055ee:	e00a      	b.n	8005606 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055f0:	f7fd f94a 	bl	8002888 <HAL_GetTick>
 80055f4:	4602      	mov	r2, r0
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	1ad3      	subs	r3, r2, r3
 80055fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80055fe:	4293      	cmp	r3, r2
 8005600:	d901      	bls.n	8005606 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	e0b5      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005606:	4b3e      	ldr	r3, [pc, #248]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 8005608:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800560a:	f003 0302 	and.w	r3, r3, #2
 800560e:	2b00      	cmp	r3, #0
 8005610:	d1ee      	bne.n	80055f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005612:	7dfb      	ldrb	r3, [r7, #23]
 8005614:	2b01      	cmp	r3, #1
 8005616:	d105      	bne.n	8005624 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005618:	4b39      	ldr	r3, [pc, #228]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 800561a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800561c:	4a38      	ldr	r2, [pc, #224]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 800561e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005622:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	699b      	ldr	r3, [r3, #24]
 8005628:	2b00      	cmp	r3, #0
 800562a:	f000 80a1 	beq.w	8005770 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800562e:	4b34      	ldr	r3, [pc, #208]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	f003 030c 	and.w	r3, r3, #12
 8005636:	2b08      	cmp	r3, #8
 8005638:	d05c      	beq.n	80056f4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	699b      	ldr	r3, [r3, #24]
 800563e:	2b02      	cmp	r3, #2
 8005640:	d141      	bne.n	80056c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005642:	4b31      	ldr	r3, [pc, #196]	; (8005708 <HAL_RCC_OscConfig+0x478>)
 8005644:	2200      	movs	r2, #0
 8005646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005648:	f7fd f91e 	bl	8002888 <HAL_GetTick>
 800564c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800564e:	e008      	b.n	8005662 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005650:	f7fd f91a 	bl	8002888 <HAL_GetTick>
 8005654:	4602      	mov	r2, r0
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	2b02      	cmp	r3, #2
 800565c:	d901      	bls.n	8005662 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800565e:	2303      	movs	r3, #3
 8005660:	e087      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005662:	4b27      	ldr	r3, [pc, #156]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800566a:	2b00      	cmp	r3, #0
 800566c:	d1f0      	bne.n	8005650 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	69da      	ldr	r2, [r3, #28]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6a1b      	ldr	r3, [r3, #32]
 8005676:	431a      	orrs	r2, r3
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800567c:	019b      	lsls	r3, r3, #6
 800567e:	431a      	orrs	r2, r3
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005684:	085b      	lsrs	r3, r3, #1
 8005686:	3b01      	subs	r3, #1
 8005688:	041b      	lsls	r3, r3, #16
 800568a:	431a      	orrs	r2, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005690:	061b      	lsls	r3, r3, #24
 8005692:	491b      	ldr	r1, [pc, #108]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 8005694:	4313      	orrs	r3, r2
 8005696:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005698:	4b1b      	ldr	r3, [pc, #108]	; (8005708 <HAL_RCC_OscConfig+0x478>)
 800569a:	2201      	movs	r2, #1
 800569c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800569e:	f7fd f8f3 	bl	8002888 <HAL_GetTick>
 80056a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056a4:	e008      	b.n	80056b8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056a6:	f7fd f8ef 	bl	8002888 <HAL_GetTick>
 80056aa:	4602      	mov	r2, r0
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	1ad3      	subs	r3, r2, r3
 80056b0:	2b02      	cmp	r3, #2
 80056b2:	d901      	bls.n	80056b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80056b4:	2303      	movs	r3, #3
 80056b6:	e05c      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056b8:	4b11      	ldr	r3, [pc, #68]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d0f0      	beq.n	80056a6 <HAL_RCC_OscConfig+0x416>
 80056c4:	e054      	b.n	8005770 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056c6:	4b10      	ldr	r3, [pc, #64]	; (8005708 <HAL_RCC_OscConfig+0x478>)
 80056c8:	2200      	movs	r2, #0
 80056ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056cc:	f7fd f8dc 	bl	8002888 <HAL_GetTick>
 80056d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056d2:	e008      	b.n	80056e6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056d4:	f7fd f8d8 	bl	8002888 <HAL_GetTick>
 80056d8:	4602      	mov	r2, r0
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	1ad3      	subs	r3, r2, r3
 80056de:	2b02      	cmp	r3, #2
 80056e0:	d901      	bls.n	80056e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80056e2:	2303      	movs	r3, #3
 80056e4:	e045      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056e6:	4b06      	ldr	r3, [pc, #24]	; (8005700 <HAL_RCC_OscConfig+0x470>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d1f0      	bne.n	80056d4 <HAL_RCC_OscConfig+0x444>
 80056f2:	e03d      	b.n	8005770 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	699b      	ldr	r3, [r3, #24]
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d107      	bne.n	800570c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	e038      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
 8005700:	40023800 	.word	0x40023800
 8005704:	40007000 	.word	0x40007000
 8005708:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800570c:	4b1b      	ldr	r3, [pc, #108]	; (800577c <HAL_RCC_OscConfig+0x4ec>)
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	699b      	ldr	r3, [r3, #24]
 8005716:	2b01      	cmp	r3, #1
 8005718:	d028      	beq.n	800576c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005724:	429a      	cmp	r2, r3
 8005726:	d121      	bne.n	800576c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005732:	429a      	cmp	r2, r3
 8005734:	d11a      	bne.n	800576c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005736:	68fa      	ldr	r2, [r7, #12]
 8005738:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800573c:	4013      	ands	r3, r2
 800573e:	687a      	ldr	r2, [r7, #4]
 8005740:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005742:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005744:	4293      	cmp	r3, r2
 8005746:	d111      	bne.n	800576c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005752:	085b      	lsrs	r3, r3, #1
 8005754:	3b01      	subs	r3, #1
 8005756:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005758:	429a      	cmp	r2, r3
 800575a:	d107      	bne.n	800576c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005766:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005768:	429a      	cmp	r2, r3
 800576a:	d001      	beq.n	8005770 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800576c:	2301      	movs	r3, #1
 800576e:	e000      	b.n	8005772 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	3718      	adds	r7, #24
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	40023800 	.word	0x40023800

08005780 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b084      	sub	sp, #16
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d101      	bne.n	8005794 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	e0cc      	b.n	800592e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005794:	4b68      	ldr	r3, [pc, #416]	; (8005938 <HAL_RCC_ClockConfig+0x1b8>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 0307 	and.w	r3, r3, #7
 800579c:	683a      	ldr	r2, [r7, #0]
 800579e:	429a      	cmp	r2, r3
 80057a0:	d90c      	bls.n	80057bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057a2:	4b65      	ldr	r3, [pc, #404]	; (8005938 <HAL_RCC_ClockConfig+0x1b8>)
 80057a4:	683a      	ldr	r2, [r7, #0]
 80057a6:	b2d2      	uxtb	r2, r2
 80057a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057aa:	4b63      	ldr	r3, [pc, #396]	; (8005938 <HAL_RCC_ClockConfig+0x1b8>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f003 0307 	and.w	r3, r3, #7
 80057b2:	683a      	ldr	r2, [r7, #0]
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d001      	beq.n	80057bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	e0b8      	b.n	800592e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 0302 	and.w	r3, r3, #2
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d020      	beq.n	800580a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 0304 	and.w	r3, r3, #4
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d005      	beq.n	80057e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80057d4:	4b59      	ldr	r3, [pc, #356]	; (800593c <HAL_RCC_ClockConfig+0x1bc>)
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	4a58      	ldr	r2, [pc, #352]	; (800593c <HAL_RCC_ClockConfig+0x1bc>)
 80057da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80057de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f003 0308 	and.w	r3, r3, #8
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d005      	beq.n	80057f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80057ec:	4b53      	ldr	r3, [pc, #332]	; (800593c <HAL_RCC_ClockConfig+0x1bc>)
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	4a52      	ldr	r2, [pc, #328]	; (800593c <HAL_RCC_ClockConfig+0x1bc>)
 80057f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80057f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057f8:	4b50      	ldr	r3, [pc, #320]	; (800593c <HAL_RCC_ClockConfig+0x1bc>)
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	494d      	ldr	r1, [pc, #308]	; (800593c <HAL_RCC_ClockConfig+0x1bc>)
 8005806:	4313      	orrs	r3, r2
 8005808:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f003 0301 	and.w	r3, r3, #1
 8005812:	2b00      	cmp	r3, #0
 8005814:	d044      	beq.n	80058a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	2b01      	cmp	r3, #1
 800581c:	d107      	bne.n	800582e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800581e:	4b47      	ldr	r3, [pc, #284]	; (800593c <HAL_RCC_ClockConfig+0x1bc>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005826:	2b00      	cmp	r3, #0
 8005828:	d119      	bne.n	800585e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	e07f      	b.n	800592e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	2b02      	cmp	r3, #2
 8005834:	d003      	beq.n	800583e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800583a:	2b03      	cmp	r3, #3
 800583c:	d107      	bne.n	800584e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800583e:	4b3f      	ldr	r3, [pc, #252]	; (800593c <HAL_RCC_ClockConfig+0x1bc>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005846:	2b00      	cmp	r3, #0
 8005848:	d109      	bne.n	800585e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800584a:	2301      	movs	r3, #1
 800584c:	e06f      	b.n	800592e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800584e:	4b3b      	ldr	r3, [pc, #236]	; (800593c <HAL_RCC_ClockConfig+0x1bc>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f003 0302 	and.w	r3, r3, #2
 8005856:	2b00      	cmp	r3, #0
 8005858:	d101      	bne.n	800585e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	e067      	b.n	800592e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800585e:	4b37      	ldr	r3, [pc, #220]	; (800593c <HAL_RCC_ClockConfig+0x1bc>)
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	f023 0203 	bic.w	r2, r3, #3
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	4934      	ldr	r1, [pc, #208]	; (800593c <HAL_RCC_ClockConfig+0x1bc>)
 800586c:	4313      	orrs	r3, r2
 800586e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005870:	f7fd f80a 	bl	8002888 <HAL_GetTick>
 8005874:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005876:	e00a      	b.n	800588e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005878:	f7fd f806 	bl	8002888 <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	f241 3288 	movw	r2, #5000	; 0x1388
 8005886:	4293      	cmp	r3, r2
 8005888:	d901      	bls.n	800588e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800588a:	2303      	movs	r3, #3
 800588c:	e04f      	b.n	800592e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800588e:	4b2b      	ldr	r3, [pc, #172]	; (800593c <HAL_RCC_ClockConfig+0x1bc>)
 8005890:	689b      	ldr	r3, [r3, #8]
 8005892:	f003 020c 	and.w	r2, r3, #12
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	009b      	lsls	r3, r3, #2
 800589c:	429a      	cmp	r2, r3
 800589e:	d1eb      	bne.n	8005878 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80058a0:	4b25      	ldr	r3, [pc, #148]	; (8005938 <HAL_RCC_ClockConfig+0x1b8>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f003 0307 	and.w	r3, r3, #7
 80058a8:	683a      	ldr	r2, [r7, #0]
 80058aa:	429a      	cmp	r2, r3
 80058ac:	d20c      	bcs.n	80058c8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058ae:	4b22      	ldr	r3, [pc, #136]	; (8005938 <HAL_RCC_ClockConfig+0x1b8>)
 80058b0:	683a      	ldr	r2, [r7, #0]
 80058b2:	b2d2      	uxtb	r2, r2
 80058b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058b6:	4b20      	ldr	r3, [pc, #128]	; (8005938 <HAL_RCC_ClockConfig+0x1b8>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f003 0307 	and.w	r3, r3, #7
 80058be:	683a      	ldr	r2, [r7, #0]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d001      	beq.n	80058c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e032      	b.n	800592e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 0304 	and.w	r3, r3, #4
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d008      	beq.n	80058e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058d4:	4b19      	ldr	r3, [pc, #100]	; (800593c <HAL_RCC_ClockConfig+0x1bc>)
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	4916      	ldr	r1, [pc, #88]	; (800593c <HAL_RCC_ClockConfig+0x1bc>)
 80058e2:	4313      	orrs	r3, r2
 80058e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 0308 	and.w	r3, r3, #8
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d009      	beq.n	8005906 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058f2:	4b12      	ldr	r3, [pc, #72]	; (800593c <HAL_RCC_ClockConfig+0x1bc>)
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	691b      	ldr	r3, [r3, #16]
 80058fe:	00db      	lsls	r3, r3, #3
 8005900:	490e      	ldr	r1, [pc, #56]	; (800593c <HAL_RCC_ClockConfig+0x1bc>)
 8005902:	4313      	orrs	r3, r2
 8005904:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005906:	f000 f821 	bl	800594c <HAL_RCC_GetSysClockFreq>
 800590a:	4602      	mov	r2, r0
 800590c:	4b0b      	ldr	r3, [pc, #44]	; (800593c <HAL_RCC_ClockConfig+0x1bc>)
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	091b      	lsrs	r3, r3, #4
 8005912:	f003 030f 	and.w	r3, r3, #15
 8005916:	490a      	ldr	r1, [pc, #40]	; (8005940 <HAL_RCC_ClockConfig+0x1c0>)
 8005918:	5ccb      	ldrb	r3, [r1, r3]
 800591a:	fa22 f303 	lsr.w	r3, r2, r3
 800591e:	4a09      	ldr	r2, [pc, #36]	; (8005944 <HAL_RCC_ClockConfig+0x1c4>)
 8005920:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005922:	4b09      	ldr	r3, [pc, #36]	; (8005948 <HAL_RCC_ClockConfig+0x1c8>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4618      	mov	r0, r3
 8005928:	f7fc fe60 	bl	80025ec <HAL_InitTick>

  return HAL_OK;
 800592c:	2300      	movs	r3, #0
}
 800592e:	4618      	mov	r0, r3
 8005930:	3710      	adds	r7, #16
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
 8005936:	bf00      	nop
 8005938:	40023c00 	.word	0x40023c00
 800593c:	40023800 	.word	0x40023800
 8005940:	0800f5c0 	.word	0x0800f5c0
 8005944:	200004e8 	.word	0x200004e8
 8005948:	200004ec 	.word	0x200004ec

0800594c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800594c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005950:	b094      	sub	sp, #80	; 0x50
 8005952:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005954:	2300      	movs	r3, #0
 8005956:	647b      	str	r3, [r7, #68]	; 0x44
 8005958:	2300      	movs	r3, #0
 800595a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800595c:	2300      	movs	r3, #0
 800595e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005960:	2300      	movs	r3, #0
 8005962:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005964:	4b79      	ldr	r3, [pc, #484]	; (8005b4c <HAL_RCC_GetSysClockFreq+0x200>)
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f003 030c 	and.w	r3, r3, #12
 800596c:	2b08      	cmp	r3, #8
 800596e:	d00d      	beq.n	800598c <HAL_RCC_GetSysClockFreq+0x40>
 8005970:	2b08      	cmp	r3, #8
 8005972:	f200 80e1 	bhi.w	8005b38 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005976:	2b00      	cmp	r3, #0
 8005978:	d002      	beq.n	8005980 <HAL_RCC_GetSysClockFreq+0x34>
 800597a:	2b04      	cmp	r3, #4
 800597c:	d003      	beq.n	8005986 <HAL_RCC_GetSysClockFreq+0x3a>
 800597e:	e0db      	b.n	8005b38 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005980:	4b73      	ldr	r3, [pc, #460]	; (8005b50 <HAL_RCC_GetSysClockFreq+0x204>)
 8005982:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005984:	e0db      	b.n	8005b3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005986:	4b72      	ldr	r3, [pc, #456]	; (8005b50 <HAL_RCC_GetSysClockFreq+0x204>)
 8005988:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800598a:	e0d8      	b.n	8005b3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800598c:	4b6f      	ldr	r3, [pc, #444]	; (8005b4c <HAL_RCC_GetSysClockFreq+0x200>)
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005994:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005996:	4b6d      	ldr	r3, [pc, #436]	; (8005b4c <HAL_RCC_GetSysClockFreq+0x200>)
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d063      	beq.n	8005a6a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059a2:	4b6a      	ldr	r3, [pc, #424]	; (8005b4c <HAL_RCC_GetSysClockFreq+0x200>)
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	099b      	lsrs	r3, r3, #6
 80059a8:	2200      	movs	r2, #0
 80059aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80059ac:	63fa      	str	r2, [r7, #60]	; 0x3c
 80059ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059b4:	633b      	str	r3, [r7, #48]	; 0x30
 80059b6:	2300      	movs	r3, #0
 80059b8:	637b      	str	r3, [r7, #52]	; 0x34
 80059ba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80059be:	4622      	mov	r2, r4
 80059c0:	462b      	mov	r3, r5
 80059c2:	f04f 0000 	mov.w	r0, #0
 80059c6:	f04f 0100 	mov.w	r1, #0
 80059ca:	0159      	lsls	r1, r3, #5
 80059cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059d0:	0150      	lsls	r0, r2, #5
 80059d2:	4602      	mov	r2, r0
 80059d4:	460b      	mov	r3, r1
 80059d6:	4621      	mov	r1, r4
 80059d8:	1a51      	subs	r1, r2, r1
 80059da:	6139      	str	r1, [r7, #16]
 80059dc:	4629      	mov	r1, r5
 80059de:	eb63 0301 	sbc.w	r3, r3, r1
 80059e2:	617b      	str	r3, [r7, #20]
 80059e4:	f04f 0200 	mov.w	r2, #0
 80059e8:	f04f 0300 	mov.w	r3, #0
 80059ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80059f0:	4659      	mov	r1, fp
 80059f2:	018b      	lsls	r3, r1, #6
 80059f4:	4651      	mov	r1, sl
 80059f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80059fa:	4651      	mov	r1, sl
 80059fc:	018a      	lsls	r2, r1, #6
 80059fe:	4651      	mov	r1, sl
 8005a00:	ebb2 0801 	subs.w	r8, r2, r1
 8005a04:	4659      	mov	r1, fp
 8005a06:	eb63 0901 	sbc.w	r9, r3, r1
 8005a0a:	f04f 0200 	mov.w	r2, #0
 8005a0e:	f04f 0300 	mov.w	r3, #0
 8005a12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a1e:	4690      	mov	r8, r2
 8005a20:	4699      	mov	r9, r3
 8005a22:	4623      	mov	r3, r4
 8005a24:	eb18 0303 	adds.w	r3, r8, r3
 8005a28:	60bb      	str	r3, [r7, #8]
 8005a2a:	462b      	mov	r3, r5
 8005a2c:	eb49 0303 	adc.w	r3, r9, r3
 8005a30:	60fb      	str	r3, [r7, #12]
 8005a32:	f04f 0200 	mov.w	r2, #0
 8005a36:	f04f 0300 	mov.w	r3, #0
 8005a3a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005a3e:	4629      	mov	r1, r5
 8005a40:	028b      	lsls	r3, r1, #10
 8005a42:	4621      	mov	r1, r4
 8005a44:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a48:	4621      	mov	r1, r4
 8005a4a:	028a      	lsls	r2, r1, #10
 8005a4c:	4610      	mov	r0, r2
 8005a4e:	4619      	mov	r1, r3
 8005a50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a52:	2200      	movs	r2, #0
 8005a54:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a56:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a58:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005a5c:	f7fa fc18 	bl	8000290 <__aeabi_uldivmod>
 8005a60:	4602      	mov	r2, r0
 8005a62:	460b      	mov	r3, r1
 8005a64:	4613      	mov	r3, r2
 8005a66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a68:	e058      	b.n	8005b1c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a6a:	4b38      	ldr	r3, [pc, #224]	; (8005b4c <HAL_RCC_GetSysClockFreq+0x200>)
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	099b      	lsrs	r3, r3, #6
 8005a70:	2200      	movs	r2, #0
 8005a72:	4618      	mov	r0, r3
 8005a74:	4611      	mov	r1, r2
 8005a76:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005a7a:	623b      	str	r3, [r7, #32]
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	627b      	str	r3, [r7, #36]	; 0x24
 8005a80:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005a84:	4642      	mov	r2, r8
 8005a86:	464b      	mov	r3, r9
 8005a88:	f04f 0000 	mov.w	r0, #0
 8005a8c:	f04f 0100 	mov.w	r1, #0
 8005a90:	0159      	lsls	r1, r3, #5
 8005a92:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a96:	0150      	lsls	r0, r2, #5
 8005a98:	4602      	mov	r2, r0
 8005a9a:	460b      	mov	r3, r1
 8005a9c:	4641      	mov	r1, r8
 8005a9e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005aa2:	4649      	mov	r1, r9
 8005aa4:	eb63 0b01 	sbc.w	fp, r3, r1
 8005aa8:	f04f 0200 	mov.w	r2, #0
 8005aac:	f04f 0300 	mov.w	r3, #0
 8005ab0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005ab4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005ab8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005abc:	ebb2 040a 	subs.w	r4, r2, sl
 8005ac0:	eb63 050b 	sbc.w	r5, r3, fp
 8005ac4:	f04f 0200 	mov.w	r2, #0
 8005ac8:	f04f 0300 	mov.w	r3, #0
 8005acc:	00eb      	lsls	r3, r5, #3
 8005ace:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ad2:	00e2      	lsls	r2, r4, #3
 8005ad4:	4614      	mov	r4, r2
 8005ad6:	461d      	mov	r5, r3
 8005ad8:	4643      	mov	r3, r8
 8005ada:	18e3      	adds	r3, r4, r3
 8005adc:	603b      	str	r3, [r7, #0]
 8005ade:	464b      	mov	r3, r9
 8005ae0:	eb45 0303 	adc.w	r3, r5, r3
 8005ae4:	607b      	str	r3, [r7, #4]
 8005ae6:	f04f 0200 	mov.w	r2, #0
 8005aea:	f04f 0300 	mov.w	r3, #0
 8005aee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005af2:	4629      	mov	r1, r5
 8005af4:	028b      	lsls	r3, r1, #10
 8005af6:	4621      	mov	r1, r4
 8005af8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005afc:	4621      	mov	r1, r4
 8005afe:	028a      	lsls	r2, r1, #10
 8005b00:	4610      	mov	r0, r2
 8005b02:	4619      	mov	r1, r3
 8005b04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b06:	2200      	movs	r2, #0
 8005b08:	61bb      	str	r3, [r7, #24]
 8005b0a:	61fa      	str	r2, [r7, #28]
 8005b0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b10:	f7fa fbbe 	bl	8000290 <__aeabi_uldivmod>
 8005b14:	4602      	mov	r2, r0
 8005b16:	460b      	mov	r3, r1
 8005b18:	4613      	mov	r3, r2
 8005b1a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005b1c:	4b0b      	ldr	r3, [pc, #44]	; (8005b4c <HAL_RCC_GetSysClockFreq+0x200>)
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	0c1b      	lsrs	r3, r3, #16
 8005b22:	f003 0303 	and.w	r3, r3, #3
 8005b26:	3301      	adds	r3, #1
 8005b28:	005b      	lsls	r3, r3, #1
 8005b2a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005b2c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005b2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b34:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005b36:	e002      	b.n	8005b3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b38:	4b05      	ldr	r3, [pc, #20]	; (8005b50 <HAL_RCC_GetSysClockFreq+0x204>)
 8005b3a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005b3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3750      	adds	r7, #80	; 0x50
 8005b44:	46bd      	mov	sp, r7
 8005b46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b4a:	bf00      	nop
 8005b4c:	40023800 	.word	0x40023800
 8005b50:	00f42400 	.word	0x00f42400

08005b54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b54:	b480      	push	{r7}
 8005b56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b58:	4b03      	ldr	r3, [pc, #12]	; (8005b68 <HAL_RCC_GetHCLKFreq+0x14>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b64:	4770      	bx	lr
 8005b66:	bf00      	nop
 8005b68:	200004e8 	.word	0x200004e8

08005b6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005b70:	f7ff fff0 	bl	8005b54 <HAL_RCC_GetHCLKFreq>
 8005b74:	4602      	mov	r2, r0
 8005b76:	4b05      	ldr	r3, [pc, #20]	; (8005b8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	0a9b      	lsrs	r3, r3, #10
 8005b7c:	f003 0307 	and.w	r3, r3, #7
 8005b80:	4903      	ldr	r1, [pc, #12]	; (8005b90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b82:	5ccb      	ldrb	r3, [r1, r3]
 8005b84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	bd80      	pop	{r7, pc}
 8005b8c:	40023800 	.word	0x40023800
 8005b90:	0800f5d0 	.word	0x0800f5d0

08005b94 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b083      	sub	sp, #12
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	220f      	movs	r2, #15
 8005ba2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005ba4:	4b12      	ldr	r3, [pc, #72]	; (8005bf0 <HAL_RCC_GetClockConfig+0x5c>)
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	f003 0203 	and.w	r2, r3, #3
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005bb0:	4b0f      	ldr	r3, [pc, #60]	; (8005bf0 <HAL_RCC_GetClockConfig+0x5c>)
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005bbc:	4b0c      	ldr	r3, [pc, #48]	; (8005bf0 <HAL_RCC_GetClockConfig+0x5c>)
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005bc8:	4b09      	ldr	r3, [pc, #36]	; (8005bf0 <HAL_RCC_GetClockConfig+0x5c>)
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	08db      	lsrs	r3, r3, #3
 8005bce:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005bd6:	4b07      	ldr	r3, [pc, #28]	; (8005bf4 <HAL_RCC_GetClockConfig+0x60>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f003 0207 	and.w	r2, r3, #7
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	601a      	str	r2, [r3, #0]
}
 8005be2:	bf00      	nop
 8005be4:	370c      	adds	r7, #12
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr
 8005bee:	bf00      	nop
 8005bf0:	40023800 	.word	0x40023800
 8005bf4:	40023c00 	.word	0x40023c00

08005bf8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b082      	sub	sp, #8
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d101      	bne.n	8005c0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e07b      	b.n	8005d02 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d108      	bne.n	8005c24 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c1a:	d009      	beq.n	8005c30 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	61da      	str	r2, [r3, #28]
 8005c22:	e005      	b.n	8005c30 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2200      	movs	r2, #0
 8005c28:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2200      	movs	r2, #0
 8005c34:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c3c:	b2db      	uxtb	r3, r3
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d106      	bne.n	8005c50 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2200      	movs	r2, #0
 8005c46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f7fc fbe2 	bl	8002414 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2202      	movs	r2, #2
 8005c54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c66:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005c78:	431a      	orrs	r2, r3
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	68db      	ldr	r3, [r3, #12]
 8005c7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c82:	431a      	orrs	r2, r3
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	691b      	ldr	r3, [r3, #16]
 8005c88:	f003 0302 	and.w	r3, r3, #2
 8005c8c:	431a      	orrs	r2, r3
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	695b      	ldr	r3, [r3, #20]
 8005c92:	f003 0301 	and.w	r3, r3, #1
 8005c96:	431a      	orrs	r2, r3
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	699b      	ldr	r3, [r3, #24]
 8005c9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ca0:	431a      	orrs	r2, r3
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	69db      	ldr	r3, [r3, #28]
 8005ca6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005caa:	431a      	orrs	r2, r3
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6a1b      	ldr	r3, [r3, #32]
 8005cb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cb4:	ea42 0103 	orr.w	r1, r2, r3
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cbc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	430a      	orrs	r2, r1
 8005cc6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	699b      	ldr	r3, [r3, #24]
 8005ccc:	0c1b      	lsrs	r3, r3, #16
 8005cce:	f003 0104 	and.w	r1, r3, #4
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cd6:	f003 0210 	and.w	r2, r3, #16
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	430a      	orrs	r2, r1
 8005ce0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	69da      	ldr	r2, [r3, #28]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005cf0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005d00:	2300      	movs	r3, #0
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3708      	adds	r7, #8
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}

08005d0a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d0a:	b580      	push	{r7, lr}
 8005d0c:	b088      	sub	sp, #32
 8005d0e:	af00      	add	r7, sp, #0
 8005d10:	60f8      	str	r0, [r7, #12]
 8005d12:	60b9      	str	r1, [r7, #8]
 8005d14:	603b      	str	r3, [r7, #0]
 8005d16:	4613      	mov	r3, r2
 8005d18:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d101      	bne.n	8005d2c <HAL_SPI_Transmit+0x22>
 8005d28:	2302      	movs	r3, #2
 8005d2a:	e126      	b.n	8005f7a <HAL_SPI_Transmit+0x270>
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2201      	movs	r2, #1
 8005d30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d34:	f7fc fda8 	bl	8002888 <HAL_GetTick>
 8005d38:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005d3a:	88fb      	ldrh	r3, [r7, #6]
 8005d3c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d44:	b2db      	uxtb	r3, r3
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d002      	beq.n	8005d50 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005d4a:	2302      	movs	r3, #2
 8005d4c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005d4e:	e10b      	b.n	8005f68 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d002      	beq.n	8005d5c <HAL_SPI_Transmit+0x52>
 8005d56:	88fb      	ldrh	r3, [r7, #6]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d102      	bne.n	8005d62 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005d60:	e102      	b.n	8005f68 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2203      	movs	r2, #3
 8005d66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	68ba      	ldr	r2, [r7, #8]
 8005d74:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	88fa      	ldrh	r2, [r7, #6]
 8005d7a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	88fa      	ldrh	r2, [r7, #6]
 8005d80:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2200      	movs	r2, #0
 8005d86:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2200      	movs	r2, #0
 8005d92:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	2200      	movs	r2, #0
 8005d98:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	689b      	ldr	r3, [r3, #8]
 8005da4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005da8:	d10f      	bne.n	8005dca <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005db8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005dc8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dd4:	2b40      	cmp	r3, #64	; 0x40
 8005dd6:	d007      	beq.n	8005de8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005de6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	68db      	ldr	r3, [r3, #12]
 8005dec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005df0:	d14b      	bne.n	8005e8a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d002      	beq.n	8005e00 <HAL_SPI_Transmit+0xf6>
 8005dfa:	8afb      	ldrh	r3, [r7, #22]
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	d13e      	bne.n	8005e7e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e04:	881a      	ldrh	r2, [r3, #0]
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e10:	1c9a      	adds	r2, r3, #2
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e1a:	b29b      	uxth	r3, r3
 8005e1c:	3b01      	subs	r3, #1
 8005e1e:	b29a      	uxth	r2, r3
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005e24:	e02b      	b.n	8005e7e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	f003 0302 	and.w	r3, r3, #2
 8005e30:	2b02      	cmp	r3, #2
 8005e32:	d112      	bne.n	8005e5a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e38:	881a      	ldrh	r2, [r3, #0]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e44:	1c9a      	adds	r2, r3, #2
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	3b01      	subs	r3, #1
 8005e52:	b29a      	uxth	r2, r3
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	86da      	strh	r2, [r3, #54]	; 0x36
 8005e58:	e011      	b.n	8005e7e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e5a:	f7fc fd15 	bl	8002888 <HAL_GetTick>
 8005e5e:	4602      	mov	r2, r0
 8005e60:	69bb      	ldr	r3, [r7, #24]
 8005e62:	1ad3      	subs	r3, r2, r3
 8005e64:	683a      	ldr	r2, [r7, #0]
 8005e66:	429a      	cmp	r2, r3
 8005e68:	d803      	bhi.n	8005e72 <HAL_SPI_Transmit+0x168>
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e70:	d102      	bne.n	8005e78 <HAL_SPI_Transmit+0x16e>
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d102      	bne.n	8005e7e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005e78:	2303      	movs	r3, #3
 8005e7a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005e7c:	e074      	b.n	8005f68 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d1ce      	bne.n	8005e26 <HAL_SPI_Transmit+0x11c>
 8005e88:	e04c      	b.n	8005f24 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d002      	beq.n	8005e98 <HAL_SPI_Transmit+0x18e>
 8005e92:	8afb      	ldrh	r3, [r7, #22]
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d140      	bne.n	8005f1a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	330c      	adds	r3, #12
 8005ea2:	7812      	ldrb	r2, [r2, #0]
 8005ea4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eaa:	1c5a      	adds	r2, r3, #1
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	3b01      	subs	r3, #1
 8005eb8:	b29a      	uxth	r2, r3
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005ebe:	e02c      	b.n	8005f1a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	f003 0302 	and.w	r3, r3, #2
 8005eca:	2b02      	cmp	r3, #2
 8005ecc:	d113      	bne.n	8005ef6 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	330c      	adds	r3, #12
 8005ed8:	7812      	ldrb	r2, [r2, #0]
 8005eda:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ee0:	1c5a      	adds	r2, r3, #1
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005eea:	b29b      	uxth	r3, r3
 8005eec:	3b01      	subs	r3, #1
 8005eee:	b29a      	uxth	r2, r3
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	86da      	strh	r2, [r3, #54]	; 0x36
 8005ef4:	e011      	b.n	8005f1a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ef6:	f7fc fcc7 	bl	8002888 <HAL_GetTick>
 8005efa:	4602      	mov	r2, r0
 8005efc:	69bb      	ldr	r3, [r7, #24]
 8005efe:	1ad3      	subs	r3, r2, r3
 8005f00:	683a      	ldr	r2, [r7, #0]
 8005f02:	429a      	cmp	r2, r3
 8005f04:	d803      	bhi.n	8005f0e <HAL_SPI_Transmit+0x204>
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f0c:	d102      	bne.n	8005f14 <HAL_SPI_Transmit+0x20a>
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d102      	bne.n	8005f1a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005f14:	2303      	movs	r3, #3
 8005f16:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005f18:	e026      	b.n	8005f68 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d1cd      	bne.n	8005ec0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f24:	69ba      	ldr	r2, [r7, #24]
 8005f26:	6839      	ldr	r1, [r7, #0]
 8005f28:	68f8      	ldr	r0, [r7, #12]
 8005f2a:	f000 fa55 	bl	80063d8 <SPI_EndRxTxTransaction>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d002      	beq.n	8005f3a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2220      	movs	r2, #32
 8005f38:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d10a      	bne.n	8005f58 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f42:	2300      	movs	r3, #0
 8005f44:	613b      	str	r3, [r7, #16]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	68db      	ldr	r3, [r3, #12]
 8005f4c:	613b      	str	r3, [r7, #16]
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	613b      	str	r3, [r7, #16]
 8005f56:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d002      	beq.n	8005f66 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005f60:	2301      	movs	r3, #1
 8005f62:	77fb      	strb	r3, [r7, #31]
 8005f64:	e000      	b.n	8005f68 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005f66:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2200      	movs	r2, #0
 8005f74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005f78:	7ffb      	ldrb	r3, [r7, #31]
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3720      	adds	r7, #32
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}

08005f82 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005f82:	b580      	push	{r7, lr}
 8005f84:	b08c      	sub	sp, #48	; 0x30
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	60f8      	str	r0, [r7, #12]
 8005f8a:	60b9      	str	r1, [r7, #8]
 8005f8c:	607a      	str	r2, [r7, #4]
 8005f8e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005f90:	2301      	movs	r3, #1
 8005f92:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005f94:	2300      	movs	r3, #0
 8005f96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d101      	bne.n	8005fa8 <HAL_SPI_TransmitReceive+0x26>
 8005fa4:	2302      	movs	r3, #2
 8005fa6:	e18a      	b.n	80062be <HAL_SPI_TransmitReceive+0x33c>
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005fb0:	f7fc fc6a 	bl	8002888 <HAL_GetTick>
 8005fb4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005fbc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005fc6:	887b      	ldrh	r3, [r7, #2]
 8005fc8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005fca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	d00f      	beq.n	8005ff2 <HAL_SPI_TransmitReceive+0x70>
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fd8:	d107      	bne.n	8005fea <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d103      	bne.n	8005fea <HAL_SPI_TransmitReceive+0x68>
 8005fe2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005fe6:	2b04      	cmp	r3, #4
 8005fe8:	d003      	beq.n	8005ff2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005fea:	2302      	movs	r3, #2
 8005fec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005ff0:	e15b      	b.n	80062aa <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d005      	beq.n	8006004 <HAL_SPI_TransmitReceive+0x82>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d002      	beq.n	8006004 <HAL_SPI_TransmitReceive+0x82>
 8005ffe:	887b      	ldrh	r3, [r7, #2]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d103      	bne.n	800600c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800600a:	e14e      	b.n	80062aa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006012:	b2db      	uxtb	r3, r3
 8006014:	2b04      	cmp	r3, #4
 8006016:	d003      	beq.n	8006020 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2205      	movs	r2, #5
 800601c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2200      	movs	r2, #0
 8006024:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	687a      	ldr	r2, [r7, #4]
 800602a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	887a      	ldrh	r2, [r7, #2]
 8006030:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	887a      	ldrh	r2, [r7, #2]
 8006036:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	68ba      	ldr	r2, [r7, #8]
 800603c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	887a      	ldrh	r2, [r7, #2]
 8006042:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	887a      	ldrh	r2, [r7, #2]
 8006048:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2200      	movs	r2, #0
 800604e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2200      	movs	r2, #0
 8006054:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006060:	2b40      	cmp	r3, #64	; 0x40
 8006062:	d007      	beq.n	8006074 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	681a      	ldr	r2, [r3, #0]
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006072:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800607c:	d178      	bne.n	8006170 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d002      	beq.n	800608c <HAL_SPI_TransmitReceive+0x10a>
 8006086:	8b7b      	ldrh	r3, [r7, #26]
 8006088:	2b01      	cmp	r3, #1
 800608a:	d166      	bne.n	800615a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006090:	881a      	ldrh	r2, [r3, #0]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800609c:	1c9a      	adds	r2, r3, #2
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	3b01      	subs	r3, #1
 80060aa:	b29a      	uxth	r2, r3
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060b0:	e053      	b.n	800615a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	f003 0302 	and.w	r3, r3, #2
 80060bc:	2b02      	cmp	r3, #2
 80060be:	d11b      	bne.n	80060f8 <HAL_SPI_TransmitReceive+0x176>
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060c4:	b29b      	uxth	r3, r3
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d016      	beq.n	80060f8 <HAL_SPI_TransmitReceive+0x176>
 80060ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	d113      	bne.n	80060f8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060d4:	881a      	ldrh	r2, [r3, #0]
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060e0:	1c9a      	adds	r2, r3, #2
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	3b01      	subs	r3, #1
 80060ee:	b29a      	uxth	r2, r3
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80060f4:	2300      	movs	r3, #0
 80060f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	689b      	ldr	r3, [r3, #8]
 80060fe:	f003 0301 	and.w	r3, r3, #1
 8006102:	2b01      	cmp	r3, #1
 8006104:	d119      	bne.n	800613a <HAL_SPI_TransmitReceive+0x1b8>
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800610a:	b29b      	uxth	r3, r3
 800610c:	2b00      	cmp	r3, #0
 800610e:	d014      	beq.n	800613a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	68da      	ldr	r2, [r3, #12]
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800611a:	b292      	uxth	r2, r2
 800611c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006122:	1c9a      	adds	r2, r3, #2
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800612c:	b29b      	uxth	r3, r3
 800612e:	3b01      	subs	r3, #1
 8006130:	b29a      	uxth	r2, r3
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006136:	2301      	movs	r3, #1
 8006138:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800613a:	f7fc fba5 	bl	8002888 <HAL_GetTick>
 800613e:	4602      	mov	r2, r0
 8006140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006142:	1ad3      	subs	r3, r2, r3
 8006144:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006146:	429a      	cmp	r2, r3
 8006148:	d807      	bhi.n	800615a <HAL_SPI_TransmitReceive+0x1d8>
 800614a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800614c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006150:	d003      	beq.n	800615a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006152:	2303      	movs	r3, #3
 8006154:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006158:	e0a7      	b.n	80062aa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800615e:	b29b      	uxth	r3, r3
 8006160:	2b00      	cmp	r3, #0
 8006162:	d1a6      	bne.n	80060b2 <HAL_SPI_TransmitReceive+0x130>
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006168:	b29b      	uxth	r3, r3
 800616a:	2b00      	cmp	r3, #0
 800616c:	d1a1      	bne.n	80060b2 <HAL_SPI_TransmitReceive+0x130>
 800616e:	e07c      	b.n	800626a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d002      	beq.n	800617e <HAL_SPI_TransmitReceive+0x1fc>
 8006178:	8b7b      	ldrh	r3, [r7, #26]
 800617a:	2b01      	cmp	r3, #1
 800617c:	d16b      	bne.n	8006256 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	330c      	adds	r3, #12
 8006188:	7812      	ldrb	r2, [r2, #0]
 800618a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006190:	1c5a      	adds	r2, r3, #1
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800619a:	b29b      	uxth	r3, r3
 800619c:	3b01      	subs	r3, #1
 800619e:	b29a      	uxth	r2, r3
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061a4:	e057      	b.n	8006256 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	689b      	ldr	r3, [r3, #8]
 80061ac:	f003 0302 	and.w	r3, r3, #2
 80061b0:	2b02      	cmp	r3, #2
 80061b2:	d11c      	bne.n	80061ee <HAL_SPI_TransmitReceive+0x26c>
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061b8:	b29b      	uxth	r3, r3
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d017      	beq.n	80061ee <HAL_SPI_TransmitReceive+0x26c>
 80061be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	d114      	bne.n	80061ee <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	330c      	adds	r3, #12
 80061ce:	7812      	ldrb	r2, [r2, #0]
 80061d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061d6:	1c5a      	adds	r2, r3, #1
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061e0:	b29b      	uxth	r3, r3
 80061e2:	3b01      	subs	r3, #1
 80061e4:	b29a      	uxth	r2, r3
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80061ea:	2300      	movs	r3, #0
 80061ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	f003 0301 	and.w	r3, r3, #1
 80061f8:	2b01      	cmp	r3, #1
 80061fa:	d119      	bne.n	8006230 <HAL_SPI_TransmitReceive+0x2ae>
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006200:	b29b      	uxth	r3, r3
 8006202:	2b00      	cmp	r3, #0
 8006204:	d014      	beq.n	8006230 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	68da      	ldr	r2, [r3, #12]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006210:	b2d2      	uxtb	r2, r2
 8006212:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006218:	1c5a      	adds	r2, r3, #1
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006222:	b29b      	uxth	r3, r3
 8006224:	3b01      	subs	r3, #1
 8006226:	b29a      	uxth	r2, r3
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800622c:	2301      	movs	r3, #1
 800622e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006230:	f7fc fb2a 	bl	8002888 <HAL_GetTick>
 8006234:	4602      	mov	r2, r0
 8006236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006238:	1ad3      	subs	r3, r2, r3
 800623a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800623c:	429a      	cmp	r2, r3
 800623e:	d803      	bhi.n	8006248 <HAL_SPI_TransmitReceive+0x2c6>
 8006240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006242:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006246:	d102      	bne.n	800624e <HAL_SPI_TransmitReceive+0x2cc>
 8006248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800624a:	2b00      	cmp	r3, #0
 800624c:	d103      	bne.n	8006256 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800624e:	2303      	movs	r3, #3
 8006250:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006254:	e029      	b.n	80062aa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800625a:	b29b      	uxth	r3, r3
 800625c:	2b00      	cmp	r3, #0
 800625e:	d1a2      	bne.n	80061a6 <HAL_SPI_TransmitReceive+0x224>
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006264:	b29b      	uxth	r3, r3
 8006266:	2b00      	cmp	r3, #0
 8006268:	d19d      	bne.n	80061a6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800626a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800626c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800626e:	68f8      	ldr	r0, [r7, #12]
 8006270:	f000 f8b2 	bl	80063d8 <SPI_EndRxTxTransaction>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	d006      	beq.n	8006288 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2220      	movs	r2, #32
 8006284:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006286:	e010      	b.n	80062aa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d10b      	bne.n	80062a8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006290:	2300      	movs	r3, #0
 8006292:	617b      	str	r3, [r7, #20]
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	68db      	ldr	r3, [r3, #12]
 800629a:	617b      	str	r3, [r7, #20]
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	617b      	str	r3, [r7, #20]
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	e000      	b.n	80062aa <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80062a8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	2201      	movs	r2, #1
 80062ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2200      	movs	r2, #0
 80062b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80062ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3730      	adds	r7, #48	; 0x30
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}
	...

080062c8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b088      	sub	sp, #32
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	603b      	str	r3, [r7, #0]
 80062d4:	4613      	mov	r3, r2
 80062d6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80062d8:	f7fc fad6 	bl	8002888 <HAL_GetTick>
 80062dc:	4602      	mov	r2, r0
 80062de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062e0:	1a9b      	subs	r3, r3, r2
 80062e2:	683a      	ldr	r2, [r7, #0]
 80062e4:	4413      	add	r3, r2
 80062e6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80062e8:	f7fc face 	bl	8002888 <HAL_GetTick>
 80062ec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80062ee:	4b39      	ldr	r3, [pc, #228]	; (80063d4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	015b      	lsls	r3, r3, #5
 80062f4:	0d1b      	lsrs	r3, r3, #20
 80062f6:	69fa      	ldr	r2, [r7, #28]
 80062f8:	fb02 f303 	mul.w	r3, r2, r3
 80062fc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80062fe:	e054      	b.n	80063aa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006306:	d050      	beq.n	80063aa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006308:	f7fc fabe 	bl	8002888 <HAL_GetTick>
 800630c:	4602      	mov	r2, r0
 800630e:	69bb      	ldr	r3, [r7, #24]
 8006310:	1ad3      	subs	r3, r2, r3
 8006312:	69fa      	ldr	r2, [r7, #28]
 8006314:	429a      	cmp	r2, r3
 8006316:	d902      	bls.n	800631e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006318:	69fb      	ldr	r3, [r7, #28]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d13d      	bne.n	800639a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	685a      	ldr	r2, [r3, #4]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800632c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006336:	d111      	bne.n	800635c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006340:	d004      	beq.n	800634c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	689b      	ldr	r3, [r3, #8]
 8006346:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800634a:	d107      	bne.n	800635c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	681a      	ldr	r2, [r3, #0]
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800635a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006360:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006364:	d10f      	bne.n	8006386 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006374:	601a      	str	r2, [r3, #0]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	681a      	ldr	r2, [r3, #0]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006384:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2201      	movs	r2, #1
 800638a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2200      	movs	r2, #0
 8006392:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006396:	2303      	movs	r3, #3
 8006398:	e017      	b.n	80063ca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d101      	bne.n	80063a4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80063a0:	2300      	movs	r3, #0
 80063a2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	3b01      	subs	r3, #1
 80063a8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	689a      	ldr	r2, [r3, #8]
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	4013      	ands	r3, r2
 80063b4:	68ba      	ldr	r2, [r7, #8]
 80063b6:	429a      	cmp	r2, r3
 80063b8:	bf0c      	ite	eq
 80063ba:	2301      	moveq	r3, #1
 80063bc:	2300      	movne	r3, #0
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	461a      	mov	r2, r3
 80063c2:	79fb      	ldrb	r3, [r7, #7]
 80063c4:	429a      	cmp	r2, r3
 80063c6:	d19b      	bne.n	8006300 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80063c8:	2300      	movs	r3, #0
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3720      	adds	r7, #32
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}
 80063d2:	bf00      	nop
 80063d4:	200004e8 	.word	0x200004e8

080063d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b088      	sub	sp, #32
 80063dc:	af02      	add	r7, sp, #8
 80063de:	60f8      	str	r0, [r7, #12]
 80063e0:	60b9      	str	r1, [r7, #8]
 80063e2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80063e4:	4b1b      	ldr	r3, [pc, #108]	; (8006454 <SPI_EndRxTxTransaction+0x7c>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4a1b      	ldr	r2, [pc, #108]	; (8006458 <SPI_EndRxTxTransaction+0x80>)
 80063ea:	fba2 2303 	umull	r2, r3, r2, r3
 80063ee:	0d5b      	lsrs	r3, r3, #21
 80063f0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80063f4:	fb02 f303 	mul.w	r3, r2, r3
 80063f8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006402:	d112      	bne.n	800642a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	9300      	str	r3, [sp, #0]
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	2200      	movs	r2, #0
 800640c:	2180      	movs	r1, #128	; 0x80
 800640e:	68f8      	ldr	r0, [r7, #12]
 8006410:	f7ff ff5a 	bl	80062c8 <SPI_WaitFlagStateUntilTimeout>
 8006414:	4603      	mov	r3, r0
 8006416:	2b00      	cmp	r3, #0
 8006418:	d016      	beq.n	8006448 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800641e:	f043 0220 	orr.w	r2, r3, #32
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006426:	2303      	movs	r3, #3
 8006428:	e00f      	b.n	800644a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d00a      	beq.n	8006446 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	3b01      	subs	r3, #1
 8006434:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006440:	2b80      	cmp	r3, #128	; 0x80
 8006442:	d0f2      	beq.n	800642a <SPI_EndRxTxTransaction+0x52>
 8006444:	e000      	b.n	8006448 <SPI_EndRxTxTransaction+0x70>
        break;
 8006446:	bf00      	nop
  }

  return HAL_OK;
 8006448:	2300      	movs	r3, #0
}
 800644a:	4618      	mov	r0, r3
 800644c:	3718      	adds	r7, #24
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
 8006452:	bf00      	nop
 8006454:	200004e8 	.word	0x200004e8
 8006458:	165e9f81 	.word	0x165e9f81

0800645c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b082      	sub	sp, #8
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d101      	bne.n	800646e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	e041      	b.n	80064f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006474:	b2db      	uxtb	r3, r3
 8006476:	2b00      	cmp	r3, #0
 8006478:	d106      	bne.n	8006488 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f7fc f844 	bl	8002510 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2202      	movs	r2, #2
 800648c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681a      	ldr	r2, [r3, #0]
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	3304      	adds	r3, #4
 8006498:	4619      	mov	r1, r3
 800649a:	4610      	mov	r0, r2
 800649c:	f000 fd3a 	bl	8006f14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2201      	movs	r2, #1
 80064c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2201      	movs	r2, #1
 80064dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80064f0:	2300      	movs	r3, #0
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3708      	adds	r7, #8
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}
	...

080064fc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b085      	sub	sp, #20
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800650a:	b2db      	uxtb	r3, r3
 800650c:	2b01      	cmp	r3, #1
 800650e:	d001      	beq.n	8006514 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006510:	2301      	movs	r3, #1
 8006512:	e03c      	b.n	800658e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2202      	movs	r2, #2
 8006518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a1e      	ldr	r2, [pc, #120]	; (800659c <HAL_TIM_Base_Start+0xa0>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d018      	beq.n	8006558 <HAL_TIM_Base_Start+0x5c>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800652e:	d013      	beq.n	8006558 <HAL_TIM_Base_Start+0x5c>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a1a      	ldr	r2, [pc, #104]	; (80065a0 <HAL_TIM_Base_Start+0xa4>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d00e      	beq.n	8006558 <HAL_TIM_Base_Start+0x5c>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a19      	ldr	r2, [pc, #100]	; (80065a4 <HAL_TIM_Base_Start+0xa8>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d009      	beq.n	8006558 <HAL_TIM_Base_Start+0x5c>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a17      	ldr	r2, [pc, #92]	; (80065a8 <HAL_TIM_Base_Start+0xac>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d004      	beq.n	8006558 <HAL_TIM_Base_Start+0x5c>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a16      	ldr	r2, [pc, #88]	; (80065ac <HAL_TIM_Base_Start+0xb0>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d111      	bne.n	800657c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	f003 0307 	and.w	r3, r3, #7
 8006562:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2b06      	cmp	r3, #6
 8006568:	d010      	beq.n	800658c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f042 0201 	orr.w	r2, r2, #1
 8006578:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800657a:	e007      	b.n	800658c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f042 0201 	orr.w	r2, r2, #1
 800658a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800658c:	2300      	movs	r3, #0
}
 800658e:	4618      	mov	r0, r3
 8006590:	3714      	adds	r7, #20
 8006592:	46bd      	mov	sp, r7
 8006594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006598:	4770      	bx	lr
 800659a:	bf00      	nop
 800659c:	40010000 	.word	0x40010000
 80065a0:	40000400 	.word	0x40000400
 80065a4:	40000800 	.word	0x40000800
 80065a8:	40000c00 	.word	0x40000c00
 80065ac:	40014000 	.word	0x40014000

080065b0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b083      	sub	sp, #12
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	6a1a      	ldr	r2, [r3, #32]
 80065be:	f241 1311 	movw	r3, #4369	; 0x1111
 80065c2:	4013      	ands	r3, r2
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d10f      	bne.n	80065e8 <HAL_TIM_Base_Stop+0x38>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	6a1a      	ldr	r2, [r3, #32]
 80065ce:	f240 4344 	movw	r3, #1092	; 0x444
 80065d2:	4013      	ands	r3, r2
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d107      	bne.n	80065e8 <HAL_TIM_Base_Stop+0x38>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f022 0201 	bic.w	r2, r2, #1
 80065e6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80065f0:	2300      	movs	r3, #0
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	370c      	adds	r7, #12
 80065f6:	46bd      	mov	sp, r7
 80065f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fc:	4770      	bx	lr
	...

08006600 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006600:	b480      	push	{r7}
 8006602:	b085      	sub	sp, #20
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800660e:	b2db      	uxtb	r3, r3
 8006610:	2b01      	cmp	r3, #1
 8006612:	d001      	beq.n	8006618 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006614:	2301      	movs	r3, #1
 8006616:	e044      	b.n	80066a2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2202      	movs	r2, #2
 800661c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	68da      	ldr	r2, [r3, #12]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f042 0201 	orr.w	r2, r2, #1
 800662e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a1e      	ldr	r2, [pc, #120]	; (80066b0 <HAL_TIM_Base_Start_IT+0xb0>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d018      	beq.n	800666c <HAL_TIM_Base_Start_IT+0x6c>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006642:	d013      	beq.n	800666c <HAL_TIM_Base_Start_IT+0x6c>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	4a1a      	ldr	r2, [pc, #104]	; (80066b4 <HAL_TIM_Base_Start_IT+0xb4>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d00e      	beq.n	800666c <HAL_TIM_Base_Start_IT+0x6c>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a19      	ldr	r2, [pc, #100]	; (80066b8 <HAL_TIM_Base_Start_IT+0xb8>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d009      	beq.n	800666c <HAL_TIM_Base_Start_IT+0x6c>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a17      	ldr	r2, [pc, #92]	; (80066bc <HAL_TIM_Base_Start_IT+0xbc>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d004      	beq.n	800666c <HAL_TIM_Base_Start_IT+0x6c>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4a16      	ldr	r2, [pc, #88]	; (80066c0 <HAL_TIM_Base_Start_IT+0xc0>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d111      	bne.n	8006690 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	f003 0307 	and.w	r3, r3, #7
 8006676:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2b06      	cmp	r3, #6
 800667c:	d010      	beq.n	80066a0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f042 0201 	orr.w	r2, r2, #1
 800668c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800668e:	e007      	b.n	80066a0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	681a      	ldr	r2, [r3, #0]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f042 0201 	orr.w	r2, r2, #1
 800669e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80066a0:	2300      	movs	r3, #0
}
 80066a2:	4618      	mov	r0, r3
 80066a4:	3714      	adds	r7, #20
 80066a6:	46bd      	mov	sp, r7
 80066a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ac:	4770      	bx	lr
 80066ae:	bf00      	nop
 80066b0:	40010000 	.word	0x40010000
 80066b4:	40000400 	.word	0x40000400
 80066b8:	40000800 	.word	0x40000800
 80066bc:	40000c00 	.word	0x40000c00
 80066c0:	40014000 	.word	0x40014000

080066c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b082      	sub	sp, #8
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d101      	bne.n	80066d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e041      	b.n	800675a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066dc:	b2db      	uxtb	r3, r3
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d106      	bne.n	80066f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2200      	movs	r2, #0
 80066e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f000 f839 	bl	8006762 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2202      	movs	r2, #2
 80066f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	3304      	adds	r3, #4
 8006700:	4619      	mov	r1, r3
 8006702:	4610      	mov	r0, r2
 8006704:	f000 fc06 	bl	8006f14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2201      	movs	r2, #1
 800670c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2201      	movs	r2, #1
 8006714:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2201      	movs	r2, #1
 800671c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2201      	movs	r2, #1
 8006724:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2201      	movs	r2, #1
 800672c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2201      	movs	r2, #1
 8006734:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2201      	movs	r2, #1
 800673c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2201      	movs	r2, #1
 8006744:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2201      	movs	r2, #1
 800674c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2201      	movs	r2, #1
 8006754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006758:	2300      	movs	r3, #0
}
 800675a:	4618      	mov	r0, r3
 800675c:	3708      	adds	r7, #8
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}

08006762 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006762:	b480      	push	{r7}
 8006764:	b083      	sub	sp, #12
 8006766:	af00      	add	r7, sp, #0
 8006768:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800676a:	bf00      	nop
 800676c:	370c      	adds	r7, #12
 800676e:	46bd      	mov	sp, r7
 8006770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006774:	4770      	bx	lr
	...

08006778 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d109      	bne.n	800679c <HAL_TIM_PWM_Start+0x24>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800678e:	b2db      	uxtb	r3, r3
 8006790:	2b01      	cmp	r3, #1
 8006792:	bf14      	ite	ne
 8006794:	2301      	movne	r3, #1
 8006796:	2300      	moveq	r3, #0
 8006798:	b2db      	uxtb	r3, r3
 800679a:	e022      	b.n	80067e2 <HAL_TIM_PWM_Start+0x6a>
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	2b04      	cmp	r3, #4
 80067a0:	d109      	bne.n	80067b6 <HAL_TIM_PWM_Start+0x3e>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80067a8:	b2db      	uxtb	r3, r3
 80067aa:	2b01      	cmp	r3, #1
 80067ac:	bf14      	ite	ne
 80067ae:	2301      	movne	r3, #1
 80067b0:	2300      	moveq	r3, #0
 80067b2:	b2db      	uxtb	r3, r3
 80067b4:	e015      	b.n	80067e2 <HAL_TIM_PWM_Start+0x6a>
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	2b08      	cmp	r3, #8
 80067ba:	d109      	bne.n	80067d0 <HAL_TIM_PWM_Start+0x58>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	bf14      	ite	ne
 80067c8:	2301      	movne	r3, #1
 80067ca:	2300      	moveq	r3, #0
 80067cc:	b2db      	uxtb	r3, r3
 80067ce:	e008      	b.n	80067e2 <HAL_TIM_PWM_Start+0x6a>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80067d6:	b2db      	uxtb	r3, r3
 80067d8:	2b01      	cmp	r3, #1
 80067da:	bf14      	ite	ne
 80067dc:	2301      	movne	r3, #1
 80067de:	2300      	moveq	r3, #0
 80067e0:	b2db      	uxtb	r3, r3
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d001      	beq.n	80067ea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	e068      	b.n	80068bc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d104      	bne.n	80067fa <HAL_TIM_PWM_Start+0x82>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2202      	movs	r2, #2
 80067f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80067f8:	e013      	b.n	8006822 <HAL_TIM_PWM_Start+0xaa>
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	2b04      	cmp	r3, #4
 80067fe:	d104      	bne.n	800680a <HAL_TIM_PWM_Start+0x92>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2202      	movs	r2, #2
 8006804:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006808:	e00b      	b.n	8006822 <HAL_TIM_PWM_Start+0xaa>
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	2b08      	cmp	r3, #8
 800680e:	d104      	bne.n	800681a <HAL_TIM_PWM_Start+0xa2>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2202      	movs	r2, #2
 8006814:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006818:	e003      	b.n	8006822 <HAL_TIM_PWM_Start+0xaa>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2202      	movs	r2, #2
 800681e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	2201      	movs	r2, #1
 8006828:	6839      	ldr	r1, [r7, #0]
 800682a:	4618      	mov	r0, r3
 800682c:	f000 fe18 	bl	8007460 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a23      	ldr	r2, [pc, #140]	; (80068c4 <HAL_TIM_PWM_Start+0x14c>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d107      	bne.n	800684a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006848:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a1d      	ldr	r2, [pc, #116]	; (80068c4 <HAL_TIM_PWM_Start+0x14c>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d018      	beq.n	8006886 <HAL_TIM_PWM_Start+0x10e>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800685c:	d013      	beq.n	8006886 <HAL_TIM_PWM_Start+0x10e>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a19      	ldr	r2, [pc, #100]	; (80068c8 <HAL_TIM_PWM_Start+0x150>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d00e      	beq.n	8006886 <HAL_TIM_PWM_Start+0x10e>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a17      	ldr	r2, [pc, #92]	; (80068cc <HAL_TIM_PWM_Start+0x154>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d009      	beq.n	8006886 <HAL_TIM_PWM_Start+0x10e>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a16      	ldr	r2, [pc, #88]	; (80068d0 <HAL_TIM_PWM_Start+0x158>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d004      	beq.n	8006886 <HAL_TIM_PWM_Start+0x10e>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a14      	ldr	r2, [pc, #80]	; (80068d4 <HAL_TIM_PWM_Start+0x15c>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d111      	bne.n	80068aa <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	f003 0307 	and.w	r3, r3, #7
 8006890:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2b06      	cmp	r3, #6
 8006896:	d010      	beq.n	80068ba <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f042 0201 	orr.w	r2, r2, #1
 80068a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068a8:	e007      	b.n	80068ba <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	681a      	ldr	r2, [r3, #0]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f042 0201 	orr.w	r2, r2, #1
 80068b8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80068ba:	2300      	movs	r3, #0
}
 80068bc:	4618      	mov	r0, r3
 80068be:	3710      	adds	r7, #16
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}
 80068c4:	40010000 	.word	0x40010000
 80068c8:	40000400 	.word	0x40000400
 80068cc:	40000800 	.word	0x40000800
 80068d0:	40000c00 	.word	0x40000c00
 80068d4:	40014000 	.word	0x40014000

080068d8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b082      	sub	sp, #8
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	2200      	movs	r2, #0
 80068e8:	6839      	ldr	r1, [r7, #0]
 80068ea:	4618      	mov	r0, r3
 80068ec:	f000 fdb8 	bl	8007460 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a29      	ldr	r2, [pc, #164]	; (800699c <HAL_TIM_PWM_Stop+0xc4>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d117      	bne.n	800692a <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	6a1a      	ldr	r2, [r3, #32]
 8006900:	f241 1311 	movw	r3, #4369	; 0x1111
 8006904:	4013      	ands	r3, r2
 8006906:	2b00      	cmp	r3, #0
 8006908:	d10f      	bne.n	800692a <HAL_TIM_PWM_Stop+0x52>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	6a1a      	ldr	r2, [r3, #32]
 8006910:	f240 4344 	movw	r3, #1092	; 0x444
 8006914:	4013      	ands	r3, r2
 8006916:	2b00      	cmp	r3, #0
 8006918:	d107      	bne.n	800692a <HAL_TIM_PWM_Stop+0x52>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006928:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	6a1a      	ldr	r2, [r3, #32]
 8006930:	f241 1311 	movw	r3, #4369	; 0x1111
 8006934:	4013      	ands	r3, r2
 8006936:	2b00      	cmp	r3, #0
 8006938:	d10f      	bne.n	800695a <HAL_TIM_PWM_Stop+0x82>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	6a1a      	ldr	r2, [r3, #32]
 8006940:	f240 4344 	movw	r3, #1092	; 0x444
 8006944:	4013      	ands	r3, r2
 8006946:	2b00      	cmp	r3, #0
 8006948:	d107      	bne.n	800695a <HAL_TIM_PWM_Stop+0x82>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	681a      	ldr	r2, [r3, #0]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f022 0201 	bic.w	r2, r2, #1
 8006958:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d104      	bne.n	800696a <HAL_TIM_PWM_Stop+0x92>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2201      	movs	r2, #1
 8006964:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006968:	e013      	b.n	8006992 <HAL_TIM_PWM_Stop+0xba>
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	2b04      	cmp	r3, #4
 800696e:	d104      	bne.n	800697a <HAL_TIM_PWM_Stop+0xa2>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2201      	movs	r2, #1
 8006974:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006978:	e00b      	b.n	8006992 <HAL_TIM_PWM_Stop+0xba>
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	2b08      	cmp	r3, #8
 800697e:	d104      	bne.n	800698a <HAL_TIM_PWM_Stop+0xb2>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2201      	movs	r2, #1
 8006984:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006988:	e003      	b.n	8006992 <HAL_TIM_PWM_Stop+0xba>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2201      	movs	r2, #1
 800698e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8006992:	2300      	movs	r3, #0
}
 8006994:	4618      	mov	r0, r3
 8006996:	3708      	adds	r7, #8
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}
 800699c:	40010000 	.word	0x40010000

080069a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b082      	sub	sp, #8
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	691b      	ldr	r3, [r3, #16]
 80069ae:	f003 0302 	and.w	r3, r3, #2
 80069b2:	2b02      	cmp	r3, #2
 80069b4:	d122      	bne.n	80069fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	68db      	ldr	r3, [r3, #12]
 80069bc:	f003 0302 	and.w	r3, r3, #2
 80069c0:	2b02      	cmp	r3, #2
 80069c2:	d11b      	bne.n	80069fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f06f 0202 	mvn.w	r2, #2
 80069cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2201      	movs	r2, #1
 80069d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	699b      	ldr	r3, [r3, #24]
 80069da:	f003 0303 	and.w	r3, r3, #3
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d003      	beq.n	80069ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f000 fa77 	bl	8006ed6 <HAL_TIM_IC_CaptureCallback>
 80069e8:	e005      	b.n	80069f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80069ea:	6878      	ldr	r0, [r7, #4]
 80069ec:	f000 fa69 	bl	8006ec2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069f0:	6878      	ldr	r0, [r7, #4]
 80069f2:	f000 fa7a 	bl	8006eea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2200      	movs	r2, #0
 80069fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	691b      	ldr	r3, [r3, #16]
 8006a02:	f003 0304 	and.w	r3, r3, #4
 8006a06:	2b04      	cmp	r3, #4
 8006a08:	d122      	bne.n	8006a50 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	68db      	ldr	r3, [r3, #12]
 8006a10:	f003 0304 	and.w	r3, r3, #4
 8006a14:	2b04      	cmp	r3, #4
 8006a16:	d11b      	bne.n	8006a50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f06f 0204 	mvn.w	r2, #4
 8006a20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2202      	movs	r2, #2
 8006a26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	699b      	ldr	r3, [r3, #24]
 8006a2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d003      	beq.n	8006a3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f000 fa4d 	bl	8006ed6 <HAL_TIM_IC_CaptureCallback>
 8006a3c:	e005      	b.n	8006a4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	f000 fa3f 	bl	8006ec2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f000 fa50 	bl	8006eea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	691b      	ldr	r3, [r3, #16]
 8006a56:	f003 0308 	and.w	r3, r3, #8
 8006a5a:	2b08      	cmp	r3, #8
 8006a5c:	d122      	bne.n	8006aa4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	f003 0308 	and.w	r3, r3, #8
 8006a68:	2b08      	cmp	r3, #8
 8006a6a:	d11b      	bne.n	8006aa4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f06f 0208 	mvn.w	r2, #8
 8006a74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2204      	movs	r2, #4
 8006a7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	69db      	ldr	r3, [r3, #28]
 8006a82:	f003 0303 	and.w	r3, r3, #3
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d003      	beq.n	8006a92 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f000 fa23 	bl	8006ed6 <HAL_TIM_IC_CaptureCallback>
 8006a90:	e005      	b.n	8006a9e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f000 fa15 	bl	8006ec2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f000 fa26 	bl	8006eea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	691b      	ldr	r3, [r3, #16]
 8006aaa:	f003 0310 	and.w	r3, r3, #16
 8006aae:	2b10      	cmp	r3, #16
 8006ab0:	d122      	bne.n	8006af8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	68db      	ldr	r3, [r3, #12]
 8006ab8:	f003 0310 	and.w	r3, r3, #16
 8006abc:	2b10      	cmp	r3, #16
 8006abe:	d11b      	bne.n	8006af8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f06f 0210 	mvn.w	r2, #16
 8006ac8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2208      	movs	r2, #8
 8006ace:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	69db      	ldr	r3, [r3, #28]
 8006ad6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d003      	beq.n	8006ae6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	f000 f9f9 	bl	8006ed6 <HAL_TIM_IC_CaptureCallback>
 8006ae4:	e005      	b.n	8006af2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f000 f9eb 	bl	8006ec2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f000 f9fc 	bl	8006eea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2200      	movs	r2, #0
 8006af6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	691b      	ldr	r3, [r3, #16]
 8006afe:	f003 0301 	and.w	r3, r3, #1
 8006b02:	2b01      	cmp	r3, #1
 8006b04:	d10e      	bne.n	8006b24 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	68db      	ldr	r3, [r3, #12]
 8006b0c:	f003 0301 	and.w	r3, r3, #1
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d107      	bne.n	8006b24 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f06f 0201 	mvn.w	r2, #1
 8006b1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f7fb fbec 	bl	80022fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	691b      	ldr	r3, [r3, #16]
 8006b2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b2e:	2b80      	cmp	r3, #128	; 0x80
 8006b30:	d10e      	bne.n	8006b50 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	68db      	ldr	r3, [r3, #12]
 8006b38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b3c:	2b80      	cmp	r3, #128	; 0x80
 8006b3e:	d107      	bne.n	8006b50 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006b48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f000 fd26 	bl	800759c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	691b      	ldr	r3, [r3, #16]
 8006b56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b5a:	2b40      	cmp	r3, #64	; 0x40
 8006b5c:	d10e      	bne.n	8006b7c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	68db      	ldr	r3, [r3, #12]
 8006b64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b68:	2b40      	cmp	r3, #64	; 0x40
 8006b6a:	d107      	bne.n	8006b7c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006b74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f000 f9c1 	bl	8006efe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	691b      	ldr	r3, [r3, #16]
 8006b82:	f003 0320 	and.w	r3, r3, #32
 8006b86:	2b20      	cmp	r3, #32
 8006b88:	d10e      	bne.n	8006ba8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	68db      	ldr	r3, [r3, #12]
 8006b90:	f003 0320 	and.w	r3, r3, #32
 8006b94:	2b20      	cmp	r3, #32
 8006b96:	d107      	bne.n	8006ba8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f06f 0220 	mvn.w	r2, #32
 8006ba0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f000 fcf0 	bl	8007588 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ba8:	bf00      	nop
 8006baa:	3708      	adds	r7, #8
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bd80      	pop	{r7, pc}

08006bb0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b086      	sub	sp, #24
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	60f8      	str	r0, [r7, #12]
 8006bb8:	60b9      	str	r1, [r7, #8]
 8006bba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d101      	bne.n	8006bce <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006bca:	2302      	movs	r3, #2
 8006bcc:	e0ae      	b.n	8006d2c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2b0c      	cmp	r3, #12
 8006bda:	f200 809f 	bhi.w	8006d1c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006bde:	a201      	add	r2, pc, #4	; (adr r2, 8006be4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006be4:	08006c19 	.word	0x08006c19
 8006be8:	08006d1d 	.word	0x08006d1d
 8006bec:	08006d1d 	.word	0x08006d1d
 8006bf0:	08006d1d 	.word	0x08006d1d
 8006bf4:	08006c59 	.word	0x08006c59
 8006bf8:	08006d1d 	.word	0x08006d1d
 8006bfc:	08006d1d 	.word	0x08006d1d
 8006c00:	08006d1d 	.word	0x08006d1d
 8006c04:	08006c9b 	.word	0x08006c9b
 8006c08:	08006d1d 	.word	0x08006d1d
 8006c0c:	08006d1d 	.word	0x08006d1d
 8006c10:	08006d1d 	.word	0x08006d1d
 8006c14:	08006cdb 	.word	0x08006cdb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	68b9      	ldr	r1, [r7, #8]
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f000 f9f8 	bl	8007014 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	699a      	ldr	r2, [r3, #24]
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f042 0208 	orr.w	r2, r2, #8
 8006c32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	699a      	ldr	r2, [r3, #24]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f022 0204 	bic.w	r2, r2, #4
 8006c42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	6999      	ldr	r1, [r3, #24]
 8006c4a:	68bb      	ldr	r3, [r7, #8]
 8006c4c:	691a      	ldr	r2, [r3, #16]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	430a      	orrs	r2, r1
 8006c54:	619a      	str	r2, [r3, #24]
      break;
 8006c56:	e064      	b.n	8006d22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	68b9      	ldr	r1, [r7, #8]
 8006c5e:	4618      	mov	r0, r3
 8006c60:	f000 fa3e 	bl	80070e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	699a      	ldr	r2, [r3, #24]
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	699a      	ldr	r2, [r3, #24]
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	6999      	ldr	r1, [r3, #24]
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	691b      	ldr	r3, [r3, #16]
 8006c8e:	021a      	lsls	r2, r3, #8
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	430a      	orrs	r2, r1
 8006c96:	619a      	str	r2, [r3, #24]
      break;
 8006c98:	e043      	b.n	8006d22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	68b9      	ldr	r1, [r7, #8]
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	f000 fa89 	bl	80071b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	69da      	ldr	r2, [r3, #28]
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f042 0208 	orr.w	r2, r2, #8
 8006cb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	69da      	ldr	r2, [r3, #28]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f022 0204 	bic.w	r2, r2, #4
 8006cc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	69d9      	ldr	r1, [r3, #28]
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	691a      	ldr	r2, [r3, #16]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	430a      	orrs	r2, r1
 8006cd6:	61da      	str	r2, [r3, #28]
      break;
 8006cd8:	e023      	b.n	8006d22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	68b9      	ldr	r1, [r7, #8]
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	f000 fad3 	bl	800728c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	69da      	ldr	r2, [r3, #28]
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006cf4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	69da      	ldr	r2, [r3, #28]
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	69d9      	ldr	r1, [r3, #28]
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	691b      	ldr	r3, [r3, #16]
 8006d10:	021a      	lsls	r2, r3, #8
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	430a      	orrs	r2, r1
 8006d18:	61da      	str	r2, [r3, #28]
      break;
 8006d1a:	e002      	b.n	8006d22 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	75fb      	strb	r3, [r7, #23]
      break;
 8006d20:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2200      	movs	r2, #0
 8006d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006d2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	3718      	adds	r7, #24
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}

08006d34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b084      	sub	sp, #16
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
 8006d3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d48:	2b01      	cmp	r3, #1
 8006d4a:	d101      	bne.n	8006d50 <HAL_TIM_ConfigClockSource+0x1c>
 8006d4c:	2302      	movs	r3, #2
 8006d4e:	e0b4      	b.n	8006eba <HAL_TIM_ConfigClockSource+0x186>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2201      	movs	r2, #1
 8006d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2202      	movs	r2, #2
 8006d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	689b      	ldr	r3, [r3, #8]
 8006d66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006d6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	68ba      	ldr	r2, [r7, #8]
 8006d7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d88:	d03e      	beq.n	8006e08 <HAL_TIM_ConfigClockSource+0xd4>
 8006d8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d8e:	f200 8087 	bhi.w	8006ea0 <HAL_TIM_ConfigClockSource+0x16c>
 8006d92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d96:	f000 8086 	beq.w	8006ea6 <HAL_TIM_ConfigClockSource+0x172>
 8006d9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d9e:	d87f      	bhi.n	8006ea0 <HAL_TIM_ConfigClockSource+0x16c>
 8006da0:	2b70      	cmp	r3, #112	; 0x70
 8006da2:	d01a      	beq.n	8006dda <HAL_TIM_ConfigClockSource+0xa6>
 8006da4:	2b70      	cmp	r3, #112	; 0x70
 8006da6:	d87b      	bhi.n	8006ea0 <HAL_TIM_ConfigClockSource+0x16c>
 8006da8:	2b60      	cmp	r3, #96	; 0x60
 8006daa:	d050      	beq.n	8006e4e <HAL_TIM_ConfigClockSource+0x11a>
 8006dac:	2b60      	cmp	r3, #96	; 0x60
 8006dae:	d877      	bhi.n	8006ea0 <HAL_TIM_ConfigClockSource+0x16c>
 8006db0:	2b50      	cmp	r3, #80	; 0x50
 8006db2:	d03c      	beq.n	8006e2e <HAL_TIM_ConfigClockSource+0xfa>
 8006db4:	2b50      	cmp	r3, #80	; 0x50
 8006db6:	d873      	bhi.n	8006ea0 <HAL_TIM_ConfigClockSource+0x16c>
 8006db8:	2b40      	cmp	r3, #64	; 0x40
 8006dba:	d058      	beq.n	8006e6e <HAL_TIM_ConfigClockSource+0x13a>
 8006dbc:	2b40      	cmp	r3, #64	; 0x40
 8006dbe:	d86f      	bhi.n	8006ea0 <HAL_TIM_ConfigClockSource+0x16c>
 8006dc0:	2b30      	cmp	r3, #48	; 0x30
 8006dc2:	d064      	beq.n	8006e8e <HAL_TIM_ConfigClockSource+0x15a>
 8006dc4:	2b30      	cmp	r3, #48	; 0x30
 8006dc6:	d86b      	bhi.n	8006ea0 <HAL_TIM_ConfigClockSource+0x16c>
 8006dc8:	2b20      	cmp	r3, #32
 8006dca:	d060      	beq.n	8006e8e <HAL_TIM_ConfigClockSource+0x15a>
 8006dcc:	2b20      	cmp	r3, #32
 8006dce:	d867      	bhi.n	8006ea0 <HAL_TIM_ConfigClockSource+0x16c>
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d05c      	beq.n	8006e8e <HAL_TIM_ConfigClockSource+0x15a>
 8006dd4:	2b10      	cmp	r3, #16
 8006dd6:	d05a      	beq.n	8006e8e <HAL_TIM_ConfigClockSource+0x15a>
 8006dd8:	e062      	b.n	8006ea0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6818      	ldr	r0, [r3, #0]
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	6899      	ldr	r1, [r3, #8]
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	685a      	ldr	r2, [r3, #4]
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	68db      	ldr	r3, [r3, #12]
 8006dea:	f000 fb19 	bl	8007420 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006dfc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	68ba      	ldr	r2, [r7, #8]
 8006e04:	609a      	str	r2, [r3, #8]
      break;
 8006e06:	e04f      	b.n	8006ea8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6818      	ldr	r0, [r3, #0]
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	6899      	ldr	r1, [r3, #8]
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	685a      	ldr	r2, [r3, #4]
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	68db      	ldr	r3, [r3, #12]
 8006e18:	f000 fb02 	bl	8007420 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	689a      	ldr	r2, [r3, #8]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e2a:	609a      	str	r2, [r3, #8]
      break;
 8006e2c:	e03c      	b.n	8006ea8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6818      	ldr	r0, [r3, #0]
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	6859      	ldr	r1, [r3, #4]
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	68db      	ldr	r3, [r3, #12]
 8006e3a:	461a      	mov	r2, r3
 8006e3c:	f000 fa76 	bl	800732c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	2150      	movs	r1, #80	; 0x50
 8006e46:	4618      	mov	r0, r3
 8006e48:	f000 facf 	bl	80073ea <TIM_ITRx_SetConfig>
      break;
 8006e4c:	e02c      	b.n	8006ea8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6818      	ldr	r0, [r3, #0]
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	6859      	ldr	r1, [r3, #4]
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	68db      	ldr	r3, [r3, #12]
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	f000 fa95 	bl	800738a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	2160      	movs	r1, #96	; 0x60
 8006e66:	4618      	mov	r0, r3
 8006e68:	f000 fabf 	bl	80073ea <TIM_ITRx_SetConfig>
      break;
 8006e6c:	e01c      	b.n	8006ea8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6818      	ldr	r0, [r3, #0]
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	6859      	ldr	r1, [r3, #4]
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	68db      	ldr	r3, [r3, #12]
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	f000 fa56 	bl	800732c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	2140      	movs	r1, #64	; 0x40
 8006e86:	4618      	mov	r0, r3
 8006e88:	f000 faaf 	bl	80073ea <TIM_ITRx_SetConfig>
      break;
 8006e8c:	e00c      	b.n	8006ea8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4619      	mov	r1, r3
 8006e98:	4610      	mov	r0, r2
 8006e9a:	f000 faa6 	bl	80073ea <TIM_ITRx_SetConfig>
      break;
 8006e9e:	e003      	b.n	8006ea8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	73fb      	strb	r3, [r7, #15]
      break;
 8006ea4:	e000      	b.n	8006ea8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006ea6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006eb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3710      	adds	r7, #16
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}

08006ec2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006ec2:	b480      	push	{r7}
 8006ec4:	b083      	sub	sp, #12
 8006ec6:	af00      	add	r7, sp, #0
 8006ec8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006eca:	bf00      	nop
 8006ecc:	370c      	adds	r7, #12
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr

08006ed6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006ed6:	b480      	push	{r7}
 8006ed8:	b083      	sub	sp, #12
 8006eda:	af00      	add	r7, sp, #0
 8006edc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006ede:	bf00      	nop
 8006ee0:	370c      	adds	r7, #12
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr

08006eea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006eea:	b480      	push	{r7}
 8006eec:	b083      	sub	sp, #12
 8006eee:	af00      	add	r7, sp, #0
 8006ef0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006ef2:	bf00      	nop
 8006ef4:	370c      	adds	r7, #12
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr

08006efe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006efe:	b480      	push	{r7}
 8006f00:	b083      	sub	sp, #12
 8006f02:	af00      	add	r7, sp, #0
 8006f04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006f06:	bf00      	nop
 8006f08:	370c      	adds	r7, #12
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f10:	4770      	bx	lr
	...

08006f14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b085      	sub	sp, #20
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	4a34      	ldr	r2, [pc, #208]	; (8006ff8 <TIM_Base_SetConfig+0xe4>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d00f      	beq.n	8006f4c <TIM_Base_SetConfig+0x38>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f32:	d00b      	beq.n	8006f4c <TIM_Base_SetConfig+0x38>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	4a31      	ldr	r2, [pc, #196]	; (8006ffc <TIM_Base_SetConfig+0xe8>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d007      	beq.n	8006f4c <TIM_Base_SetConfig+0x38>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	4a30      	ldr	r2, [pc, #192]	; (8007000 <TIM_Base_SetConfig+0xec>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d003      	beq.n	8006f4c <TIM_Base_SetConfig+0x38>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	4a2f      	ldr	r2, [pc, #188]	; (8007004 <TIM_Base_SetConfig+0xf0>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d108      	bne.n	8006f5e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	68fa      	ldr	r2, [r7, #12]
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	4a25      	ldr	r2, [pc, #148]	; (8006ff8 <TIM_Base_SetConfig+0xe4>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d01b      	beq.n	8006f9e <TIM_Base_SetConfig+0x8a>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f6c:	d017      	beq.n	8006f9e <TIM_Base_SetConfig+0x8a>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	4a22      	ldr	r2, [pc, #136]	; (8006ffc <TIM_Base_SetConfig+0xe8>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d013      	beq.n	8006f9e <TIM_Base_SetConfig+0x8a>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	4a21      	ldr	r2, [pc, #132]	; (8007000 <TIM_Base_SetConfig+0xec>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d00f      	beq.n	8006f9e <TIM_Base_SetConfig+0x8a>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	4a20      	ldr	r2, [pc, #128]	; (8007004 <TIM_Base_SetConfig+0xf0>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d00b      	beq.n	8006f9e <TIM_Base_SetConfig+0x8a>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	4a1f      	ldr	r2, [pc, #124]	; (8007008 <TIM_Base_SetConfig+0xf4>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d007      	beq.n	8006f9e <TIM_Base_SetConfig+0x8a>
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	4a1e      	ldr	r2, [pc, #120]	; (800700c <TIM_Base_SetConfig+0xf8>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d003      	beq.n	8006f9e <TIM_Base_SetConfig+0x8a>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	4a1d      	ldr	r2, [pc, #116]	; (8007010 <TIM_Base_SetConfig+0xfc>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d108      	bne.n	8006fb0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fa4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	68db      	ldr	r3, [r3, #12]
 8006faa:	68fa      	ldr	r2, [r7, #12]
 8006fac:	4313      	orrs	r3, r2
 8006fae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	695b      	ldr	r3, [r3, #20]
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	68fa      	ldr	r2, [r7, #12]
 8006fc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	689a      	ldr	r2, [r3, #8]
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	681a      	ldr	r2, [r3, #0]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	4a08      	ldr	r2, [pc, #32]	; (8006ff8 <TIM_Base_SetConfig+0xe4>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d103      	bne.n	8006fe4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	691a      	ldr	r2, [r3, #16]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	615a      	str	r2, [r3, #20]
}
 8006fea:	bf00      	nop
 8006fec:	3714      	adds	r7, #20
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff4:	4770      	bx	lr
 8006ff6:	bf00      	nop
 8006ff8:	40010000 	.word	0x40010000
 8006ffc:	40000400 	.word	0x40000400
 8007000:	40000800 	.word	0x40000800
 8007004:	40000c00 	.word	0x40000c00
 8007008:	40014000 	.word	0x40014000
 800700c:	40014400 	.word	0x40014400
 8007010:	40014800 	.word	0x40014800

08007014 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007014:	b480      	push	{r7}
 8007016:	b087      	sub	sp, #28
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6a1b      	ldr	r3, [r3, #32]
 8007022:	f023 0201 	bic.w	r2, r3, #1
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6a1b      	ldr	r3, [r3, #32]
 800702e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	685b      	ldr	r3, [r3, #4]
 8007034:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	699b      	ldr	r3, [r3, #24]
 800703a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007042:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f023 0303 	bic.w	r3, r3, #3
 800704a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	68fa      	ldr	r2, [r7, #12]
 8007052:	4313      	orrs	r3, r2
 8007054:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	f023 0302 	bic.w	r3, r3, #2
 800705c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	697a      	ldr	r2, [r7, #20]
 8007064:	4313      	orrs	r3, r2
 8007066:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	4a1c      	ldr	r2, [pc, #112]	; (80070dc <TIM_OC1_SetConfig+0xc8>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d10c      	bne.n	800708a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	f023 0308 	bic.w	r3, r3, #8
 8007076:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	68db      	ldr	r3, [r3, #12]
 800707c:	697a      	ldr	r2, [r7, #20]
 800707e:	4313      	orrs	r3, r2
 8007080:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	f023 0304 	bic.w	r3, r3, #4
 8007088:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4a13      	ldr	r2, [pc, #76]	; (80070dc <TIM_OC1_SetConfig+0xc8>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d111      	bne.n	80070b6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007092:	693b      	ldr	r3, [r7, #16]
 8007094:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007098:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80070a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	695b      	ldr	r3, [r3, #20]
 80070a6:	693a      	ldr	r2, [r7, #16]
 80070a8:	4313      	orrs	r3, r2
 80070aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	699b      	ldr	r3, [r3, #24]
 80070b0:	693a      	ldr	r2, [r7, #16]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	693a      	ldr	r2, [r7, #16]
 80070ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	68fa      	ldr	r2, [r7, #12]
 80070c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	685a      	ldr	r2, [r3, #4]
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	697a      	ldr	r2, [r7, #20]
 80070ce:	621a      	str	r2, [r3, #32]
}
 80070d0:	bf00      	nop
 80070d2:	371c      	adds	r7, #28
 80070d4:	46bd      	mov	sp, r7
 80070d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070da:	4770      	bx	lr
 80070dc:	40010000 	.word	0x40010000

080070e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070e0:	b480      	push	{r7}
 80070e2:	b087      	sub	sp, #28
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
 80070e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6a1b      	ldr	r3, [r3, #32]
 80070ee:	f023 0210 	bic.w	r2, r3, #16
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6a1b      	ldr	r3, [r3, #32]
 80070fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	699b      	ldr	r3, [r3, #24]
 8007106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800710e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007116:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	021b      	lsls	r3, r3, #8
 800711e:	68fa      	ldr	r2, [r7, #12]
 8007120:	4313      	orrs	r3, r2
 8007122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	f023 0320 	bic.w	r3, r3, #32
 800712a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	689b      	ldr	r3, [r3, #8]
 8007130:	011b      	lsls	r3, r3, #4
 8007132:	697a      	ldr	r2, [r7, #20]
 8007134:	4313      	orrs	r3, r2
 8007136:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	4a1e      	ldr	r2, [pc, #120]	; (80071b4 <TIM_OC2_SetConfig+0xd4>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d10d      	bne.n	800715c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007140:	697b      	ldr	r3, [r7, #20]
 8007142:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007146:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	68db      	ldr	r3, [r3, #12]
 800714c:	011b      	lsls	r3, r3, #4
 800714e:	697a      	ldr	r2, [r7, #20]
 8007150:	4313      	orrs	r3, r2
 8007152:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800715a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	4a15      	ldr	r2, [pc, #84]	; (80071b4 <TIM_OC2_SetConfig+0xd4>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d113      	bne.n	800718c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800716a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800716c:	693b      	ldr	r3, [r7, #16]
 800716e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007172:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	695b      	ldr	r3, [r3, #20]
 8007178:	009b      	lsls	r3, r3, #2
 800717a:	693a      	ldr	r2, [r7, #16]
 800717c:	4313      	orrs	r3, r2
 800717e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	699b      	ldr	r3, [r3, #24]
 8007184:	009b      	lsls	r3, r3, #2
 8007186:	693a      	ldr	r2, [r7, #16]
 8007188:	4313      	orrs	r3, r2
 800718a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	693a      	ldr	r2, [r7, #16]
 8007190:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	68fa      	ldr	r2, [r7, #12]
 8007196:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	685a      	ldr	r2, [r3, #4]
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	697a      	ldr	r2, [r7, #20]
 80071a4:	621a      	str	r2, [r3, #32]
}
 80071a6:	bf00      	nop
 80071a8:	371c      	adds	r7, #28
 80071aa:	46bd      	mov	sp, r7
 80071ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b0:	4770      	bx	lr
 80071b2:	bf00      	nop
 80071b4:	40010000 	.word	0x40010000

080071b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b087      	sub	sp, #28
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
 80071c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6a1b      	ldr	r3, [r3, #32]
 80071c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6a1b      	ldr	r3, [r3, #32]
 80071d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	69db      	ldr	r3, [r3, #28]
 80071de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	f023 0303 	bic.w	r3, r3, #3
 80071ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	68fa      	ldr	r2, [r7, #12]
 80071f6:	4313      	orrs	r3, r2
 80071f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007200:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	021b      	lsls	r3, r3, #8
 8007208:	697a      	ldr	r2, [r7, #20]
 800720a:	4313      	orrs	r3, r2
 800720c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	4a1d      	ldr	r2, [pc, #116]	; (8007288 <TIM_OC3_SetConfig+0xd0>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d10d      	bne.n	8007232 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800721c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	68db      	ldr	r3, [r3, #12]
 8007222:	021b      	lsls	r3, r3, #8
 8007224:	697a      	ldr	r2, [r7, #20]
 8007226:	4313      	orrs	r3, r2
 8007228:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007230:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	4a14      	ldr	r2, [pc, #80]	; (8007288 <TIM_OC3_SetConfig+0xd0>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d113      	bne.n	8007262 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007240:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007242:	693b      	ldr	r3, [r7, #16]
 8007244:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007248:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	695b      	ldr	r3, [r3, #20]
 800724e:	011b      	lsls	r3, r3, #4
 8007250:	693a      	ldr	r2, [r7, #16]
 8007252:	4313      	orrs	r3, r2
 8007254:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	699b      	ldr	r3, [r3, #24]
 800725a:	011b      	lsls	r3, r3, #4
 800725c:	693a      	ldr	r2, [r7, #16]
 800725e:	4313      	orrs	r3, r2
 8007260:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	693a      	ldr	r2, [r7, #16]
 8007266:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	68fa      	ldr	r2, [r7, #12]
 800726c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	685a      	ldr	r2, [r3, #4]
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	697a      	ldr	r2, [r7, #20]
 800727a:	621a      	str	r2, [r3, #32]
}
 800727c:	bf00      	nop
 800727e:	371c      	adds	r7, #28
 8007280:	46bd      	mov	sp, r7
 8007282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007286:	4770      	bx	lr
 8007288:	40010000 	.word	0x40010000

0800728c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800728c:	b480      	push	{r7}
 800728e:	b087      	sub	sp, #28
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
 8007294:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6a1b      	ldr	r3, [r3, #32]
 800729a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6a1b      	ldr	r3, [r3, #32]
 80072a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	69db      	ldr	r3, [r3, #28]
 80072b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	021b      	lsls	r3, r3, #8
 80072ca:	68fa      	ldr	r2, [r7, #12]
 80072cc:	4313      	orrs	r3, r2
 80072ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80072d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	689b      	ldr	r3, [r3, #8]
 80072dc:	031b      	lsls	r3, r3, #12
 80072de:	693a      	ldr	r2, [r7, #16]
 80072e0:	4313      	orrs	r3, r2
 80072e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	4a10      	ldr	r2, [pc, #64]	; (8007328 <TIM_OC4_SetConfig+0x9c>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d109      	bne.n	8007300 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80072f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	695b      	ldr	r3, [r3, #20]
 80072f8:	019b      	lsls	r3, r3, #6
 80072fa:	697a      	ldr	r2, [r7, #20]
 80072fc:	4313      	orrs	r3, r2
 80072fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	697a      	ldr	r2, [r7, #20]
 8007304:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	68fa      	ldr	r2, [r7, #12]
 800730a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	685a      	ldr	r2, [r3, #4]
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	693a      	ldr	r2, [r7, #16]
 8007318:	621a      	str	r2, [r3, #32]
}
 800731a:	bf00      	nop
 800731c:	371c      	adds	r7, #28
 800731e:	46bd      	mov	sp, r7
 8007320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007324:	4770      	bx	lr
 8007326:	bf00      	nop
 8007328:	40010000 	.word	0x40010000

0800732c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800732c:	b480      	push	{r7}
 800732e:	b087      	sub	sp, #28
 8007330:	af00      	add	r7, sp, #0
 8007332:	60f8      	str	r0, [r7, #12]
 8007334:	60b9      	str	r1, [r7, #8]
 8007336:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	6a1b      	ldr	r3, [r3, #32]
 800733c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	6a1b      	ldr	r3, [r3, #32]
 8007342:	f023 0201 	bic.w	r2, r3, #1
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	699b      	ldr	r3, [r3, #24]
 800734e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007356:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	011b      	lsls	r3, r3, #4
 800735c:	693a      	ldr	r2, [r7, #16]
 800735e:	4313      	orrs	r3, r2
 8007360:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	f023 030a 	bic.w	r3, r3, #10
 8007368:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800736a:	697a      	ldr	r2, [r7, #20]
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	4313      	orrs	r3, r2
 8007370:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	693a      	ldr	r2, [r7, #16]
 8007376:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	697a      	ldr	r2, [r7, #20]
 800737c:	621a      	str	r2, [r3, #32]
}
 800737e:	bf00      	nop
 8007380:	371c      	adds	r7, #28
 8007382:	46bd      	mov	sp, r7
 8007384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007388:	4770      	bx	lr

0800738a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800738a:	b480      	push	{r7}
 800738c:	b087      	sub	sp, #28
 800738e:	af00      	add	r7, sp, #0
 8007390:	60f8      	str	r0, [r7, #12]
 8007392:	60b9      	str	r1, [r7, #8]
 8007394:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	6a1b      	ldr	r3, [r3, #32]
 800739a:	f023 0210 	bic.w	r2, r3, #16
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	699b      	ldr	r3, [r3, #24]
 80073a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	6a1b      	ldr	r3, [r3, #32]
 80073ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80073b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	031b      	lsls	r3, r3, #12
 80073ba:	697a      	ldr	r2, [r7, #20]
 80073bc:	4313      	orrs	r3, r2
 80073be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80073c6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	011b      	lsls	r3, r3, #4
 80073cc:	693a      	ldr	r2, [r7, #16]
 80073ce:	4313      	orrs	r3, r2
 80073d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	697a      	ldr	r2, [r7, #20]
 80073d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	693a      	ldr	r2, [r7, #16]
 80073dc:	621a      	str	r2, [r3, #32]
}
 80073de:	bf00      	nop
 80073e0:	371c      	adds	r7, #28
 80073e2:	46bd      	mov	sp, r7
 80073e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e8:	4770      	bx	lr

080073ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80073ea:	b480      	push	{r7}
 80073ec:	b085      	sub	sp, #20
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	6078      	str	r0, [r7, #4]
 80073f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007400:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007402:	683a      	ldr	r2, [r7, #0]
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	4313      	orrs	r3, r2
 8007408:	f043 0307 	orr.w	r3, r3, #7
 800740c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	68fa      	ldr	r2, [r7, #12]
 8007412:	609a      	str	r2, [r3, #8]
}
 8007414:	bf00      	nop
 8007416:	3714      	adds	r7, #20
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr

08007420 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007420:	b480      	push	{r7}
 8007422:	b087      	sub	sp, #28
 8007424:	af00      	add	r7, sp, #0
 8007426:	60f8      	str	r0, [r7, #12]
 8007428:	60b9      	str	r1, [r7, #8]
 800742a:	607a      	str	r2, [r7, #4]
 800742c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800743a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	021a      	lsls	r2, r3, #8
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	431a      	orrs	r2, r3
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	4313      	orrs	r3, r2
 8007448:	697a      	ldr	r2, [r7, #20]
 800744a:	4313      	orrs	r3, r2
 800744c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	697a      	ldr	r2, [r7, #20]
 8007452:	609a      	str	r2, [r3, #8]
}
 8007454:	bf00      	nop
 8007456:	371c      	adds	r7, #28
 8007458:	46bd      	mov	sp, r7
 800745a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745e:	4770      	bx	lr

08007460 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007460:	b480      	push	{r7}
 8007462:	b087      	sub	sp, #28
 8007464:	af00      	add	r7, sp, #0
 8007466:	60f8      	str	r0, [r7, #12]
 8007468:	60b9      	str	r1, [r7, #8]
 800746a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	f003 031f 	and.w	r3, r3, #31
 8007472:	2201      	movs	r2, #1
 8007474:	fa02 f303 	lsl.w	r3, r2, r3
 8007478:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	6a1a      	ldr	r2, [r3, #32]
 800747e:	697b      	ldr	r3, [r7, #20]
 8007480:	43db      	mvns	r3, r3
 8007482:	401a      	ands	r2, r3
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	6a1a      	ldr	r2, [r3, #32]
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	f003 031f 	and.w	r3, r3, #31
 8007492:	6879      	ldr	r1, [r7, #4]
 8007494:	fa01 f303 	lsl.w	r3, r1, r3
 8007498:	431a      	orrs	r2, r3
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	621a      	str	r2, [r3, #32]
}
 800749e:	bf00      	nop
 80074a0:	371c      	adds	r7, #28
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr
	...

080074ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b085      	sub	sp, #20
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
 80074b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074bc:	2b01      	cmp	r3, #1
 80074be:	d101      	bne.n	80074c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80074c0:	2302      	movs	r3, #2
 80074c2:	e050      	b.n	8007566 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2201      	movs	r2, #1
 80074c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2202      	movs	r2, #2
 80074d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	685b      	ldr	r3, [r3, #4]
 80074da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	68fa      	ldr	r2, [r7, #12]
 80074f2:	4313      	orrs	r3, r2
 80074f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	68fa      	ldr	r2, [r7, #12]
 80074fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a1c      	ldr	r2, [pc, #112]	; (8007574 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d018      	beq.n	800753a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007510:	d013      	beq.n	800753a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a18      	ldr	r2, [pc, #96]	; (8007578 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d00e      	beq.n	800753a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a16      	ldr	r2, [pc, #88]	; (800757c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d009      	beq.n	800753a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a15      	ldr	r2, [pc, #84]	; (8007580 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d004      	beq.n	800753a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a13      	ldr	r2, [pc, #76]	; (8007584 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d10c      	bne.n	8007554 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007540:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	685b      	ldr	r3, [r3, #4]
 8007546:	68ba      	ldr	r2, [r7, #8]
 8007548:	4313      	orrs	r3, r2
 800754a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	68ba      	ldr	r2, [r7, #8]
 8007552:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2200      	movs	r2, #0
 8007560:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007564:	2300      	movs	r3, #0
}
 8007566:	4618      	mov	r0, r3
 8007568:	3714      	adds	r7, #20
 800756a:	46bd      	mov	sp, r7
 800756c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007570:	4770      	bx	lr
 8007572:	bf00      	nop
 8007574:	40010000 	.word	0x40010000
 8007578:	40000400 	.word	0x40000400
 800757c:	40000800 	.word	0x40000800
 8007580:	40000c00 	.word	0x40000c00
 8007584:	40014000 	.word	0x40014000

08007588 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007588:	b480      	push	{r7}
 800758a:	b083      	sub	sp, #12
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007590:	bf00      	nop
 8007592:	370c      	adds	r7, #12
 8007594:	46bd      	mov	sp, r7
 8007596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759a:	4770      	bx	lr

0800759c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800759c:	b480      	push	{r7}
 800759e:	b083      	sub	sp, #12
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80075a4:	bf00      	nop
 80075a6:	370c      	adds	r7, #12
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr

080075b0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80075b0:	b084      	sub	sp, #16
 80075b2:	b580      	push	{r7, lr}
 80075b4:	b084      	sub	sp, #16
 80075b6:	af00      	add	r7, sp, #0
 80075b8:	6078      	str	r0, [r7, #4]
 80075ba:	f107 001c 	add.w	r0, r7, #28
 80075be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80075c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075c4:	2b01      	cmp	r3, #1
 80075c6:	d122      	bne.n	800760e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075cc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	68db      	ldr	r3, [r3, #12]
 80075d8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80075dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80075e0:	687a      	ldr	r2, [r7, #4]
 80075e2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	68db      	ldr	r3, [r3, #12]
 80075e8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80075f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075f2:	2b01      	cmp	r3, #1
 80075f4:	d105      	bne.n	8007602 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	68db      	ldr	r3, [r3, #12]
 80075fa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f001 fbee 	bl	8008de4 <USB_CoreReset>
 8007608:	4603      	mov	r3, r0
 800760a:	73fb      	strb	r3, [r7, #15]
 800760c:	e01a      	b.n	8007644 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	68db      	ldr	r3, [r3, #12]
 8007612:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800761a:	6878      	ldr	r0, [r7, #4]
 800761c:	f001 fbe2 	bl	8008de4 <USB_CoreReset>
 8007620:	4603      	mov	r3, r0
 8007622:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007624:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007626:	2b00      	cmp	r3, #0
 8007628:	d106      	bne.n	8007638 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800762e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	639a      	str	r2, [r3, #56]	; 0x38
 8007636:	e005      	b.n	8007644 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800763c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007646:	2b01      	cmp	r3, #1
 8007648:	d10b      	bne.n	8007662 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	689b      	ldr	r3, [r3, #8]
 800764e:	f043 0206 	orr.w	r2, r3, #6
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	f043 0220 	orr.w	r2, r3, #32
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007662:	7bfb      	ldrb	r3, [r7, #15]
}
 8007664:	4618      	mov	r0, r3
 8007666:	3710      	adds	r7, #16
 8007668:	46bd      	mov	sp, r7
 800766a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800766e:	b004      	add	sp, #16
 8007670:	4770      	bx	lr
	...

08007674 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007674:	b480      	push	{r7}
 8007676:	b087      	sub	sp, #28
 8007678:	af00      	add	r7, sp, #0
 800767a:	60f8      	str	r0, [r7, #12]
 800767c:	60b9      	str	r1, [r7, #8]
 800767e:	4613      	mov	r3, r2
 8007680:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007682:	79fb      	ldrb	r3, [r7, #7]
 8007684:	2b02      	cmp	r3, #2
 8007686:	d165      	bne.n	8007754 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	4a41      	ldr	r2, [pc, #260]	; (8007790 <USB_SetTurnaroundTime+0x11c>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d906      	bls.n	800769e <USB_SetTurnaroundTime+0x2a>
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	4a40      	ldr	r2, [pc, #256]	; (8007794 <USB_SetTurnaroundTime+0x120>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d202      	bcs.n	800769e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007698:	230f      	movs	r3, #15
 800769a:	617b      	str	r3, [r7, #20]
 800769c:	e062      	b.n	8007764 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	4a3c      	ldr	r2, [pc, #240]	; (8007794 <USB_SetTurnaroundTime+0x120>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d306      	bcc.n	80076b4 <USB_SetTurnaroundTime+0x40>
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	4a3b      	ldr	r2, [pc, #236]	; (8007798 <USB_SetTurnaroundTime+0x124>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d202      	bcs.n	80076b4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80076ae:	230e      	movs	r3, #14
 80076b0:	617b      	str	r3, [r7, #20]
 80076b2:	e057      	b.n	8007764 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	4a38      	ldr	r2, [pc, #224]	; (8007798 <USB_SetTurnaroundTime+0x124>)
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d306      	bcc.n	80076ca <USB_SetTurnaroundTime+0x56>
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	4a37      	ldr	r2, [pc, #220]	; (800779c <USB_SetTurnaroundTime+0x128>)
 80076c0:	4293      	cmp	r3, r2
 80076c2:	d202      	bcs.n	80076ca <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80076c4:	230d      	movs	r3, #13
 80076c6:	617b      	str	r3, [r7, #20]
 80076c8:	e04c      	b.n	8007764 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	4a33      	ldr	r2, [pc, #204]	; (800779c <USB_SetTurnaroundTime+0x128>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d306      	bcc.n	80076e0 <USB_SetTurnaroundTime+0x6c>
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	4a32      	ldr	r2, [pc, #200]	; (80077a0 <USB_SetTurnaroundTime+0x12c>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d802      	bhi.n	80076e0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80076da:	230c      	movs	r3, #12
 80076dc:	617b      	str	r3, [r7, #20]
 80076de:	e041      	b.n	8007764 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	4a2f      	ldr	r2, [pc, #188]	; (80077a0 <USB_SetTurnaroundTime+0x12c>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d906      	bls.n	80076f6 <USB_SetTurnaroundTime+0x82>
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	4a2e      	ldr	r2, [pc, #184]	; (80077a4 <USB_SetTurnaroundTime+0x130>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d802      	bhi.n	80076f6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80076f0:	230b      	movs	r3, #11
 80076f2:	617b      	str	r3, [r7, #20]
 80076f4:	e036      	b.n	8007764 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	4a2a      	ldr	r2, [pc, #168]	; (80077a4 <USB_SetTurnaroundTime+0x130>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d906      	bls.n	800770c <USB_SetTurnaroundTime+0x98>
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	4a29      	ldr	r2, [pc, #164]	; (80077a8 <USB_SetTurnaroundTime+0x134>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d802      	bhi.n	800770c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007706:	230a      	movs	r3, #10
 8007708:	617b      	str	r3, [r7, #20]
 800770a:	e02b      	b.n	8007764 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	4a26      	ldr	r2, [pc, #152]	; (80077a8 <USB_SetTurnaroundTime+0x134>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d906      	bls.n	8007722 <USB_SetTurnaroundTime+0xae>
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	4a25      	ldr	r2, [pc, #148]	; (80077ac <USB_SetTurnaroundTime+0x138>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d202      	bcs.n	8007722 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800771c:	2309      	movs	r3, #9
 800771e:	617b      	str	r3, [r7, #20]
 8007720:	e020      	b.n	8007764 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	4a21      	ldr	r2, [pc, #132]	; (80077ac <USB_SetTurnaroundTime+0x138>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d306      	bcc.n	8007738 <USB_SetTurnaroundTime+0xc4>
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	4a20      	ldr	r2, [pc, #128]	; (80077b0 <USB_SetTurnaroundTime+0x13c>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d802      	bhi.n	8007738 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007732:	2308      	movs	r3, #8
 8007734:	617b      	str	r3, [r7, #20]
 8007736:	e015      	b.n	8007764 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	4a1d      	ldr	r2, [pc, #116]	; (80077b0 <USB_SetTurnaroundTime+0x13c>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d906      	bls.n	800774e <USB_SetTurnaroundTime+0xda>
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	4a1c      	ldr	r2, [pc, #112]	; (80077b4 <USB_SetTurnaroundTime+0x140>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d202      	bcs.n	800774e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007748:	2307      	movs	r3, #7
 800774a:	617b      	str	r3, [r7, #20]
 800774c:	e00a      	b.n	8007764 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800774e:	2306      	movs	r3, #6
 8007750:	617b      	str	r3, [r7, #20]
 8007752:	e007      	b.n	8007764 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007754:	79fb      	ldrb	r3, [r7, #7]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d102      	bne.n	8007760 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800775a:	2309      	movs	r3, #9
 800775c:	617b      	str	r3, [r7, #20]
 800775e:	e001      	b.n	8007764 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007760:	2309      	movs	r3, #9
 8007762:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	68db      	ldr	r3, [r3, #12]
 8007768:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	68da      	ldr	r2, [r3, #12]
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	029b      	lsls	r3, r3, #10
 8007778:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800777c:	431a      	orrs	r2, r3
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007782:	2300      	movs	r3, #0
}
 8007784:	4618      	mov	r0, r3
 8007786:	371c      	adds	r7, #28
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr
 8007790:	00d8acbf 	.word	0x00d8acbf
 8007794:	00e4e1c0 	.word	0x00e4e1c0
 8007798:	00f42400 	.word	0x00f42400
 800779c:	01067380 	.word	0x01067380
 80077a0:	011a499f 	.word	0x011a499f
 80077a4:	01312cff 	.word	0x01312cff
 80077a8:	014ca43f 	.word	0x014ca43f
 80077ac:	016e3600 	.word	0x016e3600
 80077b0:	01a6ab1f 	.word	0x01a6ab1f
 80077b4:	01e84800 	.word	0x01e84800

080077b8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b083      	sub	sp, #12
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	f043 0201 	orr.w	r2, r3, #1
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80077cc:	2300      	movs	r3, #0
}
 80077ce:	4618      	mov	r0, r3
 80077d0:	370c      	adds	r7, #12
 80077d2:	46bd      	mov	sp, r7
 80077d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d8:	4770      	bx	lr

080077da <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80077da:	b480      	push	{r7}
 80077dc:	b083      	sub	sp, #12
 80077de:	af00      	add	r7, sp, #0
 80077e0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	f023 0201 	bic.w	r2, r3, #1
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80077ee:	2300      	movs	r3, #0
}
 80077f0:	4618      	mov	r0, r3
 80077f2:	370c      	adds	r7, #12
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr

080077fc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b084      	sub	sp, #16
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
 8007804:	460b      	mov	r3, r1
 8007806:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007808:	2300      	movs	r3, #0
 800780a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	68db      	ldr	r3, [r3, #12]
 8007810:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007818:	78fb      	ldrb	r3, [r7, #3]
 800781a:	2b01      	cmp	r3, #1
 800781c:	d115      	bne.n	800784a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	68db      	ldr	r3, [r3, #12]
 8007822:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800782a:	2001      	movs	r0, #1
 800782c:	f7fb f838 	bl	80028a0 <HAL_Delay>
      ms++;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	3301      	adds	r3, #1
 8007834:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f001 fa45 	bl	8008cc6 <USB_GetMode>
 800783c:	4603      	mov	r3, r0
 800783e:	2b01      	cmp	r3, #1
 8007840:	d01e      	beq.n	8007880 <USB_SetCurrentMode+0x84>
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2b31      	cmp	r3, #49	; 0x31
 8007846:	d9f0      	bls.n	800782a <USB_SetCurrentMode+0x2e>
 8007848:	e01a      	b.n	8007880 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800784a:	78fb      	ldrb	r3, [r7, #3]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d115      	bne.n	800787c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	68db      	ldr	r3, [r3, #12]
 8007854:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800785c:	2001      	movs	r0, #1
 800785e:	f7fb f81f 	bl	80028a0 <HAL_Delay>
      ms++;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	3301      	adds	r3, #1
 8007866:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007868:	6878      	ldr	r0, [r7, #4]
 800786a:	f001 fa2c 	bl	8008cc6 <USB_GetMode>
 800786e:	4603      	mov	r3, r0
 8007870:	2b00      	cmp	r3, #0
 8007872:	d005      	beq.n	8007880 <USB_SetCurrentMode+0x84>
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2b31      	cmp	r3, #49	; 0x31
 8007878:	d9f0      	bls.n	800785c <USB_SetCurrentMode+0x60>
 800787a:	e001      	b.n	8007880 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800787c:	2301      	movs	r3, #1
 800787e:	e005      	b.n	800788c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	2b32      	cmp	r3, #50	; 0x32
 8007884:	d101      	bne.n	800788a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007886:	2301      	movs	r3, #1
 8007888:	e000      	b.n	800788c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800788a:	2300      	movs	r3, #0
}
 800788c:	4618      	mov	r0, r3
 800788e:	3710      	adds	r7, #16
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}

08007894 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007894:	b084      	sub	sp, #16
 8007896:	b580      	push	{r7, lr}
 8007898:	b086      	sub	sp, #24
 800789a:	af00      	add	r7, sp, #0
 800789c:	6078      	str	r0, [r7, #4]
 800789e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80078a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80078a6:	2300      	movs	r3, #0
 80078a8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80078ae:	2300      	movs	r3, #0
 80078b0:	613b      	str	r3, [r7, #16]
 80078b2:	e009      	b.n	80078c8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80078b4:	687a      	ldr	r2, [r7, #4]
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	3340      	adds	r3, #64	; 0x40
 80078ba:	009b      	lsls	r3, r3, #2
 80078bc:	4413      	add	r3, r2
 80078be:	2200      	movs	r2, #0
 80078c0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80078c2:	693b      	ldr	r3, [r7, #16]
 80078c4:	3301      	adds	r3, #1
 80078c6:	613b      	str	r3, [r7, #16]
 80078c8:	693b      	ldr	r3, [r7, #16]
 80078ca:	2b0e      	cmp	r3, #14
 80078cc:	d9f2      	bls.n	80078b4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80078ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d11c      	bne.n	800790e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	68fa      	ldr	r2, [r7, #12]
 80078de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80078e2:	f043 0302 	orr.w	r3, r3, #2
 80078e6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ec:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078f8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007904:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	639a      	str	r2, [r3, #56]	; 0x38
 800790c:	e00b      	b.n	8007926 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007912:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800791e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800792c:	461a      	mov	r2, r3
 800792e:	2300      	movs	r3, #0
 8007930:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007938:	4619      	mov	r1, r3
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007940:	461a      	mov	r2, r3
 8007942:	680b      	ldr	r3, [r1, #0]
 8007944:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007948:	2b01      	cmp	r3, #1
 800794a:	d10c      	bne.n	8007966 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800794c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800794e:	2b00      	cmp	r3, #0
 8007950:	d104      	bne.n	800795c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007952:	2100      	movs	r1, #0
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f000 f965 	bl	8007c24 <USB_SetDevSpeed>
 800795a:	e008      	b.n	800796e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800795c:	2101      	movs	r1, #1
 800795e:	6878      	ldr	r0, [r7, #4]
 8007960:	f000 f960 	bl	8007c24 <USB_SetDevSpeed>
 8007964:	e003      	b.n	800796e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007966:	2103      	movs	r1, #3
 8007968:	6878      	ldr	r0, [r7, #4]
 800796a:	f000 f95b 	bl	8007c24 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800796e:	2110      	movs	r1, #16
 8007970:	6878      	ldr	r0, [r7, #4]
 8007972:	f000 f8f3 	bl	8007b5c <USB_FlushTxFifo>
 8007976:	4603      	mov	r3, r0
 8007978:	2b00      	cmp	r3, #0
 800797a:	d001      	beq.n	8007980 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800797c:	2301      	movs	r3, #1
 800797e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f000 f91f 	bl	8007bc4 <USB_FlushRxFifo>
 8007986:	4603      	mov	r3, r0
 8007988:	2b00      	cmp	r3, #0
 800798a:	d001      	beq.n	8007990 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800798c:	2301      	movs	r3, #1
 800798e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007996:	461a      	mov	r2, r3
 8007998:	2300      	movs	r3, #0
 800799a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079a2:	461a      	mov	r2, r3
 80079a4:	2300      	movs	r3, #0
 80079a6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079ae:	461a      	mov	r2, r3
 80079b0:	2300      	movs	r3, #0
 80079b2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079b4:	2300      	movs	r3, #0
 80079b6:	613b      	str	r3, [r7, #16]
 80079b8:	e043      	b.n	8007a42 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80079ba:	693b      	ldr	r3, [r7, #16]
 80079bc:	015a      	lsls	r2, r3, #5
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	4413      	add	r3, r2
 80079c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80079cc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80079d0:	d118      	bne.n	8007a04 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80079d2:	693b      	ldr	r3, [r7, #16]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d10a      	bne.n	80079ee <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80079d8:	693b      	ldr	r3, [r7, #16]
 80079da:	015a      	lsls	r2, r3, #5
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	4413      	add	r3, r2
 80079e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079e4:	461a      	mov	r2, r3
 80079e6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80079ea:	6013      	str	r3, [r2, #0]
 80079ec:	e013      	b.n	8007a16 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	015a      	lsls	r2, r3, #5
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	4413      	add	r3, r2
 80079f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079fa:	461a      	mov	r2, r3
 80079fc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007a00:	6013      	str	r3, [r2, #0]
 8007a02:	e008      	b.n	8007a16 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007a04:	693b      	ldr	r3, [r7, #16]
 8007a06:	015a      	lsls	r2, r3, #5
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	4413      	add	r3, r2
 8007a0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a10:	461a      	mov	r2, r3
 8007a12:	2300      	movs	r3, #0
 8007a14:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	015a      	lsls	r2, r3, #5
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	4413      	add	r3, r2
 8007a1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a22:	461a      	mov	r2, r3
 8007a24:	2300      	movs	r3, #0
 8007a26:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007a28:	693b      	ldr	r3, [r7, #16]
 8007a2a:	015a      	lsls	r2, r3, #5
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	4413      	add	r3, r2
 8007a30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a34:	461a      	mov	r2, r3
 8007a36:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007a3a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a3c:	693b      	ldr	r3, [r7, #16]
 8007a3e:	3301      	adds	r3, #1
 8007a40:	613b      	str	r3, [r7, #16]
 8007a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a44:	693a      	ldr	r2, [r7, #16]
 8007a46:	429a      	cmp	r2, r3
 8007a48:	d3b7      	bcc.n	80079ba <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	613b      	str	r3, [r7, #16]
 8007a4e:	e043      	b.n	8007ad8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	015a      	lsls	r2, r3, #5
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	4413      	add	r3, r2
 8007a58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a62:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a66:	d118      	bne.n	8007a9a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007a68:	693b      	ldr	r3, [r7, #16]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d10a      	bne.n	8007a84 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007a6e:	693b      	ldr	r3, [r7, #16]
 8007a70:	015a      	lsls	r2, r3, #5
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	4413      	add	r3, r2
 8007a76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a7a:	461a      	mov	r2, r3
 8007a7c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007a80:	6013      	str	r3, [r2, #0]
 8007a82:	e013      	b.n	8007aac <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007a84:	693b      	ldr	r3, [r7, #16]
 8007a86:	015a      	lsls	r2, r3, #5
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	4413      	add	r3, r2
 8007a8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a90:	461a      	mov	r2, r3
 8007a92:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007a96:	6013      	str	r3, [r2, #0]
 8007a98:	e008      	b.n	8007aac <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007a9a:	693b      	ldr	r3, [r7, #16]
 8007a9c:	015a      	lsls	r2, r3, #5
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	4413      	add	r3, r2
 8007aa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007aa6:	461a      	mov	r2, r3
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007aac:	693b      	ldr	r3, [r7, #16]
 8007aae:	015a      	lsls	r2, r3, #5
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	4413      	add	r3, r2
 8007ab4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ab8:	461a      	mov	r2, r3
 8007aba:	2300      	movs	r3, #0
 8007abc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007abe:	693b      	ldr	r3, [r7, #16]
 8007ac0:	015a      	lsls	r2, r3, #5
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	4413      	add	r3, r2
 8007ac6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007aca:	461a      	mov	r2, r3
 8007acc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007ad0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	3301      	adds	r3, #1
 8007ad6:	613b      	str	r3, [r7, #16]
 8007ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ada:	693a      	ldr	r2, [r7, #16]
 8007adc:	429a      	cmp	r2, r3
 8007ade:	d3b7      	bcc.n	8007a50 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ae6:	691b      	ldr	r3, [r3, #16]
 8007ae8:	68fa      	ldr	r2, [r7, #12]
 8007aea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007aee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007af2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2200      	movs	r2, #0
 8007af8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007b00:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d105      	bne.n	8007b14 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	699b      	ldr	r3, [r3, #24]
 8007b0c:	f043 0210 	orr.w	r2, r3, #16
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	699a      	ldr	r2, [r3, #24]
 8007b18:	4b0f      	ldr	r3, [pc, #60]	; (8007b58 <USB_DevInit+0x2c4>)
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	687a      	ldr	r2, [r7, #4]
 8007b1e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007b20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d005      	beq.n	8007b32 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	699b      	ldr	r3, [r3, #24]
 8007b2a:	f043 0208 	orr.w	r2, r3, #8
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007b32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b34:	2b01      	cmp	r3, #1
 8007b36:	d107      	bne.n	8007b48 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	699b      	ldr	r3, [r3, #24]
 8007b3c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007b40:	f043 0304 	orr.w	r3, r3, #4
 8007b44:	687a      	ldr	r2, [r7, #4]
 8007b46:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007b48:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	3718      	adds	r7, #24
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007b54:	b004      	add	sp, #16
 8007b56:	4770      	bx	lr
 8007b58:	803c3800 	.word	0x803c3800

08007b5c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b085      	sub	sp, #20
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
 8007b64:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007b66:	2300      	movs	r3, #0
 8007b68:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	3301      	adds	r3, #1
 8007b6e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	4a13      	ldr	r2, [pc, #76]	; (8007bc0 <USB_FlushTxFifo+0x64>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d901      	bls.n	8007b7c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007b78:	2303      	movs	r3, #3
 8007b7a:	e01b      	b.n	8007bb4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	691b      	ldr	r3, [r3, #16]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	daf2      	bge.n	8007b6a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007b84:	2300      	movs	r3, #0
 8007b86:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	019b      	lsls	r3, r3, #6
 8007b8c:	f043 0220 	orr.w	r2, r3, #32
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	3301      	adds	r3, #1
 8007b98:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	4a08      	ldr	r2, [pc, #32]	; (8007bc0 <USB_FlushTxFifo+0x64>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d901      	bls.n	8007ba6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007ba2:	2303      	movs	r3, #3
 8007ba4:	e006      	b.n	8007bb4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	691b      	ldr	r3, [r3, #16]
 8007baa:	f003 0320 	and.w	r3, r3, #32
 8007bae:	2b20      	cmp	r3, #32
 8007bb0:	d0f0      	beq.n	8007b94 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007bb2:	2300      	movs	r3, #0
}
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	3714      	adds	r7, #20
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbe:	4770      	bx	lr
 8007bc0:	00030d40 	.word	0x00030d40

08007bc4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b085      	sub	sp, #20
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007bcc:	2300      	movs	r3, #0
 8007bce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	3301      	adds	r3, #1
 8007bd4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	4a11      	ldr	r2, [pc, #68]	; (8007c20 <USB_FlushRxFifo+0x5c>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d901      	bls.n	8007be2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007bde:	2303      	movs	r3, #3
 8007be0:	e018      	b.n	8007c14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	691b      	ldr	r3, [r3, #16]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	daf2      	bge.n	8007bd0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007bea:	2300      	movs	r3, #0
 8007bec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2210      	movs	r2, #16
 8007bf2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	3301      	adds	r3, #1
 8007bf8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	4a08      	ldr	r2, [pc, #32]	; (8007c20 <USB_FlushRxFifo+0x5c>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d901      	bls.n	8007c06 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007c02:	2303      	movs	r3, #3
 8007c04:	e006      	b.n	8007c14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	691b      	ldr	r3, [r3, #16]
 8007c0a:	f003 0310 	and.w	r3, r3, #16
 8007c0e:	2b10      	cmp	r3, #16
 8007c10:	d0f0      	beq.n	8007bf4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007c12:	2300      	movs	r3, #0
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	3714      	adds	r7, #20
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1e:	4770      	bx	lr
 8007c20:	00030d40 	.word	0x00030d40

08007c24 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b085      	sub	sp, #20
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
 8007c2c:	460b      	mov	r3, r1
 8007c2e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	78fb      	ldrb	r3, [r7, #3]
 8007c3e:	68f9      	ldr	r1, [r7, #12]
 8007c40:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007c44:	4313      	orrs	r3, r2
 8007c46:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007c48:	2300      	movs	r3, #0
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	3714      	adds	r7, #20
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c54:	4770      	bx	lr

08007c56 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007c56:	b480      	push	{r7}
 8007c58:	b087      	sub	sp, #28
 8007c5a:	af00      	add	r7, sp, #0
 8007c5c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007c62:	693b      	ldr	r3, [r7, #16]
 8007c64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c68:	689b      	ldr	r3, [r3, #8]
 8007c6a:	f003 0306 	and.w	r3, r3, #6
 8007c6e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d102      	bne.n	8007c7c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007c76:	2300      	movs	r3, #0
 8007c78:	75fb      	strb	r3, [r7, #23]
 8007c7a:	e00a      	b.n	8007c92 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	2b02      	cmp	r3, #2
 8007c80:	d002      	beq.n	8007c88 <USB_GetDevSpeed+0x32>
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2b06      	cmp	r3, #6
 8007c86:	d102      	bne.n	8007c8e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007c88:	2302      	movs	r3, #2
 8007c8a:	75fb      	strb	r3, [r7, #23]
 8007c8c:	e001      	b.n	8007c92 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007c8e:	230f      	movs	r3, #15
 8007c90:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007c92:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	371c      	adds	r7, #28
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9e:	4770      	bx	lr

08007ca0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b085      	sub	sp, #20
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
 8007ca8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	781b      	ldrb	r3, [r3, #0]
 8007cb2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	785b      	ldrb	r3, [r3, #1]
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d13a      	bne.n	8007d32 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007cc2:	69da      	ldr	r2, [r3, #28]
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	781b      	ldrb	r3, [r3, #0]
 8007cc8:	f003 030f 	and.w	r3, r3, #15
 8007ccc:	2101      	movs	r1, #1
 8007cce:	fa01 f303 	lsl.w	r3, r1, r3
 8007cd2:	b29b      	uxth	r3, r3
 8007cd4:	68f9      	ldr	r1, [r7, #12]
 8007cd6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	015a      	lsls	r2, r3, #5
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	4413      	add	r3, r2
 8007ce6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d155      	bne.n	8007da0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	015a      	lsls	r2, r3, #5
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	4413      	add	r3, r2
 8007cfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d00:	681a      	ldr	r2, [r3, #0]
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	68db      	ldr	r3, [r3, #12]
 8007d06:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	791b      	ldrb	r3, [r3, #4]
 8007d0e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007d10:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	059b      	lsls	r3, r3, #22
 8007d16:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007d18:	4313      	orrs	r3, r2
 8007d1a:	68ba      	ldr	r2, [r7, #8]
 8007d1c:	0151      	lsls	r1, r2, #5
 8007d1e:	68fa      	ldr	r2, [r7, #12]
 8007d20:	440a      	add	r2, r1
 8007d22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d2e:	6013      	str	r3, [r2, #0]
 8007d30:	e036      	b.n	8007da0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d38:	69da      	ldr	r2, [r3, #28]
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	781b      	ldrb	r3, [r3, #0]
 8007d3e:	f003 030f 	and.w	r3, r3, #15
 8007d42:	2101      	movs	r1, #1
 8007d44:	fa01 f303 	lsl.w	r3, r1, r3
 8007d48:	041b      	lsls	r3, r3, #16
 8007d4a:	68f9      	ldr	r1, [r7, #12]
 8007d4c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d50:	4313      	orrs	r3, r2
 8007d52:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	015a      	lsls	r2, r3, #5
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	4413      	add	r3, r2
 8007d5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d11a      	bne.n	8007da0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	015a      	lsls	r2, r3, #5
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	4413      	add	r3, r2
 8007d72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d76:	681a      	ldr	r2, [r3, #0]
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	68db      	ldr	r3, [r3, #12]
 8007d7c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	791b      	ldrb	r3, [r3, #4]
 8007d84:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007d86:	430b      	orrs	r3, r1
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	68ba      	ldr	r2, [r7, #8]
 8007d8c:	0151      	lsls	r1, r2, #5
 8007d8e:	68fa      	ldr	r2, [r7, #12]
 8007d90:	440a      	add	r2, r1
 8007d92:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007d96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d9e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007da0:	2300      	movs	r3, #0
}
 8007da2:	4618      	mov	r0, r3
 8007da4:	3714      	adds	r7, #20
 8007da6:	46bd      	mov	sp, r7
 8007da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dac:	4770      	bx	lr
	...

08007db0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007db0:	b480      	push	{r7}
 8007db2:	b085      	sub	sp, #20
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
 8007db8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	781b      	ldrb	r3, [r3, #0]
 8007dc2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	785b      	ldrb	r3, [r3, #1]
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d161      	bne.n	8007e90 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	015a      	lsls	r2, r3, #5
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	4413      	add	r3, r2
 8007dd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007dde:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007de2:	d11f      	bne.n	8007e24 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	015a      	lsls	r2, r3, #5
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	4413      	add	r3, r2
 8007dec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	68ba      	ldr	r2, [r7, #8]
 8007df4:	0151      	lsls	r1, r2, #5
 8007df6:	68fa      	ldr	r2, [r7, #12]
 8007df8:	440a      	add	r2, r1
 8007dfa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007dfe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007e02:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007e04:	68bb      	ldr	r3, [r7, #8]
 8007e06:	015a      	lsls	r2, r3, #5
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	4413      	add	r3, r2
 8007e0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	68ba      	ldr	r2, [r7, #8]
 8007e14:	0151      	lsls	r1, r2, #5
 8007e16:	68fa      	ldr	r2, [r7, #12]
 8007e18:	440a      	add	r2, r1
 8007e1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e1e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007e22:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	781b      	ldrb	r3, [r3, #0]
 8007e30:	f003 030f 	and.w	r3, r3, #15
 8007e34:	2101      	movs	r1, #1
 8007e36:	fa01 f303 	lsl.w	r3, r1, r3
 8007e3a:	b29b      	uxth	r3, r3
 8007e3c:	43db      	mvns	r3, r3
 8007e3e:	68f9      	ldr	r1, [r7, #12]
 8007e40:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e44:	4013      	ands	r3, r2
 8007e46:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e4e:	69da      	ldr	r2, [r3, #28]
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	781b      	ldrb	r3, [r3, #0]
 8007e54:	f003 030f 	and.w	r3, r3, #15
 8007e58:	2101      	movs	r1, #1
 8007e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	43db      	mvns	r3, r3
 8007e62:	68f9      	ldr	r1, [r7, #12]
 8007e64:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e68:	4013      	ands	r3, r2
 8007e6a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	015a      	lsls	r2, r3, #5
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	4413      	add	r3, r2
 8007e74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e78:	681a      	ldr	r2, [r3, #0]
 8007e7a:	68bb      	ldr	r3, [r7, #8]
 8007e7c:	0159      	lsls	r1, r3, #5
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	440b      	add	r3, r1
 8007e82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e86:	4619      	mov	r1, r3
 8007e88:	4b35      	ldr	r3, [pc, #212]	; (8007f60 <USB_DeactivateEndpoint+0x1b0>)
 8007e8a:	4013      	ands	r3, r2
 8007e8c:	600b      	str	r3, [r1, #0]
 8007e8e:	e060      	b.n	8007f52 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007e90:	68bb      	ldr	r3, [r7, #8]
 8007e92:	015a      	lsls	r2, r3, #5
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	4413      	add	r3, r2
 8007e98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ea2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ea6:	d11f      	bne.n	8007ee8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007ea8:	68bb      	ldr	r3, [r7, #8]
 8007eaa:	015a      	lsls	r2, r3, #5
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	4413      	add	r3, r2
 8007eb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	68ba      	ldr	r2, [r7, #8]
 8007eb8:	0151      	lsls	r1, r2, #5
 8007eba:	68fa      	ldr	r2, [r7, #12]
 8007ebc:	440a      	add	r2, r1
 8007ebe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007ec2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007ec6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	015a      	lsls	r2, r3, #5
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	4413      	add	r3, r2
 8007ed0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	68ba      	ldr	r2, [r7, #8]
 8007ed8:	0151      	lsls	r1, r2, #5
 8007eda:	68fa      	ldr	r2, [r7, #12]
 8007edc:	440a      	add	r2, r1
 8007ede:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007ee2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007ee6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007eee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	781b      	ldrb	r3, [r3, #0]
 8007ef4:	f003 030f 	and.w	r3, r3, #15
 8007ef8:	2101      	movs	r1, #1
 8007efa:	fa01 f303 	lsl.w	r3, r1, r3
 8007efe:	041b      	lsls	r3, r3, #16
 8007f00:	43db      	mvns	r3, r3
 8007f02:	68f9      	ldr	r1, [r7, #12]
 8007f04:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007f08:	4013      	ands	r3, r2
 8007f0a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f12:	69da      	ldr	r2, [r3, #28]
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	781b      	ldrb	r3, [r3, #0]
 8007f18:	f003 030f 	and.w	r3, r3, #15
 8007f1c:	2101      	movs	r1, #1
 8007f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8007f22:	041b      	lsls	r3, r3, #16
 8007f24:	43db      	mvns	r3, r3
 8007f26:	68f9      	ldr	r1, [r7, #12]
 8007f28:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007f2c:	4013      	ands	r3, r2
 8007f2e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	015a      	lsls	r2, r3, #5
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	4413      	add	r3, r2
 8007f38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f3c:	681a      	ldr	r2, [r3, #0]
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	0159      	lsls	r1, r3, #5
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	440b      	add	r3, r1
 8007f46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f4a:	4619      	mov	r1, r3
 8007f4c:	4b05      	ldr	r3, [pc, #20]	; (8007f64 <USB_DeactivateEndpoint+0x1b4>)
 8007f4e:	4013      	ands	r3, r2
 8007f50:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007f52:	2300      	movs	r3, #0
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	3714      	adds	r7, #20
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5e:	4770      	bx	lr
 8007f60:	ec337800 	.word	0xec337800
 8007f64:	eff37800 	.word	0xeff37800

08007f68 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b08a      	sub	sp, #40	; 0x28
 8007f6c:	af02      	add	r7, sp, #8
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	60b9      	str	r1, [r7, #8]
 8007f72:	4613      	mov	r3, r2
 8007f74:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	781b      	ldrb	r3, [r3, #0]
 8007f7e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	785b      	ldrb	r3, [r3, #1]
 8007f84:	2b01      	cmp	r3, #1
 8007f86:	f040 815c 	bne.w	8008242 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007f8a:	68bb      	ldr	r3, [r7, #8]
 8007f8c:	699b      	ldr	r3, [r3, #24]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d132      	bne.n	8007ff8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007f92:	69bb      	ldr	r3, [r7, #24]
 8007f94:	015a      	lsls	r2, r3, #5
 8007f96:	69fb      	ldr	r3, [r7, #28]
 8007f98:	4413      	add	r3, r2
 8007f9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f9e:	691b      	ldr	r3, [r3, #16]
 8007fa0:	69ba      	ldr	r2, [r7, #24]
 8007fa2:	0151      	lsls	r1, r2, #5
 8007fa4:	69fa      	ldr	r2, [r7, #28]
 8007fa6:	440a      	add	r2, r1
 8007fa8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fac:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007fb0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007fb4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007fb6:	69bb      	ldr	r3, [r7, #24]
 8007fb8:	015a      	lsls	r2, r3, #5
 8007fba:	69fb      	ldr	r3, [r7, #28]
 8007fbc:	4413      	add	r3, r2
 8007fbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fc2:	691b      	ldr	r3, [r3, #16]
 8007fc4:	69ba      	ldr	r2, [r7, #24]
 8007fc6:	0151      	lsls	r1, r2, #5
 8007fc8:	69fa      	ldr	r2, [r7, #28]
 8007fca:	440a      	add	r2, r1
 8007fcc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fd0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007fd4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007fd6:	69bb      	ldr	r3, [r7, #24]
 8007fd8:	015a      	lsls	r2, r3, #5
 8007fda:	69fb      	ldr	r3, [r7, #28]
 8007fdc:	4413      	add	r3, r2
 8007fde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fe2:	691b      	ldr	r3, [r3, #16]
 8007fe4:	69ba      	ldr	r2, [r7, #24]
 8007fe6:	0151      	lsls	r1, r2, #5
 8007fe8:	69fa      	ldr	r2, [r7, #28]
 8007fea:	440a      	add	r2, r1
 8007fec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ff0:	0cdb      	lsrs	r3, r3, #19
 8007ff2:	04db      	lsls	r3, r3, #19
 8007ff4:	6113      	str	r3, [r2, #16]
 8007ff6:	e074      	b.n	80080e2 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007ff8:	69bb      	ldr	r3, [r7, #24]
 8007ffa:	015a      	lsls	r2, r3, #5
 8007ffc:	69fb      	ldr	r3, [r7, #28]
 8007ffe:	4413      	add	r3, r2
 8008000:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008004:	691b      	ldr	r3, [r3, #16]
 8008006:	69ba      	ldr	r2, [r7, #24]
 8008008:	0151      	lsls	r1, r2, #5
 800800a:	69fa      	ldr	r2, [r7, #28]
 800800c:	440a      	add	r2, r1
 800800e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008012:	0cdb      	lsrs	r3, r3, #19
 8008014:	04db      	lsls	r3, r3, #19
 8008016:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008018:	69bb      	ldr	r3, [r7, #24]
 800801a:	015a      	lsls	r2, r3, #5
 800801c:	69fb      	ldr	r3, [r7, #28]
 800801e:	4413      	add	r3, r2
 8008020:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008024:	691b      	ldr	r3, [r3, #16]
 8008026:	69ba      	ldr	r2, [r7, #24]
 8008028:	0151      	lsls	r1, r2, #5
 800802a:	69fa      	ldr	r2, [r7, #28]
 800802c:	440a      	add	r2, r1
 800802e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008032:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008036:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800803a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800803c:	69bb      	ldr	r3, [r7, #24]
 800803e:	015a      	lsls	r2, r3, #5
 8008040:	69fb      	ldr	r3, [r7, #28]
 8008042:	4413      	add	r3, r2
 8008044:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008048:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	6999      	ldr	r1, [r3, #24]
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	68db      	ldr	r3, [r3, #12]
 8008052:	440b      	add	r3, r1
 8008054:	1e59      	subs	r1, r3, #1
 8008056:	68bb      	ldr	r3, [r7, #8]
 8008058:	68db      	ldr	r3, [r3, #12]
 800805a:	fbb1 f3f3 	udiv	r3, r1, r3
 800805e:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008060:	4b9d      	ldr	r3, [pc, #628]	; (80082d8 <USB_EPStartXfer+0x370>)
 8008062:	400b      	ands	r3, r1
 8008064:	69b9      	ldr	r1, [r7, #24]
 8008066:	0148      	lsls	r0, r1, #5
 8008068:	69f9      	ldr	r1, [r7, #28]
 800806a:	4401      	add	r1, r0
 800806c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008070:	4313      	orrs	r3, r2
 8008072:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008074:	69bb      	ldr	r3, [r7, #24]
 8008076:	015a      	lsls	r2, r3, #5
 8008078:	69fb      	ldr	r3, [r7, #28]
 800807a:	4413      	add	r3, r2
 800807c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008080:	691a      	ldr	r2, [r3, #16]
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	699b      	ldr	r3, [r3, #24]
 8008086:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800808a:	69b9      	ldr	r1, [r7, #24]
 800808c:	0148      	lsls	r0, r1, #5
 800808e:	69f9      	ldr	r1, [r7, #28]
 8008090:	4401      	add	r1, r0
 8008092:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008096:	4313      	orrs	r3, r2
 8008098:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	791b      	ldrb	r3, [r3, #4]
 800809e:	2b01      	cmp	r3, #1
 80080a0:	d11f      	bne.n	80080e2 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80080a2:	69bb      	ldr	r3, [r7, #24]
 80080a4:	015a      	lsls	r2, r3, #5
 80080a6:	69fb      	ldr	r3, [r7, #28]
 80080a8:	4413      	add	r3, r2
 80080aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080ae:	691b      	ldr	r3, [r3, #16]
 80080b0:	69ba      	ldr	r2, [r7, #24]
 80080b2:	0151      	lsls	r1, r2, #5
 80080b4:	69fa      	ldr	r2, [r7, #28]
 80080b6:	440a      	add	r2, r1
 80080b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080bc:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80080c0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80080c2:	69bb      	ldr	r3, [r7, #24]
 80080c4:	015a      	lsls	r2, r3, #5
 80080c6:	69fb      	ldr	r3, [r7, #28]
 80080c8:	4413      	add	r3, r2
 80080ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080ce:	691b      	ldr	r3, [r3, #16]
 80080d0:	69ba      	ldr	r2, [r7, #24]
 80080d2:	0151      	lsls	r1, r2, #5
 80080d4:	69fa      	ldr	r2, [r7, #28]
 80080d6:	440a      	add	r2, r1
 80080d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080dc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80080e0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80080e2:	79fb      	ldrb	r3, [r7, #7]
 80080e4:	2b01      	cmp	r3, #1
 80080e6:	d14b      	bne.n	8008180 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	695b      	ldr	r3, [r3, #20]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d009      	beq.n	8008104 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80080f0:	69bb      	ldr	r3, [r7, #24]
 80080f2:	015a      	lsls	r2, r3, #5
 80080f4:	69fb      	ldr	r3, [r7, #28]
 80080f6:	4413      	add	r3, r2
 80080f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080fc:	461a      	mov	r2, r3
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	695b      	ldr	r3, [r3, #20]
 8008102:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	791b      	ldrb	r3, [r3, #4]
 8008108:	2b01      	cmp	r3, #1
 800810a:	d128      	bne.n	800815e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800810c:	69fb      	ldr	r3, [r7, #28]
 800810e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008112:	689b      	ldr	r3, [r3, #8]
 8008114:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008118:	2b00      	cmp	r3, #0
 800811a:	d110      	bne.n	800813e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800811c:	69bb      	ldr	r3, [r7, #24]
 800811e:	015a      	lsls	r2, r3, #5
 8008120:	69fb      	ldr	r3, [r7, #28]
 8008122:	4413      	add	r3, r2
 8008124:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	69ba      	ldr	r2, [r7, #24]
 800812c:	0151      	lsls	r1, r2, #5
 800812e:	69fa      	ldr	r2, [r7, #28]
 8008130:	440a      	add	r2, r1
 8008132:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008136:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800813a:	6013      	str	r3, [r2, #0]
 800813c:	e00f      	b.n	800815e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800813e:	69bb      	ldr	r3, [r7, #24]
 8008140:	015a      	lsls	r2, r3, #5
 8008142:	69fb      	ldr	r3, [r7, #28]
 8008144:	4413      	add	r3, r2
 8008146:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	69ba      	ldr	r2, [r7, #24]
 800814e:	0151      	lsls	r1, r2, #5
 8008150:	69fa      	ldr	r2, [r7, #28]
 8008152:	440a      	add	r2, r1
 8008154:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008158:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800815c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800815e:	69bb      	ldr	r3, [r7, #24]
 8008160:	015a      	lsls	r2, r3, #5
 8008162:	69fb      	ldr	r3, [r7, #28]
 8008164:	4413      	add	r3, r2
 8008166:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	69ba      	ldr	r2, [r7, #24]
 800816e:	0151      	lsls	r1, r2, #5
 8008170:	69fa      	ldr	r2, [r7, #28]
 8008172:	440a      	add	r2, r1
 8008174:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008178:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800817c:	6013      	str	r3, [r2, #0]
 800817e:	e133      	b.n	80083e8 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008180:	69bb      	ldr	r3, [r7, #24]
 8008182:	015a      	lsls	r2, r3, #5
 8008184:	69fb      	ldr	r3, [r7, #28]
 8008186:	4413      	add	r3, r2
 8008188:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	69ba      	ldr	r2, [r7, #24]
 8008190:	0151      	lsls	r1, r2, #5
 8008192:	69fa      	ldr	r2, [r7, #28]
 8008194:	440a      	add	r2, r1
 8008196:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800819a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800819e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	791b      	ldrb	r3, [r3, #4]
 80081a4:	2b01      	cmp	r3, #1
 80081a6:	d015      	beq.n	80081d4 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	699b      	ldr	r3, [r3, #24]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	f000 811b 	beq.w	80083e8 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80081b2:	69fb      	ldr	r3, [r7, #28]
 80081b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80081ba:	68bb      	ldr	r3, [r7, #8]
 80081bc:	781b      	ldrb	r3, [r3, #0]
 80081be:	f003 030f 	and.w	r3, r3, #15
 80081c2:	2101      	movs	r1, #1
 80081c4:	fa01 f303 	lsl.w	r3, r1, r3
 80081c8:	69f9      	ldr	r1, [r7, #28]
 80081ca:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80081ce:	4313      	orrs	r3, r2
 80081d0:	634b      	str	r3, [r1, #52]	; 0x34
 80081d2:	e109      	b.n	80083e8 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80081d4:	69fb      	ldr	r3, [r7, #28]
 80081d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081da:	689b      	ldr	r3, [r3, #8]
 80081dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d110      	bne.n	8008206 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80081e4:	69bb      	ldr	r3, [r7, #24]
 80081e6:	015a      	lsls	r2, r3, #5
 80081e8:	69fb      	ldr	r3, [r7, #28]
 80081ea:	4413      	add	r3, r2
 80081ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	69ba      	ldr	r2, [r7, #24]
 80081f4:	0151      	lsls	r1, r2, #5
 80081f6:	69fa      	ldr	r2, [r7, #28]
 80081f8:	440a      	add	r2, r1
 80081fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081fe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008202:	6013      	str	r3, [r2, #0]
 8008204:	e00f      	b.n	8008226 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008206:	69bb      	ldr	r3, [r7, #24]
 8008208:	015a      	lsls	r2, r3, #5
 800820a:	69fb      	ldr	r3, [r7, #28]
 800820c:	4413      	add	r3, r2
 800820e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	69ba      	ldr	r2, [r7, #24]
 8008216:	0151      	lsls	r1, r2, #5
 8008218:	69fa      	ldr	r2, [r7, #28]
 800821a:	440a      	add	r2, r1
 800821c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008220:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008224:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	6919      	ldr	r1, [r3, #16]
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	781a      	ldrb	r2, [r3, #0]
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	699b      	ldr	r3, [r3, #24]
 8008232:	b298      	uxth	r0, r3
 8008234:	79fb      	ldrb	r3, [r7, #7]
 8008236:	9300      	str	r3, [sp, #0]
 8008238:	4603      	mov	r3, r0
 800823a:	68f8      	ldr	r0, [r7, #12]
 800823c:	f000 fade 	bl	80087fc <USB_WritePacket>
 8008240:	e0d2      	b.n	80083e8 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008242:	69bb      	ldr	r3, [r7, #24]
 8008244:	015a      	lsls	r2, r3, #5
 8008246:	69fb      	ldr	r3, [r7, #28]
 8008248:	4413      	add	r3, r2
 800824a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800824e:	691b      	ldr	r3, [r3, #16]
 8008250:	69ba      	ldr	r2, [r7, #24]
 8008252:	0151      	lsls	r1, r2, #5
 8008254:	69fa      	ldr	r2, [r7, #28]
 8008256:	440a      	add	r2, r1
 8008258:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800825c:	0cdb      	lsrs	r3, r3, #19
 800825e:	04db      	lsls	r3, r3, #19
 8008260:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008262:	69bb      	ldr	r3, [r7, #24]
 8008264:	015a      	lsls	r2, r3, #5
 8008266:	69fb      	ldr	r3, [r7, #28]
 8008268:	4413      	add	r3, r2
 800826a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800826e:	691b      	ldr	r3, [r3, #16]
 8008270:	69ba      	ldr	r2, [r7, #24]
 8008272:	0151      	lsls	r1, r2, #5
 8008274:	69fa      	ldr	r2, [r7, #28]
 8008276:	440a      	add	r2, r1
 8008278:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800827c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008280:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008284:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	699b      	ldr	r3, [r3, #24]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d126      	bne.n	80082dc <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800828e:	69bb      	ldr	r3, [r7, #24]
 8008290:	015a      	lsls	r2, r3, #5
 8008292:	69fb      	ldr	r3, [r7, #28]
 8008294:	4413      	add	r3, r2
 8008296:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800829a:	691a      	ldr	r2, [r3, #16]
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	68db      	ldr	r3, [r3, #12]
 80082a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082a4:	69b9      	ldr	r1, [r7, #24]
 80082a6:	0148      	lsls	r0, r1, #5
 80082a8:	69f9      	ldr	r1, [r7, #28]
 80082aa:	4401      	add	r1, r0
 80082ac:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80082b0:	4313      	orrs	r3, r2
 80082b2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80082b4:	69bb      	ldr	r3, [r7, #24]
 80082b6:	015a      	lsls	r2, r3, #5
 80082b8:	69fb      	ldr	r3, [r7, #28]
 80082ba:	4413      	add	r3, r2
 80082bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082c0:	691b      	ldr	r3, [r3, #16]
 80082c2:	69ba      	ldr	r2, [r7, #24]
 80082c4:	0151      	lsls	r1, r2, #5
 80082c6:	69fa      	ldr	r2, [r7, #28]
 80082c8:	440a      	add	r2, r1
 80082ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082ce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80082d2:	6113      	str	r3, [r2, #16]
 80082d4:	e03a      	b.n	800834c <USB_EPStartXfer+0x3e4>
 80082d6:	bf00      	nop
 80082d8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80082dc:	68bb      	ldr	r3, [r7, #8]
 80082de:	699a      	ldr	r2, [r3, #24]
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	68db      	ldr	r3, [r3, #12]
 80082e4:	4413      	add	r3, r2
 80082e6:	1e5a      	subs	r2, r3, #1
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	68db      	ldr	r3, [r3, #12]
 80082ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80082f0:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	68db      	ldr	r3, [r3, #12]
 80082f6:	8afa      	ldrh	r2, [r7, #22]
 80082f8:	fb03 f202 	mul.w	r2, r3, r2
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008300:	69bb      	ldr	r3, [r7, #24]
 8008302:	015a      	lsls	r2, r3, #5
 8008304:	69fb      	ldr	r3, [r7, #28]
 8008306:	4413      	add	r3, r2
 8008308:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800830c:	691a      	ldr	r2, [r3, #16]
 800830e:	8afb      	ldrh	r3, [r7, #22]
 8008310:	04d9      	lsls	r1, r3, #19
 8008312:	4b38      	ldr	r3, [pc, #224]	; (80083f4 <USB_EPStartXfer+0x48c>)
 8008314:	400b      	ands	r3, r1
 8008316:	69b9      	ldr	r1, [r7, #24]
 8008318:	0148      	lsls	r0, r1, #5
 800831a:	69f9      	ldr	r1, [r7, #28]
 800831c:	4401      	add	r1, r0
 800831e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008322:	4313      	orrs	r3, r2
 8008324:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008326:	69bb      	ldr	r3, [r7, #24]
 8008328:	015a      	lsls	r2, r3, #5
 800832a:	69fb      	ldr	r3, [r7, #28]
 800832c:	4413      	add	r3, r2
 800832e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008332:	691a      	ldr	r2, [r3, #16]
 8008334:	68bb      	ldr	r3, [r7, #8]
 8008336:	69db      	ldr	r3, [r3, #28]
 8008338:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800833c:	69b9      	ldr	r1, [r7, #24]
 800833e:	0148      	lsls	r0, r1, #5
 8008340:	69f9      	ldr	r1, [r7, #28]
 8008342:	4401      	add	r1, r0
 8008344:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008348:	4313      	orrs	r3, r2
 800834a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800834c:	79fb      	ldrb	r3, [r7, #7]
 800834e:	2b01      	cmp	r3, #1
 8008350:	d10d      	bne.n	800836e <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	691b      	ldr	r3, [r3, #16]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d009      	beq.n	800836e <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	6919      	ldr	r1, [r3, #16]
 800835e:	69bb      	ldr	r3, [r7, #24]
 8008360:	015a      	lsls	r2, r3, #5
 8008362:	69fb      	ldr	r3, [r7, #28]
 8008364:	4413      	add	r3, r2
 8008366:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800836a:	460a      	mov	r2, r1
 800836c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	791b      	ldrb	r3, [r3, #4]
 8008372:	2b01      	cmp	r3, #1
 8008374:	d128      	bne.n	80083c8 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008376:	69fb      	ldr	r3, [r7, #28]
 8008378:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800837c:	689b      	ldr	r3, [r3, #8]
 800837e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008382:	2b00      	cmp	r3, #0
 8008384:	d110      	bne.n	80083a8 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008386:	69bb      	ldr	r3, [r7, #24]
 8008388:	015a      	lsls	r2, r3, #5
 800838a:	69fb      	ldr	r3, [r7, #28]
 800838c:	4413      	add	r3, r2
 800838e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	69ba      	ldr	r2, [r7, #24]
 8008396:	0151      	lsls	r1, r2, #5
 8008398:	69fa      	ldr	r2, [r7, #28]
 800839a:	440a      	add	r2, r1
 800839c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80083a0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80083a4:	6013      	str	r3, [r2, #0]
 80083a6:	e00f      	b.n	80083c8 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80083a8:	69bb      	ldr	r3, [r7, #24]
 80083aa:	015a      	lsls	r2, r3, #5
 80083ac:	69fb      	ldr	r3, [r7, #28]
 80083ae:	4413      	add	r3, r2
 80083b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	69ba      	ldr	r2, [r7, #24]
 80083b8:	0151      	lsls	r1, r2, #5
 80083ba:	69fa      	ldr	r2, [r7, #28]
 80083bc:	440a      	add	r2, r1
 80083be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80083c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80083c6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80083c8:	69bb      	ldr	r3, [r7, #24]
 80083ca:	015a      	lsls	r2, r3, #5
 80083cc:	69fb      	ldr	r3, [r7, #28]
 80083ce:	4413      	add	r3, r2
 80083d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	69ba      	ldr	r2, [r7, #24]
 80083d8:	0151      	lsls	r1, r2, #5
 80083da:	69fa      	ldr	r2, [r7, #28]
 80083dc:	440a      	add	r2, r1
 80083de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80083e2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80083e6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80083e8:	2300      	movs	r3, #0
}
 80083ea:	4618      	mov	r0, r3
 80083ec:	3720      	adds	r7, #32
 80083ee:	46bd      	mov	sp, r7
 80083f0:	bd80      	pop	{r7, pc}
 80083f2:	bf00      	nop
 80083f4:	1ff80000 	.word	0x1ff80000

080083f8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80083f8:	b480      	push	{r7}
 80083fa:	b087      	sub	sp, #28
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	60f8      	str	r0, [r7, #12]
 8008400:	60b9      	str	r1, [r7, #8]
 8008402:	4613      	mov	r3, r2
 8008404:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	781b      	ldrb	r3, [r3, #0]
 800840e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	785b      	ldrb	r3, [r3, #1]
 8008414:	2b01      	cmp	r3, #1
 8008416:	f040 80ce 	bne.w	80085b6 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	699b      	ldr	r3, [r3, #24]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d132      	bne.n	8008488 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008422:	693b      	ldr	r3, [r7, #16]
 8008424:	015a      	lsls	r2, r3, #5
 8008426:	697b      	ldr	r3, [r7, #20]
 8008428:	4413      	add	r3, r2
 800842a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800842e:	691b      	ldr	r3, [r3, #16]
 8008430:	693a      	ldr	r2, [r7, #16]
 8008432:	0151      	lsls	r1, r2, #5
 8008434:	697a      	ldr	r2, [r7, #20]
 8008436:	440a      	add	r2, r1
 8008438:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800843c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008440:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008444:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008446:	693b      	ldr	r3, [r7, #16]
 8008448:	015a      	lsls	r2, r3, #5
 800844a:	697b      	ldr	r3, [r7, #20]
 800844c:	4413      	add	r3, r2
 800844e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008452:	691b      	ldr	r3, [r3, #16]
 8008454:	693a      	ldr	r2, [r7, #16]
 8008456:	0151      	lsls	r1, r2, #5
 8008458:	697a      	ldr	r2, [r7, #20]
 800845a:	440a      	add	r2, r1
 800845c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008460:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008464:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	015a      	lsls	r2, r3, #5
 800846a:	697b      	ldr	r3, [r7, #20]
 800846c:	4413      	add	r3, r2
 800846e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008472:	691b      	ldr	r3, [r3, #16]
 8008474:	693a      	ldr	r2, [r7, #16]
 8008476:	0151      	lsls	r1, r2, #5
 8008478:	697a      	ldr	r2, [r7, #20]
 800847a:	440a      	add	r2, r1
 800847c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008480:	0cdb      	lsrs	r3, r3, #19
 8008482:	04db      	lsls	r3, r3, #19
 8008484:	6113      	str	r3, [r2, #16]
 8008486:	e04e      	b.n	8008526 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008488:	693b      	ldr	r3, [r7, #16]
 800848a:	015a      	lsls	r2, r3, #5
 800848c:	697b      	ldr	r3, [r7, #20]
 800848e:	4413      	add	r3, r2
 8008490:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008494:	691b      	ldr	r3, [r3, #16]
 8008496:	693a      	ldr	r2, [r7, #16]
 8008498:	0151      	lsls	r1, r2, #5
 800849a:	697a      	ldr	r2, [r7, #20]
 800849c:	440a      	add	r2, r1
 800849e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084a2:	0cdb      	lsrs	r3, r3, #19
 80084a4:	04db      	lsls	r3, r3, #19
 80084a6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80084a8:	693b      	ldr	r3, [r7, #16]
 80084aa:	015a      	lsls	r2, r3, #5
 80084ac:	697b      	ldr	r3, [r7, #20]
 80084ae:	4413      	add	r3, r2
 80084b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084b4:	691b      	ldr	r3, [r3, #16]
 80084b6:	693a      	ldr	r2, [r7, #16]
 80084b8:	0151      	lsls	r1, r2, #5
 80084ba:	697a      	ldr	r2, [r7, #20]
 80084bc:	440a      	add	r2, r1
 80084be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084c2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80084c6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80084ca:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	699a      	ldr	r2, [r3, #24]
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	68db      	ldr	r3, [r3, #12]
 80084d4:	429a      	cmp	r2, r3
 80084d6:	d903      	bls.n	80084e0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	68da      	ldr	r2, [r3, #12]
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	015a      	lsls	r2, r3, #5
 80084e4:	697b      	ldr	r3, [r7, #20]
 80084e6:	4413      	add	r3, r2
 80084e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084ec:	691b      	ldr	r3, [r3, #16]
 80084ee:	693a      	ldr	r2, [r7, #16]
 80084f0:	0151      	lsls	r1, r2, #5
 80084f2:	697a      	ldr	r2, [r7, #20]
 80084f4:	440a      	add	r2, r1
 80084f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084fa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80084fe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	015a      	lsls	r2, r3, #5
 8008504:	697b      	ldr	r3, [r7, #20]
 8008506:	4413      	add	r3, r2
 8008508:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800850c:	691a      	ldr	r2, [r3, #16]
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	699b      	ldr	r3, [r3, #24]
 8008512:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008516:	6939      	ldr	r1, [r7, #16]
 8008518:	0148      	lsls	r0, r1, #5
 800851a:	6979      	ldr	r1, [r7, #20]
 800851c:	4401      	add	r1, r0
 800851e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008522:	4313      	orrs	r3, r2
 8008524:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008526:	79fb      	ldrb	r3, [r7, #7]
 8008528:	2b01      	cmp	r3, #1
 800852a:	d11e      	bne.n	800856a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	695b      	ldr	r3, [r3, #20]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d009      	beq.n	8008548 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008534:	693b      	ldr	r3, [r7, #16]
 8008536:	015a      	lsls	r2, r3, #5
 8008538:	697b      	ldr	r3, [r7, #20]
 800853a:	4413      	add	r3, r2
 800853c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008540:	461a      	mov	r2, r3
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	695b      	ldr	r3, [r3, #20]
 8008546:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008548:	693b      	ldr	r3, [r7, #16]
 800854a:	015a      	lsls	r2, r3, #5
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	4413      	add	r3, r2
 8008550:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	693a      	ldr	r2, [r7, #16]
 8008558:	0151      	lsls	r1, r2, #5
 800855a:	697a      	ldr	r2, [r7, #20]
 800855c:	440a      	add	r2, r1
 800855e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008562:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008566:	6013      	str	r3, [r2, #0]
 8008568:	e097      	b.n	800869a <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	015a      	lsls	r2, r3, #5
 800856e:	697b      	ldr	r3, [r7, #20]
 8008570:	4413      	add	r3, r2
 8008572:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	693a      	ldr	r2, [r7, #16]
 800857a:	0151      	lsls	r1, r2, #5
 800857c:	697a      	ldr	r2, [r7, #20]
 800857e:	440a      	add	r2, r1
 8008580:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008584:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008588:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800858a:	68bb      	ldr	r3, [r7, #8]
 800858c:	699b      	ldr	r3, [r3, #24]
 800858e:	2b00      	cmp	r3, #0
 8008590:	f000 8083 	beq.w	800869a <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800859a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800859c:	68bb      	ldr	r3, [r7, #8]
 800859e:	781b      	ldrb	r3, [r3, #0]
 80085a0:	f003 030f 	and.w	r3, r3, #15
 80085a4:	2101      	movs	r1, #1
 80085a6:	fa01 f303 	lsl.w	r3, r1, r3
 80085aa:	6979      	ldr	r1, [r7, #20]
 80085ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80085b0:	4313      	orrs	r3, r2
 80085b2:	634b      	str	r3, [r1, #52]	; 0x34
 80085b4:	e071      	b.n	800869a <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80085b6:	693b      	ldr	r3, [r7, #16]
 80085b8:	015a      	lsls	r2, r3, #5
 80085ba:	697b      	ldr	r3, [r7, #20]
 80085bc:	4413      	add	r3, r2
 80085be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085c2:	691b      	ldr	r3, [r3, #16]
 80085c4:	693a      	ldr	r2, [r7, #16]
 80085c6:	0151      	lsls	r1, r2, #5
 80085c8:	697a      	ldr	r2, [r7, #20]
 80085ca:	440a      	add	r2, r1
 80085cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085d0:	0cdb      	lsrs	r3, r3, #19
 80085d2:	04db      	lsls	r3, r3, #19
 80085d4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80085d6:	693b      	ldr	r3, [r7, #16]
 80085d8:	015a      	lsls	r2, r3, #5
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	4413      	add	r3, r2
 80085de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085e2:	691b      	ldr	r3, [r3, #16]
 80085e4:	693a      	ldr	r2, [r7, #16]
 80085e6:	0151      	lsls	r1, r2, #5
 80085e8:	697a      	ldr	r2, [r7, #20]
 80085ea:	440a      	add	r2, r1
 80085ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085f0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80085f4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80085f8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	699b      	ldr	r3, [r3, #24]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d003      	beq.n	800860a <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	68da      	ldr	r2, [r3, #12]
 8008606:	68bb      	ldr	r3, [r7, #8]
 8008608:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	68da      	ldr	r2, [r3, #12]
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008612:	693b      	ldr	r3, [r7, #16]
 8008614:	015a      	lsls	r2, r3, #5
 8008616:	697b      	ldr	r3, [r7, #20]
 8008618:	4413      	add	r3, r2
 800861a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800861e:	691b      	ldr	r3, [r3, #16]
 8008620:	693a      	ldr	r2, [r7, #16]
 8008622:	0151      	lsls	r1, r2, #5
 8008624:	697a      	ldr	r2, [r7, #20]
 8008626:	440a      	add	r2, r1
 8008628:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800862c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008630:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008632:	693b      	ldr	r3, [r7, #16]
 8008634:	015a      	lsls	r2, r3, #5
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	4413      	add	r3, r2
 800863a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800863e:	691a      	ldr	r2, [r3, #16]
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	69db      	ldr	r3, [r3, #28]
 8008644:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008648:	6939      	ldr	r1, [r7, #16]
 800864a:	0148      	lsls	r0, r1, #5
 800864c:	6979      	ldr	r1, [r7, #20]
 800864e:	4401      	add	r1, r0
 8008650:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008654:	4313      	orrs	r3, r2
 8008656:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8008658:	79fb      	ldrb	r3, [r7, #7]
 800865a:	2b01      	cmp	r3, #1
 800865c:	d10d      	bne.n	800867a <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	691b      	ldr	r3, [r3, #16]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d009      	beq.n	800867a <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	6919      	ldr	r1, [r3, #16]
 800866a:	693b      	ldr	r3, [r7, #16]
 800866c:	015a      	lsls	r2, r3, #5
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	4413      	add	r3, r2
 8008672:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008676:	460a      	mov	r2, r1
 8008678:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800867a:	693b      	ldr	r3, [r7, #16]
 800867c:	015a      	lsls	r2, r3, #5
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	4413      	add	r3, r2
 8008682:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	693a      	ldr	r2, [r7, #16]
 800868a:	0151      	lsls	r1, r2, #5
 800868c:	697a      	ldr	r2, [r7, #20]
 800868e:	440a      	add	r2, r1
 8008690:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008694:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008698:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800869a:	2300      	movs	r3, #0
}
 800869c:	4618      	mov	r0, r3
 800869e:	371c      	adds	r7, #28
 80086a0:	46bd      	mov	sp, r7
 80086a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a6:	4770      	bx	lr

080086a8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b087      	sub	sp, #28
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
 80086b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80086b2:	2300      	movs	r3, #0
 80086b4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80086b6:	2300      	movs	r3, #0
 80086b8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80086be:	683b      	ldr	r3, [r7, #0]
 80086c0:	785b      	ldrb	r3, [r3, #1]
 80086c2:	2b01      	cmp	r3, #1
 80086c4:	d14a      	bne.n	800875c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	781b      	ldrb	r3, [r3, #0]
 80086ca:	015a      	lsls	r2, r3, #5
 80086cc:	693b      	ldr	r3, [r7, #16]
 80086ce:	4413      	add	r3, r2
 80086d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80086da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80086de:	f040 8086 	bne.w	80087ee <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	781b      	ldrb	r3, [r3, #0]
 80086e6:	015a      	lsls	r2, r3, #5
 80086e8:	693b      	ldr	r3, [r7, #16]
 80086ea:	4413      	add	r3, r2
 80086ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	683a      	ldr	r2, [r7, #0]
 80086f4:	7812      	ldrb	r2, [r2, #0]
 80086f6:	0151      	lsls	r1, r2, #5
 80086f8:	693a      	ldr	r2, [r7, #16]
 80086fa:	440a      	add	r2, r1
 80086fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008700:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008704:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	781b      	ldrb	r3, [r3, #0]
 800870a:	015a      	lsls	r2, r3, #5
 800870c:	693b      	ldr	r3, [r7, #16]
 800870e:	4413      	add	r3, r2
 8008710:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	683a      	ldr	r2, [r7, #0]
 8008718:	7812      	ldrb	r2, [r2, #0]
 800871a:	0151      	lsls	r1, r2, #5
 800871c:	693a      	ldr	r2, [r7, #16]
 800871e:	440a      	add	r2, r1
 8008720:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008724:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008728:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	3301      	adds	r3, #1
 800872e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	f242 7210 	movw	r2, #10000	; 0x2710
 8008736:	4293      	cmp	r3, r2
 8008738:	d902      	bls.n	8008740 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800873a:	2301      	movs	r3, #1
 800873c:	75fb      	strb	r3, [r7, #23]
          break;
 800873e:	e056      	b.n	80087ee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	781b      	ldrb	r3, [r3, #0]
 8008744:	015a      	lsls	r2, r3, #5
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	4413      	add	r3, r2
 800874a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008754:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008758:	d0e7      	beq.n	800872a <USB_EPStopXfer+0x82>
 800875a:	e048      	b.n	80087ee <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	781b      	ldrb	r3, [r3, #0]
 8008760:	015a      	lsls	r2, r3, #5
 8008762:	693b      	ldr	r3, [r7, #16]
 8008764:	4413      	add	r3, r2
 8008766:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008770:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008774:	d13b      	bne.n	80087ee <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	781b      	ldrb	r3, [r3, #0]
 800877a:	015a      	lsls	r2, r3, #5
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	4413      	add	r3, r2
 8008780:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	683a      	ldr	r2, [r7, #0]
 8008788:	7812      	ldrb	r2, [r2, #0]
 800878a:	0151      	lsls	r1, r2, #5
 800878c:	693a      	ldr	r2, [r7, #16]
 800878e:	440a      	add	r2, r1
 8008790:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008794:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008798:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	781b      	ldrb	r3, [r3, #0]
 800879e:	015a      	lsls	r2, r3, #5
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	4413      	add	r3, r2
 80087a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	683a      	ldr	r2, [r7, #0]
 80087ac:	7812      	ldrb	r2, [r2, #0]
 80087ae:	0151      	lsls	r1, r2, #5
 80087b0:	693a      	ldr	r2, [r7, #16]
 80087b2:	440a      	add	r2, r1
 80087b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80087bc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	3301      	adds	r3, #1
 80087c2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	f242 7210 	movw	r2, #10000	; 0x2710
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d902      	bls.n	80087d4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80087ce:	2301      	movs	r3, #1
 80087d0:	75fb      	strb	r3, [r7, #23]
          break;
 80087d2:	e00c      	b.n	80087ee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	781b      	ldrb	r3, [r3, #0]
 80087d8:	015a      	lsls	r2, r3, #5
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	4413      	add	r3, r2
 80087de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80087e8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80087ec:	d0e7      	beq.n	80087be <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80087ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80087f0:	4618      	mov	r0, r3
 80087f2:	371c      	adds	r7, #28
 80087f4:	46bd      	mov	sp, r7
 80087f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fa:	4770      	bx	lr

080087fc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80087fc:	b480      	push	{r7}
 80087fe:	b089      	sub	sp, #36	; 0x24
 8008800:	af00      	add	r7, sp, #0
 8008802:	60f8      	str	r0, [r7, #12]
 8008804:	60b9      	str	r1, [r7, #8]
 8008806:	4611      	mov	r1, r2
 8008808:	461a      	mov	r2, r3
 800880a:	460b      	mov	r3, r1
 800880c:	71fb      	strb	r3, [r7, #7]
 800880e:	4613      	mov	r3, r2
 8008810:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800881a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800881e:	2b00      	cmp	r3, #0
 8008820:	d123      	bne.n	800886a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008822:	88bb      	ldrh	r3, [r7, #4]
 8008824:	3303      	adds	r3, #3
 8008826:	089b      	lsrs	r3, r3, #2
 8008828:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800882a:	2300      	movs	r3, #0
 800882c:	61bb      	str	r3, [r7, #24]
 800882e:	e018      	b.n	8008862 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008830:	79fb      	ldrb	r3, [r7, #7]
 8008832:	031a      	lsls	r2, r3, #12
 8008834:	697b      	ldr	r3, [r7, #20]
 8008836:	4413      	add	r3, r2
 8008838:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800883c:	461a      	mov	r2, r3
 800883e:	69fb      	ldr	r3, [r7, #28]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008844:	69fb      	ldr	r3, [r7, #28]
 8008846:	3301      	adds	r3, #1
 8008848:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800884a:	69fb      	ldr	r3, [r7, #28]
 800884c:	3301      	adds	r3, #1
 800884e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008850:	69fb      	ldr	r3, [r7, #28]
 8008852:	3301      	adds	r3, #1
 8008854:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008856:	69fb      	ldr	r3, [r7, #28]
 8008858:	3301      	adds	r3, #1
 800885a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800885c:	69bb      	ldr	r3, [r7, #24]
 800885e:	3301      	adds	r3, #1
 8008860:	61bb      	str	r3, [r7, #24]
 8008862:	69ba      	ldr	r2, [r7, #24]
 8008864:	693b      	ldr	r3, [r7, #16]
 8008866:	429a      	cmp	r2, r3
 8008868:	d3e2      	bcc.n	8008830 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800886a:	2300      	movs	r3, #0
}
 800886c:	4618      	mov	r0, r3
 800886e:	3724      	adds	r7, #36	; 0x24
 8008870:	46bd      	mov	sp, r7
 8008872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008876:	4770      	bx	lr

08008878 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008878:	b480      	push	{r7}
 800887a:	b08b      	sub	sp, #44	; 0x2c
 800887c:	af00      	add	r7, sp, #0
 800887e:	60f8      	str	r0, [r7, #12]
 8008880:	60b9      	str	r1, [r7, #8]
 8008882:	4613      	mov	r3, r2
 8008884:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800888e:	88fb      	ldrh	r3, [r7, #6]
 8008890:	089b      	lsrs	r3, r3, #2
 8008892:	b29b      	uxth	r3, r3
 8008894:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008896:	88fb      	ldrh	r3, [r7, #6]
 8008898:	f003 0303 	and.w	r3, r3, #3
 800889c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800889e:	2300      	movs	r3, #0
 80088a0:	623b      	str	r3, [r7, #32]
 80088a2:	e014      	b.n	80088ce <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80088a4:	69bb      	ldr	r3, [r7, #24]
 80088a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80088aa:	681a      	ldr	r2, [r3, #0]
 80088ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ae:	601a      	str	r2, [r3, #0]
    pDest++;
 80088b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088b2:	3301      	adds	r3, #1
 80088b4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80088b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088b8:	3301      	adds	r3, #1
 80088ba:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80088bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088be:	3301      	adds	r3, #1
 80088c0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80088c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088c4:	3301      	adds	r3, #1
 80088c6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80088c8:	6a3b      	ldr	r3, [r7, #32]
 80088ca:	3301      	adds	r3, #1
 80088cc:	623b      	str	r3, [r7, #32]
 80088ce:	6a3a      	ldr	r2, [r7, #32]
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	429a      	cmp	r2, r3
 80088d4:	d3e6      	bcc.n	80088a4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80088d6:	8bfb      	ldrh	r3, [r7, #30]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d01e      	beq.n	800891a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80088dc:	2300      	movs	r3, #0
 80088de:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80088e0:	69bb      	ldr	r3, [r7, #24]
 80088e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80088e6:	461a      	mov	r2, r3
 80088e8:	f107 0310 	add.w	r3, r7, #16
 80088ec:	6812      	ldr	r2, [r2, #0]
 80088ee:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80088f0:	693a      	ldr	r2, [r7, #16]
 80088f2:	6a3b      	ldr	r3, [r7, #32]
 80088f4:	b2db      	uxtb	r3, r3
 80088f6:	00db      	lsls	r3, r3, #3
 80088f8:	fa22 f303 	lsr.w	r3, r2, r3
 80088fc:	b2da      	uxtb	r2, r3
 80088fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008900:	701a      	strb	r2, [r3, #0]
      i++;
 8008902:	6a3b      	ldr	r3, [r7, #32]
 8008904:	3301      	adds	r3, #1
 8008906:	623b      	str	r3, [r7, #32]
      pDest++;
 8008908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800890a:	3301      	adds	r3, #1
 800890c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800890e:	8bfb      	ldrh	r3, [r7, #30]
 8008910:	3b01      	subs	r3, #1
 8008912:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008914:	8bfb      	ldrh	r3, [r7, #30]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d1ea      	bne.n	80088f0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800891a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800891c:	4618      	mov	r0, r3
 800891e:	372c      	adds	r7, #44	; 0x2c
 8008920:	46bd      	mov	sp, r7
 8008922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008926:	4770      	bx	lr

08008928 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008928:	b480      	push	{r7}
 800892a:	b085      	sub	sp, #20
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
 8008930:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	781b      	ldrb	r3, [r3, #0]
 800893a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	785b      	ldrb	r3, [r3, #1]
 8008940:	2b01      	cmp	r3, #1
 8008942:	d12c      	bne.n	800899e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	015a      	lsls	r2, r3, #5
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	4413      	add	r3, r2
 800894c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	2b00      	cmp	r3, #0
 8008954:	db12      	blt.n	800897c <USB_EPSetStall+0x54>
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d00f      	beq.n	800897c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800895c:	68bb      	ldr	r3, [r7, #8]
 800895e:	015a      	lsls	r2, r3, #5
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	4413      	add	r3, r2
 8008964:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	68ba      	ldr	r2, [r7, #8]
 800896c:	0151      	lsls	r1, r2, #5
 800896e:	68fa      	ldr	r2, [r7, #12]
 8008970:	440a      	add	r2, r1
 8008972:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008976:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800897a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	015a      	lsls	r2, r3, #5
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	4413      	add	r3, r2
 8008984:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	68ba      	ldr	r2, [r7, #8]
 800898c:	0151      	lsls	r1, r2, #5
 800898e:	68fa      	ldr	r2, [r7, #12]
 8008990:	440a      	add	r2, r1
 8008992:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008996:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800899a:	6013      	str	r3, [r2, #0]
 800899c:	e02b      	b.n	80089f6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	015a      	lsls	r2, r3, #5
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	4413      	add	r3, r2
 80089a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	db12      	blt.n	80089d6 <USB_EPSetStall+0xae>
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d00f      	beq.n	80089d6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	015a      	lsls	r2, r3, #5
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	4413      	add	r3, r2
 80089be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	68ba      	ldr	r2, [r7, #8]
 80089c6:	0151      	lsls	r1, r2, #5
 80089c8:	68fa      	ldr	r2, [r7, #12]
 80089ca:	440a      	add	r2, r1
 80089cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089d0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80089d4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	015a      	lsls	r2, r3, #5
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	4413      	add	r3, r2
 80089de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	68ba      	ldr	r2, [r7, #8]
 80089e6:	0151      	lsls	r1, r2, #5
 80089e8:	68fa      	ldr	r2, [r7, #12]
 80089ea:	440a      	add	r2, r1
 80089ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80089f4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80089f6:	2300      	movs	r3, #0
}
 80089f8:	4618      	mov	r0, r3
 80089fa:	3714      	adds	r7, #20
 80089fc:	46bd      	mov	sp, r7
 80089fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a02:	4770      	bx	lr

08008a04 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008a04:	b480      	push	{r7}
 8008a06:	b085      	sub	sp, #20
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
 8008a0c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	781b      	ldrb	r3, [r3, #0]
 8008a16:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	785b      	ldrb	r3, [r3, #1]
 8008a1c:	2b01      	cmp	r3, #1
 8008a1e:	d128      	bne.n	8008a72 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	015a      	lsls	r2, r3, #5
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	4413      	add	r3, r2
 8008a28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	68ba      	ldr	r2, [r7, #8]
 8008a30:	0151      	lsls	r1, r2, #5
 8008a32:	68fa      	ldr	r2, [r7, #12]
 8008a34:	440a      	add	r2, r1
 8008a36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a3a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008a3e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	791b      	ldrb	r3, [r3, #4]
 8008a44:	2b03      	cmp	r3, #3
 8008a46:	d003      	beq.n	8008a50 <USB_EPClearStall+0x4c>
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	791b      	ldrb	r3, [r3, #4]
 8008a4c:	2b02      	cmp	r3, #2
 8008a4e:	d138      	bne.n	8008ac2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008a50:	68bb      	ldr	r3, [r7, #8]
 8008a52:	015a      	lsls	r2, r3, #5
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	4413      	add	r3, r2
 8008a58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	68ba      	ldr	r2, [r7, #8]
 8008a60:	0151      	lsls	r1, r2, #5
 8008a62:	68fa      	ldr	r2, [r7, #12]
 8008a64:	440a      	add	r2, r1
 8008a66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a6e:	6013      	str	r3, [r2, #0]
 8008a70:	e027      	b.n	8008ac2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	015a      	lsls	r2, r3, #5
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	4413      	add	r3, r2
 8008a7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	68ba      	ldr	r2, [r7, #8]
 8008a82:	0151      	lsls	r1, r2, #5
 8008a84:	68fa      	ldr	r2, [r7, #12]
 8008a86:	440a      	add	r2, r1
 8008a88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a8c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008a90:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	791b      	ldrb	r3, [r3, #4]
 8008a96:	2b03      	cmp	r3, #3
 8008a98:	d003      	beq.n	8008aa2 <USB_EPClearStall+0x9e>
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	791b      	ldrb	r3, [r3, #4]
 8008a9e:	2b02      	cmp	r3, #2
 8008aa0:	d10f      	bne.n	8008ac2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	015a      	lsls	r2, r3, #5
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	4413      	add	r3, r2
 8008aaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	68ba      	ldr	r2, [r7, #8]
 8008ab2:	0151      	lsls	r1, r2, #5
 8008ab4:	68fa      	ldr	r2, [r7, #12]
 8008ab6:	440a      	add	r2, r1
 8008ab8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008abc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ac0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008ac2:	2300      	movs	r3, #0
}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	3714      	adds	r7, #20
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ace:	4770      	bx	lr

08008ad0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b085      	sub	sp, #20
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
 8008ad8:	460b      	mov	r3, r1
 8008ada:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	68fa      	ldr	r2, [r7, #12]
 8008aea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008aee:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008af2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008afa:	681a      	ldr	r2, [r3, #0]
 8008afc:	78fb      	ldrb	r3, [r7, #3]
 8008afe:	011b      	lsls	r3, r3, #4
 8008b00:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008b04:	68f9      	ldr	r1, [r7, #12]
 8008b06:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008b0a:	4313      	orrs	r3, r2
 8008b0c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008b0e:	2300      	movs	r3, #0
}
 8008b10:	4618      	mov	r0, r3
 8008b12:	3714      	adds	r7, #20
 8008b14:	46bd      	mov	sp, r7
 8008b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1a:	4770      	bx	lr

08008b1c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	b085      	sub	sp, #20
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	68fa      	ldr	r2, [r7, #12]
 8008b32:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008b36:	f023 0303 	bic.w	r3, r3, #3
 8008b3a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b42:	685b      	ldr	r3, [r3, #4]
 8008b44:	68fa      	ldr	r2, [r7, #12]
 8008b46:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b4a:	f023 0302 	bic.w	r3, r3, #2
 8008b4e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008b50:	2300      	movs	r3, #0
}
 8008b52:	4618      	mov	r0, r3
 8008b54:	3714      	adds	r7, #20
 8008b56:	46bd      	mov	sp, r7
 8008b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5c:	4770      	bx	lr

08008b5e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008b5e:	b480      	push	{r7}
 8008b60:	b085      	sub	sp, #20
 8008b62:	af00      	add	r7, sp, #0
 8008b64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	68fa      	ldr	r2, [r7, #12]
 8008b74:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008b78:	f023 0303 	bic.w	r3, r3, #3
 8008b7c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b84:	685b      	ldr	r3, [r3, #4]
 8008b86:	68fa      	ldr	r2, [r7, #12]
 8008b88:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b8c:	f043 0302 	orr.w	r3, r3, #2
 8008b90:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008b92:	2300      	movs	r3, #0
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	3714      	adds	r7, #20
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr

08008ba0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b085      	sub	sp, #20
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	695b      	ldr	r3, [r3, #20]
 8008bac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	699b      	ldr	r3, [r3, #24]
 8008bb2:	68fa      	ldr	r2, [r7, #12]
 8008bb4:	4013      	ands	r3, r2
 8008bb6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
}
 8008bba:	4618      	mov	r0, r3
 8008bbc:	3714      	adds	r7, #20
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc4:	4770      	bx	lr

08008bc6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008bc6:	b480      	push	{r7}
 8008bc8:	b085      	sub	sp, #20
 8008bca:	af00      	add	r7, sp, #0
 8008bcc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bd8:	699b      	ldr	r3, [r3, #24]
 8008bda:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008be2:	69db      	ldr	r3, [r3, #28]
 8008be4:	68ba      	ldr	r2, [r7, #8]
 8008be6:	4013      	ands	r3, r2
 8008be8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	0c1b      	lsrs	r3, r3, #16
}
 8008bee:	4618      	mov	r0, r3
 8008bf0:	3714      	adds	r7, #20
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf8:	4770      	bx	lr

08008bfa <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008bfa:	b480      	push	{r7}
 8008bfc:	b085      	sub	sp, #20
 8008bfe:	af00      	add	r7, sp, #0
 8008c00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c0c:	699b      	ldr	r3, [r3, #24]
 8008c0e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c16:	69db      	ldr	r3, [r3, #28]
 8008c18:	68ba      	ldr	r2, [r7, #8]
 8008c1a:	4013      	ands	r3, r2
 8008c1c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	b29b      	uxth	r3, r3
}
 8008c22:	4618      	mov	r0, r3
 8008c24:	3714      	adds	r7, #20
 8008c26:	46bd      	mov	sp, r7
 8008c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2c:	4770      	bx	lr

08008c2e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008c2e:	b480      	push	{r7}
 8008c30:	b085      	sub	sp, #20
 8008c32:	af00      	add	r7, sp, #0
 8008c34:	6078      	str	r0, [r7, #4]
 8008c36:	460b      	mov	r3, r1
 8008c38:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008c3e:	78fb      	ldrb	r3, [r7, #3]
 8008c40:	015a      	lsls	r2, r3, #5
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	4413      	add	r3, r2
 8008c46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c4a:	689b      	ldr	r3, [r3, #8]
 8008c4c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c54:	695b      	ldr	r3, [r3, #20]
 8008c56:	68ba      	ldr	r2, [r7, #8]
 8008c58:	4013      	ands	r3, r2
 8008c5a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008c5c:	68bb      	ldr	r3, [r7, #8]
}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	3714      	adds	r7, #20
 8008c62:	46bd      	mov	sp, r7
 8008c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c68:	4770      	bx	lr

08008c6a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008c6a:	b480      	push	{r7}
 8008c6c:	b087      	sub	sp, #28
 8008c6e:	af00      	add	r7, sp, #0
 8008c70:	6078      	str	r0, [r7, #4]
 8008c72:	460b      	mov	r3, r1
 8008c74:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008c7a:	697b      	ldr	r3, [r7, #20]
 8008c7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c80:	691b      	ldr	r3, [r3, #16]
 8008c82:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008c84:	697b      	ldr	r3, [r7, #20]
 8008c86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c8c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008c8e:	78fb      	ldrb	r3, [r7, #3]
 8008c90:	f003 030f 	and.w	r3, r3, #15
 8008c94:	68fa      	ldr	r2, [r7, #12]
 8008c96:	fa22 f303 	lsr.w	r3, r2, r3
 8008c9a:	01db      	lsls	r3, r3, #7
 8008c9c:	b2db      	uxtb	r3, r3
 8008c9e:	693a      	ldr	r2, [r7, #16]
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008ca4:	78fb      	ldrb	r3, [r7, #3]
 8008ca6:	015a      	lsls	r2, r3, #5
 8008ca8:	697b      	ldr	r3, [r7, #20]
 8008caa:	4413      	add	r3, r2
 8008cac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cb0:	689b      	ldr	r3, [r3, #8]
 8008cb2:	693a      	ldr	r2, [r7, #16]
 8008cb4:	4013      	ands	r3, r2
 8008cb6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008cb8:	68bb      	ldr	r3, [r7, #8]
}
 8008cba:	4618      	mov	r0, r3
 8008cbc:	371c      	adds	r7, #28
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc4:	4770      	bx	lr

08008cc6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008cc6:	b480      	push	{r7}
 8008cc8:	b083      	sub	sp, #12
 8008cca:	af00      	add	r7, sp, #0
 8008ccc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	695b      	ldr	r3, [r3, #20]
 8008cd2:	f003 0301 	and.w	r3, r3, #1
}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	370c      	adds	r7, #12
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce0:	4770      	bx	lr

08008ce2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008ce2:	b480      	push	{r7}
 8008ce4:	b085      	sub	sp, #20
 8008ce6:	af00      	add	r7, sp, #0
 8008ce8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	68fa      	ldr	r2, [r7, #12]
 8008cf8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008cfc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008d00:	f023 0307 	bic.w	r3, r3, #7
 8008d04:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d0c:	685b      	ldr	r3, [r3, #4]
 8008d0e:	68fa      	ldr	r2, [r7, #12]
 8008d10:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d18:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008d1a:	2300      	movs	r3, #0
}
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	3714      	adds	r7, #20
 8008d20:	46bd      	mov	sp, r7
 8008d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d26:	4770      	bx	lr

08008d28 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b087      	sub	sp, #28
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	60f8      	str	r0, [r7, #12]
 8008d30:	460b      	mov	r3, r1
 8008d32:	607a      	str	r2, [r7, #4]
 8008d34:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	333c      	adds	r3, #60	; 0x3c
 8008d3e:	3304      	adds	r3, #4
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008d44:	693b      	ldr	r3, [r7, #16]
 8008d46:	4a26      	ldr	r2, [pc, #152]	; (8008de0 <USB_EP0_OutStart+0xb8>)
 8008d48:	4293      	cmp	r3, r2
 8008d4a:	d90a      	bls.n	8008d62 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008d4c:	697b      	ldr	r3, [r7, #20]
 8008d4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008d58:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008d5c:	d101      	bne.n	8008d62 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008d5e:	2300      	movs	r3, #0
 8008d60:	e037      	b.n	8008dd2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008d62:	697b      	ldr	r3, [r7, #20]
 8008d64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d68:	461a      	mov	r2, r3
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d74:	691b      	ldr	r3, [r3, #16]
 8008d76:	697a      	ldr	r2, [r7, #20]
 8008d78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d7c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008d80:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d88:	691b      	ldr	r3, [r3, #16]
 8008d8a:	697a      	ldr	r2, [r7, #20]
 8008d8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d90:	f043 0318 	orr.w	r3, r3, #24
 8008d94:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008d96:	697b      	ldr	r3, [r7, #20]
 8008d98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d9c:	691b      	ldr	r3, [r3, #16]
 8008d9e:	697a      	ldr	r2, [r7, #20]
 8008da0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008da4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008da8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008daa:	7afb      	ldrb	r3, [r7, #11]
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	d10f      	bne.n	8008dd0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008db0:	697b      	ldr	r3, [r7, #20]
 8008db2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008db6:	461a      	mov	r2, r3
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008dbc:	697b      	ldr	r3, [r7, #20]
 8008dbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	697a      	ldr	r2, [r7, #20]
 8008dc6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008dca:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008dce:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008dd0:	2300      	movs	r3, #0
}
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	371c      	adds	r7, #28
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ddc:	4770      	bx	lr
 8008dde:	bf00      	nop
 8008de0:	4f54300a 	.word	0x4f54300a

08008de4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008de4:	b480      	push	{r7}
 8008de6:	b085      	sub	sp, #20
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008dec:	2300      	movs	r3, #0
 8008dee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	3301      	adds	r3, #1
 8008df4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	4a13      	ldr	r2, [pc, #76]	; (8008e48 <USB_CoreReset+0x64>)
 8008dfa:	4293      	cmp	r3, r2
 8008dfc:	d901      	bls.n	8008e02 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008dfe:	2303      	movs	r3, #3
 8008e00:	e01b      	b.n	8008e3a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	691b      	ldr	r3, [r3, #16]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	daf2      	bge.n	8008df0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	691b      	ldr	r3, [r3, #16]
 8008e12:	f043 0201 	orr.w	r2, r3, #1
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	3301      	adds	r3, #1
 8008e1e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	4a09      	ldr	r2, [pc, #36]	; (8008e48 <USB_CoreReset+0x64>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d901      	bls.n	8008e2c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008e28:	2303      	movs	r3, #3
 8008e2a:	e006      	b.n	8008e3a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	691b      	ldr	r3, [r3, #16]
 8008e30:	f003 0301 	and.w	r3, r3, #1
 8008e34:	2b01      	cmp	r3, #1
 8008e36:	d0f0      	beq.n	8008e1a <USB_CoreReset+0x36>

  return HAL_OK;
 8008e38:	2300      	movs	r3, #0
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	3714      	adds	r7, #20
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e44:	4770      	bx	lr
 8008e46:	bf00      	nop
 8008e48:	00030d40 	.word	0x00030d40

08008e4c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b084      	sub	sp, #16
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
 8008e54:	460b      	mov	r3, r1
 8008e56:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008e58:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008e5c:	f005 fbd2 	bl	800e604 <USBD_static_malloc>
 8008e60:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d109      	bne.n	8008e7c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	32b0      	adds	r2, #176	; 0xb0
 8008e72:	2100      	movs	r1, #0
 8008e74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008e78:	2302      	movs	r3, #2
 8008e7a:	e0d4      	b.n	8009026 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008e7c:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8008e80:	2100      	movs	r1, #0
 8008e82:	68f8      	ldr	r0, [r7, #12]
 8008e84:	f005 fc4a 	bl	800e71c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	32b0      	adds	r2, #176	; 0xb0
 8008e92:	68f9      	ldr	r1, [r7, #12]
 8008e94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	32b0      	adds	r2, #176	; 0xb0
 8008ea2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	7c1b      	ldrb	r3, [r3, #16]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d138      	bne.n	8008f26 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008eb4:	4b5e      	ldr	r3, [pc, #376]	; (8009030 <USBD_CDC_Init+0x1e4>)
 8008eb6:	7819      	ldrb	r1, [r3, #0]
 8008eb8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008ebc:	2202      	movs	r2, #2
 8008ebe:	6878      	ldr	r0, [r7, #4]
 8008ec0:	f005 fa7d 	bl	800e3be <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008ec4:	4b5a      	ldr	r3, [pc, #360]	; (8009030 <USBD_CDC_Init+0x1e4>)
 8008ec6:	781b      	ldrb	r3, [r3, #0]
 8008ec8:	f003 020f 	and.w	r2, r3, #15
 8008ecc:	6879      	ldr	r1, [r7, #4]
 8008ece:	4613      	mov	r3, r2
 8008ed0:	009b      	lsls	r3, r3, #2
 8008ed2:	4413      	add	r3, r2
 8008ed4:	009b      	lsls	r3, r3, #2
 8008ed6:	440b      	add	r3, r1
 8008ed8:	3324      	adds	r3, #36	; 0x24
 8008eda:	2201      	movs	r2, #1
 8008edc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008ede:	4b55      	ldr	r3, [pc, #340]	; (8009034 <USBD_CDC_Init+0x1e8>)
 8008ee0:	7819      	ldrb	r1, [r3, #0]
 8008ee2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008ee6:	2202      	movs	r2, #2
 8008ee8:	6878      	ldr	r0, [r7, #4]
 8008eea:	f005 fa68 	bl	800e3be <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008eee:	4b51      	ldr	r3, [pc, #324]	; (8009034 <USBD_CDC_Init+0x1e8>)
 8008ef0:	781b      	ldrb	r3, [r3, #0]
 8008ef2:	f003 020f 	and.w	r2, r3, #15
 8008ef6:	6879      	ldr	r1, [r7, #4]
 8008ef8:	4613      	mov	r3, r2
 8008efa:	009b      	lsls	r3, r3, #2
 8008efc:	4413      	add	r3, r2
 8008efe:	009b      	lsls	r3, r3, #2
 8008f00:	440b      	add	r3, r1
 8008f02:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008f06:	2201      	movs	r2, #1
 8008f08:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008f0a:	4b4b      	ldr	r3, [pc, #300]	; (8009038 <USBD_CDC_Init+0x1ec>)
 8008f0c:	781b      	ldrb	r3, [r3, #0]
 8008f0e:	f003 020f 	and.w	r2, r3, #15
 8008f12:	6879      	ldr	r1, [r7, #4]
 8008f14:	4613      	mov	r3, r2
 8008f16:	009b      	lsls	r3, r3, #2
 8008f18:	4413      	add	r3, r2
 8008f1a:	009b      	lsls	r3, r3, #2
 8008f1c:	440b      	add	r3, r1
 8008f1e:	3326      	adds	r3, #38	; 0x26
 8008f20:	2210      	movs	r2, #16
 8008f22:	801a      	strh	r2, [r3, #0]
 8008f24:	e035      	b.n	8008f92 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008f26:	4b42      	ldr	r3, [pc, #264]	; (8009030 <USBD_CDC_Init+0x1e4>)
 8008f28:	7819      	ldrb	r1, [r3, #0]
 8008f2a:	2340      	movs	r3, #64	; 0x40
 8008f2c:	2202      	movs	r2, #2
 8008f2e:	6878      	ldr	r0, [r7, #4]
 8008f30:	f005 fa45 	bl	800e3be <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008f34:	4b3e      	ldr	r3, [pc, #248]	; (8009030 <USBD_CDC_Init+0x1e4>)
 8008f36:	781b      	ldrb	r3, [r3, #0]
 8008f38:	f003 020f 	and.w	r2, r3, #15
 8008f3c:	6879      	ldr	r1, [r7, #4]
 8008f3e:	4613      	mov	r3, r2
 8008f40:	009b      	lsls	r3, r3, #2
 8008f42:	4413      	add	r3, r2
 8008f44:	009b      	lsls	r3, r3, #2
 8008f46:	440b      	add	r3, r1
 8008f48:	3324      	adds	r3, #36	; 0x24
 8008f4a:	2201      	movs	r2, #1
 8008f4c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008f4e:	4b39      	ldr	r3, [pc, #228]	; (8009034 <USBD_CDC_Init+0x1e8>)
 8008f50:	7819      	ldrb	r1, [r3, #0]
 8008f52:	2340      	movs	r3, #64	; 0x40
 8008f54:	2202      	movs	r2, #2
 8008f56:	6878      	ldr	r0, [r7, #4]
 8008f58:	f005 fa31 	bl	800e3be <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008f5c:	4b35      	ldr	r3, [pc, #212]	; (8009034 <USBD_CDC_Init+0x1e8>)
 8008f5e:	781b      	ldrb	r3, [r3, #0]
 8008f60:	f003 020f 	and.w	r2, r3, #15
 8008f64:	6879      	ldr	r1, [r7, #4]
 8008f66:	4613      	mov	r3, r2
 8008f68:	009b      	lsls	r3, r3, #2
 8008f6a:	4413      	add	r3, r2
 8008f6c:	009b      	lsls	r3, r3, #2
 8008f6e:	440b      	add	r3, r1
 8008f70:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008f74:	2201      	movs	r2, #1
 8008f76:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008f78:	4b2f      	ldr	r3, [pc, #188]	; (8009038 <USBD_CDC_Init+0x1ec>)
 8008f7a:	781b      	ldrb	r3, [r3, #0]
 8008f7c:	f003 020f 	and.w	r2, r3, #15
 8008f80:	6879      	ldr	r1, [r7, #4]
 8008f82:	4613      	mov	r3, r2
 8008f84:	009b      	lsls	r3, r3, #2
 8008f86:	4413      	add	r3, r2
 8008f88:	009b      	lsls	r3, r3, #2
 8008f8a:	440b      	add	r3, r1
 8008f8c:	3326      	adds	r3, #38	; 0x26
 8008f8e:	2210      	movs	r2, #16
 8008f90:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008f92:	4b29      	ldr	r3, [pc, #164]	; (8009038 <USBD_CDC_Init+0x1ec>)
 8008f94:	7819      	ldrb	r1, [r3, #0]
 8008f96:	2308      	movs	r3, #8
 8008f98:	2203      	movs	r2, #3
 8008f9a:	6878      	ldr	r0, [r7, #4]
 8008f9c:	f005 fa0f 	bl	800e3be <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008fa0:	4b25      	ldr	r3, [pc, #148]	; (8009038 <USBD_CDC_Init+0x1ec>)
 8008fa2:	781b      	ldrb	r3, [r3, #0]
 8008fa4:	f003 020f 	and.w	r2, r3, #15
 8008fa8:	6879      	ldr	r1, [r7, #4]
 8008faa:	4613      	mov	r3, r2
 8008fac:	009b      	lsls	r3, r3, #2
 8008fae:	4413      	add	r3, r2
 8008fb0:	009b      	lsls	r3, r3, #2
 8008fb2:	440b      	add	r3, r1
 8008fb4:	3324      	adds	r3, #36	; 0x24
 8008fb6:	2201      	movs	r2, #1
 8008fb8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008fc8:	687a      	ldr	r2, [r7, #4]
 8008fca:	33b0      	adds	r3, #176	; 0xb0
 8008fcc:	009b      	lsls	r3, r3, #2
 8008fce:	4413      	add	r3, r2
 8008fd0:	685b      	ldr	r3, [r3, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	2200      	movs	r2, #0
 8008fda:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d101      	bne.n	8008ff4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008ff0:	2302      	movs	r3, #2
 8008ff2:	e018      	b.n	8009026 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	7c1b      	ldrb	r3, [r3, #16]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d10a      	bne.n	8009012 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008ffc:	4b0d      	ldr	r3, [pc, #52]	; (8009034 <USBD_CDC_Init+0x1e8>)
 8008ffe:	7819      	ldrb	r1, [r3, #0]
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009006:	f44f 7300 	mov.w	r3, #512	; 0x200
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	f005 fac6 	bl	800e59c <USBD_LL_PrepareReceive>
 8009010:	e008      	b.n	8009024 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009012:	4b08      	ldr	r3, [pc, #32]	; (8009034 <USBD_CDC_Init+0x1e8>)
 8009014:	7819      	ldrb	r1, [r3, #0]
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800901c:	2340      	movs	r3, #64	; 0x40
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f005 fabc 	bl	800e59c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009024:	2300      	movs	r3, #0
}
 8009026:	4618      	mov	r0, r3
 8009028:	3710      	adds	r7, #16
 800902a:	46bd      	mov	sp, r7
 800902c:	bd80      	pop	{r7, pc}
 800902e:	bf00      	nop
 8009030:	2000057b 	.word	0x2000057b
 8009034:	2000057c 	.word	0x2000057c
 8009038:	2000057d 	.word	0x2000057d

0800903c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b082      	sub	sp, #8
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
 8009044:	460b      	mov	r3, r1
 8009046:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009048:	4b3a      	ldr	r3, [pc, #232]	; (8009134 <USBD_CDC_DeInit+0xf8>)
 800904a:	781b      	ldrb	r3, [r3, #0]
 800904c:	4619      	mov	r1, r3
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f005 f9db 	bl	800e40a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009054:	4b37      	ldr	r3, [pc, #220]	; (8009134 <USBD_CDC_DeInit+0xf8>)
 8009056:	781b      	ldrb	r3, [r3, #0]
 8009058:	f003 020f 	and.w	r2, r3, #15
 800905c:	6879      	ldr	r1, [r7, #4]
 800905e:	4613      	mov	r3, r2
 8009060:	009b      	lsls	r3, r3, #2
 8009062:	4413      	add	r3, r2
 8009064:	009b      	lsls	r3, r3, #2
 8009066:	440b      	add	r3, r1
 8009068:	3324      	adds	r3, #36	; 0x24
 800906a:	2200      	movs	r2, #0
 800906c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800906e:	4b32      	ldr	r3, [pc, #200]	; (8009138 <USBD_CDC_DeInit+0xfc>)
 8009070:	781b      	ldrb	r3, [r3, #0]
 8009072:	4619      	mov	r1, r3
 8009074:	6878      	ldr	r0, [r7, #4]
 8009076:	f005 f9c8 	bl	800e40a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800907a:	4b2f      	ldr	r3, [pc, #188]	; (8009138 <USBD_CDC_DeInit+0xfc>)
 800907c:	781b      	ldrb	r3, [r3, #0]
 800907e:	f003 020f 	and.w	r2, r3, #15
 8009082:	6879      	ldr	r1, [r7, #4]
 8009084:	4613      	mov	r3, r2
 8009086:	009b      	lsls	r3, r3, #2
 8009088:	4413      	add	r3, r2
 800908a:	009b      	lsls	r3, r3, #2
 800908c:	440b      	add	r3, r1
 800908e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009092:	2200      	movs	r2, #0
 8009094:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009096:	4b29      	ldr	r3, [pc, #164]	; (800913c <USBD_CDC_DeInit+0x100>)
 8009098:	781b      	ldrb	r3, [r3, #0]
 800909a:	4619      	mov	r1, r3
 800909c:	6878      	ldr	r0, [r7, #4]
 800909e:	f005 f9b4 	bl	800e40a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80090a2:	4b26      	ldr	r3, [pc, #152]	; (800913c <USBD_CDC_DeInit+0x100>)
 80090a4:	781b      	ldrb	r3, [r3, #0]
 80090a6:	f003 020f 	and.w	r2, r3, #15
 80090aa:	6879      	ldr	r1, [r7, #4]
 80090ac:	4613      	mov	r3, r2
 80090ae:	009b      	lsls	r3, r3, #2
 80090b0:	4413      	add	r3, r2
 80090b2:	009b      	lsls	r3, r3, #2
 80090b4:	440b      	add	r3, r1
 80090b6:	3324      	adds	r3, #36	; 0x24
 80090b8:	2200      	movs	r2, #0
 80090ba:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80090bc:	4b1f      	ldr	r3, [pc, #124]	; (800913c <USBD_CDC_DeInit+0x100>)
 80090be:	781b      	ldrb	r3, [r3, #0]
 80090c0:	f003 020f 	and.w	r2, r3, #15
 80090c4:	6879      	ldr	r1, [r7, #4]
 80090c6:	4613      	mov	r3, r2
 80090c8:	009b      	lsls	r3, r3, #2
 80090ca:	4413      	add	r3, r2
 80090cc:	009b      	lsls	r3, r3, #2
 80090ce:	440b      	add	r3, r1
 80090d0:	3326      	adds	r3, #38	; 0x26
 80090d2:	2200      	movs	r2, #0
 80090d4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	32b0      	adds	r2, #176	; 0xb0
 80090e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d01f      	beq.n	8009128 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80090ee:	687a      	ldr	r2, [r7, #4]
 80090f0:	33b0      	adds	r3, #176	; 0xb0
 80090f2:	009b      	lsls	r3, r3, #2
 80090f4:	4413      	add	r3, r2
 80090f6:	685b      	ldr	r3, [r3, #4]
 80090f8:	685b      	ldr	r3, [r3, #4]
 80090fa:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	32b0      	adds	r2, #176	; 0xb0
 8009106:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800910a:	4618      	mov	r0, r3
 800910c:	f005 fa88 	bl	800e620 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	32b0      	adds	r2, #176	; 0xb0
 800911a:	2100      	movs	r1, #0
 800911c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2200      	movs	r2, #0
 8009124:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009128:	2300      	movs	r3, #0
}
 800912a:	4618      	mov	r0, r3
 800912c:	3708      	adds	r7, #8
 800912e:	46bd      	mov	sp, r7
 8009130:	bd80      	pop	{r7, pc}
 8009132:	bf00      	nop
 8009134:	2000057b 	.word	0x2000057b
 8009138:	2000057c 	.word	0x2000057c
 800913c:	2000057d 	.word	0x2000057d

08009140 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b086      	sub	sp, #24
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
 8009148:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	32b0      	adds	r2, #176	; 0xb0
 8009154:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009158:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800915a:	2300      	movs	r3, #0
 800915c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800915e:	2300      	movs	r3, #0
 8009160:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009162:	2300      	movs	r3, #0
 8009164:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009166:	693b      	ldr	r3, [r7, #16]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d101      	bne.n	8009170 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800916c:	2303      	movs	r3, #3
 800916e:	e0bf      	b.n	80092f0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	781b      	ldrb	r3, [r3, #0]
 8009174:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009178:	2b00      	cmp	r3, #0
 800917a:	d050      	beq.n	800921e <USBD_CDC_Setup+0xde>
 800917c:	2b20      	cmp	r3, #32
 800917e:	f040 80af 	bne.w	80092e0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	88db      	ldrh	r3, [r3, #6]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d03a      	beq.n	8009200 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	781b      	ldrb	r3, [r3, #0]
 800918e:	b25b      	sxtb	r3, r3
 8009190:	2b00      	cmp	r3, #0
 8009192:	da1b      	bge.n	80091cc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800919a:	687a      	ldr	r2, [r7, #4]
 800919c:	33b0      	adds	r3, #176	; 0xb0
 800919e:	009b      	lsls	r3, r3, #2
 80091a0:	4413      	add	r3, r2
 80091a2:	685b      	ldr	r3, [r3, #4]
 80091a4:	689b      	ldr	r3, [r3, #8]
 80091a6:	683a      	ldr	r2, [r7, #0]
 80091a8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80091aa:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80091ac:	683a      	ldr	r2, [r7, #0]
 80091ae:	88d2      	ldrh	r2, [r2, #6]
 80091b0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	88db      	ldrh	r3, [r3, #6]
 80091b6:	2b07      	cmp	r3, #7
 80091b8:	bf28      	it	cs
 80091ba:	2307      	movcs	r3, #7
 80091bc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80091be:	693b      	ldr	r3, [r7, #16]
 80091c0:	89fa      	ldrh	r2, [r7, #14]
 80091c2:	4619      	mov	r1, r3
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f001 fd89 	bl	800acdc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80091ca:	e090      	b.n	80092ee <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	785a      	ldrb	r2, [r3, #1]
 80091d0:	693b      	ldr	r3, [r7, #16]
 80091d2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	88db      	ldrh	r3, [r3, #6]
 80091da:	2b3f      	cmp	r3, #63	; 0x3f
 80091dc:	d803      	bhi.n	80091e6 <USBD_CDC_Setup+0xa6>
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	88db      	ldrh	r3, [r3, #6]
 80091e2:	b2da      	uxtb	r2, r3
 80091e4:	e000      	b.n	80091e8 <USBD_CDC_Setup+0xa8>
 80091e6:	2240      	movs	r2, #64	; 0x40
 80091e8:	693b      	ldr	r3, [r7, #16]
 80091ea:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80091ee:	6939      	ldr	r1, [r7, #16]
 80091f0:	693b      	ldr	r3, [r7, #16]
 80091f2:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80091f6:	461a      	mov	r2, r3
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f001 fd9b 	bl	800ad34 <USBD_CtlPrepareRx>
      break;
 80091fe:	e076      	b.n	80092ee <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009206:	687a      	ldr	r2, [r7, #4]
 8009208:	33b0      	adds	r3, #176	; 0xb0
 800920a:	009b      	lsls	r3, r3, #2
 800920c:	4413      	add	r3, r2
 800920e:	685b      	ldr	r3, [r3, #4]
 8009210:	689b      	ldr	r3, [r3, #8]
 8009212:	683a      	ldr	r2, [r7, #0]
 8009214:	7850      	ldrb	r0, [r2, #1]
 8009216:	2200      	movs	r2, #0
 8009218:	6839      	ldr	r1, [r7, #0]
 800921a:	4798      	blx	r3
      break;
 800921c:	e067      	b.n	80092ee <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	785b      	ldrb	r3, [r3, #1]
 8009222:	2b0b      	cmp	r3, #11
 8009224:	d851      	bhi.n	80092ca <USBD_CDC_Setup+0x18a>
 8009226:	a201      	add	r2, pc, #4	; (adr r2, 800922c <USBD_CDC_Setup+0xec>)
 8009228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800922c:	0800925d 	.word	0x0800925d
 8009230:	080092d9 	.word	0x080092d9
 8009234:	080092cb 	.word	0x080092cb
 8009238:	080092cb 	.word	0x080092cb
 800923c:	080092cb 	.word	0x080092cb
 8009240:	080092cb 	.word	0x080092cb
 8009244:	080092cb 	.word	0x080092cb
 8009248:	080092cb 	.word	0x080092cb
 800924c:	080092cb 	.word	0x080092cb
 8009250:	080092cb 	.word	0x080092cb
 8009254:	08009287 	.word	0x08009287
 8009258:	080092b1 	.word	0x080092b1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009262:	b2db      	uxtb	r3, r3
 8009264:	2b03      	cmp	r3, #3
 8009266:	d107      	bne.n	8009278 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009268:	f107 030a 	add.w	r3, r7, #10
 800926c:	2202      	movs	r2, #2
 800926e:	4619      	mov	r1, r3
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f001 fd33 	bl	800acdc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009276:	e032      	b.n	80092de <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009278:	6839      	ldr	r1, [r7, #0]
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f001 fcbd 	bl	800abfa <USBD_CtlError>
            ret = USBD_FAIL;
 8009280:	2303      	movs	r3, #3
 8009282:	75fb      	strb	r3, [r7, #23]
          break;
 8009284:	e02b      	b.n	80092de <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800928c:	b2db      	uxtb	r3, r3
 800928e:	2b03      	cmp	r3, #3
 8009290:	d107      	bne.n	80092a2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009292:	f107 030d 	add.w	r3, r7, #13
 8009296:	2201      	movs	r2, #1
 8009298:	4619      	mov	r1, r3
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f001 fd1e 	bl	800acdc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80092a0:	e01d      	b.n	80092de <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80092a2:	6839      	ldr	r1, [r7, #0]
 80092a4:	6878      	ldr	r0, [r7, #4]
 80092a6:	f001 fca8 	bl	800abfa <USBD_CtlError>
            ret = USBD_FAIL;
 80092aa:	2303      	movs	r3, #3
 80092ac:	75fb      	strb	r3, [r7, #23]
          break;
 80092ae:	e016      	b.n	80092de <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092b6:	b2db      	uxtb	r3, r3
 80092b8:	2b03      	cmp	r3, #3
 80092ba:	d00f      	beq.n	80092dc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80092bc:	6839      	ldr	r1, [r7, #0]
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f001 fc9b 	bl	800abfa <USBD_CtlError>
            ret = USBD_FAIL;
 80092c4:	2303      	movs	r3, #3
 80092c6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80092c8:	e008      	b.n	80092dc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80092ca:	6839      	ldr	r1, [r7, #0]
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f001 fc94 	bl	800abfa <USBD_CtlError>
          ret = USBD_FAIL;
 80092d2:	2303      	movs	r3, #3
 80092d4:	75fb      	strb	r3, [r7, #23]
          break;
 80092d6:	e002      	b.n	80092de <USBD_CDC_Setup+0x19e>
          break;
 80092d8:	bf00      	nop
 80092da:	e008      	b.n	80092ee <USBD_CDC_Setup+0x1ae>
          break;
 80092dc:	bf00      	nop
      }
      break;
 80092de:	e006      	b.n	80092ee <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80092e0:	6839      	ldr	r1, [r7, #0]
 80092e2:	6878      	ldr	r0, [r7, #4]
 80092e4:	f001 fc89 	bl	800abfa <USBD_CtlError>
      ret = USBD_FAIL;
 80092e8:	2303      	movs	r3, #3
 80092ea:	75fb      	strb	r3, [r7, #23]
      break;
 80092ec:	bf00      	nop
  }

  return (uint8_t)ret;
 80092ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80092f0:	4618      	mov	r0, r3
 80092f2:	3718      	adds	r7, #24
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}

080092f8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b084      	sub	sp, #16
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
 8009300:	460b      	mov	r3, r1
 8009302:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800930a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	32b0      	adds	r2, #176	; 0xb0
 8009316:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d101      	bne.n	8009322 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800931e:	2303      	movs	r3, #3
 8009320:	e065      	b.n	80093ee <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	32b0      	adds	r2, #176	; 0xb0
 800932c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009330:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009332:	78fb      	ldrb	r3, [r7, #3]
 8009334:	f003 020f 	and.w	r2, r3, #15
 8009338:	6879      	ldr	r1, [r7, #4]
 800933a:	4613      	mov	r3, r2
 800933c:	009b      	lsls	r3, r3, #2
 800933e:	4413      	add	r3, r2
 8009340:	009b      	lsls	r3, r3, #2
 8009342:	440b      	add	r3, r1
 8009344:	3318      	adds	r3, #24
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d02f      	beq.n	80093ac <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800934c:	78fb      	ldrb	r3, [r7, #3]
 800934e:	f003 020f 	and.w	r2, r3, #15
 8009352:	6879      	ldr	r1, [r7, #4]
 8009354:	4613      	mov	r3, r2
 8009356:	009b      	lsls	r3, r3, #2
 8009358:	4413      	add	r3, r2
 800935a:	009b      	lsls	r3, r3, #2
 800935c:	440b      	add	r3, r1
 800935e:	3318      	adds	r3, #24
 8009360:	681a      	ldr	r2, [r3, #0]
 8009362:	78fb      	ldrb	r3, [r7, #3]
 8009364:	f003 010f 	and.w	r1, r3, #15
 8009368:	68f8      	ldr	r0, [r7, #12]
 800936a:	460b      	mov	r3, r1
 800936c:	00db      	lsls	r3, r3, #3
 800936e:	440b      	add	r3, r1
 8009370:	009b      	lsls	r3, r3, #2
 8009372:	4403      	add	r3, r0
 8009374:	3348      	adds	r3, #72	; 0x48
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	fbb2 f1f3 	udiv	r1, r2, r3
 800937c:	fb01 f303 	mul.w	r3, r1, r3
 8009380:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009382:	2b00      	cmp	r3, #0
 8009384:	d112      	bne.n	80093ac <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009386:	78fb      	ldrb	r3, [r7, #3]
 8009388:	f003 020f 	and.w	r2, r3, #15
 800938c:	6879      	ldr	r1, [r7, #4]
 800938e:	4613      	mov	r3, r2
 8009390:	009b      	lsls	r3, r3, #2
 8009392:	4413      	add	r3, r2
 8009394:	009b      	lsls	r3, r3, #2
 8009396:	440b      	add	r3, r1
 8009398:	3318      	adds	r3, #24
 800939a:	2200      	movs	r2, #0
 800939c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800939e:	78f9      	ldrb	r1, [r7, #3]
 80093a0:	2300      	movs	r3, #0
 80093a2:	2200      	movs	r2, #0
 80093a4:	6878      	ldr	r0, [r7, #4]
 80093a6:	f005 f8d8 	bl	800e55a <USBD_LL_Transmit>
 80093aa:	e01f      	b.n	80093ec <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	2200      	movs	r2, #0
 80093b0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80093ba:	687a      	ldr	r2, [r7, #4]
 80093bc:	33b0      	adds	r3, #176	; 0xb0
 80093be:	009b      	lsls	r3, r3, #2
 80093c0:	4413      	add	r3, r2
 80093c2:	685b      	ldr	r3, [r3, #4]
 80093c4:	691b      	ldr	r3, [r3, #16]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d010      	beq.n	80093ec <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80093d0:	687a      	ldr	r2, [r7, #4]
 80093d2:	33b0      	adds	r3, #176	; 0xb0
 80093d4:	009b      	lsls	r3, r3, #2
 80093d6:	4413      	add	r3, r2
 80093d8:	685b      	ldr	r3, [r3, #4]
 80093da:	691b      	ldr	r3, [r3, #16]
 80093dc:	68ba      	ldr	r2, [r7, #8]
 80093de:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80093e2:	68ba      	ldr	r2, [r7, #8]
 80093e4:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80093e8:	78fa      	ldrb	r2, [r7, #3]
 80093ea:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80093ec:	2300      	movs	r3, #0
}
 80093ee:	4618      	mov	r0, r3
 80093f0:	3710      	adds	r7, #16
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}

080093f6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80093f6:	b580      	push	{r7, lr}
 80093f8:	b084      	sub	sp, #16
 80093fa:	af00      	add	r7, sp, #0
 80093fc:	6078      	str	r0, [r7, #4]
 80093fe:	460b      	mov	r3, r1
 8009400:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	32b0      	adds	r2, #176	; 0xb0
 800940c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009410:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	32b0      	adds	r2, #176	; 0xb0
 800941c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d101      	bne.n	8009428 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009424:	2303      	movs	r3, #3
 8009426:	e01a      	b.n	800945e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009428:	78fb      	ldrb	r3, [r7, #3]
 800942a:	4619      	mov	r1, r3
 800942c:	6878      	ldr	r0, [r7, #4]
 800942e:	f005 f8d6 	bl	800e5de <USBD_LL_GetRxDataSize>
 8009432:	4602      	mov	r2, r0
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009440:	687a      	ldr	r2, [r7, #4]
 8009442:	33b0      	adds	r3, #176	; 0xb0
 8009444:	009b      	lsls	r3, r3, #2
 8009446:	4413      	add	r3, r2
 8009448:	685b      	ldr	r3, [r3, #4]
 800944a:	68db      	ldr	r3, [r3, #12]
 800944c:	68fa      	ldr	r2, [r7, #12]
 800944e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009452:	68fa      	ldr	r2, [r7, #12]
 8009454:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009458:	4611      	mov	r1, r2
 800945a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800945c:	2300      	movs	r3, #0
}
 800945e:	4618      	mov	r0, r3
 8009460:	3710      	adds	r7, #16
 8009462:	46bd      	mov	sp, r7
 8009464:	bd80      	pop	{r7, pc}

08009466 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009466:	b580      	push	{r7, lr}
 8009468:	b084      	sub	sp, #16
 800946a:	af00      	add	r7, sp, #0
 800946c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	32b0      	adds	r2, #176	; 0xb0
 8009478:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800947c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d101      	bne.n	8009488 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009484:	2303      	movs	r3, #3
 8009486:	e025      	b.n	80094d4 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800948e:	687a      	ldr	r2, [r7, #4]
 8009490:	33b0      	adds	r3, #176	; 0xb0
 8009492:	009b      	lsls	r3, r3, #2
 8009494:	4413      	add	r3, r2
 8009496:	685b      	ldr	r3, [r3, #4]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d01a      	beq.n	80094d2 <USBD_CDC_EP0_RxReady+0x6c>
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80094a2:	2bff      	cmp	r3, #255	; 0xff
 80094a4:	d015      	beq.n	80094d2 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80094ac:	687a      	ldr	r2, [r7, #4]
 80094ae:	33b0      	adds	r3, #176	; 0xb0
 80094b0:	009b      	lsls	r3, r3, #2
 80094b2:	4413      	add	r3, r2
 80094b4:	685b      	ldr	r3, [r3, #4]
 80094b6:	689b      	ldr	r3, [r3, #8]
 80094b8:	68fa      	ldr	r2, [r7, #12]
 80094ba:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 80094be:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80094c0:	68fa      	ldr	r2, [r7, #12]
 80094c2:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80094c6:	b292      	uxth	r2, r2
 80094c8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	22ff      	movs	r2, #255	; 0xff
 80094ce:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80094d2:	2300      	movs	r3, #0
}
 80094d4:	4618      	mov	r0, r3
 80094d6:	3710      	adds	r7, #16
 80094d8:	46bd      	mov	sp, r7
 80094da:	bd80      	pop	{r7, pc}

080094dc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80094dc:	b580      	push	{r7, lr}
 80094de:	b086      	sub	sp, #24
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80094e4:	2182      	movs	r1, #130	; 0x82
 80094e6:	4818      	ldr	r0, [pc, #96]	; (8009548 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80094e8:	f000 fd4f 	bl	8009f8a <USBD_GetEpDesc>
 80094ec:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80094ee:	2101      	movs	r1, #1
 80094f0:	4815      	ldr	r0, [pc, #84]	; (8009548 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80094f2:	f000 fd4a 	bl	8009f8a <USBD_GetEpDesc>
 80094f6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80094f8:	2181      	movs	r1, #129	; 0x81
 80094fa:	4813      	ldr	r0, [pc, #76]	; (8009548 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80094fc:	f000 fd45 	bl	8009f8a <USBD_GetEpDesc>
 8009500:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009502:	697b      	ldr	r3, [r7, #20]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d002      	beq.n	800950e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009508:	697b      	ldr	r3, [r7, #20]
 800950a:	2210      	movs	r2, #16
 800950c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800950e:	693b      	ldr	r3, [r7, #16]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d006      	beq.n	8009522 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009514:	693b      	ldr	r3, [r7, #16]
 8009516:	2200      	movs	r2, #0
 8009518:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800951c:	711a      	strb	r2, [r3, #4]
 800951e:	2200      	movs	r2, #0
 8009520:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d006      	beq.n	8009536 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	2200      	movs	r2, #0
 800952c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009530:	711a      	strb	r2, [r3, #4]
 8009532:	2200      	movs	r2, #0
 8009534:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2243      	movs	r2, #67	; 0x43
 800953a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800953c:	4b02      	ldr	r3, [pc, #8]	; (8009548 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800953e:	4618      	mov	r0, r3
 8009540:	3718      	adds	r7, #24
 8009542:	46bd      	mov	sp, r7
 8009544:	bd80      	pop	{r7, pc}
 8009546:	bf00      	nop
 8009548:	20000538 	.word	0x20000538

0800954c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b086      	sub	sp, #24
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009554:	2182      	movs	r1, #130	; 0x82
 8009556:	4818      	ldr	r0, [pc, #96]	; (80095b8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009558:	f000 fd17 	bl	8009f8a <USBD_GetEpDesc>
 800955c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800955e:	2101      	movs	r1, #1
 8009560:	4815      	ldr	r0, [pc, #84]	; (80095b8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009562:	f000 fd12 	bl	8009f8a <USBD_GetEpDesc>
 8009566:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009568:	2181      	movs	r1, #129	; 0x81
 800956a:	4813      	ldr	r0, [pc, #76]	; (80095b8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800956c:	f000 fd0d 	bl	8009f8a <USBD_GetEpDesc>
 8009570:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009572:	697b      	ldr	r3, [r7, #20]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d002      	beq.n	800957e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009578:	697b      	ldr	r3, [r7, #20]
 800957a:	2210      	movs	r2, #16
 800957c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800957e:	693b      	ldr	r3, [r7, #16]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d006      	beq.n	8009592 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009584:	693b      	ldr	r3, [r7, #16]
 8009586:	2200      	movs	r2, #0
 8009588:	711a      	strb	r2, [r3, #4]
 800958a:	2200      	movs	r2, #0
 800958c:	f042 0202 	orr.w	r2, r2, #2
 8009590:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d006      	beq.n	80095a6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	2200      	movs	r2, #0
 800959c:	711a      	strb	r2, [r3, #4]
 800959e:	2200      	movs	r2, #0
 80095a0:	f042 0202 	orr.w	r2, r2, #2
 80095a4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2243      	movs	r2, #67	; 0x43
 80095aa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80095ac:	4b02      	ldr	r3, [pc, #8]	; (80095b8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80095ae:	4618      	mov	r0, r3
 80095b0:	3718      	adds	r7, #24
 80095b2:	46bd      	mov	sp, r7
 80095b4:	bd80      	pop	{r7, pc}
 80095b6:	bf00      	nop
 80095b8:	20000538 	.word	0x20000538

080095bc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	b086      	sub	sp, #24
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80095c4:	2182      	movs	r1, #130	; 0x82
 80095c6:	4818      	ldr	r0, [pc, #96]	; (8009628 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80095c8:	f000 fcdf 	bl	8009f8a <USBD_GetEpDesc>
 80095cc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80095ce:	2101      	movs	r1, #1
 80095d0:	4815      	ldr	r0, [pc, #84]	; (8009628 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80095d2:	f000 fcda 	bl	8009f8a <USBD_GetEpDesc>
 80095d6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80095d8:	2181      	movs	r1, #129	; 0x81
 80095da:	4813      	ldr	r0, [pc, #76]	; (8009628 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80095dc:	f000 fcd5 	bl	8009f8a <USBD_GetEpDesc>
 80095e0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80095e2:	697b      	ldr	r3, [r7, #20]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d002      	beq.n	80095ee <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80095e8:	697b      	ldr	r3, [r7, #20]
 80095ea:	2210      	movs	r2, #16
 80095ec:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80095ee:	693b      	ldr	r3, [r7, #16]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d006      	beq.n	8009602 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80095f4:	693b      	ldr	r3, [r7, #16]
 80095f6:	2200      	movs	r2, #0
 80095f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80095fc:	711a      	strb	r2, [r3, #4]
 80095fe:	2200      	movs	r2, #0
 8009600:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d006      	beq.n	8009616 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	2200      	movs	r2, #0
 800960c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009610:	711a      	strb	r2, [r3, #4]
 8009612:	2200      	movs	r2, #0
 8009614:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	2243      	movs	r2, #67	; 0x43
 800961a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800961c:	4b02      	ldr	r3, [pc, #8]	; (8009628 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800961e:	4618      	mov	r0, r3
 8009620:	3718      	adds	r7, #24
 8009622:	46bd      	mov	sp, r7
 8009624:	bd80      	pop	{r7, pc}
 8009626:	bf00      	nop
 8009628:	20000538 	.word	0x20000538

0800962c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800962c:	b480      	push	{r7}
 800962e:	b083      	sub	sp, #12
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	220a      	movs	r2, #10
 8009638:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800963a:	4b03      	ldr	r3, [pc, #12]	; (8009648 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800963c:	4618      	mov	r0, r3
 800963e:	370c      	adds	r7, #12
 8009640:	46bd      	mov	sp, r7
 8009642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009646:	4770      	bx	lr
 8009648:	200004f4 	.word	0x200004f4

0800964c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800964c:	b480      	push	{r7}
 800964e:	b083      	sub	sp, #12
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
 8009654:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d101      	bne.n	8009660 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800965c:	2303      	movs	r3, #3
 800965e:	e009      	b.n	8009674 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009666:	687a      	ldr	r2, [r7, #4]
 8009668:	33b0      	adds	r3, #176	; 0xb0
 800966a:	009b      	lsls	r3, r3, #2
 800966c:	4413      	add	r3, r2
 800966e:	683a      	ldr	r2, [r7, #0]
 8009670:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009672:	2300      	movs	r3, #0
}
 8009674:	4618      	mov	r0, r3
 8009676:	370c      	adds	r7, #12
 8009678:	46bd      	mov	sp, r7
 800967a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967e:	4770      	bx	lr

08009680 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009680:	b480      	push	{r7}
 8009682:	b087      	sub	sp, #28
 8009684:	af00      	add	r7, sp, #0
 8009686:	60f8      	str	r0, [r7, #12]
 8009688:	60b9      	str	r1, [r7, #8]
 800968a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	32b0      	adds	r2, #176	; 0xb0
 8009696:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800969a:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800969c:	697b      	ldr	r3, [r7, #20]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d101      	bne.n	80096a6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80096a2:	2303      	movs	r3, #3
 80096a4:	e008      	b.n	80096b8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80096a6:	697b      	ldr	r3, [r7, #20]
 80096a8:	68ba      	ldr	r2, [r7, #8]
 80096aa:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80096ae:	697b      	ldr	r3, [r7, #20]
 80096b0:	687a      	ldr	r2, [r7, #4]
 80096b2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80096b6:	2300      	movs	r3, #0
}
 80096b8:	4618      	mov	r0, r3
 80096ba:	371c      	adds	r7, #28
 80096bc:	46bd      	mov	sp, r7
 80096be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c2:	4770      	bx	lr

080096c4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80096c4:	b480      	push	{r7}
 80096c6:	b085      	sub	sp, #20
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
 80096cc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	32b0      	adds	r2, #176	; 0xb0
 80096d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096dc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d101      	bne.n	80096e8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80096e4:	2303      	movs	r3, #3
 80096e6:	e004      	b.n	80096f2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	683a      	ldr	r2, [r7, #0]
 80096ec:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80096f0:	2300      	movs	r3, #0
}
 80096f2:	4618      	mov	r0, r3
 80096f4:	3714      	adds	r7, #20
 80096f6:	46bd      	mov	sp, r7
 80096f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fc:	4770      	bx	lr
	...

08009700 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b084      	sub	sp, #16
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	32b0      	adds	r2, #176	; 0xb0
 8009712:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009716:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8009718:	2301      	movs	r3, #1
 800971a:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	32b0      	adds	r2, #176	; 0xb0
 8009726:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d101      	bne.n	8009732 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800972e:	2303      	movs	r3, #3
 8009730:	e025      	b.n	800977e <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009738:	2b00      	cmp	r3, #0
 800973a:	d11f      	bne.n	800977c <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800973c:	68bb      	ldr	r3, [r7, #8]
 800973e:	2201      	movs	r2, #1
 8009740:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8009744:	4b10      	ldr	r3, [pc, #64]	; (8009788 <USBD_CDC_TransmitPacket+0x88>)
 8009746:	781b      	ldrb	r3, [r3, #0]
 8009748:	f003 020f 	and.w	r2, r3, #15
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	4613      	mov	r3, r2
 8009756:	009b      	lsls	r3, r3, #2
 8009758:	4413      	add	r3, r2
 800975a:	009b      	lsls	r3, r3, #2
 800975c:	4403      	add	r3, r0
 800975e:	3318      	adds	r3, #24
 8009760:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8009762:	4b09      	ldr	r3, [pc, #36]	; (8009788 <USBD_CDC_TransmitPacket+0x88>)
 8009764:	7819      	ldrb	r1, [r3, #0]
 8009766:	68bb      	ldr	r3, [r7, #8]
 8009768:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800976c:	68bb      	ldr	r3, [r7, #8]
 800976e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f004 fef1 	bl	800e55a <USBD_LL_Transmit>

    ret = USBD_OK;
 8009778:	2300      	movs	r3, #0
 800977a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800977c:	7bfb      	ldrb	r3, [r7, #15]
}
 800977e:	4618      	mov	r0, r3
 8009780:	3710      	adds	r7, #16
 8009782:	46bd      	mov	sp, r7
 8009784:	bd80      	pop	{r7, pc}
 8009786:	bf00      	nop
 8009788:	2000057b 	.word	0x2000057b

0800978c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b084      	sub	sp, #16
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	32b0      	adds	r2, #176	; 0xb0
 800979e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097a2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	32b0      	adds	r2, #176	; 0xb0
 80097ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d101      	bne.n	80097ba <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80097b6:	2303      	movs	r3, #3
 80097b8:	e018      	b.n	80097ec <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	7c1b      	ldrb	r3, [r3, #16]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d10a      	bne.n	80097d8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80097c2:	4b0c      	ldr	r3, [pc, #48]	; (80097f4 <USBD_CDC_ReceivePacket+0x68>)
 80097c4:	7819      	ldrb	r1, [r3, #0]
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80097cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80097d0:	6878      	ldr	r0, [r7, #4]
 80097d2:	f004 fee3 	bl	800e59c <USBD_LL_PrepareReceive>
 80097d6:	e008      	b.n	80097ea <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80097d8:	4b06      	ldr	r3, [pc, #24]	; (80097f4 <USBD_CDC_ReceivePacket+0x68>)
 80097da:	7819      	ldrb	r1, [r3, #0]
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80097e2:	2340      	movs	r3, #64	; 0x40
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f004 fed9 	bl	800e59c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80097ea:	2300      	movs	r3, #0
}
 80097ec:	4618      	mov	r0, r3
 80097ee:	3710      	adds	r7, #16
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}
 80097f4:	2000057c 	.word	0x2000057c

080097f8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b086      	sub	sp, #24
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	60f8      	str	r0, [r7, #12]
 8009800:	60b9      	str	r1, [r7, #8]
 8009802:	4613      	mov	r3, r2
 8009804:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d101      	bne.n	8009810 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800980c:	2303      	movs	r3, #3
 800980e:	e01f      	b.n	8009850 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	2200      	movs	r2, #0
 8009814:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	2200      	movs	r2, #0
 800981c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	2200      	movs	r2, #0
 8009824:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009828:	68bb      	ldr	r3, [r7, #8]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d003      	beq.n	8009836 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	68ba      	ldr	r2, [r7, #8]
 8009832:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	2201      	movs	r2, #1
 800983a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	79fa      	ldrb	r2, [r7, #7]
 8009842:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009844:	68f8      	ldr	r0, [r7, #12]
 8009846:	f004 fd53 	bl	800e2f0 <USBD_LL_Init>
 800984a:	4603      	mov	r3, r0
 800984c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800984e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009850:	4618      	mov	r0, r3
 8009852:	3718      	adds	r7, #24
 8009854:	46bd      	mov	sp, r7
 8009856:	bd80      	pop	{r7, pc}

08009858 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009858:	b580      	push	{r7, lr}
 800985a:	b084      	sub	sp, #16
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
 8009860:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009862:	2300      	movs	r3, #0
 8009864:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d101      	bne.n	8009870 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800986c:	2303      	movs	r3, #3
 800986e:	e025      	b.n	80098bc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	683a      	ldr	r2, [r7, #0]
 8009874:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	32ae      	adds	r2, #174	; 0xae
 8009882:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009888:	2b00      	cmp	r3, #0
 800988a:	d00f      	beq.n	80098ac <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	32ae      	adds	r2, #174	; 0xae
 8009896:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800989a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800989c:	f107 020e 	add.w	r2, r7, #14
 80098a0:	4610      	mov	r0, r2
 80098a2:	4798      	blx	r3
 80098a4:	4602      	mov	r2, r0
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80098b2:	1c5a      	adds	r2, r3, #1
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 80098ba:	2300      	movs	r3, #0
}
 80098bc:	4618      	mov	r0, r3
 80098be:	3710      	adds	r7, #16
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd80      	pop	{r7, pc}

080098c4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b082      	sub	sp, #8
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80098cc:	6878      	ldr	r0, [r7, #4]
 80098ce:	f004 fd5b 	bl	800e388 <USBD_LL_Start>
 80098d2:	4603      	mov	r3, r0
}
 80098d4:	4618      	mov	r0, r3
 80098d6:	3708      	adds	r7, #8
 80098d8:	46bd      	mov	sp, r7
 80098da:	bd80      	pop	{r7, pc}

080098dc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80098dc:	b480      	push	{r7}
 80098de:	b083      	sub	sp, #12
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80098e4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80098e6:	4618      	mov	r0, r3
 80098e8:	370c      	adds	r7, #12
 80098ea:	46bd      	mov	sp, r7
 80098ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f0:	4770      	bx	lr

080098f2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80098f2:	b580      	push	{r7, lr}
 80098f4:	b084      	sub	sp, #16
 80098f6:	af00      	add	r7, sp, #0
 80098f8:	6078      	str	r0, [r7, #4]
 80098fa:	460b      	mov	r3, r1
 80098fc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80098fe:	2300      	movs	r3, #0
 8009900:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009908:	2b00      	cmp	r3, #0
 800990a:	d009      	beq.n	8009920 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	78fa      	ldrb	r2, [r7, #3]
 8009916:	4611      	mov	r1, r2
 8009918:	6878      	ldr	r0, [r7, #4]
 800991a:	4798      	blx	r3
 800991c:	4603      	mov	r3, r0
 800991e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009920:	7bfb      	ldrb	r3, [r7, #15]
}
 8009922:	4618      	mov	r0, r3
 8009924:	3710      	adds	r7, #16
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}

0800992a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800992a:	b580      	push	{r7, lr}
 800992c:	b084      	sub	sp, #16
 800992e:	af00      	add	r7, sp, #0
 8009930:	6078      	str	r0, [r7, #4]
 8009932:	460b      	mov	r3, r1
 8009934:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009936:	2300      	movs	r3, #0
 8009938:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009940:	685b      	ldr	r3, [r3, #4]
 8009942:	78fa      	ldrb	r2, [r7, #3]
 8009944:	4611      	mov	r1, r2
 8009946:	6878      	ldr	r0, [r7, #4]
 8009948:	4798      	blx	r3
 800994a:	4603      	mov	r3, r0
 800994c:	2b00      	cmp	r3, #0
 800994e:	d001      	beq.n	8009954 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009950:	2303      	movs	r3, #3
 8009952:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009954:	7bfb      	ldrb	r3, [r7, #15]
}
 8009956:	4618      	mov	r0, r3
 8009958:	3710      	adds	r7, #16
 800995a:	46bd      	mov	sp, r7
 800995c:	bd80      	pop	{r7, pc}

0800995e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800995e:	b580      	push	{r7, lr}
 8009960:	b084      	sub	sp, #16
 8009962:	af00      	add	r7, sp, #0
 8009964:	6078      	str	r0, [r7, #4]
 8009966:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800996e:	6839      	ldr	r1, [r7, #0]
 8009970:	4618      	mov	r0, r3
 8009972:	f001 f908 	bl	800ab86 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2201      	movs	r2, #1
 800997a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009984:	461a      	mov	r2, r3
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009992:	f003 031f 	and.w	r3, r3, #31
 8009996:	2b02      	cmp	r3, #2
 8009998:	d01a      	beq.n	80099d0 <USBD_LL_SetupStage+0x72>
 800999a:	2b02      	cmp	r3, #2
 800999c:	d822      	bhi.n	80099e4 <USBD_LL_SetupStage+0x86>
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d002      	beq.n	80099a8 <USBD_LL_SetupStage+0x4a>
 80099a2:	2b01      	cmp	r3, #1
 80099a4:	d00a      	beq.n	80099bc <USBD_LL_SetupStage+0x5e>
 80099a6:	e01d      	b.n	80099e4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80099ae:	4619      	mov	r1, r3
 80099b0:	6878      	ldr	r0, [r7, #4]
 80099b2:	f000 fb5f 	bl	800a074 <USBD_StdDevReq>
 80099b6:	4603      	mov	r3, r0
 80099b8:	73fb      	strb	r3, [r7, #15]
      break;
 80099ba:	e020      	b.n	80099fe <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80099c2:	4619      	mov	r1, r3
 80099c4:	6878      	ldr	r0, [r7, #4]
 80099c6:	f000 fbc7 	bl	800a158 <USBD_StdItfReq>
 80099ca:	4603      	mov	r3, r0
 80099cc:	73fb      	strb	r3, [r7, #15]
      break;
 80099ce:	e016      	b.n	80099fe <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80099d6:	4619      	mov	r1, r3
 80099d8:	6878      	ldr	r0, [r7, #4]
 80099da:	f000 fc29 	bl	800a230 <USBD_StdEPReq>
 80099de:	4603      	mov	r3, r0
 80099e0:	73fb      	strb	r3, [r7, #15]
      break;
 80099e2:	e00c      	b.n	80099fe <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80099ea:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80099ee:	b2db      	uxtb	r3, r3
 80099f0:	4619      	mov	r1, r3
 80099f2:	6878      	ldr	r0, [r7, #4]
 80099f4:	f004 fd28 	bl	800e448 <USBD_LL_StallEP>
 80099f8:	4603      	mov	r3, r0
 80099fa:	73fb      	strb	r3, [r7, #15]
      break;
 80099fc:	bf00      	nop
  }

  return ret;
 80099fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	3710      	adds	r7, #16
 8009a04:	46bd      	mov	sp, r7
 8009a06:	bd80      	pop	{r7, pc}

08009a08 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b086      	sub	sp, #24
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	60f8      	str	r0, [r7, #12]
 8009a10:	460b      	mov	r3, r1
 8009a12:	607a      	str	r2, [r7, #4]
 8009a14:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009a16:	2300      	movs	r3, #0
 8009a18:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009a1a:	7afb      	ldrb	r3, [r7, #11]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d16e      	bne.n	8009afe <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009a26:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009a2e:	2b03      	cmp	r3, #3
 8009a30:	f040 8098 	bne.w	8009b64 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009a34:	693b      	ldr	r3, [r7, #16]
 8009a36:	689a      	ldr	r2, [r3, #8]
 8009a38:	693b      	ldr	r3, [r7, #16]
 8009a3a:	68db      	ldr	r3, [r3, #12]
 8009a3c:	429a      	cmp	r2, r3
 8009a3e:	d913      	bls.n	8009a68 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009a40:	693b      	ldr	r3, [r7, #16]
 8009a42:	689a      	ldr	r2, [r3, #8]
 8009a44:	693b      	ldr	r3, [r7, #16]
 8009a46:	68db      	ldr	r3, [r3, #12]
 8009a48:	1ad2      	subs	r2, r2, r3
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009a4e:	693b      	ldr	r3, [r7, #16]
 8009a50:	68da      	ldr	r2, [r3, #12]
 8009a52:	693b      	ldr	r3, [r7, #16]
 8009a54:	689b      	ldr	r3, [r3, #8]
 8009a56:	4293      	cmp	r3, r2
 8009a58:	bf28      	it	cs
 8009a5a:	4613      	movcs	r3, r2
 8009a5c:	461a      	mov	r2, r3
 8009a5e:	6879      	ldr	r1, [r7, #4]
 8009a60:	68f8      	ldr	r0, [r7, #12]
 8009a62:	f001 f984 	bl	800ad6e <USBD_CtlContinueRx>
 8009a66:	e07d      	b.n	8009b64 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009a6e:	f003 031f 	and.w	r3, r3, #31
 8009a72:	2b02      	cmp	r3, #2
 8009a74:	d014      	beq.n	8009aa0 <USBD_LL_DataOutStage+0x98>
 8009a76:	2b02      	cmp	r3, #2
 8009a78:	d81d      	bhi.n	8009ab6 <USBD_LL_DataOutStage+0xae>
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d002      	beq.n	8009a84 <USBD_LL_DataOutStage+0x7c>
 8009a7e:	2b01      	cmp	r3, #1
 8009a80:	d003      	beq.n	8009a8a <USBD_LL_DataOutStage+0x82>
 8009a82:	e018      	b.n	8009ab6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009a84:	2300      	movs	r3, #0
 8009a86:	75bb      	strb	r3, [r7, #22]
            break;
 8009a88:	e018      	b.n	8009abc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009a90:	b2db      	uxtb	r3, r3
 8009a92:	4619      	mov	r1, r3
 8009a94:	68f8      	ldr	r0, [r7, #12]
 8009a96:	f000 fa5e 	bl	8009f56 <USBD_CoreFindIF>
 8009a9a:	4603      	mov	r3, r0
 8009a9c:	75bb      	strb	r3, [r7, #22]
            break;
 8009a9e:	e00d      	b.n	8009abc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009aa6:	b2db      	uxtb	r3, r3
 8009aa8:	4619      	mov	r1, r3
 8009aaa:	68f8      	ldr	r0, [r7, #12]
 8009aac:	f000 fa60 	bl	8009f70 <USBD_CoreFindEP>
 8009ab0:	4603      	mov	r3, r0
 8009ab2:	75bb      	strb	r3, [r7, #22]
            break;
 8009ab4:	e002      	b.n	8009abc <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	75bb      	strb	r3, [r7, #22]
            break;
 8009aba:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009abc:	7dbb      	ldrb	r3, [r7, #22]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d119      	bne.n	8009af6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ac8:	b2db      	uxtb	r3, r3
 8009aca:	2b03      	cmp	r3, #3
 8009acc:	d113      	bne.n	8009af6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009ace:	7dba      	ldrb	r2, [r7, #22]
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	32ae      	adds	r2, #174	; 0xae
 8009ad4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ad8:	691b      	ldr	r3, [r3, #16]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d00b      	beq.n	8009af6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009ade:	7dba      	ldrb	r2, [r7, #22]
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009ae6:	7dba      	ldrb	r2, [r7, #22]
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	32ae      	adds	r2, #174	; 0xae
 8009aec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009af0:	691b      	ldr	r3, [r3, #16]
 8009af2:	68f8      	ldr	r0, [r7, #12]
 8009af4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009af6:	68f8      	ldr	r0, [r7, #12]
 8009af8:	f001 f94a 	bl	800ad90 <USBD_CtlSendStatus>
 8009afc:	e032      	b.n	8009b64 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009afe:	7afb      	ldrb	r3, [r7, #11]
 8009b00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009b04:	b2db      	uxtb	r3, r3
 8009b06:	4619      	mov	r1, r3
 8009b08:	68f8      	ldr	r0, [r7, #12]
 8009b0a:	f000 fa31 	bl	8009f70 <USBD_CoreFindEP>
 8009b0e:	4603      	mov	r3, r0
 8009b10:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009b12:	7dbb      	ldrb	r3, [r7, #22]
 8009b14:	2bff      	cmp	r3, #255	; 0xff
 8009b16:	d025      	beq.n	8009b64 <USBD_LL_DataOutStage+0x15c>
 8009b18:	7dbb      	ldrb	r3, [r7, #22]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d122      	bne.n	8009b64 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b24:	b2db      	uxtb	r3, r3
 8009b26:	2b03      	cmp	r3, #3
 8009b28:	d117      	bne.n	8009b5a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009b2a:	7dba      	ldrb	r2, [r7, #22]
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	32ae      	adds	r2, #174	; 0xae
 8009b30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b34:	699b      	ldr	r3, [r3, #24]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d00f      	beq.n	8009b5a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8009b3a:	7dba      	ldrb	r2, [r7, #22]
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009b42:	7dba      	ldrb	r2, [r7, #22]
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	32ae      	adds	r2, #174	; 0xae
 8009b48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b4c:	699b      	ldr	r3, [r3, #24]
 8009b4e:	7afa      	ldrb	r2, [r7, #11]
 8009b50:	4611      	mov	r1, r2
 8009b52:	68f8      	ldr	r0, [r7, #12]
 8009b54:	4798      	blx	r3
 8009b56:	4603      	mov	r3, r0
 8009b58:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009b5a:	7dfb      	ldrb	r3, [r7, #23]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d001      	beq.n	8009b64 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009b60:	7dfb      	ldrb	r3, [r7, #23]
 8009b62:	e000      	b.n	8009b66 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8009b64:	2300      	movs	r3, #0
}
 8009b66:	4618      	mov	r0, r3
 8009b68:	3718      	adds	r7, #24
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	bd80      	pop	{r7, pc}

08009b6e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009b6e:	b580      	push	{r7, lr}
 8009b70:	b086      	sub	sp, #24
 8009b72:	af00      	add	r7, sp, #0
 8009b74:	60f8      	str	r0, [r7, #12]
 8009b76:	460b      	mov	r3, r1
 8009b78:	607a      	str	r2, [r7, #4]
 8009b7a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009b7c:	7afb      	ldrb	r3, [r7, #11]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d16f      	bne.n	8009c62 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	3314      	adds	r3, #20
 8009b86:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009b8e:	2b02      	cmp	r3, #2
 8009b90:	d15a      	bne.n	8009c48 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009b92:	693b      	ldr	r3, [r7, #16]
 8009b94:	689a      	ldr	r2, [r3, #8]
 8009b96:	693b      	ldr	r3, [r7, #16]
 8009b98:	68db      	ldr	r3, [r3, #12]
 8009b9a:	429a      	cmp	r2, r3
 8009b9c:	d914      	bls.n	8009bc8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009b9e:	693b      	ldr	r3, [r7, #16]
 8009ba0:	689a      	ldr	r2, [r3, #8]
 8009ba2:	693b      	ldr	r3, [r7, #16]
 8009ba4:	68db      	ldr	r3, [r3, #12]
 8009ba6:	1ad2      	subs	r2, r2, r3
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009bac:	693b      	ldr	r3, [r7, #16]
 8009bae:	689b      	ldr	r3, [r3, #8]
 8009bb0:	461a      	mov	r2, r3
 8009bb2:	6879      	ldr	r1, [r7, #4]
 8009bb4:	68f8      	ldr	r0, [r7, #12]
 8009bb6:	f001 f8ac 	bl	800ad12 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009bba:	2300      	movs	r3, #0
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	2100      	movs	r1, #0
 8009bc0:	68f8      	ldr	r0, [r7, #12]
 8009bc2:	f004 fceb 	bl	800e59c <USBD_LL_PrepareReceive>
 8009bc6:	e03f      	b.n	8009c48 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009bc8:	693b      	ldr	r3, [r7, #16]
 8009bca:	68da      	ldr	r2, [r3, #12]
 8009bcc:	693b      	ldr	r3, [r7, #16]
 8009bce:	689b      	ldr	r3, [r3, #8]
 8009bd0:	429a      	cmp	r2, r3
 8009bd2:	d11c      	bne.n	8009c0e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009bd4:	693b      	ldr	r3, [r7, #16]
 8009bd6:	685a      	ldr	r2, [r3, #4]
 8009bd8:	693b      	ldr	r3, [r7, #16]
 8009bda:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009bdc:	429a      	cmp	r2, r3
 8009bde:	d316      	bcc.n	8009c0e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009be0:	693b      	ldr	r3, [r7, #16]
 8009be2:	685a      	ldr	r2, [r3, #4]
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009bea:	429a      	cmp	r2, r3
 8009bec:	d20f      	bcs.n	8009c0e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009bee:	2200      	movs	r2, #0
 8009bf0:	2100      	movs	r1, #0
 8009bf2:	68f8      	ldr	r0, [r7, #12]
 8009bf4:	f001 f88d 	bl	800ad12 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009c00:	2300      	movs	r3, #0
 8009c02:	2200      	movs	r2, #0
 8009c04:	2100      	movs	r1, #0
 8009c06:	68f8      	ldr	r0, [r7, #12]
 8009c08:	f004 fcc8 	bl	800e59c <USBD_LL_PrepareReceive>
 8009c0c:	e01c      	b.n	8009c48 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c14:	b2db      	uxtb	r3, r3
 8009c16:	2b03      	cmp	r3, #3
 8009c18:	d10f      	bne.n	8009c3a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c20:	68db      	ldr	r3, [r3, #12]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d009      	beq.n	8009c3a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	2200      	movs	r2, #0
 8009c2a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c34:	68db      	ldr	r3, [r3, #12]
 8009c36:	68f8      	ldr	r0, [r7, #12]
 8009c38:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009c3a:	2180      	movs	r1, #128	; 0x80
 8009c3c:	68f8      	ldr	r0, [r7, #12]
 8009c3e:	f004 fc03 	bl	800e448 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009c42:	68f8      	ldr	r0, [r7, #12]
 8009c44:	f001 f8b7 	bl	800adb6 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d03a      	beq.n	8009cc8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009c52:	68f8      	ldr	r0, [r7, #12]
 8009c54:	f7ff fe42 	bl	80098dc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009c60:	e032      	b.n	8009cc8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009c62:	7afb      	ldrb	r3, [r7, #11]
 8009c64:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009c68:	b2db      	uxtb	r3, r3
 8009c6a:	4619      	mov	r1, r3
 8009c6c:	68f8      	ldr	r0, [r7, #12]
 8009c6e:	f000 f97f 	bl	8009f70 <USBD_CoreFindEP>
 8009c72:	4603      	mov	r3, r0
 8009c74:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009c76:	7dfb      	ldrb	r3, [r7, #23]
 8009c78:	2bff      	cmp	r3, #255	; 0xff
 8009c7a:	d025      	beq.n	8009cc8 <USBD_LL_DataInStage+0x15a>
 8009c7c:	7dfb      	ldrb	r3, [r7, #23]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d122      	bne.n	8009cc8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c88:	b2db      	uxtb	r3, r3
 8009c8a:	2b03      	cmp	r3, #3
 8009c8c:	d11c      	bne.n	8009cc8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009c8e:	7dfa      	ldrb	r2, [r7, #23]
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	32ae      	adds	r2, #174	; 0xae
 8009c94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c98:	695b      	ldr	r3, [r3, #20]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d014      	beq.n	8009cc8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009c9e:	7dfa      	ldrb	r2, [r7, #23]
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009ca6:	7dfa      	ldrb	r2, [r7, #23]
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	32ae      	adds	r2, #174	; 0xae
 8009cac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cb0:	695b      	ldr	r3, [r3, #20]
 8009cb2:	7afa      	ldrb	r2, [r7, #11]
 8009cb4:	4611      	mov	r1, r2
 8009cb6:	68f8      	ldr	r0, [r7, #12]
 8009cb8:	4798      	blx	r3
 8009cba:	4603      	mov	r3, r0
 8009cbc:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009cbe:	7dbb      	ldrb	r3, [r7, #22]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d001      	beq.n	8009cc8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009cc4:	7dbb      	ldrb	r3, [r7, #22]
 8009cc6:	e000      	b.n	8009cca <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009cc8:	2300      	movs	r3, #0
}
 8009cca:	4618      	mov	r0, r3
 8009ccc:	3718      	adds	r7, #24
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	bd80      	pop	{r7, pc}

08009cd2 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009cd2:	b580      	push	{r7, lr}
 8009cd4:	b084      	sub	sp, #16
 8009cd6:	af00      	add	r7, sp, #0
 8009cd8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009cda:	2300      	movs	r3, #0
 8009cdc:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	2201      	movs	r2, #1
 8009ce2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2200      	movs	r2, #0
 8009cea:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	2200      	movs	r2, #0
 8009cf2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	2200      	movs	r2, #0
 8009d00:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d014      	beq.n	8009d38 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d14:	685b      	ldr	r3, [r3, #4]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d00e      	beq.n	8009d38 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d20:	685b      	ldr	r3, [r3, #4]
 8009d22:	687a      	ldr	r2, [r7, #4]
 8009d24:	6852      	ldr	r2, [r2, #4]
 8009d26:	b2d2      	uxtb	r2, r2
 8009d28:	4611      	mov	r1, r2
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	4798      	blx	r3
 8009d2e:	4603      	mov	r3, r0
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d001      	beq.n	8009d38 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009d34:	2303      	movs	r3, #3
 8009d36:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009d38:	2340      	movs	r3, #64	; 0x40
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	2100      	movs	r1, #0
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f004 fb3d 	bl	800e3be <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2201      	movs	r2, #1
 8009d48:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2240      	movs	r2, #64	; 0x40
 8009d50:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009d54:	2340      	movs	r3, #64	; 0x40
 8009d56:	2200      	movs	r2, #0
 8009d58:	2180      	movs	r1, #128	; 0x80
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	f004 fb2f 	bl	800e3be <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2201      	movs	r2, #1
 8009d64:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	2240      	movs	r2, #64	; 0x40
 8009d6a:	621a      	str	r2, [r3, #32]

  return ret;
 8009d6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d6e:	4618      	mov	r0, r3
 8009d70:	3710      	adds	r7, #16
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bd80      	pop	{r7, pc}

08009d76 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009d76:	b480      	push	{r7}
 8009d78:	b083      	sub	sp, #12
 8009d7a:	af00      	add	r7, sp, #0
 8009d7c:	6078      	str	r0, [r7, #4]
 8009d7e:	460b      	mov	r3, r1
 8009d80:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	78fa      	ldrb	r2, [r7, #3]
 8009d86:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009d88:	2300      	movs	r3, #0
}
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	370c      	adds	r7, #12
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d94:	4770      	bx	lr

08009d96 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009d96:	b480      	push	{r7}
 8009d98:	b083      	sub	sp, #12
 8009d9a:	af00      	add	r7, sp, #0
 8009d9c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009da4:	b2da      	uxtb	r2, r3
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	2204      	movs	r2, #4
 8009db0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009db4:	2300      	movs	r3, #0
}
 8009db6:	4618      	mov	r0, r3
 8009db8:	370c      	adds	r7, #12
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc0:	4770      	bx	lr

08009dc2 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009dc2:	b480      	push	{r7}
 8009dc4:	b083      	sub	sp, #12
 8009dc6:	af00      	add	r7, sp, #0
 8009dc8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009dd0:	b2db      	uxtb	r3, r3
 8009dd2:	2b04      	cmp	r3, #4
 8009dd4:	d106      	bne.n	8009de4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8009ddc:	b2da      	uxtb	r2, r3
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009de4:	2300      	movs	r3, #0
}
 8009de6:	4618      	mov	r0, r3
 8009de8:	370c      	adds	r7, #12
 8009dea:	46bd      	mov	sp, r7
 8009dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df0:	4770      	bx	lr

08009df2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009df2:	b580      	push	{r7, lr}
 8009df4:	b082      	sub	sp, #8
 8009df6:	af00      	add	r7, sp, #0
 8009df8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e00:	b2db      	uxtb	r3, r3
 8009e02:	2b03      	cmp	r3, #3
 8009e04:	d110      	bne.n	8009e28 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d00b      	beq.n	8009e28 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e16:	69db      	ldr	r3, [r3, #28]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d005      	beq.n	8009e28 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e22:	69db      	ldr	r3, [r3, #28]
 8009e24:	6878      	ldr	r0, [r7, #4]
 8009e26:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009e28:	2300      	movs	r3, #0
}
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	3708      	adds	r7, #8
 8009e2e:	46bd      	mov	sp, r7
 8009e30:	bd80      	pop	{r7, pc}

08009e32 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009e32:	b580      	push	{r7, lr}
 8009e34:	b082      	sub	sp, #8
 8009e36:	af00      	add	r7, sp, #0
 8009e38:	6078      	str	r0, [r7, #4]
 8009e3a:	460b      	mov	r3, r1
 8009e3c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	32ae      	adds	r2, #174	; 0xae
 8009e48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d101      	bne.n	8009e54 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009e50:	2303      	movs	r3, #3
 8009e52:	e01c      	b.n	8009e8e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e5a:	b2db      	uxtb	r3, r3
 8009e5c:	2b03      	cmp	r3, #3
 8009e5e:	d115      	bne.n	8009e8c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	32ae      	adds	r2, #174	; 0xae
 8009e6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e6e:	6a1b      	ldr	r3, [r3, #32]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d00b      	beq.n	8009e8c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	32ae      	adds	r2, #174	; 0xae
 8009e7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e82:	6a1b      	ldr	r3, [r3, #32]
 8009e84:	78fa      	ldrb	r2, [r7, #3]
 8009e86:	4611      	mov	r1, r2
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009e8c:	2300      	movs	r3, #0
}
 8009e8e:	4618      	mov	r0, r3
 8009e90:	3708      	adds	r7, #8
 8009e92:	46bd      	mov	sp, r7
 8009e94:	bd80      	pop	{r7, pc}

08009e96 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009e96:	b580      	push	{r7, lr}
 8009e98:	b082      	sub	sp, #8
 8009e9a:	af00      	add	r7, sp, #0
 8009e9c:	6078      	str	r0, [r7, #4]
 8009e9e:	460b      	mov	r3, r1
 8009ea0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	32ae      	adds	r2, #174	; 0xae
 8009eac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d101      	bne.n	8009eb8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009eb4:	2303      	movs	r3, #3
 8009eb6:	e01c      	b.n	8009ef2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ebe:	b2db      	uxtb	r3, r3
 8009ec0:	2b03      	cmp	r3, #3
 8009ec2:	d115      	bne.n	8009ef0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	32ae      	adds	r2, #174	; 0xae
 8009ece:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d00b      	beq.n	8009ef0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	32ae      	adds	r2, #174	; 0xae
 8009ee2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ee8:	78fa      	ldrb	r2, [r7, #3]
 8009eea:	4611      	mov	r1, r2
 8009eec:	6878      	ldr	r0, [r7, #4]
 8009eee:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009ef0:	2300      	movs	r3, #0
}
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	3708      	adds	r7, #8
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	bd80      	pop	{r7, pc}

08009efa <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009efa:	b480      	push	{r7}
 8009efc:	b083      	sub	sp, #12
 8009efe:	af00      	add	r7, sp, #0
 8009f00:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009f02:	2300      	movs	r3, #0
}
 8009f04:	4618      	mov	r0, r3
 8009f06:	370c      	adds	r7, #12
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0e:	4770      	bx	lr

08009f10 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b084      	sub	sp, #16
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009f18:	2300      	movs	r3, #0
 8009f1a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2201      	movs	r2, #1
 8009f20:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d00e      	beq.n	8009f4c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f34:	685b      	ldr	r3, [r3, #4]
 8009f36:	687a      	ldr	r2, [r7, #4]
 8009f38:	6852      	ldr	r2, [r2, #4]
 8009f3a:	b2d2      	uxtb	r2, r2
 8009f3c:	4611      	mov	r1, r2
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	4798      	blx	r3
 8009f42:	4603      	mov	r3, r0
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d001      	beq.n	8009f4c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009f48:	2303      	movs	r3, #3
 8009f4a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	3710      	adds	r7, #16
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}

08009f56 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009f56:	b480      	push	{r7}
 8009f58:	b083      	sub	sp, #12
 8009f5a:	af00      	add	r7, sp, #0
 8009f5c:	6078      	str	r0, [r7, #4]
 8009f5e:	460b      	mov	r3, r1
 8009f60:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009f62:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009f64:	4618      	mov	r0, r3
 8009f66:	370c      	adds	r7, #12
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6e:	4770      	bx	lr

08009f70 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009f70:	b480      	push	{r7}
 8009f72:	b083      	sub	sp, #12
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
 8009f78:	460b      	mov	r3, r1
 8009f7a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009f7c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009f7e:	4618      	mov	r0, r3
 8009f80:	370c      	adds	r7, #12
 8009f82:	46bd      	mov	sp, r7
 8009f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f88:	4770      	bx	lr

08009f8a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009f8a:	b580      	push	{r7, lr}
 8009f8c:	b086      	sub	sp, #24
 8009f8e:	af00      	add	r7, sp, #0
 8009f90:	6078      	str	r0, [r7, #4]
 8009f92:	460b      	mov	r3, r1
 8009f94:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	885b      	ldrh	r3, [r3, #2]
 8009fa6:	b29a      	uxth	r2, r3
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	781b      	ldrb	r3, [r3, #0]
 8009fac:	b29b      	uxth	r3, r3
 8009fae:	429a      	cmp	r2, r3
 8009fb0:	d920      	bls.n	8009ff4 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	781b      	ldrb	r3, [r3, #0]
 8009fb6:	b29b      	uxth	r3, r3
 8009fb8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009fba:	e013      	b.n	8009fe4 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009fbc:	f107 030a 	add.w	r3, r7, #10
 8009fc0:	4619      	mov	r1, r3
 8009fc2:	6978      	ldr	r0, [r7, #20]
 8009fc4:	f000 f81b 	bl	8009ffe <USBD_GetNextDesc>
 8009fc8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009fca:	697b      	ldr	r3, [r7, #20]
 8009fcc:	785b      	ldrb	r3, [r3, #1]
 8009fce:	2b05      	cmp	r3, #5
 8009fd0:	d108      	bne.n	8009fe4 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009fd2:	697b      	ldr	r3, [r7, #20]
 8009fd4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009fd6:	693b      	ldr	r3, [r7, #16]
 8009fd8:	789b      	ldrb	r3, [r3, #2]
 8009fda:	78fa      	ldrb	r2, [r7, #3]
 8009fdc:	429a      	cmp	r2, r3
 8009fde:	d008      	beq.n	8009ff2 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	885b      	ldrh	r3, [r3, #2]
 8009fe8:	b29a      	uxth	r2, r3
 8009fea:	897b      	ldrh	r3, [r7, #10]
 8009fec:	429a      	cmp	r2, r3
 8009fee:	d8e5      	bhi.n	8009fbc <USBD_GetEpDesc+0x32>
 8009ff0:	e000      	b.n	8009ff4 <USBD_GetEpDesc+0x6a>
          break;
 8009ff2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009ff4:	693b      	ldr	r3, [r7, #16]
}
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	3718      	adds	r7, #24
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	bd80      	pop	{r7, pc}

08009ffe <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009ffe:	b480      	push	{r7}
 800a000:	b085      	sub	sp, #20
 800a002:	af00      	add	r7, sp, #0
 800a004:	6078      	str	r0, [r7, #4]
 800a006:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	881a      	ldrh	r2, [r3, #0]
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	781b      	ldrb	r3, [r3, #0]
 800a014:	b29b      	uxth	r3, r3
 800a016:	4413      	add	r3, r2
 800a018:	b29a      	uxth	r2, r3
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	781b      	ldrb	r3, [r3, #0]
 800a022:	461a      	mov	r2, r3
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	4413      	add	r3, r2
 800a028:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a02a:	68fb      	ldr	r3, [r7, #12]
}
 800a02c:	4618      	mov	r0, r3
 800a02e:	3714      	adds	r7, #20
 800a030:	46bd      	mov	sp, r7
 800a032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a036:	4770      	bx	lr

0800a038 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a038:	b480      	push	{r7}
 800a03a:	b087      	sub	sp, #28
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a044:	697b      	ldr	r3, [r7, #20]
 800a046:	781b      	ldrb	r3, [r3, #0]
 800a048:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a04a:	697b      	ldr	r3, [r7, #20]
 800a04c:	3301      	adds	r3, #1
 800a04e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	781b      	ldrb	r3, [r3, #0]
 800a054:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a056:	8a3b      	ldrh	r3, [r7, #16]
 800a058:	021b      	lsls	r3, r3, #8
 800a05a:	b21a      	sxth	r2, r3
 800a05c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a060:	4313      	orrs	r3, r2
 800a062:	b21b      	sxth	r3, r3
 800a064:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a066:	89fb      	ldrh	r3, [r7, #14]
}
 800a068:	4618      	mov	r0, r3
 800a06a:	371c      	adds	r7, #28
 800a06c:	46bd      	mov	sp, r7
 800a06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a072:	4770      	bx	lr

0800a074 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a074:	b580      	push	{r7, lr}
 800a076:	b084      	sub	sp, #16
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
 800a07c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a07e:	2300      	movs	r3, #0
 800a080:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	781b      	ldrb	r3, [r3, #0]
 800a086:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a08a:	2b40      	cmp	r3, #64	; 0x40
 800a08c:	d005      	beq.n	800a09a <USBD_StdDevReq+0x26>
 800a08e:	2b40      	cmp	r3, #64	; 0x40
 800a090:	d857      	bhi.n	800a142 <USBD_StdDevReq+0xce>
 800a092:	2b00      	cmp	r3, #0
 800a094:	d00f      	beq.n	800a0b6 <USBD_StdDevReq+0x42>
 800a096:	2b20      	cmp	r3, #32
 800a098:	d153      	bne.n	800a142 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	32ae      	adds	r2, #174	; 0xae
 800a0a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0a8:	689b      	ldr	r3, [r3, #8]
 800a0aa:	6839      	ldr	r1, [r7, #0]
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	4798      	blx	r3
 800a0b0:	4603      	mov	r3, r0
 800a0b2:	73fb      	strb	r3, [r7, #15]
      break;
 800a0b4:	e04a      	b.n	800a14c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a0b6:	683b      	ldr	r3, [r7, #0]
 800a0b8:	785b      	ldrb	r3, [r3, #1]
 800a0ba:	2b09      	cmp	r3, #9
 800a0bc:	d83b      	bhi.n	800a136 <USBD_StdDevReq+0xc2>
 800a0be:	a201      	add	r2, pc, #4	; (adr r2, 800a0c4 <USBD_StdDevReq+0x50>)
 800a0c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0c4:	0800a119 	.word	0x0800a119
 800a0c8:	0800a12d 	.word	0x0800a12d
 800a0cc:	0800a137 	.word	0x0800a137
 800a0d0:	0800a123 	.word	0x0800a123
 800a0d4:	0800a137 	.word	0x0800a137
 800a0d8:	0800a0f7 	.word	0x0800a0f7
 800a0dc:	0800a0ed 	.word	0x0800a0ed
 800a0e0:	0800a137 	.word	0x0800a137
 800a0e4:	0800a10f 	.word	0x0800a10f
 800a0e8:	0800a101 	.word	0x0800a101
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a0ec:	6839      	ldr	r1, [r7, #0]
 800a0ee:	6878      	ldr	r0, [r7, #4]
 800a0f0:	f000 fa3c 	bl	800a56c <USBD_GetDescriptor>
          break;
 800a0f4:	e024      	b.n	800a140 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a0f6:	6839      	ldr	r1, [r7, #0]
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f000 fba1 	bl	800a840 <USBD_SetAddress>
          break;
 800a0fe:	e01f      	b.n	800a140 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a100:	6839      	ldr	r1, [r7, #0]
 800a102:	6878      	ldr	r0, [r7, #4]
 800a104:	f000 fbe0 	bl	800a8c8 <USBD_SetConfig>
 800a108:	4603      	mov	r3, r0
 800a10a:	73fb      	strb	r3, [r7, #15]
          break;
 800a10c:	e018      	b.n	800a140 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a10e:	6839      	ldr	r1, [r7, #0]
 800a110:	6878      	ldr	r0, [r7, #4]
 800a112:	f000 fc83 	bl	800aa1c <USBD_GetConfig>
          break;
 800a116:	e013      	b.n	800a140 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a118:	6839      	ldr	r1, [r7, #0]
 800a11a:	6878      	ldr	r0, [r7, #4]
 800a11c:	f000 fcb4 	bl	800aa88 <USBD_GetStatus>
          break;
 800a120:	e00e      	b.n	800a140 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a122:	6839      	ldr	r1, [r7, #0]
 800a124:	6878      	ldr	r0, [r7, #4]
 800a126:	f000 fce3 	bl	800aaf0 <USBD_SetFeature>
          break;
 800a12a:	e009      	b.n	800a140 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a12c:	6839      	ldr	r1, [r7, #0]
 800a12e:	6878      	ldr	r0, [r7, #4]
 800a130:	f000 fd07 	bl	800ab42 <USBD_ClrFeature>
          break;
 800a134:	e004      	b.n	800a140 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a136:	6839      	ldr	r1, [r7, #0]
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f000 fd5e 	bl	800abfa <USBD_CtlError>
          break;
 800a13e:	bf00      	nop
      }
      break;
 800a140:	e004      	b.n	800a14c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a142:	6839      	ldr	r1, [r7, #0]
 800a144:	6878      	ldr	r0, [r7, #4]
 800a146:	f000 fd58 	bl	800abfa <USBD_CtlError>
      break;
 800a14a:	bf00      	nop
  }

  return ret;
 800a14c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a14e:	4618      	mov	r0, r3
 800a150:	3710      	adds	r7, #16
 800a152:	46bd      	mov	sp, r7
 800a154:	bd80      	pop	{r7, pc}
 800a156:	bf00      	nop

0800a158 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b084      	sub	sp, #16
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
 800a160:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a162:	2300      	movs	r3, #0
 800a164:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a166:	683b      	ldr	r3, [r7, #0]
 800a168:	781b      	ldrb	r3, [r3, #0]
 800a16a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a16e:	2b40      	cmp	r3, #64	; 0x40
 800a170:	d005      	beq.n	800a17e <USBD_StdItfReq+0x26>
 800a172:	2b40      	cmp	r3, #64	; 0x40
 800a174:	d852      	bhi.n	800a21c <USBD_StdItfReq+0xc4>
 800a176:	2b00      	cmp	r3, #0
 800a178:	d001      	beq.n	800a17e <USBD_StdItfReq+0x26>
 800a17a:	2b20      	cmp	r3, #32
 800a17c:	d14e      	bne.n	800a21c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a184:	b2db      	uxtb	r3, r3
 800a186:	3b01      	subs	r3, #1
 800a188:	2b02      	cmp	r3, #2
 800a18a:	d840      	bhi.n	800a20e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a18c:	683b      	ldr	r3, [r7, #0]
 800a18e:	889b      	ldrh	r3, [r3, #4]
 800a190:	b2db      	uxtb	r3, r3
 800a192:	2b01      	cmp	r3, #1
 800a194:	d836      	bhi.n	800a204 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	889b      	ldrh	r3, [r3, #4]
 800a19a:	b2db      	uxtb	r3, r3
 800a19c:	4619      	mov	r1, r3
 800a19e:	6878      	ldr	r0, [r7, #4]
 800a1a0:	f7ff fed9 	bl	8009f56 <USBD_CoreFindIF>
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a1a8:	7bbb      	ldrb	r3, [r7, #14]
 800a1aa:	2bff      	cmp	r3, #255	; 0xff
 800a1ac:	d01d      	beq.n	800a1ea <USBD_StdItfReq+0x92>
 800a1ae:	7bbb      	ldrb	r3, [r7, #14]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d11a      	bne.n	800a1ea <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a1b4:	7bba      	ldrb	r2, [r7, #14]
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	32ae      	adds	r2, #174	; 0xae
 800a1ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1be:	689b      	ldr	r3, [r3, #8]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d00f      	beq.n	800a1e4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a1c4:	7bba      	ldrb	r2, [r7, #14]
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a1cc:	7bba      	ldrb	r2, [r7, #14]
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	32ae      	adds	r2, #174	; 0xae
 800a1d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1d6:	689b      	ldr	r3, [r3, #8]
 800a1d8:	6839      	ldr	r1, [r7, #0]
 800a1da:	6878      	ldr	r0, [r7, #4]
 800a1dc:	4798      	blx	r3
 800a1de:	4603      	mov	r3, r0
 800a1e0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a1e2:	e004      	b.n	800a1ee <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a1e4:	2303      	movs	r3, #3
 800a1e6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a1e8:	e001      	b.n	800a1ee <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a1ea:	2303      	movs	r3, #3
 800a1ec:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	88db      	ldrh	r3, [r3, #6]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d110      	bne.n	800a218 <USBD_StdItfReq+0xc0>
 800a1f6:	7bfb      	ldrb	r3, [r7, #15]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d10d      	bne.n	800a218 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f000 fdc7 	bl	800ad90 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a202:	e009      	b.n	800a218 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a204:	6839      	ldr	r1, [r7, #0]
 800a206:	6878      	ldr	r0, [r7, #4]
 800a208:	f000 fcf7 	bl	800abfa <USBD_CtlError>
          break;
 800a20c:	e004      	b.n	800a218 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a20e:	6839      	ldr	r1, [r7, #0]
 800a210:	6878      	ldr	r0, [r7, #4]
 800a212:	f000 fcf2 	bl	800abfa <USBD_CtlError>
          break;
 800a216:	e000      	b.n	800a21a <USBD_StdItfReq+0xc2>
          break;
 800a218:	bf00      	nop
      }
      break;
 800a21a:	e004      	b.n	800a226 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a21c:	6839      	ldr	r1, [r7, #0]
 800a21e:	6878      	ldr	r0, [r7, #4]
 800a220:	f000 fceb 	bl	800abfa <USBD_CtlError>
      break;
 800a224:	bf00      	nop
  }

  return ret;
 800a226:	7bfb      	ldrb	r3, [r7, #15]
}
 800a228:	4618      	mov	r0, r3
 800a22a:	3710      	adds	r7, #16
 800a22c:	46bd      	mov	sp, r7
 800a22e:	bd80      	pop	{r7, pc}

0800a230 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b084      	sub	sp, #16
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
 800a238:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a23a:	2300      	movs	r3, #0
 800a23c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	889b      	ldrh	r3, [r3, #4]
 800a242:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a244:	683b      	ldr	r3, [r7, #0]
 800a246:	781b      	ldrb	r3, [r3, #0]
 800a248:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a24c:	2b40      	cmp	r3, #64	; 0x40
 800a24e:	d007      	beq.n	800a260 <USBD_StdEPReq+0x30>
 800a250:	2b40      	cmp	r3, #64	; 0x40
 800a252:	f200 817f 	bhi.w	800a554 <USBD_StdEPReq+0x324>
 800a256:	2b00      	cmp	r3, #0
 800a258:	d02a      	beq.n	800a2b0 <USBD_StdEPReq+0x80>
 800a25a:	2b20      	cmp	r3, #32
 800a25c:	f040 817a 	bne.w	800a554 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a260:	7bbb      	ldrb	r3, [r7, #14]
 800a262:	4619      	mov	r1, r3
 800a264:	6878      	ldr	r0, [r7, #4]
 800a266:	f7ff fe83 	bl	8009f70 <USBD_CoreFindEP>
 800a26a:	4603      	mov	r3, r0
 800a26c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a26e:	7b7b      	ldrb	r3, [r7, #13]
 800a270:	2bff      	cmp	r3, #255	; 0xff
 800a272:	f000 8174 	beq.w	800a55e <USBD_StdEPReq+0x32e>
 800a276:	7b7b      	ldrb	r3, [r7, #13]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	f040 8170 	bne.w	800a55e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a27e:	7b7a      	ldrb	r2, [r7, #13]
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a286:	7b7a      	ldrb	r2, [r7, #13]
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	32ae      	adds	r2, #174	; 0xae
 800a28c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a290:	689b      	ldr	r3, [r3, #8]
 800a292:	2b00      	cmp	r3, #0
 800a294:	f000 8163 	beq.w	800a55e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a298:	7b7a      	ldrb	r2, [r7, #13]
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	32ae      	adds	r2, #174	; 0xae
 800a29e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2a2:	689b      	ldr	r3, [r3, #8]
 800a2a4:	6839      	ldr	r1, [r7, #0]
 800a2a6:	6878      	ldr	r0, [r7, #4]
 800a2a8:	4798      	blx	r3
 800a2aa:	4603      	mov	r3, r0
 800a2ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a2ae:	e156      	b.n	800a55e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	785b      	ldrb	r3, [r3, #1]
 800a2b4:	2b03      	cmp	r3, #3
 800a2b6:	d008      	beq.n	800a2ca <USBD_StdEPReq+0x9a>
 800a2b8:	2b03      	cmp	r3, #3
 800a2ba:	f300 8145 	bgt.w	800a548 <USBD_StdEPReq+0x318>
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	f000 809b 	beq.w	800a3fa <USBD_StdEPReq+0x1ca>
 800a2c4:	2b01      	cmp	r3, #1
 800a2c6:	d03c      	beq.n	800a342 <USBD_StdEPReq+0x112>
 800a2c8:	e13e      	b.n	800a548 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2d0:	b2db      	uxtb	r3, r3
 800a2d2:	2b02      	cmp	r3, #2
 800a2d4:	d002      	beq.n	800a2dc <USBD_StdEPReq+0xac>
 800a2d6:	2b03      	cmp	r3, #3
 800a2d8:	d016      	beq.n	800a308 <USBD_StdEPReq+0xd8>
 800a2da:	e02c      	b.n	800a336 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a2dc:	7bbb      	ldrb	r3, [r7, #14]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d00d      	beq.n	800a2fe <USBD_StdEPReq+0xce>
 800a2e2:	7bbb      	ldrb	r3, [r7, #14]
 800a2e4:	2b80      	cmp	r3, #128	; 0x80
 800a2e6:	d00a      	beq.n	800a2fe <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a2e8:	7bbb      	ldrb	r3, [r7, #14]
 800a2ea:	4619      	mov	r1, r3
 800a2ec:	6878      	ldr	r0, [r7, #4]
 800a2ee:	f004 f8ab 	bl	800e448 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a2f2:	2180      	movs	r1, #128	; 0x80
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	f004 f8a7 	bl	800e448 <USBD_LL_StallEP>
 800a2fa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a2fc:	e020      	b.n	800a340 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a2fe:	6839      	ldr	r1, [r7, #0]
 800a300:	6878      	ldr	r0, [r7, #4]
 800a302:	f000 fc7a 	bl	800abfa <USBD_CtlError>
              break;
 800a306:	e01b      	b.n	800a340 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	885b      	ldrh	r3, [r3, #2]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d10e      	bne.n	800a32e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a310:	7bbb      	ldrb	r3, [r7, #14]
 800a312:	2b00      	cmp	r3, #0
 800a314:	d00b      	beq.n	800a32e <USBD_StdEPReq+0xfe>
 800a316:	7bbb      	ldrb	r3, [r7, #14]
 800a318:	2b80      	cmp	r3, #128	; 0x80
 800a31a:	d008      	beq.n	800a32e <USBD_StdEPReq+0xfe>
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	88db      	ldrh	r3, [r3, #6]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d104      	bne.n	800a32e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a324:	7bbb      	ldrb	r3, [r7, #14]
 800a326:	4619      	mov	r1, r3
 800a328:	6878      	ldr	r0, [r7, #4]
 800a32a:	f004 f88d 	bl	800e448 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f000 fd2e 	bl	800ad90 <USBD_CtlSendStatus>

              break;
 800a334:	e004      	b.n	800a340 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a336:	6839      	ldr	r1, [r7, #0]
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	f000 fc5e 	bl	800abfa <USBD_CtlError>
              break;
 800a33e:	bf00      	nop
          }
          break;
 800a340:	e107      	b.n	800a552 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a348:	b2db      	uxtb	r3, r3
 800a34a:	2b02      	cmp	r3, #2
 800a34c:	d002      	beq.n	800a354 <USBD_StdEPReq+0x124>
 800a34e:	2b03      	cmp	r3, #3
 800a350:	d016      	beq.n	800a380 <USBD_StdEPReq+0x150>
 800a352:	e04b      	b.n	800a3ec <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a354:	7bbb      	ldrb	r3, [r7, #14]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d00d      	beq.n	800a376 <USBD_StdEPReq+0x146>
 800a35a:	7bbb      	ldrb	r3, [r7, #14]
 800a35c:	2b80      	cmp	r3, #128	; 0x80
 800a35e:	d00a      	beq.n	800a376 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a360:	7bbb      	ldrb	r3, [r7, #14]
 800a362:	4619      	mov	r1, r3
 800a364:	6878      	ldr	r0, [r7, #4]
 800a366:	f004 f86f 	bl	800e448 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a36a:	2180      	movs	r1, #128	; 0x80
 800a36c:	6878      	ldr	r0, [r7, #4]
 800a36e:	f004 f86b 	bl	800e448 <USBD_LL_StallEP>
 800a372:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a374:	e040      	b.n	800a3f8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a376:	6839      	ldr	r1, [r7, #0]
 800a378:	6878      	ldr	r0, [r7, #4]
 800a37a:	f000 fc3e 	bl	800abfa <USBD_CtlError>
              break;
 800a37e:	e03b      	b.n	800a3f8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a380:	683b      	ldr	r3, [r7, #0]
 800a382:	885b      	ldrh	r3, [r3, #2]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d136      	bne.n	800a3f6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a388:	7bbb      	ldrb	r3, [r7, #14]
 800a38a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d004      	beq.n	800a39c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a392:	7bbb      	ldrb	r3, [r7, #14]
 800a394:	4619      	mov	r1, r3
 800a396:	6878      	ldr	r0, [r7, #4]
 800a398:	f004 f875 	bl	800e486 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a39c:	6878      	ldr	r0, [r7, #4]
 800a39e:	f000 fcf7 	bl	800ad90 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a3a2:	7bbb      	ldrb	r3, [r7, #14]
 800a3a4:	4619      	mov	r1, r3
 800a3a6:	6878      	ldr	r0, [r7, #4]
 800a3a8:	f7ff fde2 	bl	8009f70 <USBD_CoreFindEP>
 800a3ac:	4603      	mov	r3, r0
 800a3ae:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a3b0:	7b7b      	ldrb	r3, [r7, #13]
 800a3b2:	2bff      	cmp	r3, #255	; 0xff
 800a3b4:	d01f      	beq.n	800a3f6 <USBD_StdEPReq+0x1c6>
 800a3b6:	7b7b      	ldrb	r3, [r7, #13]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d11c      	bne.n	800a3f6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a3bc:	7b7a      	ldrb	r2, [r7, #13]
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a3c4:	7b7a      	ldrb	r2, [r7, #13]
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	32ae      	adds	r2, #174	; 0xae
 800a3ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3ce:	689b      	ldr	r3, [r3, #8]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d010      	beq.n	800a3f6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a3d4:	7b7a      	ldrb	r2, [r7, #13]
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	32ae      	adds	r2, #174	; 0xae
 800a3da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3de:	689b      	ldr	r3, [r3, #8]
 800a3e0:	6839      	ldr	r1, [r7, #0]
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	4798      	blx	r3
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a3ea:	e004      	b.n	800a3f6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a3ec:	6839      	ldr	r1, [r7, #0]
 800a3ee:	6878      	ldr	r0, [r7, #4]
 800a3f0:	f000 fc03 	bl	800abfa <USBD_CtlError>
              break;
 800a3f4:	e000      	b.n	800a3f8 <USBD_StdEPReq+0x1c8>
              break;
 800a3f6:	bf00      	nop
          }
          break;
 800a3f8:	e0ab      	b.n	800a552 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a400:	b2db      	uxtb	r3, r3
 800a402:	2b02      	cmp	r3, #2
 800a404:	d002      	beq.n	800a40c <USBD_StdEPReq+0x1dc>
 800a406:	2b03      	cmp	r3, #3
 800a408:	d032      	beq.n	800a470 <USBD_StdEPReq+0x240>
 800a40a:	e097      	b.n	800a53c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a40c:	7bbb      	ldrb	r3, [r7, #14]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d007      	beq.n	800a422 <USBD_StdEPReq+0x1f2>
 800a412:	7bbb      	ldrb	r3, [r7, #14]
 800a414:	2b80      	cmp	r3, #128	; 0x80
 800a416:	d004      	beq.n	800a422 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a418:	6839      	ldr	r1, [r7, #0]
 800a41a:	6878      	ldr	r0, [r7, #4]
 800a41c:	f000 fbed 	bl	800abfa <USBD_CtlError>
                break;
 800a420:	e091      	b.n	800a546 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a422:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a426:	2b00      	cmp	r3, #0
 800a428:	da0b      	bge.n	800a442 <USBD_StdEPReq+0x212>
 800a42a:	7bbb      	ldrb	r3, [r7, #14]
 800a42c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a430:	4613      	mov	r3, r2
 800a432:	009b      	lsls	r3, r3, #2
 800a434:	4413      	add	r3, r2
 800a436:	009b      	lsls	r3, r3, #2
 800a438:	3310      	adds	r3, #16
 800a43a:	687a      	ldr	r2, [r7, #4]
 800a43c:	4413      	add	r3, r2
 800a43e:	3304      	adds	r3, #4
 800a440:	e00b      	b.n	800a45a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a442:	7bbb      	ldrb	r3, [r7, #14]
 800a444:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a448:	4613      	mov	r3, r2
 800a44a:	009b      	lsls	r3, r3, #2
 800a44c:	4413      	add	r3, r2
 800a44e:	009b      	lsls	r3, r3, #2
 800a450:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a454:	687a      	ldr	r2, [r7, #4]
 800a456:	4413      	add	r3, r2
 800a458:	3304      	adds	r3, #4
 800a45a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a45c:	68bb      	ldr	r3, [r7, #8]
 800a45e:	2200      	movs	r2, #0
 800a460:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a462:	68bb      	ldr	r3, [r7, #8]
 800a464:	2202      	movs	r2, #2
 800a466:	4619      	mov	r1, r3
 800a468:	6878      	ldr	r0, [r7, #4]
 800a46a:	f000 fc37 	bl	800acdc <USBD_CtlSendData>
              break;
 800a46e:	e06a      	b.n	800a546 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a470:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a474:	2b00      	cmp	r3, #0
 800a476:	da11      	bge.n	800a49c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a478:	7bbb      	ldrb	r3, [r7, #14]
 800a47a:	f003 020f 	and.w	r2, r3, #15
 800a47e:	6879      	ldr	r1, [r7, #4]
 800a480:	4613      	mov	r3, r2
 800a482:	009b      	lsls	r3, r3, #2
 800a484:	4413      	add	r3, r2
 800a486:	009b      	lsls	r3, r3, #2
 800a488:	440b      	add	r3, r1
 800a48a:	3324      	adds	r3, #36	; 0x24
 800a48c:	881b      	ldrh	r3, [r3, #0]
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d117      	bne.n	800a4c2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a492:	6839      	ldr	r1, [r7, #0]
 800a494:	6878      	ldr	r0, [r7, #4]
 800a496:	f000 fbb0 	bl	800abfa <USBD_CtlError>
                  break;
 800a49a:	e054      	b.n	800a546 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a49c:	7bbb      	ldrb	r3, [r7, #14]
 800a49e:	f003 020f 	and.w	r2, r3, #15
 800a4a2:	6879      	ldr	r1, [r7, #4]
 800a4a4:	4613      	mov	r3, r2
 800a4a6:	009b      	lsls	r3, r3, #2
 800a4a8:	4413      	add	r3, r2
 800a4aa:	009b      	lsls	r3, r3, #2
 800a4ac:	440b      	add	r3, r1
 800a4ae:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a4b2:	881b      	ldrh	r3, [r3, #0]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d104      	bne.n	800a4c2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a4b8:	6839      	ldr	r1, [r7, #0]
 800a4ba:	6878      	ldr	r0, [r7, #4]
 800a4bc:	f000 fb9d 	bl	800abfa <USBD_CtlError>
                  break;
 800a4c0:	e041      	b.n	800a546 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a4c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	da0b      	bge.n	800a4e2 <USBD_StdEPReq+0x2b2>
 800a4ca:	7bbb      	ldrb	r3, [r7, #14]
 800a4cc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a4d0:	4613      	mov	r3, r2
 800a4d2:	009b      	lsls	r3, r3, #2
 800a4d4:	4413      	add	r3, r2
 800a4d6:	009b      	lsls	r3, r3, #2
 800a4d8:	3310      	adds	r3, #16
 800a4da:	687a      	ldr	r2, [r7, #4]
 800a4dc:	4413      	add	r3, r2
 800a4de:	3304      	adds	r3, #4
 800a4e0:	e00b      	b.n	800a4fa <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a4e2:	7bbb      	ldrb	r3, [r7, #14]
 800a4e4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a4e8:	4613      	mov	r3, r2
 800a4ea:	009b      	lsls	r3, r3, #2
 800a4ec:	4413      	add	r3, r2
 800a4ee:	009b      	lsls	r3, r3, #2
 800a4f0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a4f4:	687a      	ldr	r2, [r7, #4]
 800a4f6:	4413      	add	r3, r2
 800a4f8:	3304      	adds	r3, #4
 800a4fa:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a4fc:	7bbb      	ldrb	r3, [r7, #14]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d002      	beq.n	800a508 <USBD_StdEPReq+0x2d8>
 800a502:	7bbb      	ldrb	r3, [r7, #14]
 800a504:	2b80      	cmp	r3, #128	; 0x80
 800a506:	d103      	bne.n	800a510 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a508:	68bb      	ldr	r3, [r7, #8]
 800a50a:	2200      	movs	r2, #0
 800a50c:	601a      	str	r2, [r3, #0]
 800a50e:	e00e      	b.n	800a52e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a510:	7bbb      	ldrb	r3, [r7, #14]
 800a512:	4619      	mov	r1, r3
 800a514:	6878      	ldr	r0, [r7, #4]
 800a516:	f003 ffd5 	bl	800e4c4 <USBD_LL_IsStallEP>
 800a51a:	4603      	mov	r3, r0
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d003      	beq.n	800a528 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a520:	68bb      	ldr	r3, [r7, #8]
 800a522:	2201      	movs	r2, #1
 800a524:	601a      	str	r2, [r3, #0]
 800a526:	e002      	b.n	800a52e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a528:	68bb      	ldr	r3, [r7, #8]
 800a52a:	2200      	movs	r2, #0
 800a52c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a52e:	68bb      	ldr	r3, [r7, #8]
 800a530:	2202      	movs	r2, #2
 800a532:	4619      	mov	r1, r3
 800a534:	6878      	ldr	r0, [r7, #4]
 800a536:	f000 fbd1 	bl	800acdc <USBD_CtlSendData>
              break;
 800a53a:	e004      	b.n	800a546 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a53c:	6839      	ldr	r1, [r7, #0]
 800a53e:	6878      	ldr	r0, [r7, #4]
 800a540:	f000 fb5b 	bl	800abfa <USBD_CtlError>
              break;
 800a544:	bf00      	nop
          }
          break;
 800a546:	e004      	b.n	800a552 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a548:	6839      	ldr	r1, [r7, #0]
 800a54a:	6878      	ldr	r0, [r7, #4]
 800a54c:	f000 fb55 	bl	800abfa <USBD_CtlError>
          break;
 800a550:	bf00      	nop
      }
      break;
 800a552:	e005      	b.n	800a560 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a554:	6839      	ldr	r1, [r7, #0]
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f000 fb4f 	bl	800abfa <USBD_CtlError>
      break;
 800a55c:	e000      	b.n	800a560 <USBD_StdEPReq+0x330>
      break;
 800a55e:	bf00      	nop
  }

  return ret;
 800a560:	7bfb      	ldrb	r3, [r7, #15]
}
 800a562:	4618      	mov	r0, r3
 800a564:	3710      	adds	r7, #16
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}
	...

0800a56c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b084      	sub	sp, #16
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
 800a574:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a576:	2300      	movs	r3, #0
 800a578:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a57a:	2300      	movs	r3, #0
 800a57c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a57e:	2300      	movs	r3, #0
 800a580:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a582:	683b      	ldr	r3, [r7, #0]
 800a584:	885b      	ldrh	r3, [r3, #2]
 800a586:	0a1b      	lsrs	r3, r3, #8
 800a588:	b29b      	uxth	r3, r3
 800a58a:	3b01      	subs	r3, #1
 800a58c:	2b06      	cmp	r3, #6
 800a58e:	f200 8128 	bhi.w	800a7e2 <USBD_GetDescriptor+0x276>
 800a592:	a201      	add	r2, pc, #4	; (adr r2, 800a598 <USBD_GetDescriptor+0x2c>)
 800a594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a598:	0800a5b5 	.word	0x0800a5b5
 800a59c:	0800a5cd 	.word	0x0800a5cd
 800a5a0:	0800a60d 	.word	0x0800a60d
 800a5a4:	0800a7e3 	.word	0x0800a7e3
 800a5a8:	0800a7e3 	.word	0x0800a7e3
 800a5ac:	0800a783 	.word	0x0800a783
 800a5b0:	0800a7af 	.word	0x0800a7af
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	687a      	ldr	r2, [r7, #4]
 800a5be:	7c12      	ldrb	r2, [r2, #16]
 800a5c0:	f107 0108 	add.w	r1, r7, #8
 800a5c4:	4610      	mov	r0, r2
 800a5c6:	4798      	blx	r3
 800a5c8:	60f8      	str	r0, [r7, #12]
      break;
 800a5ca:	e112      	b.n	800a7f2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	7c1b      	ldrb	r3, [r3, #16]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d10d      	bne.n	800a5f0 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a5da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5dc:	f107 0208 	add.w	r2, r7, #8
 800a5e0:	4610      	mov	r0, r2
 800a5e2:	4798      	blx	r3
 800a5e4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	3301      	adds	r3, #1
 800a5ea:	2202      	movs	r2, #2
 800a5ec:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a5ee:	e100      	b.n	800a7f2 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a5f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5f8:	f107 0208 	add.w	r2, r7, #8
 800a5fc:	4610      	mov	r0, r2
 800a5fe:	4798      	blx	r3
 800a600:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	3301      	adds	r3, #1
 800a606:	2202      	movs	r2, #2
 800a608:	701a      	strb	r2, [r3, #0]
      break;
 800a60a:	e0f2      	b.n	800a7f2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	885b      	ldrh	r3, [r3, #2]
 800a610:	b2db      	uxtb	r3, r3
 800a612:	2b05      	cmp	r3, #5
 800a614:	f200 80ac 	bhi.w	800a770 <USBD_GetDescriptor+0x204>
 800a618:	a201      	add	r2, pc, #4	; (adr r2, 800a620 <USBD_GetDescriptor+0xb4>)
 800a61a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a61e:	bf00      	nop
 800a620:	0800a639 	.word	0x0800a639
 800a624:	0800a66d 	.word	0x0800a66d
 800a628:	0800a6a1 	.word	0x0800a6a1
 800a62c:	0800a6d5 	.word	0x0800a6d5
 800a630:	0800a709 	.word	0x0800a709
 800a634:	0800a73d 	.word	0x0800a73d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a63e:	685b      	ldr	r3, [r3, #4]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d00b      	beq.n	800a65c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a64a:	685b      	ldr	r3, [r3, #4]
 800a64c:	687a      	ldr	r2, [r7, #4]
 800a64e:	7c12      	ldrb	r2, [r2, #16]
 800a650:	f107 0108 	add.w	r1, r7, #8
 800a654:	4610      	mov	r0, r2
 800a656:	4798      	blx	r3
 800a658:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a65a:	e091      	b.n	800a780 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a65c:	6839      	ldr	r1, [r7, #0]
 800a65e:	6878      	ldr	r0, [r7, #4]
 800a660:	f000 facb 	bl	800abfa <USBD_CtlError>
            err++;
 800a664:	7afb      	ldrb	r3, [r7, #11]
 800a666:	3301      	adds	r3, #1
 800a668:	72fb      	strb	r3, [r7, #11]
          break;
 800a66a:	e089      	b.n	800a780 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a672:	689b      	ldr	r3, [r3, #8]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d00b      	beq.n	800a690 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a67e:	689b      	ldr	r3, [r3, #8]
 800a680:	687a      	ldr	r2, [r7, #4]
 800a682:	7c12      	ldrb	r2, [r2, #16]
 800a684:	f107 0108 	add.w	r1, r7, #8
 800a688:	4610      	mov	r0, r2
 800a68a:	4798      	blx	r3
 800a68c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a68e:	e077      	b.n	800a780 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a690:	6839      	ldr	r1, [r7, #0]
 800a692:	6878      	ldr	r0, [r7, #4]
 800a694:	f000 fab1 	bl	800abfa <USBD_CtlError>
            err++;
 800a698:	7afb      	ldrb	r3, [r7, #11]
 800a69a:	3301      	adds	r3, #1
 800a69c:	72fb      	strb	r3, [r7, #11]
          break;
 800a69e:	e06f      	b.n	800a780 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6a6:	68db      	ldr	r3, [r3, #12]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d00b      	beq.n	800a6c4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6b2:	68db      	ldr	r3, [r3, #12]
 800a6b4:	687a      	ldr	r2, [r7, #4]
 800a6b6:	7c12      	ldrb	r2, [r2, #16]
 800a6b8:	f107 0108 	add.w	r1, r7, #8
 800a6bc:	4610      	mov	r0, r2
 800a6be:	4798      	blx	r3
 800a6c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6c2:	e05d      	b.n	800a780 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a6c4:	6839      	ldr	r1, [r7, #0]
 800a6c6:	6878      	ldr	r0, [r7, #4]
 800a6c8:	f000 fa97 	bl	800abfa <USBD_CtlError>
            err++;
 800a6cc:	7afb      	ldrb	r3, [r7, #11]
 800a6ce:	3301      	adds	r3, #1
 800a6d0:	72fb      	strb	r3, [r7, #11]
          break;
 800a6d2:	e055      	b.n	800a780 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6da:	691b      	ldr	r3, [r3, #16]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d00b      	beq.n	800a6f8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6e6:	691b      	ldr	r3, [r3, #16]
 800a6e8:	687a      	ldr	r2, [r7, #4]
 800a6ea:	7c12      	ldrb	r2, [r2, #16]
 800a6ec:	f107 0108 	add.w	r1, r7, #8
 800a6f0:	4610      	mov	r0, r2
 800a6f2:	4798      	blx	r3
 800a6f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6f6:	e043      	b.n	800a780 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a6f8:	6839      	ldr	r1, [r7, #0]
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f000 fa7d 	bl	800abfa <USBD_CtlError>
            err++;
 800a700:	7afb      	ldrb	r3, [r7, #11]
 800a702:	3301      	adds	r3, #1
 800a704:	72fb      	strb	r3, [r7, #11]
          break;
 800a706:	e03b      	b.n	800a780 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a70e:	695b      	ldr	r3, [r3, #20]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d00b      	beq.n	800a72c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a71a:	695b      	ldr	r3, [r3, #20]
 800a71c:	687a      	ldr	r2, [r7, #4]
 800a71e:	7c12      	ldrb	r2, [r2, #16]
 800a720:	f107 0108 	add.w	r1, r7, #8
 800a724:	4610      	mov	r0, r2
 800a726:	4798      	blx	r3
 800a728:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a72a:	e029      	b.n	800a780 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a72c:	6839      	ldr	r1, [r7, #0]
 800a72e:	6878      	ldr	r0, [r7, #4]
 800a730:	f000 fa63 	bl	800abfa <USBD_CtlError>
            err++;
 800a734:	7afb      	ldrb	r3, [r7, #11]
 800a736:	3301      	adds	r3, #1
 800a738:	72fb      	strb	r3, [r7, #11]
          break;
 800a73a:	e021      	b.n	800a780 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a742:	699b      	ldr	r3, [r3, #24]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d00b      	beq.n	800a760 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a74e:	699b      	ldr	r3, [r3, #24]
 800a750:	687a      	ldr	r2, [r7, #4]
 800a752:	7c12      	ldrb	r2, [r2, #16]
 800a754:	f107 0108 	add.w	r1, r7, #8
 800a758:	4610      	mov	r0, r2
 800a75a:	4798      	blx	r3
 800a75c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a75e:	e00f      	b.n	800a780 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a760:	6839      	ldr	r1, [r7, #0]
 800a762:	6878      	ldr	r0, [r7, #4]
 800a764:	f000 fa49 	bl	800abfa <USBD_CtlError>
            err++;
 800a768:	7afb      	ldrb	r3, [r7, #11]
 800a76a:	3301      	adds	r3, #1
 800a76c:	72fb      	strb	r3, [r7, #11]
          break;
 800a76e:	e007      	b.n	800a780 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a770:	6839      	ldr	r1, [r7, #0]
 800a772:	6878      	ldr	r0, [r7, #4]
 800a774:	f000 fa41 	bl	800abfa <USBD_CtlError>
          err++;
 800a778:	7afb      	ldrb	r3, [r7, #11]
 800a77a:	3301      	adds	r3, #1
 800a77c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a77e:	bf00      	nop
      }
      break;
 800a780:	e037      	b.n	800a7f2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	7c1b      	ldrb	r3, [r3, #16]
 800a786:	2b00      	cmp	r3, #0
 800a788:	d109      	bne.n	800a79e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a790:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a792:	f107 0208 	add.w	r2, r7, #8
 800a796:	4610      	mov	r0, r2
 800a798:	4798      	blx	r3
 800a79a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a79c:	e029      	b.n	800a7f2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a79e:	6839      	ldr	r1, [r7, #0]
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	f000 fa2a 	bl	800abfa <USBD_CtlError>
        err++;
 800a7a6:	7afb      	ldrb	r3, [r7, #11]
 800a7a8:	3301      	adds	r3, #1
 800a7aa:	72fb      	strb	r3, [r7, #11]
      break;
 800a7ac:	e021      	b.n	800a7f2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	7c1b      	ldrb	r3, [r3, #16]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d10d      	bne.n	800a7d2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7be:	f107 0208 	add.w	r2, r7, #8
 800a7c2:	4610      	mov	r0, r2
 800a7c4:	4798      	blx	r3
 800a7c6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	3301      	adds	r3, #1
 800a7cc:	2207      	movs	r2, #7
 800a7ce:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a7d0:	e00f      	b.n	800a7f2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a7d2:	6839      	ldr	r1, [r7, #0]
 800a7d4:	6878      	ldr	r0, [r7, #4]
 800a7d6:	f000 fa10 	bl	800abfa <USBD_CtlError>
        err++;
 800a7da:	7afb      	ldrb	r3, [r7, #11]
 800a7dc:	3301      	adds	r3, #1
 800a7de:	72fb      	strb	r3, [r7, #11]
      break;
 800a7e0:	e007      	b.n	800a7f2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a7e2:	6839      	ldr	r1, [r7, #0]
 800a7e4:	6878      	ldr	r0, [r7, #4]
 800a7e6:	f000 fa08 	bl	800abfa <USBD_CtlError>
      err++;
 800a7ea:	7afb      	ldrb	r3, [r7, #11]
 800a7ec:	3301      	adds	r3, #1
 800a7ee:	72fb      	strb	r3, [r7, #11]
      break;
 800a7f0:	bf00      	nop
  }

  if (err != 0U)
 800a7f2:	7afb      	ldrb	r3, [r7, #11]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d11e      	bne.n	800a836 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	88db      	ldrh	r3, [r3, #6]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d016      	beq.n	800a82e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a800:	893b      	ldrh	r3, [r7, #8]
 800a802:	2b00      	cmp	r3, #0
 800a804:	d00e      	beq.n	800a824 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a806:	683b      	ldr	r3, [r7, #0]
 800a808:	88da      	ldrh	r2, [r3, #6]
 800a80a:	893b      	ldrh	r3, [r7, #8]
 800a80c:	4293      	cmp	r3, r2
 800a80e:	bf28      	it	cs
 800a810:	4613      	movcs	r3, r2
 800a812:	b29b      	uxth	r3, r3
 800a814:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a816:	893b      	ldrh	r3, [r7, #8]
 800a818:	461a      	mov	r2, r3
 800a81a:	68f9      	ldr	r1, [r7, #12]
 800a81c:	6878      	ldr	r0, [r7, #4]
 800a81e:	f000 fa5d 	bl	800acdc <USBD_CtlSendData>
 800a822:	e009      	b.n	800a838 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a824:	6839      	ldr	r1, [r7, #0]
 800a826:	6878      	ldr	r0, [r7, #4]
 800a828:	f000 f9e7 	bl	800abfa <USBD_CtlError>
 800a82c:	e004      	b.n	800a838 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a82e:	6878      	ldr	r0, [r7, #4]
 800a830:	f000 faae 	bl	800ad90 <USBD_CtlSendStatus>
 800a834:	e000      	b.n	800a838 <USBD_GetDescriptor+0x2cc>
    return;
 800a836:	bf00      	nop
  }
}
 800a838:	3710      	adds	r7, #16
 800a83a:	46bd      	mov	sp, r7
 800a83c:	bd80      	pop	{r7, pc}
 800a83e:	bf00      	nop

0800a840 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b084      	sub	sp, #16
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
 800a848:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a84a:	683b      	ldr	r3, [r7, #0]
 800a84c:	889b      	ldrh	r3, [r3, #4]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d131      	bne.n	800a8b6 <USBD_SetAddress+0x76>
 800a852:	683b      	ldr	r3, [r7, #0]
 800a854:	88db      	ldrh	r3, [r3, #6]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d12d      	bne.n	800a8b6 <USBD_SetAddress+0x76>
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	885b      	ldrh	r3, [r3, #2]
 800a85e:	2b7f      	cmp	r3, #127	; 0x7f
 800a860:	d829      	bhi.n	800a8b6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	885b      	ldrh	r3, [r3, #2]
 800a866:	b2db      	uxtb	r3, r3
 800a868:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a86c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a874:	b2db      	uxtb	r3, r3
 800a876:	2b03      	cmp	r3, #3
 800a878:	d104      	bne.n	800a884 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a87a:	6839      	ldr	r1, [r7, #0]
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	f000 f9bc 	bl	800abfa <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a882:	e01d      	b.n	800a8c0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	7bfa      	ldrb	r2, [r7, #15]
 800a888:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a88c:	7bfb      	ldrb	r3, [r7, #15]
 800a88e:	4619      	mov	r1, r3
 800a890:	6878      	ldr	r0, [r7, #4]
 800a892:	f003 fe43 	bl	800e51c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a896:	6878      	ldr	r0, [r7, #4]
 800a898:	f000 fa7a 	bl	800ad90 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a89c:	7bfb      	ldrb	r3, [r7, #15]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d004      	beq.n	800a8ac <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	2202      	movs	r2, #2
 800a8a6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a8aa:	e009      	b.n	800a8c0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2201      	movs	r2, #1
 800a8b0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a8b4:	e004      	b.n	800a8c0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a8b6:	6839      	ldr	r1, [r7, #0]
 800a8b8:	6878      	ldr	r0, [r7, #4]
 800a8ba:	f000 f99e 	bl	800abfa <USBD_CtlError>
  }
}
 800a8be:	bf00      	nop
 800a8c0:	bf00      	nop
 800a8c2:	3710      	adds	r7, #16
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	bd80      	pop	{r7, pc}

0800a8c8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b084      	sub	sp, #16
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
 800a8d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a8d6:	683b      	ldr	r3, [r7, #0]
 800a8d8:	885b      	ldrh	r3, [r3, #2]
 800a8da:	b2da      	uxtb	r2, r3
 800a8dc:	4b4e      	ldr	r3, [pc, #312]	; (800aa18 <USBD_SetConfig+0x150>)
 800a8de:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a8e0:	4b4d      	ldr	r3, [pc, #308]	; (800aa18 <USBD_SetConfig+0x150>)
 800a8e2:	781b      	ldrb	r3, [r3, #0]
 800a8e4:	2b01      	cmp	r3, #1
 800a8e6:	d905      	bls.n	800a8f4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a8e8:	6839      	ldr	r1, [r7, #0]
 800a8ea:	6878      	ldr	r0, [r7, #4]
 800a8ec:	f000 f985 	bl	800abfa <USBD_CtlError>
    return USBD_FAIL;
 800a8f0:	2303      	movs	r3, #3
 800a8f2:	e08c      	b.n	800aa0e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a8fa:	b2db      	uxtb	r3, r3
 800a8fc:	2b02      	cmp	r3, #2
 800a8fe:	d002      	beq.n	800a906 <USBD_SetConfig+0x3e>
 800a900:	2b03      	cmp	r3, #3
 800a902:	d029      	beq.n	800a958 <USBD_SetConfig+0x90>
 800a904:	e075      	b.n	800a9f2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a906:	4b44      	ldr	r3, [pc, #272]	; (800aa18 <USBD_SetConfig+0x150>)
 800a908:	781b      	ldrb	r3, [r3, #0]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d020      	beq.n	800a950 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a90e:	4b42      	ldr	r3, [pc, #264]	; (800aa18 <USBD_SetConfig+0x150>)
 800a910:	781b      	ldrb	r3, [r3, #0]
 800a912:	461a      	mov	r2, r3
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a918:	4b3f      	ldr	r3, [pc, #252]	; (800aa18 <USBD_SetConfig+0x150>)
 800a91a:	781b      	ldrb	r3, [r3, #0]
 800a91c:	4619      	mov	r1, r3
 800a91e:	6878      	ldr	r0, [r7, #4]
 800a920:	f7fe ffe7 	bl	80098f2 <USBD_SetClassConfig>
 800a924:	4603      	mov	r3, r0
 800a926:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a928:	7bfb      	ldrb	r3, [r7, #15]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d008      	beq.n	800a940 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a92e:	6839      	ldr	r1, [r7, #0]
 800a930:	6878      	ldr	r0, [r7, #4]
 800a932:	f000 f962 	bl	800abfa <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	2202      	movs	r2, #2
 800a93a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a93e:	e065      	b.n	800aa0c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a940:	6878      	ldr	r0, [r7, #4]
 800a942:	f000 fa25 	bl	800ad90 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	2203      	movs	r2, #3
 800a94a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a94e:	e05d      	b.n	800aa0c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a950:	6878      	ldr	r0, [r7, #4]
 800a952:	f000 fa1d 	bl	800ad90 <USBD_CtlSendStatus>
      break;
 800a956:	e059      	b.n	800aa0c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a958:	4b2f      	ldr	r3, [pc, #188]	; (800aa18 <USBD_SetConfig+0x150>)
 800a95a:	781b      	ldrb	r3, [r3, #0]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d112      	bne.n	800a986 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	2202      	movs	r2, #2
 800a964:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800a968:	4b2b      	ldr	r3, [pc, #172]	; (800aa18 <USBD_SetConfig+0x150>)
 800a96a:	781b      	ldrb	r3, [r3, #0]
 800a96c:	461a      	mov	r2, r3
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a972:	4b29      	ldr	r3, [pc, #164]	; (800aa18 <USBD_SetConfig+0x150>)
 800a974:	781b      	ldrb	r3, [r3, #0]
 800a976:	4619      	mov	r1, r3
 800a978:	6878      	ldr	r0, [r7, #4]
 800a97a:	f7fe ffd6 	bl	800992a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a97e:	6878      	ldr	r0, [r7, #4]
 800a980:	f000 fa06 	bl	800ad90 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a984:	e042      	b.n	800aa0c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a986:	4b24      	ldr	r3, [pc, #144]	; (800aa18 <USBD_SetConfig+0x150>)
 800a988:	781b      	ldrb	r3, [r3, #0]
 800a98a:	461a      	mov	r2, r3
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	685b      	ldr	r3, [r3, #4]
 800a990:	429a      	cmp	r2, r3
 800a992:	d02a      	beq.n	800a9ea <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	685b      	ldr	r3, [r3, #4]
 800a998:	b2db      	uxtb	r3, r3
 800a99a:	4619      	mov	r1, r3
 800a99c:	6878      	ldr	r0, [r7, #4]
 800a99e:	f7fe ffc4 	bl	800992a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a9a2:	4b1d      	ldr	r3, [pc, #116]	; (800aa18 <USBD_SetConfig+0x150>)
 800a9a4:	781b      	ldrb	r3, [r3, #0]
 800a9a6:	461a      	mov	r2, r3
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a9ac:	4b1a      	ldr	r3, [pc, #104]	; (800aa18 <USBD_SetConfig+0x150>)
 800a9ae:	781b      	ldrb	r3, [r3, #0]
 800a9b0:	4619      	mov	r1, r3
 800a9b2:	6878      	ldr	r0, [r7, #4]
 800a9b4:	f7fe ff9d 	bl	80098f2 <USBD_SetClassConfig>
 800a9b8:	4603      	mov	r3, r0
 800a9ba:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a9bc:	7bfb      	ldrb	r3, [r7, #15]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d00f      	beq.n	800a9e2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a9c2:	6839      	ldr	r1, [r7, #0]
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	f000 f918 	bl	800abfa <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	685b      	ldr	r3, [r3, #4]
 800a9ce:	b2db      	uxtb	r3, r3
 800a9d0:	4619      	mov	r1, r3
 800a9d2:	6878      	ldr	r0, [r7, #4]
 800a9d4:	f7fe ffa9 	bl	800992a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	2202      	movs	r2, #2
 800a9dc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a9e0:	e014      	b.n	800aa0c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a9e2:	6878      	ldr	r0, [r7, #4]
 800a9e4:	f000 f9d4 	bl	800ad90 <USBD_CtlSendStatus>
      break;
 800a9e8:	e010      	b.n	800aa0c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a9ea:	6878      	ldr	r0, [r7, #4]
 800a9ec:	f000 f9d0 	bl	800ad90 <USBD_CtlSendStatus>
      break;
 800a9f0:	e00c      	b.n	800aa0c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a9f2:	6839      	ldr	r1, [r7, #0]
 800a9f4:	6878      	ldr	r0, [r7, #4]
 800a9f6:	f000 f900 	bl	800abfa <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a9fa:	4b07      	ldr	r3, [pc, #28]	; (800aa18 <USBD_SetConfig+0x150>)
 800a9fc:	781b      	ldrb	r3, [r3, #0]
 800a9fe:	4619      	mov	r1, r3
 800aa00:	6878      	ldr	r0, [r7, #4]
 800aa02:	f7fe ff92 	bl	800992a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800aa06:	2303      	movs	r3, #3
 800aa08:	73fb      	strb	r3, [r7, #15]
      break;
 800aa0a:	bf00      	nop
  }

  return ret;
 800aa0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa0e:	4618      	mov	r0, r3
 800aa10:	3710      	adds	r7, #16
 800aa12:	46bd      	mov	sp, r7
 800aa14:	bd80      	pop	{r7, pc}
 800aa16:	bf00      	nop
 800aa18:	20000868 	.word	0x20000868

0800aa1c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	b082      	sub	sp, #8
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
 800aa24:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	88db      	ldrh	r3, [r3, #6]
 800aa2a:	2b01      	cmp	r3, #1
 800aa2c:	d004      	beq.n	800aa38 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800aa2e:	6839      	ldr	r1, [r7, #0]
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	f000 f8e2 	bl	800abfa <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800aa36:	e023      	b.n	800aa80 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa3e:	b2db      	uxtb	r3, r3
 800aa40:	2b02      	cmp	r3, #2
 800aa42:	dc02      	bgt.n	800aa4a <USBD_GetConfig+0x2e>
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	dc03      	bgt.n	800aa50 <USBD_GetConfig+0x34>
 800aa48:	e015      	b.n	800aa76 <USBD_GetConfig+0x5a>
 800aa4a:	2b03      	cmp	r3, #3
 800aa4c:	d00b      	beq.n	800aa66 <USBD_GetConfig+0x4a>
 800aa4e:	e012      	b.n	800aa76 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	2200      	movs	r2, #0
 800aa54:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	3308      	adds	r3, #8
 800aa5a:	2201      	movs	r2, #1
 800aa5c:	4619      	mov	r1, r3
 800aa5e:	6878      	ldr	r0, [r7, #4]
 800aa60:	f000 f93c 	bl	800acdc <USBD_CtlSendData>
        break;
 800aa64:	e00c      	b.n	800aa80 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	3304      	adds	r3, #4
 800aa6a:	2201      	movs	r2, #1
 800aa6c:	4619      	mov	r1, r3
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f000 f934 	bl	800acdc <USBD_CtlSendData>
        break;
 800aa74:	e004      	b.n	800aa80 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800aa76:	6839      	ldr	r1, [r7, #0]
 800aa78:	6878      	ldr	r0, [r7, #4]
 800aa7a:	f000 f8be 	bl	800abfa <USBD_CtlError>
        break;
 800aa7e:	bf00      	nop
}
 800aa80:	bf00      	nop
 800aa82:	3708      	adds	r7, #8
 800aa84:	46bd      	mov	sp, r7
 800aa86:	bd80      	pop	{r7, pc}

0800aa88 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa88:	b580      	push	{r7, lr}
 800aa8a:	b082      	sub	sp, #8
 800aa8c:	af00      	add	r7, sp, #0
 800aa8e:	6078      	str	r0, [r7, #4]
 800aa90:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa98:	b2db      	uxtb	r3, r3
 800aa9a:	3b01      	subs	r3, #1
 800aa9c:	2b02      	cmp	r3, #2
 800aa9e:	d81e      	bhi.n	800aade <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800aaa0:	683b      	ldr	r3, [r7, #0]
 800aaa2:	88db      	ldrh	r3, [r3, #6]
 800aaa4:	2b02      	cmp	r3, #2
 800aaa6:	d004      	beq.n	800aab2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800aaa8:	6839      	ldr	r1, [r7, #0]
 800aaaa:	6878      	ldr	r0, [r7, #4]
 800aaac:	f000 f8a5 	bl	800abfa <USBD_CtlError>
        break;
 800aab0:	e01a      	b.n	800aae8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	2201      	movs	r2, #1
 800aab6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d005      	beq.n	800aace <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	68db      	ldr	r3, [r3, #12]
 800aac6:	f043 0202 	orr.w	r2, r3, #2
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	330c      	adds	r3, #12
 800aad2:	2202      	movs	r2, #2
 800aad4:	4619      	mov	r1, r3
 800aad6:	6878      	ldr	r0, [r7, #4]
 800aad8:	f000 f900 	bl	800acdc <USBD_CtlSendData>
      break;
 800aadc:	e004      	b.n	800aae8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800aade:	6839      	ldr	r1, [r7, #0]
 800aae0:	6878      	ldr	r0, [r7, #4]
 800aae2:	f000 f88a 	bl	800abfa <USBD_CtlError>
      break;
 800aae6:	bf00      	nop
  }
}
 800aae8:	bf00      	nop
 800aaea:	3708      	adds	r7, #8
 800aaec:	46bd      	mov	sp, r7
 800aaee:	bd80      	pop	{r7, pc}

0800aaf0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b082      	sub	sp, #8
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
 800aaf8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	885b      	ldrh	r3, [r3, #2]
 800aafe:	2b01      	cmp	r3, #1
 800ab00:	d107      	bne.n	800ab12 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	2201      	movs	r2, #1
 800ab06:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ab0a:	6878      	ldr	r0, [r7, #4]
 800ab0c:	f000 f940 	bl	800ad90 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ab10:	e013      	b.n	800ab3a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	885b      	ldrh	r3, [r3, #2]
 800ab16:	2b02      	cmp	r3, #2
 800ab18:	d10b      	bne.n	800ab32 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800ab1a:	683b      	ldr	r3, [r7, #0]
 800ab1c:	889b      	ldrh	r3, [r3, #4]
 800ab1e:	0a1b      	lsrs	r3, r3, #8
 800ab20:	b29b      	uxth	r3, r3
 800ab22:	b2da      	uxtb	r2, r3
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ab2a:	6878      	ldr	r0, [r7, #4]
 800ab2c:	f000 f930 	bl	800ad90 <USBD_CtlSendStatus>
}
 800ab30:	e003      	b.n	800ab3a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ab32:	6839      	ldr	r1, [r7, #0]
 800ab34:	6878      	ldr	r0, [r7, #4]
 800ab36:	f000 f860 	bl	800abfa <USBD_CtlError>
}
 800ab3a:	bf00      	nop
 800ab3c:	3708      	adds	r7, #8
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	bd80      	pop	{r7, pc}

0800ab42 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab42:	b580      	push	{r7, lr}
 800ab44:	b082      	sub	sp, #8
 800ab46:	af00      	add	r7, sp, #0
 800ab48:	6078      	str	r0, [r7, #4]
 800ab4a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab52:	b2db      	uxtb	r3, r3
 800ab54:	3b01      	subs	r3, #1
 800ab56:	2b02      	cmp	r3, #2
 800ab58:	d80b      	bhi.n	800ab72 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	885b      	ldrh	r3, [r3, #2]
 800ab5e:	2b01      	cmp	r3, #1
 800ab60:	d10c      	bne.n	800ab7c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	2200      	movs	r2, #0
 800ab66:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ab6a:	6878      	ldr	r0, [r7, #4]
 800ab6c:	f000 f910 	bl	800ad90 <USBD_CtlSendStatus>
      }
      break;
 800ab70:	e004      	b.n	800ab7c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ab72:	6839      	ldr	r1, [r7, #0]
 800ab74:	6878      	ldr	r0, [r7, #4]
 800ab76:	f000 f840 	bl	800abfa <USBD_CtlError>
      break;
 800ab7a:	e000      	b.n	800ab7e <USBD_ClrFeature+0x3c>
      break;
 800ab7c:	bf00      	nop
  }
}
 800ab7e:	bf00      	nop
 800ab80:	3708      	adds	r7, #8
 800ab82:	46bd      	mov	sp, r7
 800ab84:	bd80      	pop	{r7, pc}

0800ab86 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ab86:	b580      	push	{r7, lr}
 800ab88:	b084      	sub	sp, #16
 800ab8a:	af00      	add	r7, sp, #0
 800ab8c:	6078      	str	r0, [r7, #4]
 800ab8e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ab90:	683b      	ldr	r3, [r7, #0]
 800ab92:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	781a      	ldrb	r2, [r3, #0]
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	3301      	adds	r3, #1
 800aba0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	781a      	ldrb	r2, [r3, #0]
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	3301      	adds	r3, #1
 800abae:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800abb0:	68f8      	ldr	r0, [r7, #12]
 800abb2:	f7ff fa41 	bl	800a038 <SWAPBYTE>
 800abb6:	4603      	mov	r3, r0
 800abb8:	461a      	mov	r2, r3
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	3301      	adds	r3, #1
 800abc2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	3301      	adds	r3, #1
 800abc8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800abca:	68f8      	ldr	r0, [r7, #12]
 800abcc:	f7ff fa34 	bl	800a038 <SWAPBYTE>
 800abd0:	4603      	mov	r3, r0
 800abd2:	461a      	mov	r2, r3
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	3301      	adds	r3, #1
 800abdc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	3301      	adds	r3, #1
 800abe2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800abe4:	68f8      	ldr	r0, [r7, #12]
 800abe6:	f7ff fa27 	bl	800a038 <SWAPBYTE>
 800abea:	4603      	mov	r3, r0
 800abec:	461a      	mov	r2, r3
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	80da      	strh	r2, [r3, #6]
}
 800abf2:	bf00      	nop
 800abf4:	3710      	adds	r7, #16
 800abf6:	46bd      	mov	sp, r7
 800abf8:	bd80      	pop	{r7, pc}

0800abfa <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800abfa:	b580      	push	{r7, lr}
 800abfc:	b082      	sub	sp, #8
 800abfe:	af00      	add	r7, sp, #0
 800ac00:	6078      	str	r0, [r7, #4]
 800ac02:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ac04:	2180      	movs	r1, #128	; 0x80
 800ac06:	6878      	ldr	r0, [r7, #4]
 800ac08:	f003 fc1e 	bl	800e448 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ac0c:	2100      	movs	r1, #0
 800ac0e:	6878      	ldr	r0, [r7, #4]
 800ac10:	f003 fc1a 	bl	800e448 <USBD_LL_StallEP>
}
 800ac14:	bf00      	nop
 800ac16:	3708      	adds	r7, #8
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bd80      	pop	{r7, pc}

0800ac1c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b086      	sub	sp, #24
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	60f8      	str	r0, [r7, #12]
 800ac24:	60b9      	str	r1, [r7, #8]
 800ac26:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ac28:	2300      	movs	r3, #0
 800ac2a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d036      	beq.n	800aca0 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800ac36:	6938      	ldr	r0, [r7, #16]
 800ac38:	f000 f836 	bl	800aca8 <USBD_GetLen>
 800ac3c:	4603      	mov	r3, r0
 800ac3e:	3301      	adds	r3, #1
 800ac40:	b29b      	uxth	r3, r3
 800ac42:	005b      	lsls	r3, r3, #1
 800ac44:	b29a      	uxth	r2, r3
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ac4a:	7dfb      	ldrb	r3, [r7, #23]
 800ac4c:	68ba      	ldr	r2, [r7, #8]
 800ac4e:	4413      	add	r3, r2
 800ac50:	687a      	ldr	r2, [r7, #4]
 800ac52:	7812      	ldrb	r2, [r2, #0]
 800ac54:	701a      	strb	r2, [r3, #0]
  idx++;
 800ac56:	7dfb      	ldrb	r3, [r7, #23]
 800ac58:	3301      	adds	r3, #1
 800ac5a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ac5c:	7dfb      	ldrb	r3, [r7, #23]
 800ac5e:	68ba      	ldr	r2, [r7, #8]
 800ac60:	4413      	add	r3, r2
 800ac62:	2203      	movs	r2, #3
 800ac64:	701a      	strb	r2, [r3, #0]
  idx++;
 800ac66:	7dfb      	ldrb	r3, [r7, #23]
 800ac68:	3301      	adds	r3, #1
 800ac6a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ac6c:	e013      	b.n	800ac96 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800ac6e:	7dfb      	ldrb	r3, [r7, #23]
 800ac70:	68ba      	ldr	r2, [r7, #8]
 800ac72:	4413      	add	r3, r2
 800ac74:	693a      	ldr	r2, [r7, #16]
 800ac76:	7812      	ldrb	r2, [r2, #0]
 800ac78:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ac7a:	693b      	ldr	r3, [r7, #16]
 800ac7c:	3301      	adds	r3, #1
 800ac7e:	613b      	str	r3, [r7, #16]
    idx++;
 800ac80:	7dfb      	ldrb	r3, [r7, #23]
 800ac82:	3301      	adds	r3, #1
 800ac84:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ac86:	7dfb      	ldrb	r3, [r7, #23]
 800ac88:	68ba      	ldr	r2, [r7, #8]
 800ac8a:	4413      	add	r3, r2
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	701a      	strb	r2, [r3, #0]
    idx++;
 800ac90:	7dfb      	ldrb	r3, [r7, #23]
 800ac92:	3301      	adds	r3, #1
 800ac94:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ac96:	693b      	ldr	r3, [r7, #16]
 800ac98:	781b      	ldrb	r3, [r3, #0]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d1e7      	bne.n	800ac6e <USBD_GetString+0x52>
 800ac9e:	e000      	b.n	800aca2 <USBD_GetString+0x86>
    return;
 800aca0:	bf00      	nop
  }
}
 800aca2:	3718      	adds	r7, #24
 800aca4:	46bd      	mov	sp, r7
 800aca6:	bd80      	pop	{r7, pc}

0800aca8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800aca8:	b480      	push	{r7}
 800acaa:	b085      	sub	sp, #20
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800acb0:	2300      	movs	r3, #0
 800acb2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800acb8:	e005      	b.n	800acc6 <USBD_GetLen+0x1e>
  {
    len++;
 800acba:	7bfb      	ldrb	r3, [r7, #15]
 800acbc:	3301      	adds	r3, #1
 800acbe:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800acc0:	68bb      	ldr	r3, [r7, #8]
 800acc2:	3301      	adds	r3, #1
 800acc4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800acc6:	68bb      	ldr	r3, [r7, #8]
 800acc8:	781b      	ldrb	r3, [r3, #0]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d1f5      	bne.n	800acba <USBD_GetLen+0x12>
  }

  return len;
 800acce:	7bfb      	ldrb	r3, [r7, #15]
}
 800acd0:	4618      	mov	r0, r3
 800acd2:	3714      	adds	r7, #20
 800acd4:	46bd      	mov	sp, r7
 800acd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acda:	4770      	bx	lr

0800acdc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b084      	sub	sp, #16
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	60f8      	str	r0, [r7, #12]
 800ace4:	60b9      	str	r1, [r7, #8]
 800ace6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	2202      	movs	r2, #2
 800acec:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	687a      	ldr	r2, [r7, #4]
 800acf4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	687a      	ldr	r2, [r7, #4]
 800acfa:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	68ba      	ldr	r2, [r7, #8]
 800ad00:	2100      	movs	r1, #0
 800ad02:	68f8      	ldr	r0, [r7, #12]
 800ad04:	f003 fc29 	bl	800e55a <USBD_LL_Transmit>

  return USBD_OK;
 800ad08:	2300      	movs	r3, #0
}
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	3710      	adds	r7, #16
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	bd80      	pop	{r7, pc}

0800ad12 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ad12:	b580      	push	{r7, lr}
 800ad14:	b084      	sub	sp, #16
 800ad16:	af00      	add	r7, sp, #0
 800ad18:	60f8      	str	r0, [r7, #12]
 800ad1a:	60b9      	str	r1, [r7, #8]
 800ad1c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	68ba      	ldr	r2, [r7, #8]
 800ad22:	2100      	movs	r1, #0
 800ad24:	68f8      	ldr	r0, [r7, #12]
 800ad26:	f003 fc18 	bl	800e55a <USBD_LL_Transmit>

  return USBD_OK;
 800ad2a:	2300      	movs	r3, #0
}
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	3710      	adds	r7, #16
 800ad30:	46bd      	mov	sp, r7
 800ad32:	bd80      	pop	{r7, pc}

0800ad34 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b084      	sub	sp, #16
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	60f8      	str	r0, [r7, #12]
 800ad3c:	60b9      	str	r1, [r7, #8]
 800ad3e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	2203      	movs	r2, #3
 800ad44:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	687a      	ldr	r2, [r7, #4]
 800ad4c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	687a      	ldr	r2, [r7, #4]
 800ad54:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	68ba      	ldr	r2, [r7, #8]
 800ad5c:	2100      	movs	r1, #0
 800ad5e:	68f8      	ldr	r0, [r7, #12]
 800ad60:	f003 fc1c 	bl	800e59c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ad64:	2300      	movs	r3, #0
}
 800ad66:	4618      	mov	r0, r3
 800ad68:	3710      	adds	r7, #16
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	bd80      	pop	{r7, pc}

0800ad6e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ad6e:	b580      	push	{r7, lr}
 800ad70:	b084      	sub	sp, #16
 800ad72:	af00      	add	r7, sp, #0
 800ad74:	60f8      	str	r0, [r7, #12]
 800ad76:	60b9      	str	r1, [r7, #8]
 800ad78:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	68ba      	ldr	r2, [r7, #8]
 800ad7e:	2100      	movs	r1, #0
 800ad80:	68f8      	ldr	r0, [r7, #12]
 800ad82:	f003 fc0b 	bl	800e59c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ad86:	2300      	movs	r3, #0
}
 800ad88:	4618      	mov	r0, r3
 800ad8a:	3710      	adds	r7, #16
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	bd80      	pop	{r7, pc}

0800ad90 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b082      	sub	sp, #8
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	2204      	movs	r2, #4
 800ad9c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ada0:	2300      	movs	r3, #0
 800ada2:	2200      	movs	r2, #0
 800ada4:	2100      	movs	r1, #0
 800ada6:	6878      	ldr	r0, [r7, #4]
 800ada8:	f003 fbd7 	bl	800e55a <USBD_LL_Transmit>

  return USBD_OK;
 800adac:	2300      	movs	r3, #0
}
 800adae:	4618      	mov	r0, r3
 800adb0:	3708      	adds	r7, #8
 800adb2:	46bd      	mov	sp, r7
 800adb4:	bd80      	pop	{r7, pc}

0800adb6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800adb6:	b580      	push	{r7, lr}
 800adb8:	b082      	sub	sp, #8
 800adba:	af00      	add	r7, sp, #0
 800adbc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	2205      	movs	r2, #5
 800adc2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800adc6:	2300      	movs	r3, #0
 800adc8:	2200      	movs	r2, #0
 800adca:	2100      	movs	r1, #0
 800adcc:	6878      	ldr	r0, [r7, #4]
 800adce:	f003 fbe5 	bl	800e59c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800add2:	2300      	movs	r3, #0
}
 800add4:	4618      	mov	r0, r3
 800add6:	3708      	adds	r7, #8
 800add8:	46bd      	mov	sp, r7
 800adda:	bd80      	pop	{r7, pc}

0800addc <__NVIC_SetPriority>:
{
 800addc:	b480      	push	{r7}
 800adde:	b083      	sub	sp, #12
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	4603      	mov	r3, r0
 800ade4:	6039      	str	r1, [r7, #0]
 800ade6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ade8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800adec:	2b00      	cmp	r3, #0
 800adee:	db0a      	blt.n	800ae06 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800adf0:	683b      	ldr	r3, [r7, #0]
 800adf2:	b2da      	uxtb	r2, r3
 800adf4:	490c      	ldr	r1, [pc, #48]	; (800ae28 <__NVIC_SetPriority+0x4c>)
 800adf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800adfa:	0112      	lsls	r2, r2, #4
 800adfc:	b2d2      	uxtb	r2, r2
 800adfe:	440b      	add	r3, r1
 800ae00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800ae04:	e00a      	b.n	800ae1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ae06:	683b      	ldr	r3, [r7, #0]
 800ae08:	b2da      	uxtb	r2, r3
 800ae0a:	4908      	ldr	r1, [pc, #32]	; (800ae2c <__NVIC_SetPriority+0x50>)
 800ae0c:	79fb      	ldrb	r3, [r7, #7]
 800ae0e:	f003 030f 	and.w	r3, r3, #15
 800ae12:	3b04      	subs	r3, #4
 800ae14:	0112      	lsls	r2, r2, #4
 800ae16:	b2d2      	uxtb	r2, r2
 800ae18:	440b      	add	r3, r1
 800ae1a:	761a      	strb	r2, [r3, #24]
}
 800ae1c:	bf00      	nop
 800ae1e:	370c      	adds	r7, #12
 800ae20:	46bd      	mov	sp, r7
 800ae22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae26:	4770      	bx	lr
 800ae28:	e000e100 	.word	0xe000e100
 800ae2c:	e000ed00 	.word	0xe000ed00

0800ae30 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ae30:	b580      	push	{r7, lr}
 800ae32:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ae34:	4b05      	ldr	r3, [pc, #20]	; (800ae4c <SysTick_Handler+0x1c>)
 800ae36:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ae38:	f001 feb2 	bl	800cba0 <xTaskGetSchedulerState>
 800ae3c:	4603      	mov	r3, r0
 800ae3e:	2b01      	cmp	r3, #1
 800ae40:	d001      	beq.n	800ae46 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ae42:	f002 fc99 	bl	800d778 <xPortSysTickHandler>
  }
}
 800ae46:	bf00      	nop
 800ae48:	bd80      	pop	{r7, pc}
 800ae4a:	bf00      	nop
 800ae4c:	e000e010 	.word	0xe000e010

0800ae50 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ae50:	b580      	push	{r7, lr}
 800ae52:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ae54:	2100      	movs	r1, #0
 800ae56:	f06f 0004 	mvn.w	r0, #4
 800ae5a:	f7ff ffbf 	bl	800addc <__NVIC_SetPriority>
#endif
}
 800ae5e:	bf00      	nop
 800ae60:	bd80      	pop	{r7, pc}
	...

0800ae64 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ae64:	b480      	push	{r7}
 800ae66:	b083      	sub	sp, #12
 800ae68:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae6a:	f3ef 8305 	mrs	r3, IPSR
 800ae6e:	603b      	str	r3, [r7, #0]
  return(result);
 800ae70:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d003      	beq.n	800ae7e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ae76:	f06f 0305 	mvn.w	r3, #5
 800ae7a:	607b      	str	r3, [r7, #4]
 800ae7c:	e00c      	b.n	800ae98 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ae7e:	4b0a      	ldr	r3, [pc, #40]	; (800aea8 <osKernelInitialize+0x44>)
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d105      	bne.n	800ae92 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800ae86:	4b08      	ldr	r3, [pc, #32]	; (800aea8 <osKernelInitialize+0x44>)
 800ae88:	2201      	movs	r2, #1
 800ae8a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	607b      	str	r3, [r7, #4]
 800ae90:	e002      	b.n	800ae98 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800ae92:	f04f 33ff 	mov.w	r3, #4294967295
 800ae96:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ae98:	687b      	ldr	r3, [r7, #4]
}
 800ae9a:	4618      	mov	r0, r3
 800ae9c:	370c      	adds	r7, #12
 800ae9e:	46bd      	mov	sp, r7
 800aea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea4:	4770      	bx	lr
 800aea6:	bf00      	nop
 800aea8:	2000086c 	.word	0x2000086c

0800aeac <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800aeac:	b580      	push	{r7, lr}
 800aeae:	b082      	sub	sp, #8
 800aeb0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aeb2:	f3ef 8305 	mrs	r3, IPSR
 800aeb6:	603b      	str	r3, [r7, #0]
  return(result);
 800aeb8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d003      	beq.n	800aec6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800aebe:	f06f 0305 	mvn.w	r3, #5
 800aec2:	607b      	str	r3, [r7, #4]
 800aec4:	e010      	b.n	800aee8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800aec6:	4b0b      	ldr	r3, [pc, #44]	; (800aef4 <osKernelStart+0x48>)
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	2b01      	cmp	r3, #1
 800aecc:	d109      	bne.n	800aee2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800aece:	f7ff ffbf 	bl	800ae50 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800aed2:	4b08      	ldr	r3, [pc, #32]	; (800aef4 <osKernelStart+0x48>)
 800aed4:	2202      	movs	r2, #2
 800aed6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800aed8:	f001 fa1a 	bl	800c310 <vTaskStartScheduler>
      stat = osOK;
 800aedc:	2300      	movs	r3, #0
 800aede:	607b      	str	r3, [r7, #4]
 800aee0:	e002      	b.n	800aee8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800aee2:	f04f 33ff 	mov.w	r3, #4294967295
 800aee6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800aee8:	687b      	ldr	r3, [r7, #4]
}
 800aeea:	4618      	mov	r0, r3
 800aeec:	3708      	adds	r7, #8
 800aeee:	46bd      	mov	sp, r7
 800aef0:	bd80      	pop	{r7, pc}
 800aef2:	bf00      	nop
 800aef4:	2000086c 	.word	0x2000086c

0800aef8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b08e      	sub	sp, #56	; 0x38
 800aefc:	af04      	add	r7, sp, #16
 800aefe:	60f8      	str	r0, [r7, #12]
 800af00:	60b9      	str	r1, [r7, #8]
 800af02:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800af04:	2300      	movs	r3, #0
 800af06:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af08:	f3ef 8305 	mrs	r3, IPSR
 800af0c:	617b      	str	r3, [r7, #20]
  return(result);
 800af0e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800af10:	2b00      	cmp	r3, #0
 800af12:	d17f      	bne.n	800b014 <osThreadNew+0x11c>
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d07c      	beq.n	800b014 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 800af1a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800af1e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800af20:	2318      	movs	r3, #24
 800af22:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800af24:	2300      	movs	r3, #0
 800af26:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800af28:	f04f 33ff 	mov.w	r3, #4294967295
 800af2c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d045      	beq.n	800afc0 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d002      	beq.n	800af42 <osThreadNew+0x4a>
        name = attr->name;
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	699b      	ldr	r3, [r3, #24]
 800af46:	2b00      	cmp	r3, #0
 800af48:	d002      	beq.n	800af50 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	699b      	ldr	r3, [r3, #24]
 800af4e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800af50:	69fb      	ldr	r3, [r7, #28]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d008      	beq.n	800af68 <osThreadNew+0x70>
 800af56:	69fb      	ldr	r3, [r7, #28]
 800af58:	2b38      	cmp	r3, #56	; 0x38
 800af5a:	d805      	bhi.n	800af68 <osThreadNew+0x70>
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	685b      	ldr	r3, [r3, #4]
 800af60:	f003 0301 	and.w	r3, r3, #1
 800af64:	2b00      	cmp	r3, #0
 800af66:	d001      	beq.n	800af6c <osThreadNew+0x74>
        return (NULL);
 800af68:	2300      	movs	r3, #0
 800af6a:	e054      	b.n	800b016 <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	695b      	ldr	r3, [r3, #20]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d003      	beq.n	800af7c <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	695b      	ldr	r3, [r3, #20]
 800af78:	089b      	lsrs	r3, r3, #2
 800af7a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	689b      	ldr	r3, [r3, #8]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d00e      	beq.n	800afa2 <osThreadNew+0xaa>
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	68db      	ldr	r3, [r3, #12]
 800af88:	2b6b      	cmp	r3, #107	; 0x6b
 800af8a:	d90a      	bls.n	800afa2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800af90:	2b00      	cmp	r3, #0
 800af92:	d006      	beq.n	800afa2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	695b      	ldr	r3, [r3, #20]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d002      	beq.n	800afa2 <osThreadNew+0xaa>
        mem = 1;
 800af9c:	2301      	movs	r3, #1
 800af9e:	61bb      	str	r3, [r7, #24]
 800afa0:	e010      	b.n	800afc4 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	689b      	ldr	r3, [r3, #8]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d10c      	bne.n	800afc4 <osThreadNew+0xcc>
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	68db      	ldr	r3, [r3, #12]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d108      	bne.n	800afc4 <osThreadNew+0xcc>
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	691b      	ldr	r3, [r3, #16]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d104      	bne.n	800afc4 <osThreadNew+0xcc>
          mem = 0;
 800afba:	2300      	movs	r3, #0
 800afbc:	61bb      	str	r3, [r7, #24]
 800afbe:	e001      	b.n	800afc4 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800afc0:	2300      	movs	r3, #0
 800afc2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800afc4:	69bb      	ldr	r3, [r7, #24]
 800afc6:	2b01      	cmp	r3, #1
 800afc8:	d110      	bne.n	800afec <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800afce:	687a      	ldr	r2, [r7, #4]
 800afd0:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800afd2:	9202      	str	r2, [sp, #8]
 800afd4:	9301      	str	r3, [sp, #4]
 800afd6:	69fb      	ldr	r3, [r7, #28]
 800afd8:	9300      	str	r3, [sp, #0]
 800afda:	68bb      	ldr	r3, [r7, #8]
 800afdc:	6a3a      	ldr	r2, [r7, #32]
 800afde:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800afe0:	68f8      	ldr	r0, [r7, #12]
 800afe2:	f000 feb9 	bl	800bd58 <xTaskCreateStatic>
 800afe6:	4603      	mov	r3, r0
 800afe8:	613b      	str	r3, [r7, #16]
 800afea:	e013      	b.n	800b014 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 800afec:	69bb      	ldr	r3, [r7, #24]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d110      	bne.n	800b014 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800aff2:	6a3b      	ldr	r3, [r7, #32]
 800aff4:	b29a      	uxth	r2, r3
 800aff6:	f107 0310 	add.w	r3, r7, #16
 800affa:	9301      	str	r3, [sp, #4]
 800affc:	69fb      	ldr	r3, [r7, #28]
 800affe:	9300      	str	r3, [sp, #0]
 800b000:	68bb      	ldr	r3, [r7, #8]
 800b002:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b004:	68f8      	ldr	r0, [r7, #12]
 800b006:	f000 ff04 	bl	800be12 <xTaskCreate>
 800b00a:	4603      	mov	r3, r0
 800b00c:	2b01      	cmp	r3, #1
 800b00e:	d001      	beq.n	800b014 <osThreadNew+0x11c>
            hTask = NULL;
 800b010:	2300      	movs	r3, #0
 800b012:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b014:	693b      	ldr	r3, [r7, #16]
}
 800b016:	4618      	mov	r0, r3
 800b018:	3728      	adds	r7, #40	; 0x28
 800b01a:	46bd      	mov	sp, r7
 800b01c:	bd80      	pop	{r7, pc}

0800b01e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b01e:	b580      	push	{r7, lr}
 800b020:	b084      	sub	sp, #16
 800b022:	af00      	add	r7, sp, #0
 800b024:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b026:	f3ef 8305 	mrs	r3, IPSR
 800b02a:	60bb      	str	r3, [r7, #8]
  return(result);
 800b02c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d003      	beq.n	800b03a <osDelay+0x1c>
    stat = osErrorISR;
 800b032:	f06f 0305 	mvn.w	r3, #5
 800b036:	60fb      	str	r3, [r7, #12]
 800b038:	e007      	b.n	800b04a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b03a:	2300      	movs	r3, #0
 800b03c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d002      	beq.n	800b04a <osDelay+0x2c>
      vTaskDelay(ticks);
 800b044:	6878      	ldr	r0, [r7, #4]
 800b046:	f001 f829 	bl	800c09c <vTaskDelay>
    }
  }

  return (stat);
 800b04a:	68fb      	ldr	r3, [r7, #12]
}
 800b04c:	4618      	mov	r0, r3
 800b04e:	3710      	adds	r7, #16
 800b050:	46bd      	mov	sp, r7
 800b052:	bd80      	pop	{r7, pc}

0800b054 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800b054:	b580      	push	{r7, lr}
 800b056:	b08a      	sub	sp, #40	; 0x28
 800b058:	af02      	add	r7, sp, #8
 800b05a:	60f8      	str	r0, [r7, #12]
 800b05c:	60b9      	str	r1, [r7, #8]
 800b05e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800b060:	2300      	movs	r3, #0
 800b062:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b064:	f3ef 8305 	mrs	r3, IPSR
 800b068:	613b      	str	r3, [r7, #16]
  return(result);
 800b06a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d15f      	bne.n	800b130 <osMessageQueueNew+0xdc>
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d05c      	beq.n	800b130 <osMessageQueueNew+0xdc>
 800b076:	68bb      	ldr	r3, [r7, #8]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d059      	beq.n	800b130 <osMessageQueueNew+0xdc>
    mem = -1;
 800b07c:	f04f 33ff 	mov.w	r3, #4294967295
 800b080:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	2b00      	cmp	r3, #0
 800b086:	d029      	beq.n	800b0dc <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	689b      	ldr	r3, [r3, #8]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d012      	beq.n	800b0b6 <osMessageQueueNew+0x62>
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	68db      	ldr	r3, [r3, #12]
 800b094:	2b4f      	cmp	r3, #79	; 0x4f
 800b096:	d90e      	bls.n	800b0b6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d00a      	beq.n	800b0b6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	695a      	ldr	r2, [r3, #20]
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	68b9      	ldr	r1, [r7, #8]
 800b0a8:	fb01 f303 	mul.w	r3, r1, r3
 800b0ac:	429a      	cmp	r2, r3
 800b0ae:	d302      	bcc.n	800b0b6 <osMessageQueueNew+0x62>
        mem = 1;
 800b0b0:	2301      	movs	r3, #1
 800b0b2:	61bb      	str	r3, [r7, #24]
 800b0b4:	e014      	b.n	800b0e0 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	689b      	ldr	r3, [r3, #8]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d110      	bne.n	800b0e0 <osMessageQueueNew+0x8c>
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	68db      	ldr	r3, [r3, #12]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d10c      	bne.n	800b0e0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d108      	bne.n	800b0e0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	695b      	ldr	r3, [r3, #20]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d104      	bne.n	800b0e0 <osMessageQueueNew+0x8c>
          mem = 0;
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	61bb      	str	r3, [r7, #24]
 800b0da:	e001      	b.n	800b0e0 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800b0dc:	2300      	movs	r3, #0
 800b0de:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b0e0:	69bb      	ldr	r3, [r7, #24]
 800b0e2:	2b01      	cmp	r3, #1
 800b0e4:	d10b      	bne.n	800b0fe <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	691a      	ldr	r2, [r3, #16]
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	689b      	ldr	r3, [r3, #8]
 800b0ee:	2100      	movs	r1, #0
 800b0f0:	9100      	str	r1, [sp, #0]
 800b0f2:	68b9      	ldr	r1, [r7, #8]
 800b0f4:	68f8      	ldr	r0, [r7, #12]
 800b0f6:	f000 f971 	bl	800b3dc <xQueueGenericCreateStatic>
 800b0fa:	61f8      	str	r0, [r7, #28]
 800b0fc:	e008      	b.n	800b110 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800b0fe:	69bb      	ldr	r3, [r7, #24]
 800b100:	2b00      	cmp	r3, #0
 800b102:	d105      	bne.n	800b110 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800b104:	2200      	movs	r2, #0
 800b106:	68b9      	ldr	r1, [r7, #8]
 800b108:	68f8      	ldr	r0, [r7, #12]
 800b10a:	f000 f9df 	bl	800b4cc <xQueueGenericCreate>
 800b10e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800b110:	69fb      	ldr	r3, [r7, #28]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d00c      	beq.n	800b130 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d003      	beq.n	800b124 <osMessageQueueNew+0xd0>
        name = attr->name;
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	617b      	str	r3, [r7, #20]
 800b122:	e001      	b.n	800b128 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800b124:	2300      	movs	r3, #0
 800b126:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800b128:	6979      	ldr	r1, [r7, #20]
 800b12a:	69f8      	ldr	r0, [r7, #28]
 800b12c:	f000 fdb6 	bl	800bc9c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800b130:	69fb      	ldr	r3, [r7, #28]
}
 800b132:	4618      	mov	r0, r3
 800b134:	3720      	adds	r7, #32
 800b136:	46bd      	mov	sp, r7
 800b138:	bd80      	pop	{r7, pc}
	...

0800b13c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b13c:	b480      	push	{r7}
 800b13e:	b085      	sub	sp, #20
 800b140:	af00      	add	r7, sp, #0
 800b142:	60f8      	str	r0, [r7, #12]
 800b144:	60b9      	str	r1, [r7, #8]
 800b146:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	4a07      	ldr	r2, [pc, #28]	; (800b168 <vApplicationGetIdleTaskMemory+0x2c>)
 800b14c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b14e:	68bb      	ldr	r3, [r7, #8]
 800b150:	4a06      	ldr	r2, [pc, #24]	; (800b16c <vApplicationGetIdleTaskMemory+0x30>)
 800b152:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b15a:	601a      	str	r2, [r3, #0]
}
 800b15c:	bf00      	nop
 800b15e:	3714      	adds	r7, #20
 800b160:	46bd      	mov	sp, r7
 800b162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b166:	4770      	bx	lr
 800b168:	20000870 	.word	0x20000870
 800b16c:	200008dc 	.word	0x200008dc

0800b170 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b170:	b480      	push	{r7}
 800b172:	b085      	sub	sp, #20
 800b174:	af00      	add	r7, sp, #0
 800b176:	60f8      	str	r0, [r7, #12]
 800b178:	60b9      	str	r1, [r7, #8]
 800b17a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	4a07      	ldr	r2, [pc, #28]	; (800b19c <vApplicationGetTimerTaskMemory+0x2c>)
 800b180:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b182:	68bb      	ldr	r3, [r7, #8]
 800b184:	4a06      	ldr	r2, [pc, #24]	; (800b1a0 <vApplicationGetTimerTaskMemory+0x30>)
 800b186:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b18e:	601a      	str	r2, [r3, #0]
}
 800b190:	bf00      	nop
 800b192:	3714      	adds	r7, #20
 800b194:	46bd      	mov	sp, r7
 800b196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19a:	4770      	bx	lr
 800b19c:	20000cdc 	.word	0x20000cdc
 800b1a0:	20000d48 	.word	0x20000d48

0800b1a4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b1a4:	b480      	push	{r7}
 800b1a6:	b083      	sub	sp, #12
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	f103 0208 	add.w	r2, r3, #8
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	f04f 32ff 	mov.w	r2, #4294967295
 800b1bc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	f103 0208 	add.w	r2, r3, #8
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	f103 0208 	add.w	r2, r3, #8
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b1d8:	bf00      	nop
 800b1da:	370c      	adds	r7, #12
 800b1dc:	46bd      	mov	sp, r7
 800b1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e2:	4770      	bx	lr

0800b1e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b1e4:	b480      	push	{r7}
 800b1e6:	b083      	sub	sp, #12
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2200      	movs	r2, #0
 800b1f0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b1f2:	bf00      	nop
 800b1f4:	370c      	adds	r7, #12
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fc:	4770      	bx	lr

0800b1fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b1fe:	b480      	push	{r7}
 800b200:	b085      	sub	sp, #20
 800b202:	af00      	add	r7, sp, #0
 800b204:	6078      	str	r0, [r7, #4]
 800b206:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	685b      	ldr	r3, [r3, #4]
 800b20c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	68fa      	ldr	r2, [r7, #12]
 800b212:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	689a      	ldr	r2, [r3, #8]
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	689b      	ldr	r3, [r3, #8]
 800b220:	683a      	ldr	r2, [r7, #0]
 800b222:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	683a      	ldr	r2, [r7, #0]
 800b228:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b22a:	683b      	ldr	r3, [r7, #0]
 800b22c:	687a      	ldr	r2, [r7, #4]
 800b22e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	1c5a      	adds	r2, r3, #1
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	601a      	str	r2, [r3, #0]
}
 800b23a:	bf00      	nop
 800b23c:	3714      	adds	r7, #20
 800b23e:	46bd      	mov	sp, r7
 800b240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b244:	4770      	bx	lr

0800b246 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b246:	b480      	push	{r7}
 800b248:	b085      	sub	sp, #20
 800b24a:	af00      	add	r7, sp, #0
 800b24c:	6078      	str	r0, [r7, #4]
 800b24e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b250:	683b      	ldr	r3, [r7, #0]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b256:	68bb      	ldr	r3, [r7, #8]
 800b258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b25c:	d103      	bne.n	800b266 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	691b      	ldr	r3, [r3, #16]
 800b262:	60fb      	str	r3, [r7, #12]
 800b264:	e00c      	b.n	800b280 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	3308      	adds	r3, #8
 800b26a:	60fb      	str	r3, [r7, #12]
 800b26c:	e002      	b.n	800b274 <vListInsert+0x2e>
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	685b      	ldr	r3, [r3, #4]
 800b272:	60fb      	str	r3, [r7, #12]
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	685b      	ldr	r3, [r3, #4]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	68ba      	ldr	r2, [r7, #8]
 800b27c:	429a      	cmp	r2, r3
 800b27e:	d2f6      	bcs.n	800b26e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	685a      	ldr	r2, [r3, #4]
 800b284:	683b      	ldr	r3, [r7, #0]
 800b286:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b288:	683b      	ldr	r3, [r7, #0]
 800b28a:	685b      	ldr	r3, [r3, #4]
 800b28c:	683a      	ldr	r2, [r7, #0]
 800b28e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	68fa      	ldr	r2, [r7, #12]
 800b294:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	683a      	ldr	r2, [r7, #0]
 800b29a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b29c:	683b      	ldr	r3, [r7, #0]
 800b29e:	687a      	ldr	r2, [r7, #4]
 800b2a0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	1c5a      	adds	r2, r3, #1
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	601a      	str	r2, [r3, #0]
}
 800b2ac:	bf00      	nop
 800b2ae:	3714      	adds	r7, #20
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b6:	4770      	bx	lr

0800b2b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b2b8:	b480      	push	{r7}
 800b2ba:	b085      	sub	sp, #20
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	691b      	ldr	r3, [r3, #16]
 800b2c4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	685b      	ldr	r3, [r3, #4]
 800b2ca:	687a      	ldr	r2, [r7, #4]
 800b2cc:	6892      	ldr	r2, [r2, #8]
 800b2ce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	689b      	ldr	r3, [r3, #8]
 800b2d4:	687a      	ldr	r2, [r7, #4]
 800b2d6:	6852      	ldr	r2, [r2, #4]
 800b2d8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	685b      	ldr	r3, [r3, #4]
 800b2de:	687a      	ldr	r2, [r7, #4]
 800b2e0:	429a      	cmp	r2, r3
 800b2e2:	d103      	bne.n	800b2ec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	689a      	ldr	r2, [r3, #8]
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	2200      	movs	r2, #0
 800b2f0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	1e5a      	subs	r2, r3, #1
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	681b      	ldr	r3, [r3, #0]
}
 800b300:	4618      	mov	r0, r3
 800b302:	3714      	adds	r7, #20
 800b304:	46bd      	mov	sp, r7
 800b306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b30a:	4770      	bx	lr

0800b30c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b30c:	b580      	push	{r7, lr}
 800b30e:	b084      	sub	sp, #16
 800b310:	af00      	add	r7, sp, #0
 800b312:	6078      	str	r0, [r7, #4]
 800b314:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d10a      	bne.n	800b336 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b320:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b324:	f383 8811 	msr	BASEPRI, r3
 800b328:	f3bf 8f6f 	isb	sy
 800b32c:	f3bf 8f4f 	dsb	sy
 800b330:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b332:	bf00      	nop
 800b334:	e7fe      	b.n	800b334 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b336:	f002 f98d 	bl	800d654 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	681a      	ldr	r2, [r3, #0]
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b342:	68f9      	ldr	r1, [r7, #12]
 800b344:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b346:	fb01 f303 	mul.w	r3, r1, r3
 800b34a:	441a      	add	r2, r3
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	2200      	movs	r2, #0
 800b354:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	681a      	ldr	r2, [r3, #0]
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	681a      	ldr	r2, [r3, #0]
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b366:	3b01      	subs	r3, #1
 800b368:	68f9      	ldr	r1, [r7, #12]
 800b36a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b36c:	fb01 f303 	mul.w	r3, r1, r3
 800b370:	441a      	add	r2, r3
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	22ff      	movs	r2, #255	; 0xff
 800b37a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	22ff      	movs	r2, #255	; 0xff
 800b382:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b386:	683b      	ldr	r3, [r7, #0]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d114      	bne.n	800b3b6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	691b      	ldr	r3, [r3, #16]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d01a      	beq.n	800b3ca <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	3310      	adds	r3, #16
 800b398:	4618      	mov	r0, r3
 800b39a:	f001 fa43 	bl	800c824 <xTaskRemoveFromEventList>
 800b39e:	4603      	mov	r3, r0
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d012      	beq.n	800b3ca <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b3a4:	4b0c      	ldr	r3, [pc, #48]	; (800b3d8 <xQueueGenericReset+0xcc>)
 800b3a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b3aa:	601a      	str	r2, [r3, #0]
 800b3ac:	f3bf 8f4f 	dsb	sy
 800b3b0:	f3bf 8f6f 	isb	sy
 800b3b4:	e009      	b.n	800b3ca <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	3310      	adds	r3, #16
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	f7ff fef2 	bl	800b1a4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	3324      	adds	r3, #36	; 0x24
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	f7ff feed 	bl	800b1a4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b3ca:	f002 f973 	bl	800d6b4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b3ce:	2301      	movs	r3, #1
}
 800b3d0:	4618      	mov	r0, r3
 800b3d2:	3710      	adds	r7, #16
 800b3d4:	46bd      	mov	sp, r7
 800b3d6:	bd80      	pop	{r7, pc}
 800b3d8:	e000ed04 	.word	0xe000ed04

0800b3dc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b08e      	sub	sp, #56	; 0x38
 800b3e0:	af02      	add	r7, sp, #8
 800b3e2:	60f8      	str	r0, [r7, #12]
 800b3e4:	60b9      	str	r1, [r7, #8]
 800b3e6:	607a      	str	r2, [r7, #4]
 800b3e8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d10a      	bne.n	800b406 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b3f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3f4:	f383 8811 	msr	BASEPRI, r3
 800b3f8:	f3bf 8f6f 	isb	sy
 800b3fc:	f3bf 8f4f 	dsb	sy
 800b400:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b402:	bf00      	nop
 800b404:	e7fe      	b.n	800b404 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b406:	683b      	ldr	r3, [r7, #0]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d10a      	bne.n	800b422 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b40c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b410:	f383 8811 	msr	BASEPRI, r3
 800b414:	f3bf 8f6f 	isb	sy
 800b418:	f3bf 8f4f 	dsb	sy
 800b41c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b41e:	bf00      	nop
 800b420:	e7fe      	b.n	800b420 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	2b00      	cmp	r3, #0
 800b426:	d002      	beq.n	800b42e <xQueueGenericCreateStatic+0x52>
 800b428:	68bb      	ldr	r3, [r7, #8]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d001      	beq.n	800b432 <xQueueGenericCreateStatic+0x56>
 800b42e:	2301      	movs	r3, #1
 800b430:	e000      	b.n	800b434 <xQueueGenericCreateStatic+0x58>
 800b432:	2300      	movs	r3, #0
 800b434:	2b00      	cmp	r3, #0
 800b436:	d10a      	bne.n	800b44e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b43c:	f383 8811 	msr	BASEPRI, r3
 800b440:	f3bf 8f6f 	isb	sy
 800b444:	f3bf 8f4f 	dsb	sy
 800b448:	623b      	str	r3, [r7, #32]
}
 800b44a:	bf00      	nop
 800b44c:	e7fe      	b.n	800b44c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	2b00      	cmp	r3, #0
 800b452:	d102      	bne.n	800b45a <xQueueGenericCreateStatic+0x7e>
 800b454:	68bb      	ldr	r3, [r7, #8]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d101      	bne.n	800b45e <xQueueGenericCreateStatic+0x82>
 800b45a:	2301      	movs	r3, #1
 800b45c:	e000      	b.n	800b460 <xQueueGenericCreateStatic+0x84>
 800b45e:	2300      	movs	r3, #0
 800b460:	2b00      	cmp	r3, #0
 800b462:	d10a      	bne.n	800b47a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b464:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b468:	f383 8811 	msr	BASEPRI, r3
 800b46c:	f3bf 8f6f 	isb	sy
 800b470:	f3bf 8f4f 	dsb	sy
 800b474:	61fb      	str	r3, [r7, #28]
}
 800b476:	bf00      	nop
 800b478:	e7fe      	b.n	800b478 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b47a:	2350      	movs	r3, #80	; 0x50
 800b47c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b47e:	697b      	ldr	r3, [r7, #20]
 800b480:	2b50      	cmp	r3, #80	; 0x50
 800b482:	d00a      	beq.n	800b49a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b484:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b488:	f383 8811 	msr	BASEPRI, r3
 800b48c:	f3bf 8f6f 	isb	sy
 800b490:	f3bf 8f4f 	dsb	sy
 800b494:	61bb      	str	r3, [r7, #24]
}
 800b496:	bf00      	nop
 800b498:	e7fe      	b.n	800b498 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b49a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b4a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d00d      	beq.n	800b4c2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b4a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4a8:	2201      	movs	r2, #1
 800b4aa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b4ae:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b4b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4b4:	9300      	str	r3, [sp, #0]
 800b4b6:	4613      	mov	r3, r2
 800b4b8:	687a      	ldr	r2, [r7, #4]
 800b4ba:	68b9      	ldr	r1, [r7, #8]
 800b4bc:	68f8      	ldr	r0, [r7, #12]
 800b4be:	f000 f83f 	bl	800b540 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b4c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	3730      	adds	r7, #48	; 0x30
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	bd80      	pop	{r7, pc}

0800b4cc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b4cc:	b580      	push	{r7, lr}
 800b4ce:	b08a      	sub	sp, #40	; 0x28
 800b4d0:	af02      	add	r7, sp, #8
 800b4d2:	60f8      	str	r0, [r7, #12]
 800b4d4:	60b9      	str	r1, [r7, #8]
 800b4d6:	4613      	mov	r3, r2
 800b4d8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d10a      	bne.n	800b4f6 <xQueueGenericCreate+0x2a>
	__asm volatile
 800b4e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4e4:	f383 8811 	msr	BASEPRI, r3
 800b4e8:	f3bf 8f6f 	isb	sy
 800b4ec:	f3bf 8f4f 	dsb	sy
 800b4f0:	613b      	str	r3, [r7, #16]
}
 800b4f2:	bf00      	nop
 800b4f4:	e7fe      	b.n	800b4f4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	68ba      	ldr	r2, [r7, #8]
 800b4fa:	fb02 f303 	mul.w	r3, r2, r3
 800b4fe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b500:	69fb      	ldr	r3, [r7, #28]
 800b502:	3350      	adds	r3, #80	; 0x50
 800b504:	4618      	mov	r0, r3
 800b506:	f002 f9c7 	bl	800d898 <pvPortMalloc>
 800b50a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b50c:	69bb      	ldr	r3, [r7, #24]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d011      	beq.n	800b536 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b512:	69bb      	ldr	r3, [r7, #24]
 800b514:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b516:	697b      	ldr	r3, [r7, #20]
 800b518:	3350      	adds	r3, #80	; 0x50
 800b51a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b51c:	69bb      	ldr	r3, [r7, #24]
 800b51e:	2200      	movs	r2, #0
 800b520:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b524:	79fa      	ldrb	r2, [r7, #7]
 800b526:	69bb      	ldr	r3, [r7, #24]
 800b528:	9300      	str	r3, [sp, #0]
 800b52a:	4613      	mov	r3, r2
 800b52c:	697a      	ldr	r2, [r7, #20]
 800b52e:	68b9      	ldr	r1, [r7, #8]
 800b530:	68f8      	ldr	r0, [r7, #12]
 800b532:	f000 f805 	bl	800b540 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b536:	69bb      	ldr	r3, [r7, #24]
	}
 800b538:	4618      	mov	r0, r3
 800b53a:	3720      	adds	r7, #32
 800b53c:	46bd      	mov	sp, r7
 800b53e:	bd80      	pop	{r7, pc}

0800b540 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b540:	b580      	push	{r7, lr}
 800b542:	b084      	sub	sp, #16
 800b544:	af00      	add	r7, sp, #0
 800b546:	60f8      	str	r0, [r7, #12]
 800b548:	60b9      	str	r1, [r7, #8]
 800b54a:	607a      	str	r2, [r7, #4]
 800b54c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b54e:	68bb      	ldr	r3, [r7, #8]
 800b550:	2b00      	cmp	r3, #0
 800b552:	d103      	bne.n	800b55c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b554:	69bb      	ldr	r3, [r7, #24]
 800b556:	69ba      	ldr	r2, [r7, #24]
 800b558:	601a      	str	r2, [r3, #0]
 800b55a:	e002      	b.n	800b562 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b55c:	69bb      	ldr	r3, [r7, #24]
 800b55e:	687a      	ldr	r2, [r7, #4]
 800b560:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b562:	69bb      	ldr	r3, [r7, #24]
 800b564:	68fa      	ldr	r2, [r7, #12]
 800b566:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b568:	69bb      	ldr	r3, [r7, #24]
 800b56a:	68ba      	ldr	r2, [r7, #8]
 800b56c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b56e:	2101      	movs	r1, #1
 800b570:	69b8      	ldr	r0, [r7, #24]
 800b572:	f7ff fecb 	bl	800b30c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b576:	69bb      	ldr	r3, [r7, #24]
 800b578:	78fa      	ldrb	r2, [r7, #3]
 800b57a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b57e:	bf00      	nop
 800b580:	3710      	adds	r7, #16
 800b582:	46bd      	mov	sp, r7
 800b584:	bd80      	pop	{r7, pc}
	...

0800b588 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b08e      	sub	sp, #56	; 0x38
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	60f8      	str	r0, [r7, #12]
 800b590:	60b9      	str	r1, [r7, #8]
 800b592:	607a      	str	r2, [r7, #4]
 800b594:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b596:	2300      	movs	r3, #0
 800b598:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b59e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d10a      	bne.n	800b5ba <xQueueGenericSend+0x32>
	__asm volatile
 800b5a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5a8:	f383 8811 	msr	BASEPRI, r3
 800b5ac:	f3bf 8f6f 	isb	sy
 800b5b0:	f3bf 8f4f 	dsb	sy
 800b5b4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b5b6:	bf00      	nop
 800b5b8:	e7fe      	b.n	800b5b8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b5ba:	68bb      	ldr	r3, [r7, #8]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d103      	bne.n	800b5c8 <xQueueGenericSend+0x40>
 800b5c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d101      	bne.n	800b5cc <xQueueGenericSend+0x44>
 800b5c8:	2301      	movs	r3, #1
 800b5ca:	e000      	b.n	800b5ce <xQueueGenericSend+0x46>
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d10a      	bne.n	800b5e8 <xQueueGenericSend+0x60>
	__asm volatile
 800b5d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5d6:	f383 8811 	msr	BASEPRI, r3
 800b5da:	f3bf 8f6f 	isb	sy
 800b5de:	f3bf 8f4f 	dsb	sy
 800b5e2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b5e4:	bf00      	nop
 800b5e6:	e7fe      	b.n	800b5e6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b5e8:	683b      	ldr	r3, [r7, #0]
 800b5ea:	2b02      	cmp	r3, #2
 800b5ec:	d103      	bne.n	800b5f6 <xQueueGenericSend+0x6e>
 800b5ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5f2:	2b01      	cmp	r3, #1
 800b5f4:	d101      	bne.n	800b5fa <xQueueGenericSend+0x72>
 800b5f6:	2301      	movs	r3, #1
 800b5f8:	e000      	b.n	800b5fc <xQueueGenericSend+0x74>
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d10a      	bne.n	800b616 <xQueueGenericSend+0x8e>
	__asm volatile
 800b600:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b604:	f383 8811 	msr	BASEPRI, r3
 800b608:	f3bf 8f6f 	isb	sy
 800b60c:	f3bf 8f4f 	dsb	sy
 800b610:	623b      	str	r3, [r7, #32]
}
 800b612:	bf00      	nop
 800b614:	e7fe      	b.n	800b614 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b616:	f001 fac3 	bl	800cba0 <xTaskGetSchedulerState>
 800b61a:	4603      	mov	r3, r0
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d102      	bne.n	800b626 <xQueueGenericSend+0x9e>
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d101      	bne.n	800b62a <xQueueGenericSend+0xa2>
 800b626:	2301      	movs	r3, #1
 800b628:	e000      	b.n	800b62c <xQueueGenericSend+0xa4>
 800b62a:	2300      	movs	r3, #0
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d10a      	bne.n	800b646 <xQueueGenericSend+0xbe>
	__asm volatile
 800b630:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b634:	f383 8811 	msr	BASEPRI, r3
 800b638:	f3bf 8f6f 	isb	sy
 800b63c:	f3bf 8f4f 	dsb	sy
 800b640:	61fb      	str	r3, [r7, #28]
}
 800b642:	bf00      	nop
 800b644:	e7fe      	b.n	800b644 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b646:	f002 f805 	bl	800d654 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b64a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b64c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b64e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b652:	429a      	cmp	r2, r3
 800b654:	d302      	bcc.n	800b65c <xQueueGenericSend+0xd4>
 800b656:	683b      	ldr	r3, [r7, #0]
 800b658:	2b02      	cmp	r3, #2
 800b65a:	d129      	bne.n	800b6b0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b65c:	683a      	ldr	r2, [r7, #0]
 800b65e:	68b9      	ldr	r1, [r7, #8]
 800b660:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b662:	f000 fa0b 	bl	800ba7c <prvCopyDataToQueue>
 800b666:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b66a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d010      	beq.n	800b692 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b672:	3324      	adds	r3, #36	; 0x24
 800b674:	4618      	mov	r0, r3
 800b676:	f001 f8d5 	bl	800c824 <xTaskRemoveFromEventList>
 800b67a:	4603      	mov	r3, r0
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d013      	beq.n	800b6a8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b680:	4b3f      	ldr	r3, [pc, #252]	; (800b780 <xQueueGenericSend+0x1f8>)
 800b682:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b686:	601a      	str	r2, [r3, #0]
 800b688:	f3bf 8f4f 	dsb	sy
 800b68c:	f3bf 8f6f 	isb	sy
 800b690:	e00a      	b.n	800b6a8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b694:	2b00      	cmp	r3, #0
 800b696:	d007      	beq.n	800b6a8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b698:	4b39      	ldr	r3, [pc, #228]	; (800b780 <xQueueGenericSend+0x1f8>)
 800b69a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b69e:	601a      	str	r2, [r3, #0]
 800b6a0:	f3bf 8f4f 	dsb	sy
 800b6a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b6a8:	f002 f804 	bl	800d6b4 <vPortExitCritical>
				return pdPASS;
 800b6ac:	2301      	movs	r3, #1
 800b6ae:	e063      	b.n	800b778 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d103      	bne.n	800b6be <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b6b6:	f001 fffd 	bl	800d6b4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b6ba:	2300      	movs	r3, #0
 800b6bc:	e05c      	b.n	800b778 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b6be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d106      	bne.n	800b6d2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b6c4:	f107 0314 	add.w	r3, r7, #20
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	f001 f90f 	bl	800c8ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b6ce:	2301      	movs	r3, #1
 800b6d0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b6d2:	f001 ffef 	bl	800d6b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b6d6:	f000 fe81 	bl	800c3dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b6da:	f001 ffbb 	bl	800d654 <vPortEnterCritical>
 800b6de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b6e4:	b25b      	sxtb	r3, r3
 800b6e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6ea:	d103      	bne.n	800b6f4 <xQueueGenericSend+0x16c>
 800b6ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b6f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b6fa:	b25b      	sxtb	r3, r3
 800b6fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b700:	d103      	bne.n	800b70a <xQueueGenericSend+0x182>
 800b702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b704:	2200      	movs	r2, #0
 800b706:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b70a:	f001 ffd3 	bl	800d6b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b70e:	1d3a      	adds	r2, r7, #4
 800b710:	f107 0314 	add.w	r3, r7, #20
 800b714:	4611      	mov	r1, r2
 800b716:	4618      	mov	r0, r3
 800b718:	f001 f8fe 	bl	800c918 <xTaskCheckForTimeOut>
 800b71c:	4603      	mov	r3, r0
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d124      	bne.n	800b76c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b722:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b724:	f000 faa2 	bl	800bc6c <prvIsQueueFull>
 800b728:	4603      	mov	r3, r0
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d018      	beq.n	800b760 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b72e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b730:	3310      	adds	r3, #16
 800b732:	687a      	ldr	r2, [r7, #4]
 800b734:	4611      	mov	r1, r2
 800b736:	4618      	mov	r0, r3
 800b738:	f001 f824 	bl	800c784 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b73c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b73e:	f000 fa2d 	bl	800bb9c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b742:	f000 fe59 	bl	800c3f8 <xTaskResumeAll>
 800b746:	4603      	mov	r3, r0
 800b748:	2b00      	cmp	r3, #0
 800b74a:	f47f af7c 	bne.w	800b646 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800b74e:	4b0c      	ldr	r3, [pc, #48]	; (800b780 <xQueueGenericSend+0x1f8>)
 800b750:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b754:	601a      	str	r2, [r3, #0]
 800b756:	f3bf 8f4f 	dsb	sy
 800b75a:	f3bf 8f6f 	isb	sy
 800b75e:	e772      	b.n	800b646 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b760:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b762:	f000 fa1b 	bl	800bb9c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b766:	f000 fe47 	bl	800c3f8 <xTaskResumeAll>
 800b76a:	e76c      	b.n	800b646 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b76c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b76e:	f000 fa15 	bl	800bb9c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b772:	f000 fe41 	bl	800c3f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b776:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b778:	4618      	mov	r0, r3
 800b77a:	3738      	adds	r7, #56	; 0x38
 800b77c:	46bd      	mov	sp, r7
 800b77e:	bd80      	pop	{r7, pc}
 800b780:	e000ed04 	.word	0xe000ed04

0800b784 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b090      	sub	sp, #64	; 0x40
 800b788:	af00      	add	r7, sp, #0
 800b78a:	60f8      	str	r0, [r7, #12]
 800b78c:	60b9      	str	r1, [r7, #8]
 800b78e:	607a      	str	r2, [r7, #4]
 800b790:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800b796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d10a      	bne.n	800b7b2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800b79c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7a0:	f383 8811 	msr	BASEPRI, r3
 800b7a4:	f3bf 8f6f 	isb	sy
 800b7a8:	f3bf 8f4f 	dsb	sy
 800b7ac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b7ae:	bf00      	nop
 800b7b0:	e7fe      	b.n	800b7b0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b7b2:	68bb      	ldr	r3, [r7, #8]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d103      	bne.n	800b7c0 <xQueueGenericSendFromISR+0x3c>
 800b7b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d101      	bne.n	800b7c4 <xQueueGenericSendFromISR+0x40>
 800b7c0:	2301      	movs	r3, #1
 800b7c2:	e000      	b.n	800b7c6 <xQueueGenericSendFromISR+0x42>
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d10a      	bne.n	800b7e0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800b7ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7ce:	f383 8811 	msr	BASEPRI, r3
 800b7d2:	f3bf 8f6f 	isb	sy
 800b7d6:	f3bf 8f4f 	dsb	sy
 800b7da:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b7dc:	bf00      	nop
 800b7de:	e7fe      	b.n	800b7de <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b7e0:	683b      	ldr	r3, [r7, #0]
 800b7e2:	2b02      	cmp	r3, #2
 800b7e4:	d103      	bne.n	800b7ee <xQueueGenericSendFromISR+0x6a>
 800b7e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7ea:	2b01      	cmp	r3, #1
 800b7ec:	d101      	bne.n	800b7f2 <xQueueGenericSendFromISR+0x6e>
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	e000      	b.n	800b7f4 <xQueueGenericSendFromISR+0x70>
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d10a      	bne.n	800b80e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800b7f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7fc:	f383 8811 	msr	BASEPRI, r3
 800b800:	f3bf 8f6f 	isb	sy
 800b804:	f3bf 8f4f 	dsb	sy
 800b808:	623b      	str	r3, [r7, #32]
}
 800b80a:	bf00      	nop
 800b80c:	e7fe      	b.n	800b80c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b80e:	f002 f803 	bl	800d818 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b812:	f3ef 8211 	mrs	r2, BASEPRI
 800b816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b81a:	f383 8811 	msr	BASEPRI, r3
 800b81e:	f3bf 8f6f 	isb	sy
 800b822:	f3bf 8f4f 	dsb	sy
 800b826:	61fa      	str	r2, [r7, #28]
 800b828:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b82a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b82c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b82e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b830:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b834:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b836:	429a      	cmp	r2, r3
 800b838:	d302      	bcc.n	800b840 <xQueueGenericSendFromISR+0xbc>
 800b83a:	683b      	ldr	r3, [r7, #0]
 800b83c:	2b02      	cmp	r3, #2
 800b83e:	d12f      	bne.n	800b8a0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b842:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b846:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b84a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b84c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b84e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b850:	683a      	ldr	r2, [r7, #0]
 800b852:	68b9      	ldr	r1, [r7, #8]
 800b854:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b856:	f000 f911 	bl	800ba7c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b85a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800b85e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b862:	d112      	bne.n	800b88a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b864:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d016      	beq.n	800b89a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b86c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b86e:	3324      	adds	r3, #36	; 0x24
 800b870:	4618      	mov	r0, r3
 800b872:	f000 ffd7 	bl	800c824 <xTaskRemoveFromEventList>
 800b876:	4603      	mov	r3, r0
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d00e      	beq.n	800b89a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d00b      	beq.n	800b89a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	2201      	movs	r2, #1
 800b886:	601a      	str	r2, [r3, #0]
 800b888:	e007      	b.n	800b89a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b88a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b88e:	3301      	adds	r3, #1
 800b890:	b2db      	uxtb	r3, r3
 800b892:	b25a      	sxtb	r2, r3
 800b894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b896:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b89a:	2301      	movs	r3, #1
 800b89c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800b89e:	e001      	b.n	800b8a4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b8a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b8a6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b8a8:	697b      	ldr	r3, [r7, #20]
 800b8aa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b8ae:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b8b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b8b2:	4618      	mov	r0, r3
 800b8b4:	3740      	adds	r7, #64	; 0x40
 800b8b6:	46bd      	mov	sp, r7
 800b8b8:	bd80      	pop	{r7, pc}
	...

0800b8bc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b8bc:	b580      	push	{r7, lr}
 800b8be:	b08c      	sub	sp, #48	; 0x30
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	60f8      	str	r0, [r7, #12]
 800b8c4:	60b9      	str	r1, [r7, #8]
 800b8c6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b8c8:	2300      	movs	r3, #0
 800b8ca:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b8d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d10a      	bne.n	800b8ec <xQueueReceive+0x30>
	__asm volatile
 800b8d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8da:	f383 8811 	msr	BASEPRI, r3
 800b8de:	f3bf 8f6f 	isb	sy
 800b8e2:	f3bf 8f4f 	dsb	sy
 800b8e6:	623b      	str	r3, [r7, #32]
}
 800b8e8:	bf00      	nop
 800b8ea:	e7fe      	b.n	800b8ea <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b8ec:	68bb      	ldr	r3, [r7, #8]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d103      	bne.n	800b8fa <xQueueReceive+0x3e>
 800b8f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d101      	bne.n	800b8fe <xQueueReceive+0x42>
 800b8fa:	2301      	movs	r3, #1
 800b8fc:	e000      	b.n	800b900 <xQueueReceive+0x44>
 800b8fe:	2300      	movs	r3, #0
 800b900:	2b00      	cmp	r3, #0
 800b902:	d10a      	bne.n	800b91a <xQueueReceive+0x5e>
	__asm volatile
 800b904:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b908:	f383 8811 	msr	BASEPRI, r3
 800b90c:	f3bf 8f6f 	isb	sy
 800b910:	f3bf 8f4f 	dsb	sy
 800b914:	61fb      	str	r3, [r7, #28]
}
 800b916:	bf00      	nop
 800b918:	e7fe      	b.n	800b918 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b91a:	f001 f941 	bl	800cba0 <xTaskGetSchedulerState>
 800b91e:	4603      	mov	r3, r0
 800b920:	2b00      	cmp	r3, #0
 800b922:	d102      	bne.n	800b92a <xQueueReceive+0x6e>
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d101      	bne.n	800b92e <xQueueReceive+0x72>
 800b92a:	2301      	movs	r3, #1
 800b92c:	e000      	b.n	800b930 <xQueueReceive+0x74>
 800b92e:	2300      	movs	r3, #0
 800b930:	2b00      	cmp	r3, #0
 800b932:	d10a      	bne.n	800b94a <xQueueReceive+0x8e>
	__asm volatile
 800b934:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b938:	f383 8811 	msr	BASEPRI, r3
 800b93c:	f3bf 8f6f 	isb	sy
 800b940:	f3bf 8f4f 	dsb	sy
 800b944:	61bb      	str	r3, [r7, #24]
}
 800b946:	bf00      	nop
 800b948:	e7fe      	b.n	800b948 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b94a:	f001 fe83 	bl	800d654 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b94e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b952:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b956:	2b00      	cmp	r3, #0
 800b958:	d01f      	beq.n	800b99a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b95a:	68b9      	ldr	r1, [r7, #8]
 800b95c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b95e:	f000 f8f7 	bl	800bb50 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b964:	1e5a      	subs	r2, r3, #1
 800b966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b968:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b96a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b96c:	691b      	ldr	r3, [r3, #16]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d00f      	beq.n	800b992 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b974:	3310      	adds	r3, #16
 800b976:	4618      	mov	r0, r3
 800b978:	f000 ff54 	bl	800c824 <xTaskRemoveFromEventList>
 800b97c:	4603      	mov	r3, r0
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d007      	beq.n	800b992 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b982:	4b3d      	ldr	r3, [pc, #244]	; (800ba78 <xQueueReceive+0x1bc>)
 800b984:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b988:	601a      	str	r2, [r3, #0]
 800b98a:	f3bf 8f4f 	dsb	sy
 800b98e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b992:	f001 fe8f 	bl	800d6b4 <vPortExitCritical>
				return pdPASS;
 800b996:	2301      	movs	r3, #1
 800b998:	e069      	b.n	800ba6e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d103      	bne.n	800b9a8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b9a0:	f001 fe88 	bl	800d6b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	e062      	b.n	800ba6e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b9a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d106      	bne.n	800b9bc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b9ae:	f107 0310 	add.w	r3, r7, #16
 800b9b2:	4618      	mov	r0, r3
 800b9b4:	f000 ff9a 	bl	800c8ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b9b8:	2301      	movs	r3, #1
 800b9ba:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b9bc:	f001 fe7a 	bl	800d6b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b9c0:	f000 fd0c 	bl	800c3dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b9c4:	f001 fe46 	bl	800d654 <vPortEnterCritical>
 800b9c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b9ce:	b25b      	sxtb	r3, r3
 800b9d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9d4:	d103      	bne.n	800b9de <xQueueReceive+0x122>
 800b9d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9d8:	2200      	movs	r2, #0
 800b9da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b9de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b9e4:	b25b      	sxtb	r3, r3
 800b9e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9ea:	d103      	bne.n	800b9f4 <xQueueReceive+0x138>
 800b9ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9ee:	2200      	movs	r2, #0
 800b9f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b9f4:	f001 fe5e 	bl	800d6b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b9f8:	1d3a      	adds	r2, r7, #4
 800b9fa:	f107 0310 	add.w	r3, r7, #16
 800b9fe:	4611      	mov	r1, r2
 800ba00:	4618      	mov	r0, r3
 800ba02:	f000 ff89 	bl	800c918 <xTaskCheckForTimeOut>
 800ba06:	4603      	mov	r3, r0
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d123      	bne.n	800ba54 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ba0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ba0e:	f000 f917 	bl	800bc40 <prvIsQueueEmpty>
 800ba12:	4603      	mov	r3, r0
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d017      	beq.n	800ba48 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ba18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba1a:	3324      	adds	r3, #36	; 0x24
 800ba1c:	687a      	ldr	r2, [r7, #4]
 800ba1e:	4611      	mov	r1, r2
 800ba20:	4618      	mov	r0, r3
 800ba22:	f000 feaf 	bl	800c784 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ba26:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ba28:	f000 f8b8 	bl	800bb9c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ba2c:	f000 fce4 	bl	800c3f8 <xTaskResumeAll>
 800ba30:	4603      	mov	r3, r0
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d189      	bne.n	800b94a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800ba36:	4b10      	ldr	r3, [pc, #64]	; (800ba78 <xQueueReceive+0x1bc>)
 800ba38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba3c:	601a      	str	r2, [r3, #0]
 800ba3e:	f3bf 8f4f 	dsb	sy
 800ba42:	f3bf 8f6f 	isb	sy
 800ba46:	e780      	b.n	800b94a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ba48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ba4a:	f000 f8a7 	bl	800bb9c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ba4e:	f000 fcd3 	bl	800c3f8 <xTaskResumeAll>
 800ba52:	e77a      	b.n	800b94a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ba54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ba56:	f000 f8a1 	bl	800bb9c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ba5a:	f000 fccd 	bl	800c3f8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ba5e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ba60:	f000 f8ee 	bl	800bc40 <prvIsQueueEmpty>
 800ba64:	4603      	mov	r3, r0
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	f43f af6f 	beq.w	800b94a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ba6c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ba6e:	4618      	mov	r0, r3
 800ba70:	3730      	adds	r7, #48	; 0x30
 800ba72:	46bd      	mov	sp, r7
 800ba74:	bd80      	pop	{r7, pc}
 800ba76:	bf00      	nop
 800ba78:	e000ed04 	.word	0xe000ed04

0800ba7c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b086      	sub	sp, #24
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	60f8      	str	r0, [r7, #12]
 800ba84:	60b9      	str	r1, [r7, #8]
 800ba86:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ba88:	2300      	movs	r3, #0
 800ba8a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba90:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d10d      	bne.n	800bab6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d14d      	bne.n	800bb3e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	689b      	ldr	r3, [r3, #8]
 800baa6:	4618      	mov	r0, r3
 800baa8:	f001 f898 	bl	800cbdc <xTaskPriorityDisinherit>
 800baac:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	2200      	movs	r2, #0
 800bab2:	609a      	str	r2, [r3, #8]
 800bab4:	e043      	b.n	800bb3e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d119      	bne.n	800baf0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	6858      	ldr	r0, [r3, #4]
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bac4:	461a      	mov	r2, r3
 800bac6:	68b9      	ldr	r1, [r7, #8]
 800bac8:	f002 fe1a 	bl	800e700 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	685a      	ldr	r2, [r3, #4]
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bad4:	441a      	add	r2, r3
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	685a      	ldr	r2, [r3, #4]
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	689b      	ldr	r3, [r3, #8]
 800bae2:	429a      	cmp	r2, r3
 800bae4:	d32b      	bcc.n	800bb3e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	681a      	ldr	r2, [r3, #0]
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	605a      	str	r2, [r3, #4]
 800baee:	e026      	b.n	800bb3e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	68d8      	ldr	r0, [r3, #12]
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800baf8:	461a      	mov	r2, r3
 800bafa:	68b9      	ldr	r1, [r7, #8]
 800bafc:	f002 fe00 	bl	800e700 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	68da      	ldr	r2, [r3, #12]
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb08:	425b      	negs	r3, r3
 800bb0a:	441a      	add	r2, r3
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	68da      	ldr	r2, [r3, #12]
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	429a      	cmp	r2, r3
 800bb1a:	d207      	bcs.n	800bb2c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	689a      	ldr	r2, [r3, #8]
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb24:	425b      	negs	r3, r3
 800bb26:	441a      	add	r2, r3
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	2b02      	cmp	r3, #2
 800bb30:	d105      	bne.n	800bb3e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bb32:	693b      	ldr	r3, [r7, #16]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d002      	beq.n	800bb3e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bb38:	693b      	ldr	r3, [r7, #16]
 800bb3a:	3b01      	subs	r3, #1
 800bb3c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bb3e:	693b      	ldr	r3, [r7, #16]
 800bb40:	1c5a      	adds	r2, r3, #1
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800bb46:	697b      	ldr	r3, [r7, #20]
}
 800bb48:	4618      	mov	r0, r3
 800bb4a:	3718      	adds	r7, #24
 800bb4c:	46bd      	mov	sp, r7
 800bb4e:	bd80      	pop	{r7, pc}

0800bb50 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800bb50:	b580      	push	{r7, lr}
 800bb52:	b082      	sub	sp, #8
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	6078      	str	r0, [r7, #4]
 800bb58:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d018      	beq.n	800bb94 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	68da      	ldr	r2, [r3, #12]
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb6a:	441a      	add	r2, r3
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	68da      	ldr	r2, [r3, #12]
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	689b      	ldr	r3, [r3, #8]
 800bb78:	429a      	cmp	r2, r3
 800bb7a:	d303      	bcc.n	800bb84 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681a      	ldr	r2, [r3, #0]
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	68d9      	ldr	r1, [r3, #12]
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb8c:	461a      	mov	r2, r3
 800bb8e:	6838      	ldr	r0, [r7, #0]
 800bb90:	f002 fdb6 	bl	800e700 <memcpy>
	}
}
 800bb94:	bf00      	nop
 800bb96:	3708      	adds	r7, #8
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	bd80      	pop	{r7, pc}

0800bb9c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	b084      	sub	sp, #16
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bba4:	f001 fd56 	bl	800d654 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bbae:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bbb0:	e011      	b.n	800bbd6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d012      	beq.n	800bbe0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	3324      	adds	r3, #36	; 0x24
 800bbbe:	4618      	mov	r0, r3
 800bbc0:	f000 fe30 	bl	800c824 <xTaskRemoveFromEventList>
 800bbc4:	4603      	mov	r3, r0
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d001      	beq.n	800bbce <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bbca:	f000 ff07 	bl	800c9dc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bbce:	7bfb      	ldrb	r3, [r7, #15]
 800bbd0:	3b01      	subs	r3, #1
 800bbd2:	b2db      	uxtb	r3, r3
 800bbd4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bbd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	dce9      	bgt.n	800bbb2 <prvUnlockQueue+0x16>
 800bbde:	e000      	b.n	800bbe2 <prvUnlockQueue+0x46>
					break;
 800bbe0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	22ff      	movs	r2, #255	; 0xff
 800bbe6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800bbea:	f001 fd63 	bl	800d6b4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bbee:	f001 fd31 	bl	800d654 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bbf8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bbfa:	e011      	b.n	800bc20 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	691b      	ldr	r3, [r3, #16]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d012      	beq.n	800bc2a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	3310      	adds	r3, #16
 800bc08:	4618      	mov	r0, r3
 800bc0a:	f000 fe0b 	bl	800c824 <xTaskRemoveFromEventList>
 800bc0e:	4603      	mov	r3, r0
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d001      	beq.n	800bc18 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bc14:	f000 fee2 	bl	800c9dc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bc18:	7bbb      	ldrb	r3, [r7, #14]
 800bc1a:	3b01      	subs	r3, #1
 800bc1c:	b2db      	uxtb	r3, r3
 800bc1e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bc20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	dce9      	bgt.n	800bbfc <prvUnlockQueue+0x60>
 800bc28:	e000      	b.n	800bc2c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bc2a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	22ff      	movs	r2, #255	; 0xff
 800bc30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bc34:	f001 fd3e 	bl	800d6b4 <vPortExitCritical>
}
 800bc38:	bf00      	nop
 800bc3a:	3710      	adds	r7, #16
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	bd80      	pop	{r7, pc}

0800bc40 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b084      	sub	sp, #16
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bc48:	f001 fd04 	bl	800d654 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d102      	bne.n	800bc5a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bc54:	2301      	movs	r3, #1
 800bc56:	60fb      	str	r3, [r7, #12]
 800bc58:	e001      	b.n	800bc5e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bc5e:	f001 fd29 	bl	800d6b4 <vPortExitCritical>

	return xReturn;
 800bc62:	68fb      	ldr	r3, [r7, #12]
}
 800bc64:	4618      	mov	r0, r3
 800bc66:	3710      	adds	r7, #16
 800bc68:	46bd      	mov	sp, r7
 800bc6a:	bd80      	pop	{r7, pc}

0800bc6c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bc6c:	b580      	push	{r7, lr}
 800bc6e:	b084      	sub	sp, #16
 800bc70:	af00      	add	r7, sp, #0
 800bc72:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bc74:	f001 fcee 	bl	800d654 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc80:	429a      	cmp	r2, r3
 800bc82:	d102      	bne.n	800bc8a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bc84:	2301      	movs	r3, #1
 800bc86:	60fb      	str	r3, [r7, #12]
 800bc88:	e001      	b.n	800bc8e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bc8e:	f001 fd11 	bl	800d6b4 <vPortExitCritical>

	return xReturn;
 800bc92:	68fb      	ldr	r3, [r7, #12]
}
 800bc94:	4618      	mov	r0, r3
 800bc96:	3710      	adds	r7, #16
 800bc98:	46bd      	mov	sp, r7
 800bc9a:	bd80      	pop	{r7, pc}

0800bc9c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800bc9c:	b480      	push	{r7}
 800bc9e:	b085      	sub	sp, #20
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
 800bca4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bca6:	2300      	movs	r3, #0
 800bca8:	60fb      	str	r3, [r7, #12]
 800bcaa:	e014      	b.n	800bcd6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800bcac:	4a0f      	ldr	r2, [pc, #60]	; (800bcec <vQueueAddToRegistry+0x50>)
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d10b      	bne.n	800bcd0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800bcb8:	490c      	ldr	r1, [pc, #48]	; (800bcec <vQueueAddToRegistry+0x50>)
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	683a      	ldr	r2, [r7, #0]
 800bcbe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800bcc2:	4a0a      	ldr	r2, [pc, #40]	; (800bcec <vQueueAddToRegistry+0x50>)
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	00db      	lsls	r3, r3, #3
 800bcc8:	4413      	add	r3, r2
 800bcca:	687a      	ldr	r2, [r7, #4]
 800bccc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800bcce:	e006      	b.n	800bcde <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	3301      	adds	r3, #1
 800bcd4:	60fb      	str	r3, [r7, #12]
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	2b07      	cmp	r3, #7
 800bcda:	d9e7      	bls.n	800bcac <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bcdc:	bf00      	nop
 800bcde:	bf00      	nop
 800bce0:	3714      	adds	r7, #20
 800bce2:	46bd      	mov	sp, r7
 800bce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce8:	4770      	bx	lr
 800bcea:	bf00      	nop
 800bcec:	20001548 	.word	0x20001548

0800bcf0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bcf0:	b580      	push	{r7, lr}
 800bcf2:	b086      	sub	sp, #24
 800bcf4:	af00      	add	r7, sp, #0
 800bcf6:	60f8      	str	r0, [r7, #12]
 800bcf8:	60b9      	str	r1, [r7, #8]
 800bcfa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800bd00:	f001 fca8 	bl	800d654 <vPortEnterCritical>
 800bd04:	697b      	ldr	r3, [r7, #20]
 800bd06:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bd0a:	b25b      	sxtb	r3, r3
 800bd0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd10:	d103      	bne.n	800bd1a <vQueueWaitForMessageRestricted+0x2a>
 800bd12:	697b      	ldr	r3, [r7, #20]
 800bd14:	2200      	movs	r2, #0
 800bd16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bd1a:	697b      	ldr	r3, [r7, #20]
 800bd1c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bd20:	b25b      	sxtb	r3, r3
 800bd22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd26:	d103      	bne.n	800bd30 <vQueueWaitForMessageRestricted+0x40>
 800bd28:	697b      	ldr	r3, [r7, #20]
 800bd2a:	2200      	movs	r2, #0
 800bd2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bd30:	f001 fcc0 	bl	800d6b4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bd34:	697b      	ldr	r3, [r7, #20]
 800bd36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d106      	bne.n	800bd4a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bd3c:	697b      	ldr	r3, [r7, #20]
 800bd3e:	3324      	adds	r3, #36	; 0x24
 800bd40:	687a      	ldr	r2, [r7, #4]
 800bd42:	68b9      	ldr	r1, [r7, #8]
 800bd44:	4618      	mov	r0, r3
 800bd46:	f000 fd41 	bl	800c7cc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800bd4a:	6978      	ldr	r0, [r7, #20]
 800bd4c:	f7ff ff26 	bl	800bb9c <prvUnlockQueue>
	}
 800bd50:	bf00      	nop
 800bd52:	3718      	adds	r7, #24
 800bd54:	46bd      	mov	sp, r7
 800bd56:	bd80      	pop	{r7, pc}

0800bd58 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b08e      	sub	sp, #56	; 0x38
 800bd5c:	af04      	add	r7, sp, #16
 800bd5e:	60f8      	str	r0, [r7, #12]
 800bd60:	60b9      	str	r1, [r7, #8]
 800bd62:	607a      	str	r2, [r7, #4]
 800bd64:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bd66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d10a      	bne.n	800bd82 <xTaskCreateStatic+0x2a>
	__asm volatile
 800bd6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd70:	f383 8811 	msr	BASEPRI, r3
 800bd74:	f3bf 8f6f 	isb	sy
 800bd78:	f3bf 8f4f 	dsb	sy
 800bd7c:	623b      	str	r3, [r7, #32]
}
 800bd7e:	bf00      	nop
 800bd80:	e7fe      	b.n	800bd80 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bd82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d10a      	bne.n	800bd9e <xTaskCreateStatic+0x46>
	__asm volatile
 800bd88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd8c:	f383 8811 	msr	BASEPRI, r3
 800bd90:	f3bf 8f6f 	isb	sy
 800bd94:	f3bf 8f4f 	dsb	sy
 800bd98:	61fb      	str	r3, [r7, #28]
}
 800bd9a:	bf00      	nop
 800bd9c:	e7fe      	b.n	800bd9c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bd9e:	236c      	movs	r3, #108	; 0x6c
 800bda0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bda2:	693b      	ldr	r3, [r7, #16]
 800bda4:	2b6c      	cmp	r3, #108	; 0x6c
 800bda6:	d00a      	beq.n	800bdbe <xTaskCreateStatic+0x66>
	__asm volatile
 800bda8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdac:	f383 8811 	msr	BASEPRI, r3
 800bdb0:	f3bf 8f6f 	isb	sy
 800bdb4:	f3bf 8f4f 	dsb	sy
 800bdb8:	61bb      	str	r3, [r7, #24]
}
 800bdba:	bf00      	nop
 800bdbc:	e7fe      	b.n	800bdbc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bdbe:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bdc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d01e      	beq.n	800be04 <xTaskCreateStatic+0xac>
 800bdc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d01b      	beq.n	800be04 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bdcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdce:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bdd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdd2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bdd4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bdd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdd8:	2202      	movs	r2, #2
 800bdda:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bdde:	2300      	movs	r3, #0
 800bde0:	9303      	str	r3, [sp, #12]
 800bde2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bde4:	9302      	str	r3, [sp, #8]
 800bde6:	f107 0314 	add.w	r3, r7, #20
 800bdea:	9301      	str	r3, [sp, #4]
 800bdec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdee:	9300      	str	r3, [sp, #0]
 800bdf0:	683b      	ldr	r3, [r7, #0]
 800bdf2:	687a      	ldr	r2, [r7, #4]
 800bdf4:	68b9      	ldr	r1, [r7, #8]
 800bdf6:	68f8      	ldr	r0, [r7, #12]
 800bdf8:	f000 f850 	bl	800be9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bdfc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bdfe:	f000 f8dd 	bl	800bfbc <prvAddNewTaskToReadyList>
 800be02:	e001      	b.n	800be08 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800be04:	2300      	movs	r3, #0
 800be06:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800be08:	697b      	ldr	r3, [r7, #20]
	}
 800be0a:	4618      	mov	r0, r3
 800be0c:	3728      	adds	r7, #40	; 0x28
 800be0e:	46bd      	mov	sp, r7
 800be10:	bd80      	pop	{r7, pc}

0800be12 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800be12:	b580      	push	{r7, lr}
 800be14:	b08c      	sub	sp, #48	; 0x30
 800be16:	af04      	add	r7, sp, #16
 800be18:	60f8      	str	r0, [r7, #12]
 800be1a:	60b9      	str	r1, [r7, #8]
 800be1c:	603b      	str	r3, [r7, #0]
 800be1e:	4613      	mov	r3, r2
 800be20:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800be22:	88fb      	ldrh	r3, [r7, #6]
 800be24:	009b      	lsls	r3, r3, #2
 800be26:	4618      	mov	r0, r3
 800be28:	f001 fd36 	bl	800d898 <pvPortMalloc>
 800be2c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800be2e:	697b      	ldr	r3, [r7, #20]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d00e      	beq.n	800be52 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800be34:	206c      	movs	r0, #108	; 0x6c
 800be36:	f001 fd2f 	bl	800d898 <pvPortMalloc>
 800be3a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800be3c:	69fb      	ldr	r3, [r7, #28]
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d003      	beq.n	800be4a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800be42:	69fb      	ldr	r3, [r7, #28]
 800be44:	697a      	ldr	r2, [r7, #20]
 800be46:	631a      	str	r2, [r3, #48]	; 0x30
 800be48:	e005      	b.n	800be56 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800be4a:	6978      	ldr	r0, [r7, #20]
 800be4c:	f001 fdf0 	bl	800da30 <vPortFree>
 800be50:	e001      	b.n	800be56 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800be52:	2300      	movs	r3, #0
 800be54:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800be56:	69fb      	ldr	r3, [r7, #28]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d017      	beq.n	800be8c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800be5c:	69fb      	ldr	r3, [r7, #28]
 800be5e:	2200      	movs	r2, #0
 800be60:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800be64:	88fa      	ldrh	r2, [r7, #6]
 800be66:	2300      	movs	r3, #0
 800be68:	9303      	str	r3, [sp, #12]
 800be6a:	69fb      	ldr	r3, [r7, #28]
 800be6c:	9302      	str	r3, [sp, #8]
 800be6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be70:	9301      	str	r3, [sp, #4]
 800be72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be74:	9300      	str	r3, [sp, #0]
 800be76:	683b      	ldr	r3, [r7, #0]
 800be78:	68b9      	ldr	r1, [r7, #8]
 800be7a:	68f8      	ldr	r0, [r7, #12]
 800be7c:	f000 f80e 	bl	800be9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800be80:	69f8      	ldr	r0, [r7, #28]
 800be82:	f000 f89b 	bl	800bfbc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800be86:	2301      	movs	r3, #1
 800be88:	61bb      	str	r3, [r7, #24]
 800be8a:	e002      	b.n	800be92 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800be8c:	f04f 33ff 	mov.w	r3, #4294967295
 800be90:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800be92:	69bb      	ldr	r3, [r7, #24]
	}
 800be94:	4618      	mov	r0, r3
 800be96:	3720      	adds	r7, #32
 800be98:	46bd      	mov	sp, r7
 800be9a:	bd80      	pop	{r7, pc}

0800be9c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b088      	sub	sp, #32
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	60f8      	str	r0, [r7, #12]
 800bea4:	60b9      	str	r1, [r7, #8]
 800bea6:	607a      	str	r2, [r7, #4]
 800bea8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800beaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beac:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	009b      	lsls	r3, r3, #2
 800beb2:	461a      	mov	r2, r3
 800beb4:	21a5      	movs	r1, #165	; 0xa5
 800beb6:	f002 fc31 	bl	800e71c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800beba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bebc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800bec4:	3b01      	subs	r3, #1
 800bec6:	009b      	lsls	r3, r3, #2
 800bec8:	4413      	add	r3, r2
 800beca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800becc:	69bb      	ldr	r3, [r7, #24]
 800bece:	f023 0307 	bic.w	r3, r3, #7
 800bed2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bed4:	69bb      	ldr	r3, [r7, #24]
 800bed6:	f003 0307 	and.w	r3, r3, #7
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d00a      	beq.n	800bef4 <prvInitialiseNewTask+0x58>
	__asm volatile
 800bede:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bee2:	f383 8811 	msr	BASEPRI, r3
 800bee6:	f3bf 8f6f 	isb	sy
 800beea:	f3bf 8f4f 	dsb	sy
 800beee:	617b      	str	r3, [r7, #20]
}
 800bef0:	bf00      	nop
 800bef2:	e7fe      	b.n	800bef2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bef4:	68bb      	ldr	r3, [r7, #8]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d01f      	beq.n	800bf3a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800befa:	2300      	movs	r3, #0
 800befc:	61fb      	str	r3, [r7, #28]
 800befe:	e012      	b.n	800bf26 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bf00:	68ba      	ldr	r2, [r7, #8]
 800bf02:	69fb      	ldr	r3, [r7, #28]
 800bf04:	4413      	add	r3, r2
 800bf06:	7819      	ldrb	r1, [r3, #0]
 800bf08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bf0a:	69fb      	ldr	r3, [r7, #28]
 800bf0c:	4413      	add	r3, r2
 800bf0e:	3334      	adds	r3, #52	; 0x34
 800bf10:	460a      	mov	r2, r1
 800bf12:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bf14:	68ba      	ldr	r2, [r7, #8]
 800bf16:	69fb      	ldr	r3, [r7, #28]
 800bf18:	4413      	add	r3, r2
 800bf1a:	781b      	ldrb	r3, [r3, #0]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d006      	beq.n	800bf2e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bf20:	69fb      	ldr	r3, [r7, #28]
 800bf22:	3301      	adds	r3, #1
 800bf24:	61fb      	str	r3, [r7, #28]
 800bf26:	69fb      	ldr	r3, [r7, #28]
 800bf28:	2b1d      	cmp	r3, #29
 800bf2a:	d9e9      	bls.n	800bf00 <prvInitialiseNewTask+0x64>
 800bf2c:	e000      	b.n	800bf30 <prvInitialiseNewTask+0x94>
			{
				break;
 800bf2e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bf30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf32:	2200      	movs	r2, #0
 800bf34:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 800bf38:	e003      	b.n	800bf42 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bf3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf3c:	2200      	movs	r2, #0
 800bf3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bf42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf44:	2b37      	cmp	r3, #55	; 0x37
 800bf46:	d901      	bls.n	800bf4c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bf48:	2337      	movs	r3, #55	; 0x37
 800bf4a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bf4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bf50:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bf52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bf56:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 800bf58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bf5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf60:	3304      	adds	r3, #4
 800bf62:	4618      	mov	r0, r3
 800bf64:	f7ff f93e 	bl	800b1e4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bf68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf6a:	3318      	adds	r3, #24
 800bf6c:	4618      	mov	r0, r3
 800bf6e:	f7ff f939 	bl	800b1e4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bf72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bf76:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf7a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bf7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf80:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bf82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bf86:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bf88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf8a:	2200      	movs	r2, #0
 800bf8c:	665a      	str	r2, [r3, #100]	; 0x64
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bf8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf90:	2200      	movs	r2, #0
 800bf92:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bf96:	683a      	ldr	r2, [r7, #0]
 800bf98:	68f9      	ldr	r1, [r7, #12]
 800bf9a:	69b8      	ldr	r0, [r7, #24]
 800bf9c:	f001 fa2e 	bl	800d3fc <pxPortInitialiseStack>
 800bfa0:	4602      	mov	r2, r0
 800bfa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfa4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bfa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d002      	beq.n	800bfb2 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bfac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bfb0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bfb2:	bf00      	nop
 800bfb4:	3720      	adds	r7, #32
 800bfb6:	46bd      	mov	sp, r7
 800bfb8:	bd80      	pop	{r7, pc}
	...

0800bfbc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bfbc:	b580      	push	{r7, lr}
 800bfbe:	b082      	sub	sp, #8
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bfc4:	f001 fb46 	bl	800d654 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bfc8:	4b2d      	ldr	r3, [pc, #180]	; (800c080 <prvAddNewTaskToReadyList+0xc4>)
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	3301      	adds	r3, #1
 800bfce:	4a2c      	ldr	r2, [pc, #176]	; (800c080 <prvAddNewTaskToReadyList+0xc4>)
 800bfd0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bfd2:	4b2c      	ldr	r3, [pc, #176]	; (800c084 <prvAddNewTaskToReadyList+0xc8>)
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d109      	bne.n	800bfee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bfda:	4a2a      	ldr	r2, [pc, #168]	; (800c084 <prvAddNewTaskToReadyList+0xc8>)
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bfe0:	4b27      	ldr	r3, [pc, #156]	; (800c080 <prvAddNewTaskToReadyList+0xc4>)
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	2b01      	cmp	r3, #1
 800bfe6:	d110      	bne.n	800c00a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bfe8:	f000 fd1c 	bl	800ca24 <prvInitialiseTaskLists>
 800bfec:	e00d      	b.n	800c00a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bfee:	4b26      	ldr	r3, [pc, #152]	; (800c088 <prvAddNewTaskToReadyList+0xcc>)
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d109      	bne.n	800c00a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bff6:	4b23      	ldr	r3, [pc, #140]	; (800c084 <prvAddNewTaskToReadyList+0xc8>)
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c000:	429a      	cmp	r2, r3
 800c002:	d802      	bhi.n	800c00a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c004:	4a1f      	ldr	r2, [pc, #124]	; (800c084 <prvAddNewTaskToReadyList+0xc8>)
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c00a:	4b20      	ldr	r3, [pc, #128]	; (800c08c <prvAddNewTaskToReadyList+0xd0>)
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	3301      	adds	r3, #1
 800c010:	4a1e      	ldr	r2, [pc, #120]	; (800c08c <prvAddNewTaskToReadyList+0xd0>)
 800c012:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c014:	4b1d      	ldr	r3, [pc, #116]	; (800c08c <prvAddNewTaskToReadyList+0xd0>)
 800c016:	681a      	ldr	r2, [r3, #0]
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c020:	4b1b      	ldr	r3, [pc, #108]	; (800c090 <prvAddNewTaskToReadyList+0xd4>)
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	429a      	cmp	r2, r3
 800c026:	d903      	bls.n	800c030 <prvAddNewTaskToReadyList+0x74>
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c02c:	4a18      	ldr	r2, [pc, #96]	; (800c090 <prvAddNewTaskToReadyList+0xd4>)
 800c02e:	6013      	str	r3, [r2, #0]
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c034:	4613      	mov	r3, r2
 800c036:	009b      	lsls	r3, r3, #2
 800c038:	4413      	add	r3, r2
 800c03a:	009b      	lsls	r3, r3, #2
 800c03c:	4a15      	ldr	r2, [pc, #84]	; (800c094 <prvAddNewTaskToReadyList+0xd8>)
 800c03e:	441a      	add	r2, r3
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	3304      	adds	r3, #4
 800c044:	4619      	mov	r1, r3
 800c046:	4610      	mov	r0, r2
 800c048:	f7ff f8d9 	bl	800b1fe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c04c:	f001 fb32 	bl	800d6b4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c050:	4b0d      	ldr	r3, [pc, #52]	; (800c088 <prvAddNewTaskToReadyList+0xcc>)
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d00e      	beq.n	800c076 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c058:	4b0a      	ldr	r3, [pc, #40]	; (800c084 <prvAddNewTaskToReadyList+0xc8>)
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c062:	429a      	cmp	r2, r3
 800c064:	d207      	bcs.n	800c076 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c066:	4b0c      	ldr	r3, [pc, #48]	; (800c098 <prvAddNewTaskToReadyList+0xdc>)
 800c068:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c06c:	601a      	str	r2, [r3, #0]
 800c06e:	f3bf 8f4f 	dsb	sy
 800c072:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c076:	bf00      	nop
 800c078:	3708      	adds	r7, #8
 800c07a:	46bd      	mov	sp, r7
 800c07c:	bd80      	pop	{r7, pc}
 800c07e:	bf00      	nop
 800c080:	20001a5c 	.word	0x20001a5c
 800c084:	20001588 	.word	0x20001588
 800c088:	20001a68 	.word	0x20001a68
 800c08c:	20001a78 	.word	0x20001a78
 800c090:	20001a64 	.word	0x20001a64
 800c094:	2000158c 	.word	0x2000158c
 800c098:	e000ed04 	.word	0xe000ed04

0800c09c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c09c:	b580      	push	{r7, lr}
 800c09e:	b084      	sub	sp, #16
 800c0a0:	af00      	add	r7, sp, #0
 800c0a2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d017      	beq.n	800c0de <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c0ae:	4b13      	ldr	r3, [pc, #76]	; (800c0fc <vTaskDelay+0x60>)
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d00a      	beq.n	800c0cc <vTaskDelay+0x30>
	__asm volatile
 800c0b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0ba:	f383 8811 	msr	BASEPRI, r3
 800c0be:	f3bf 8f6f 	isb	sy
 800c0c2:	f3bf 8f4f 	dsb	sy
 800c0c6:	60bb      	str	r3, [r7, #8]
}
 800c0c8:	bf00      	nop
 800c0ca:	e7fe      	b.n	800c0ca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c0cc:	f000 f986 	bl	800c3dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c0d0:	2100      	movs	r1, #0
 800c0d2:	6878      	ldr	r0, [r7, #4]
 800c0d4:	f000 fdf0 	bl	800ccb8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c0d8:	f000 f98e 	bl	800c3f8 <xTaskResumeAll>
 800c0dc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d107      	bne.n	800c0f4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c0e4:	4b06      	ldr	r3, [pc, #24]	; (800c100 <vTaskDelay+0x64>)
 800c0e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c0ea:	601a      	str	r2, [r3, #0]
 800c0ec:	f3bf 8f4f 	dsb	sy
 800c0f0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c0f4:	bf00      	nop
 800c0f6:	3710      	adds	r7, #16
 800c0f8:	46bd      	mov	sp, r7
 800c0fa:	bd80      	pop	{r7, pc}
 800c0fc:	20001a84 	.word	0x20001a84
 800c100:	e000ed04 	.word	0xe000ed04

0800c104 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800c104:	b580      	push	{r7, lr}
 800c106:	b084      	sub	sp, #16
 800c108:	af00      	add	r7, sp, #0
 800c10a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800c10c:	f001 faa2 	bl	800d654 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	2b00      	cmp	r3, #0
 800c114:	d102      	bne.n	800c11c <vTaskSuspend+0x18>
 800c116:	4b30      	ldr	r3, [pc, #192]	; (800c1d8 <vTaskSuspend+0xd4>)
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	e000      	b.n	800c11e <vTaskSuspend+0x1a>
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	3304      	adds	r3, #4
 800c124:	4618      	mov	r0, r3
 800c126:	f7ff f8c7 	bl	800b2b8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d004      	beq.n	800c13c <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	3318      	adds	r3, #24
 800c136:	4618      	mov	r0, r3
 800c138:	f7ff f8be 	bl	800b2b8 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	3304      	adds	r3, #4
 800c140:	4619      	mov	r1, r3
 800c142:	4826      	ldr	r0, [pc, #152]	; (800c1dc <vTaskSuspend+0xd8>)
 800c144:	f7ff f85b 	bl	800b1fe <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800c14e:	b2db      	uxtb	r3, r3
 800c150:	2b01      	cmp	r3, #1
 800c152:	d103      	bne.n	800c15c <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	2200      	movs	r2, #0
 800c158:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800c15c:	f001 faaa 	bl	800d6b4 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800c160:	4b1f      	ldr	r3, [pc, #124]	; (800c1e0 <vTaskSuspend+0xdc>)
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	2b00      	cmp	r3, #0
 800c166:	d005      	beq.n	800c174 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800c168:	f001 fa74 	bl	800d654 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800c16c:	f000 fcf8 	bl	800cb60 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800c170:	f001 faa0 	bl	800d6b4 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800c174:	4b18      	ldr	r3, [pc, #96]	; (800c1d8 <vTaskSuspend+0xd4>)
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	68fa      	ldr	r2, [r7, #12]
 800c17a:	429a      	cmp	r2, r3
 800c17c:	d127      	bne.n	800c1ce <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 800c17e:	4b18      	ldr	r3, [pc, #96]	; (800c1e0 <vTaskSuspend+0xdc>)
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	2b00      	cmp	r3, #0
 800c184:	d017      	beq.n	800c1b6 <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800c186:	4b17      	ldr	r3, [pc, #92]	; (800c1e4 <vTaskSuspend+0xe0>)
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d00a      	beq.n	800c1a4 <vTaskSuspend+0xa0>
	__asm volatile
 800c18e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c192:	f383 8811 	msr	BASEPRI, r3
 800c196:	f3bf 8f6f 	isb	sy
 800c19a:	f3bf 8f4f 	dsb	sy
 800c19e:	60bb      	str	r3, [r7, #8]
}
 800c1a0:	bf00      	nop
 800c1a2:	e7fe      	b.n	800c1a2 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 800c1a4:	4b10      	ldr	r3, [pc, #64]	; (800c1e8 <vTaskSuspend+0xe4>)
 800c1a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c1aa:	601a      	str	r2, [r3, #0]
 800c1ac:	f3bf 8f4f 	dsb	sy
 800c1b0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c1b4:	e00b      	b.n	800c1ce <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800c1b6:	4b09      	ldr	r3, [pc, #36]	; (800c1dc <vTaskSuspend+0xd8>)
 800c1b8:	681a      	ldr	r2, [r3, #0]
 800c1ba:	4b0c      	ldr	r3, [pc, #48]	; (800c1ec <vTaskSuspend+0xe8>)
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	429a      	cmp	r2, r3
 800c1c0:	d103      	bne.n	800c1ca <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 800c1c2:	4b05      	ldr	r3, [pc, #20]	; (800c1d8 <vTaskSuspend+0xd4>)
 800c1c4:	2200      	movs	r2, #0
 800c1c6:	601a      	str	r2, [r3, #0]
	}
 800c1c8:	e001      	b.n	800c1ce <vTaskSuspend+0xca>
					vTaskSwitchContext();
 800c1ca:	f000 fa7d 	bl	800c6c8 <vTaskSwitchContext>
	}
 800c1ce:	bf00      	nop
 800c1d0:	3710      	adds	r7, #16
 800c1d2:	46bd      	mov	sp, r7
 800c1d4:	bd80      	pop	{r7, pc}
 800c1d6:	bf00      	nop
 800c1d8:	20001588 	.word	0x20001588
 800c1dc:	20001a48 	.word	0x20001a48
 800c1e0:	20001a68 	.word	0x20001a68
 800c1e4:	20001a84 	.word	0x20001a84
 800c1e8:	e000ed04 	.word	0xe000ed04
 800c1ec:	20001a5c 	.word	0x20001a5c

0800c1f0 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800c1f0:	b480      	push	{r7}
 800c1f2:	b087      	sub	sp, #28
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d10a      	bne.n	800c21c <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 800c206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c20a:	f383 8811 	msr	BASEPRI, r3
 800c20e:	f3bf 8f6f 	isb	sy
 800c212:	f3bf 8f4f 	dsb	sy
 800c216:	60fb      	str	r3, [r7, #12]
}
 800c218:	bf00      	nop
 800c21a:	e7fe      	b.n	800c21a <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c21c:	693b      	ldr	r3, [r7, #16]
 800c21e:	695b      	ldr	r3, [r3, #20]
 800c220:	4a0a      	ldr	r2, [pc, #40]	; (800c24c <prvTaskIsTaskSuspended+0x5c>)
 800c222:	4293      	cmp	r3, r2
 800c224:	d10a      	bne.n	800c23c <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800c226:	693b      	ldr	r3, [r7, #16]
 800c228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c22a:	4a09      	ldr	r2, [pc, #36]	; (800c250 <prvTaskIsTaskSuspended+0x60>)
 800c22c:	4293      	cmp	r3, r2
 800c22e:	d005      	beq.n	800c23c <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800c230:	693b      	ldr	r3, [r7, #16]
 800c232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c234:	2b00      	cmp	r3, #0
 800c236:	d101      	bne.n	800c23c <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 800c238:	2301      	movs	r3, #1
 800c23a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c23c:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800c23e:	4618      	mov	r0, r3
 800c240:	371c      	adds	r7, #28
 800c242:	46bd      	mov	sp, r7
 800c244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c248:	4770      	bx	lr
 800c24a:	bf00      	nop
 800c24c:	20001a48 	.word	0x20001a48
 800c250:	20001a1c 	.word	0x20001a1c

0800c254 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800c254:	b580      	push	{r7, lr}
 800c256:	b084      	sub	sp, #16
 800c258:	af00      	add	r7, sp, #0
 800c25a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	2b00      	cmp	r3, #0
 800c264:	d10a      	bne.n	800c27c <vTaskResume+0x28>
	__asm volatile
 800c266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c26a:	f383 8811 	msr	BASEPRI, r3
 800c26e:	f3bf 8f6f 	isb	sy
 800c272:	f3bf 8f4f 	dsb	sy
 800c276:	60bb      	str	r3, [r7, #8]
}
 800c278:	bf00      	nop
 800c27a:	e7fe      	b.n	800c27a <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800c27c:	4b20      	ldr	r3, [pc, #128]	; (800c300 <vTaskResume+0xac>)
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	68fa      	ldr	r2, [r7, #12]
 800c282:	429a      	cmp	r2, r3
 800c284:	d038      	beq.n	800c2f8 <vTaskResume+0xa4>
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d035      	beq.n	800c2f8 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 800c28c:	f001 f9e2 	bl	800d654 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800c290:	68f8      	ldr	r0, [r7, #12]
 800c292:	f7ff ffad 	bl	800c1f0 <prvTaskIsTaskSuspended>
 800c296:	4603      	mov	r3, r0
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d02b      	beq.n	800c2f4 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	3304      	adds	r3, #4
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	f7ff f809 	bl	800b2b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2aa:	4b16      	ldr	r3, [pc, #88]	; (800c304 <vTaskResume+0xb0>)
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	429a      	cmp	r2, r3
 800c2b0:	d903      	bls.n	800c2ba <vTaskResume+0x66>
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2b6:	4a13      	ldr	r2, [pc, #76]	; (800c304 <vTaskResume+0xb0>)
 800c2b8:	6013      	str	r3, [r2, #0]
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2be:	4613      	mov	r3, r2
 800c2c0:	009b      	lsls	r3, r3, #2
 800c2c2:	4413      	add	r3, r2
 800c2c4:	009b      	lsls	r3, r3, #2
 800c2c6:	4a10      	ldr	r2, [pc, #64]	; (800c308 <vTaskResume+0xb4>)
 800c2c8:	441a      	add	r2, r3
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	3304      	adds	r3, #4
 800c2ce:	4619      	mov	r1, r3
 800c2d0:	4610      	mov	r0, r2
 800c2d2:	f7fe ff94 	bl	800b1fe <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2da:	4b09      	ldr	r3, [pc, #36]	; (800c300 <vTaskResume+0xac>)
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2e0:	429a      	cmp	r2, r3
 800c2e2:	d307      	bcc.n	800c2f4 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800c2e4:	4b09      	ldr	r3, [pc, #36]	; (800c30c <vTaskResume+0xb8>)
 800c2e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c2ea:	601a      	str	r2, [r3, #0]
 800c2ec:	f3bf 8f4f 	dsb	sy
 800c2f0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800c2f4:	f001 f9de 	bl	800d6b4 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c2f8:	bf00      	nop
 800c2fa:	3710      	adds	r7, #16
 800c2fc:	46bd      	mov	sp, r7
 800c2fe:	bd80      	pop	{r7, pc}
 800c300:	20001588 	.word	0x20001588
 800c304:	20001a64 	.word	0x20001a64
 800c308:	2000158c 	.word	0x2000158c
 800c30c:	e000ed04 	.word	0xe000ed04

0800c310 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c310:	b580      	push	{r7, lr}
 800c312:	b08a      	sub	sp, #40	; 0x28
 800c314:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c316:	2300      	movs	r3, #0
 800c318:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c31a:	2300      	movs	r3, #0
 800c31c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c31e:	463a      	mov	r2, r7
 800c320:	1d39      	adds	r1, r7, #4
 800c322:	f107 0308 	add.w	r3, r7, #8
 800c326:	4618      	mov	r0, r3
 800c328:	f7fe ff08 	bl	800b13c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c32c:	6839      	ldr	r1, [r7, #0]
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	68ba      	ldr	r2, [r7, #8]
 800c332:	9202      	str	r2, [sp, #8]
 800c334:	9301      	str	r3, [sp, #4]
 800c336:	2300      	movs	r3, #0
 800c338:	9300      	str	r3, [sp, #0]
 800c33a:	2300      	movs	r3, #0
 800c33c:	460a      	mov	r2, r1
 800c33e:	4921      	ldr	r1, [pc, #132]	; (800c3c4 <vTaskStartScheduler+0xb4>)
 800c340:	4821      	ldr	r0, [pc, #132]	; (800c3c8 <vTaskStartScheduler+0xb8>)
 800c342:	f7ff fd09 	bl	800bd58 <xTaskCreateStatic>
 800c346:	4603      	mov	r3, r0
 800c348:	4a20      	ldr	r2, [pc, #128]	; (800c3cc <vTaskStartScheduler+0xbc>)
 800c34a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c34c:	4b1f      	ldr	r3, [pc, #124]	; (800c3cc <vTaskStartScheduler+0xbc>)
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	2b00      	cmp	r3, #0
 800c352:	d002      	beq.n	800c35a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c354:	2301      	movs	r3, #1
 800c356:	617b      	str	r3, [r7, #20]
 800c358:	e001      	b.n	800c35e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c35a:	2300      	movs	r3, #0
 800c35c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c35e:	697b      	ldr	r3, [r7, #20]
 800c360:	2b01      	cmp	r3, #1
 800c362:	d102      	bne.n	800c36a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c364:	f000 fcfc 	bl	800cd60 <xTimerCreateTimerTask>
 800c368:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c36a:	697b      	ldr	r3, [r7, #20]
 800c36c:	2b01      	cmp	r3, #1
 800c36e:	d116      	bne.n	800c39e <vTaskStartScheduler+0x8e>
	__asm volatile
 800c370:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c374:	f383 8811 	msr	BASEPRI, r3
 800c378:	f3bf 8f6f 	isb	sy
 800c37c:	f3bf 8f4f 	dsb	sy
 800c380:	613b      	str	r3, [r7, #16]
}
 800c382:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c384:	4b12      	ldr	r3, [pc, #72]	; (800c3d0 <vTaskStartScheduler+0xc0>)
 800c386:	f04f 32ff 	mov.w	r2, #4294967295
 800c38a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c38c:	4b11      	ldr	r3, [pc, #68]	; (800c3d4 <vTaskStartScheduler+0xc4>)
 800c38e:	2201      	movs	r2, #1
 800c390:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c392:	4b11      	ldr	r3, [pc, #68]	; (800c3d8 <vTaskStartScheduler+0xc8>)
 800c394:	2200      	movs	r2, #0
 800c396:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c398:	f001 f8ba 	bl	800d510 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c39c:	e00e      	b.n	800c3bc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c39e:	697b      	ldr	r3, [r7, #20]
 800c3a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3a4:	d10a      	bne.n	800c3bc <vTaskStartScheduler+0xac>
	__asm volatile
 800c3a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3aa:	f383 8811 	msr	BASEPRI, r3
 800c3ae:	f3bf 8f6f 	isb	sy
 800c3b2:	f3bf 8f4f 	dsb	sy
 800c3b6:	60fb      	str	r3, [r7, #12]
}
 800c3b8:	bf00      	nop
 800c3ba:	e7fe      	b.n	800c3ba <vTaskStartScheduler+0xaa>
}
 800c3bc:	bf00      	nop
 800c3be:	3718      	adds	r7, #24
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	bd80      	pop	{r7, pc}
 800c3c4:	0800f220 	.word	0x0800f220
 800c3c8:	0800c9f5 	.word	0x0800c9f5
 800c3cc:	20001a80 	.word	0x20001a80
 800c3d0:	20001a7c 	.word	0x20001a7c
 800c3d4:	20001a68 	.word	0x20001a68
 800c3d8:	20001a60 	.word	0x20001a60

0800c3dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c3dc:	b480      	push	{r7}
 800c3de:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c3e0:	4b04      	ldr	r3, [pc, #16]	; (800c3f4 <vTaskSuspendAll+0x18>)
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	3301      	adds	r3, #1
 800c3e6:	4a03      	ldr	r2, [pc, #12]	; (800c3f4 <vTaskSuspendAll+0x18>)
 800c3e8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c3ea:	bf00      	nop
 800c3ec:	46bd      	mov	sp, r7
 800c3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f2:	4770      	bx	lr
 800c3f4:	20001a84 	.word	0x20001a84

0800c3f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c3f8:	b580      	push	{r7, lr}
 800c3fa:	b084      	sub	sp, #16
 800c3fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c3fe:	2300      	movs	r3, #0
 800c400:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c402:	2300      	movs	r3, #0
 800c404:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c406:	4b42      	ldr	r3, [pc, #264]	; (800c510 <xTaskResumeAll+0x118>)
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d10a      	bne.n	800c424 <xTaskResumeAll+0x2c>
	__asm volatile
 800c40e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c412:	f383 8811 	msr	BASEPRI, r3
 800c416:	f3bf 8f6f 	isb	sy
 800c41a:	f3bf 8f4f 	dsb	sy
 800c41e:	603b      	str	r3, [r7, #0]
}
 800c420:	bf00      	nop
 800c422:	e7fe      	b.n	800c422 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c424:	f001 f916 	bl	800d654 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c428:	4b39      	ldr	r3, [pc, #228]	; (800c510 <xTaskResumeAll+0x118>)
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	3b01      	subs	r3, #1
 800c42e:	4a38      	ldr	r2, [pc, #224]	; (800c510 <xTaskResumeAll+0x118>)
 800c430:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c432:	4b37      	ldr	r3, [pc, #220]	; (800c510 <xTaskResumeAll+0x118>)
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	2b00      	cmp	r3, #0
 800c438:	d162      	bne.n	800c500 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c43a:	4b36      	ldr	r3, [pc, #216]	; (800c514 <xTaskResumeAll+0x11c>)
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d05e      	beq.n	800c500 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c442:	e02f      	b.n	800c4a4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c444:	4b34      	ldr	r3, [pc, #208]	; (800c518 <xTaskResumeAll+0x120>)
 800c446:	68db      	ldr	r3, [r3, #12]
 800c448:	68db      	ldr	r3, [r3, #12]
 800c44a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	3318      	adds	r3, #24
 800c450:	4618      	mov	r0, r3
 800c452:	f7fe ff31 	bl	800b2b8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	3304      	adds	r3, #4
 800c45a:	4618      	mov	r0, r3
 800c45c:	f7fe ff2c 	bl	800b2b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c464:	4b2d      	ldr	r3, [pc, #180]	; (800c51c <xTaskResumeAll+0x124>)
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	429a      	cmp	r2, r3
 800c46a:	d903      	bls.n	800c474 <xTaskResumeAll+0x7c>
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c470:	4a2a      	ldr	r2, [pc, #168]	; (800c51c <xTaskResumeAll+0x124>)
 800c472:	6013      	str	r3, [r2, #0]
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c478:	4613      	mov	r3, r2
 800c47a:	009b      	lsls	r3, r3, #2
 800c47c:	4413      	add	r3, r2
 800c47e:	009b      	lsls	r3, r3, #2
 800c480:	4a27      	ldr	r2, [pc, #156]	; (800c520 <xTaskResumeAll+0x128>)
 800c482:	441a      	add	r2, r3
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	3304      	adds	r3, #4
 800c488:	4619      	mov	r1, r3
 800c48a:	4610      	mov	r0, r2
 800c48c:	f7fe feb7 	bl	800b1fe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c494:	4b23      	ldr	r3, [pc, #140]	; (800c524 <xTaskResumeAll+0x12c>)
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c49a:	429a      	cmp	r2, r3
 800c49c:	d302      	bcc.n	800c4a4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c49e:	4b22      	ldr	r3, [pc, #136]	; (800c528 <xTaskResumeAll+0x130>)
 800c4a0:	2201      	movs	r2, #1
 800c4a2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c4a4:	4b1c      	ldr	r3, [pc, #112]	; (800c518 <xTaskResumeAll+0x120>)
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d1cb      	bne.n	800c444 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d001      	beq.n	800c4b6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c4b2:	f000 fb55 	bl	800cb60 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c4b6:	4b1d      	ldr	r3, [pc, #116]	; (800c52c <xTaskResumeAll+0x134>)
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d010      	beq.n	800c4e4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c4c2:	f000 f847 	bl	800c554 <xTaskIncrementTick>
 800c4c6:	4603      	mov	r3, r0
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d002      	beq.n	800c4d2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c4cc:	4b16      	ldr	r3, [pc, #88]	; (800c528 <xTaskResumeAll+0x130>)
 800c4ce:	2201      	movs	r2, #1
 800c4d0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	3b01      	subs	r3, #1
 800c4d6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d1f1      	bne.n	800c4c2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800c4de:	4b13      	ldr	r3, [pc, #76]	; (800c52c <xTaskResumeAll+0x134>)
 800c4e0:	2200      	movs	r2, #0
 800c4e2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c4e4:	4b10      	ldr	r3, [pc, #64]	; (800c528 <xTaskResumeAll+0x130>)
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d009      	beq.n	800c500 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c4ec:	2301      	movs	r3, #1
 800c4ee:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c4f0:	4b0f      	ldr	r3, [pc, #60]	; (800c530 <xTaskResumeAll+0x138>)
 800c4f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c4f6:	601a      	str	r2, [r3, #0]
 800c4f8:	f3bf 8f4f 	dsb	sy
 800c4fc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c500:	f001 f8d8 	bl	800d6b4 <vPortExitCritical>

	return xAlreadyYielded;
 800c504:	68bb      	ldr	r3, [r7, #8]
}
 800c506:	4618      	mov	r0, r3
 800c508:	3710      	adds	r7, #16
 800c50a:	46bd      	mov	sp, r7
 800c50c:	bd80      	pop	{r7, pc}
 800c50e:	bf00      	nop
 800c510:	20001a84 	.word	0x20001a84
 800c514:	20001a5c 	.word	0x20001a5c
 800c518:	20001a1c 	.word	0x20001a1c
 800c51c:	20001a64 	.word	0x20001a64
 800c520:	2000158c 	.word	0x2000158c
 800c524:	20001588 	.word	0x20001588
 800c528:	20001a70 	.word	0x20001a70
 800c52c:	20001a6c 	.word	0x20001a6c
 800c530:	e000ed04 	.word	0xe000ed04

0800c534 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c534:	b480      	push	{r7}
 800c536:	b083      	sub	sp, #12
 800c538:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c53a:	4b05      	ldr	r3, [pc, #20]	; (800c550 <xTaskGetTickCount+0x1c>)
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c540:	687b      	ldr	r3, [r7, #4]
}
 800c542:	4618      	mov	r0, r3
 800c544:	370c      	adds	r7, #12
 800c546:	46bd      	mov	sp, r7
 800c548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54c:	4770      	bx	lr
 800c54e:	bf00      	nop
 800c550:	20001a60 	.word	0x20001a60

0800c554 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c554:	b580      	push	{r7, lr}
 800c556:	b086      	sub	sp, #24
 800c558:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c55a:	2300      	movs	r3, #0
 800c55c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c55e:	4b4f      	ldr	r3, [pc, #316]	; (800c69c <xTaskIncrementTick+0x148>)
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	2b00      	cmp	r3, #0
 800c564:	f040 808f 	bne.w	800c686 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c568:	4b4d      	ldr	r3, [pc, #308]	; (800c6a0 <xTaskIncrementTick+0x14c>)
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	3301      	adds	r3, #1
 800c56e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c570:	4a4b      	ldr	r2, [pc, #300]	; (800c6a0 <xTaskIncrementTick+0x14c>)
 800c572:	693b      	ldr	r3, [r7, #16]
 800c574:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c576:	693b      	ldr	r3, [r7, #16]
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d120      	bne.n	800c5be <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c57c:	4b49      	ldr	r3, [pc, #292]	; (800c6a4 <xTaskIncrementTick+0x150>)
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	2b00      	cmp	r3, #0
 800c584:	d00a      	beq.n	800c59c <xTaskIncrementTick+0x48>
	__asm volatile
 800c586:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c58a:	f383 8811 	msr	BASEPRI, r3
 800c58e:	f3bf 8f6f 	isb	sy
 800c592:	f3bf 8f4f 	dsb	sy
 800c596:	603b      	str	r3, [r7, #0]
}
 800c598:	bf00      	nop
 800c59a:	e7fe      	b.n	800c59a <xTaskIncrementTick+0x46>
 800c59c:	4b41      	ldr	r3, [pc, #260]	; (800c6a4 <xTaskIncrementTick+0x150>)
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	60fb      	str	r3, [r7, #12]
 800c5a2:	4b41      	ldr	r3, [pc, #260]	; (800c6a8 <xTaskIncrementTick+0x154>)
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	4a3f      	ldr	r2, [pc, #252]	; (800c6a4 <xTaskIncrementTick+0x150>)
 800c5a8:	6013      	str	r3, [r2, #0]
 800c5aa:	4a3f      	ldr	r2, [pc, #252]	; (800c6a8 <xTaskIncrementTick+0x154>)
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	6013      	str	r3, [r2, #0]
 800c5b0:	4b3e      	ldr	r3, [pc, #248]	; (800c6ac <xTaskIncrementTick+0x158>)
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	3301      	adds	r3, #1
 800c5b6:	4a3d      	ldr	r2, [pc, #244]	; (800c6ac <xTaskIncrementTick+0x158>)
 800c5b8:	6013      	str	r3, [r2, #0]
 800c5ba:	f000 fad1 	bl	800cb60 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c5be:	4b3c      	ldr	r3, [pc, #240]	; (800c6b0 <xTaskIncrementTick+0x15c>)
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	693a      	ldr	r2, [r7, #16]
 800c5c4:	429a      	cmp	r2, r3
 800c5c6:	d349      	bcc.n	800c65c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c5c8:	4b36      	ldr	r3, [pc, #216]	; (800c6a4 <xTaskIncrementTick+0x150>)
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d104      	bne.n	800c5dc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c5d2:	4b37      	ldr	r3, [pc, #220]	; (800c6b0 <xTaskIncrementTick+0x15c>)
 800c5d4:	f04f 32ff 	mov.w	r2, #4294967295
 800c5d8:	601a      	str	r2, [r3, #0]
					break;
 800c5da:	e03f      	b.n	800c65c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c5dc:	4b31      	ldr	r3, [pc, #196]	; (800c6a4 <xTaskIncrementTick+0x150>)
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	68db      	ldr	r3, [r3, #12]
 800c5e2:	68db      	ldr	r3, [r3, #12]
 800c5e4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c5e6:	68bb      	ldr	r3, [r7, #8]
 800c5e8:	685b      	ldr	r3, [r3, #4]
 800c5ea:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c5ec:	693a      	ldr	r2, [r7, #16]
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	429a      	cmp	r2, r3
 800c5f2:	d203      	bcs.n	800c5fc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c5f4:	4a2e      	ldr	r2, [pc, #184]	; (800c6b0 <xTaskIncrementTick+0x15c>)
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c5fa:	e02f      	b.n	800c65c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c5fc:	68bb      	ldr	r3, [r7, #8]
 800c5fe:	3304      	adds	r3, #4
 800c600:	4618      	mov	r0, r3
 800c602:	f7fe fe59 	bl	800b2b8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c606:	68bb      	ldr	r3, [r7, #8]
 800c608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d004      	beq.n	800c618 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c60e:	68bb      	ldr	r3, [r7, #8]
 800c610:	3318      	adds	r3, #24
 800c612:	4618      	mov	r0, r3
 800c614:	f7fe fe50 	bl	800b2b8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c618:	68bb      	ldr	r3, [r7, #8]
 800c61a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c61c:	4b25      	ldr	r3, [pc, #148]	; (800c6b4 <xTaskIncrementTick+0x160>)
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	429a      	cmp	r2, r3
 800c622:	d903      	bls.n	800c62c <xTaskIncrementTick+0xd8>
 800c624:	68bb      	ldr	r3, [r7, #8]
 800c626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c628:	4a22      	ldr	r2, [pc, #136]	; (800c6b4 <xTaskIncrementTick+0x160>)
 800c62a:	6013      	str	r3, [r2, #0]
 800c62c:	68bb      	ldr	r3, [r7, #8]
 800c62e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c630:	4613      	mov	r3, r2
 800c632:	009b      	lsls	r3, r3, #2
 800c634:	4413      	add	r3, r2
 800c636:	009b      	lsls	r3, r3, #2
 800c638:	4a1f      	ldr	r2, [pc, #124]	; (800c6b8 <xTaskIncrementTick+0x164>)
 800c63a:	441a      	add	r2, r3
 800c63c:	68bb      	ldr	r3, [r7, #8]
 800c63e:	3304      	adds	r3, #4
 800c640:	4619      	mov	r1, r3
 800c642:	4610      	mov	r0, r2
 800c644:	f7fe fddb 	bl	800b1fe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c648:	68bb      	ldr	r3, [r7, #8]
 800c64a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c64c:	4b1b      	ldr	r3, [pc, #108]	; (800c6bc <xTaskIncrementTick+0x168>)
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c652:	429a      	cmp	r2, r3
 800c654:	d3b8      	bcc.n	800c5c8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c656:	2301      	movs	r3, #1
 800c658:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c65a:	e7b5      	b.n	800c5c8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c65c:	4b17      	ldr	r3, [pc, #92]	; (800c6bc <xTaskIncrementTick+0x168>)
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c662:	4915      	ldr	r1, [pc, #84]	; (800c6b8 <xTaskIncrementTick+0x164>)
 800c664:	4613      	mov	r3, r2
 800c666:	009b      	lsls	r3, r3, #2
 800c668:	4413      	add	r3, r2
 800c66a:	009b      	lsls	r3, r3, #2
 800c66c:	440b      	add	r3, r1
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	2b01      	cmp	r3, #1
 800c672:	d901      	bls.n	800c678 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800c674:	2301      	movs	r3, #1
 800c676:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c678:	4b11      	ldr	r3, [pc, #68]	; (800c6c0 <xTaskIncrementTick+0x16c>)
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d007      	beq.n	800c690 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800c680:	2301      	movs	r3, #1
 800c682:	617b      	str	r3, [r7, #20]
 800c684:	e004      	b.n	800c690 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c686:	4b0f      	ldr	r3, [pc, #60]	; (800c6c4 <xTaskIncrementTick+0x170>)
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	3301      	adds	r3, #1
 800c68c:	4a0d      	ldr	r2, [pc, #52]	; (800c6c4 <xTaskIncrementTick+0x170>)
 800c68e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c690:	697b      	ldr	r3, [r7, #20]
}
 800c692:	4618      	mov	r0, r3
 800c694:	3718      	adds	r7, #24
 800c696:	46bd      	mov	sp, r7
 800c698:	bd80      	pop	{r7, pc}
 800c69a:	bf00      	nop
 800c69c:	20001a84 	.word	0x20001a84
 800c6a0:	20001a60 	.word	0x20001a60
 800c6a4:	20001a14 	.word	0x20001a14
 800c6a8:	20001a18 	.word	0x20001a18
 800c6ac:	20001a74 	.word	0x20001a74
 800c6b0:	20001a7c 	.word	0x20001a7c
 800c6b4:	20001a64 	.word	0x20001a64
 800c6b8:	2000158c 	.word	0x2000158c
 800c6bc:	20001588 	.word	0x20001588
 800c6c0:	20001a70 	.word	0x20001a70
 800c6c4:	20001a6c 	.word	0x20001a6c

0800c6c8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c6c8:	b480      	push	{r7}
 800c6ca:	b085      	sub	sp, #20
 800c6cc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c6ce:	4b28      	ldr	r3, [pc, #160]	; (800c770 <vTaskSwitchContext+0xa8>)
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d003      	beq.n	800c6de <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c6d6:	4b27      	ldr	r3, [pc, #156]	; (800c774 <vTaskSwitchContext+0xac>)
 800c6d8:	2201      	movs	r2, #1
 800c6da:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c6dc:	e041      	b.n	800c762 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800c6de:	4b25      	ldr	r3, [pc, #148]	; (800c774 <vTaskSwitchContext+0xac>)
 800c6e0:	2200      	movs	r2, #0
 800c6e2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c6e4:	4b24      	ldr	r3, [pc, #144]	; (800c778 <vTaskSwitchContext+0xb0>)
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	60fb      	str	r3, [r7, #12]
 800c6ea:	e010      	b.n	800c70e <vTaskSwitchContext+0x46>
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d10a      	bne.n	800c708 <vTaskSwitchContext+0x40>
	__asm volatile
 800c6f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6f6:	f383 8811 	msr	BASEPRI, r3
 800c6fa:	f3bf 8f6f 	isb	sy
 800c6fe:	f3bf 8f4f 	dsb	sy
 800c702:	607b      	str	r3, [r7, #4]
}
 800c704:	bf00      	nop
 800c706:	e7fe      	b.n	800c706 <vTaskSwitchContext+0x3e>
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	3b01      	subs	r3, #1
 800c70c:	60fb      	str	r3, [r7, #12]
 800c70e:	491b      	ldr	r1, [pc, #108]	; (800c77c <vTaskSwitchContext+0xb4>)
 800c710:	68fa      	ldr	r2, [r7, #12]
 800c712:	4613      	mov	r3, r2
 800c714:	009b      	lsls	r3, r3, #2
 800c716:	4413      	add	r3, r2
 800c718:	009b      	lsls	r3, r3, #2
 800c71a:	440b      	add	r3, r1
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d0e4      	beq.n	800c6ec <vTaskSwitchContext+0x24>
 800c722:	68fa      	ldr	r2, [r7, #12]
 800c724:	4613      	mov	r3, r2
 800c726:	009b      	lsls	r3, r3, #2
 800c728:	4413      	add	r3, r2
 800c72a:	009b      	lsls	r3, r3, #2
 800c72c:	4a13      	ldr	r2, [pc, #76]	; (800c77c <vTaskSwitchContext+0xb4>)
 800c72e:	4413      	add	r3, r2
 800c730:	60bb      	str	r3, [r7, #8]
 800c732:	68bb      	ldr	r3, [r7, #8]
 800c734:	685b      	ldr	r3, [r3, #4]
 800c736:	685a      	ldr	r2, [r3, #4]
 800c738:	68bb      	ldr	r3, [r7, #8]
 800c73a:	605a      	str	r2, [r3, #4]
 800c73c:	68bb      	ldr	r3, [r7, #8]
 800c73e:	685a      	ldr	r2, [r3, #4]
 800c740:	68bb      	ldr	r3, [r7, #8]
 800c742:	3308      	adds	r3, #8
 800c744:	429a      	cmp	r2, r3
 800c746:	d104      	bne.n	800c752 <vTaskSwitchContext+0x8a>
 800c748:	68bb      	ldr	r3, [r7, #8]
 800c74a:	685b      	ldr	r3, [r3, #4]
 800c74c:	685a      	ldr	r2, [r3, #4]
 800c74e:	68bb      	ldr	r3, [r7, #8]
 800c750:	605a      	str	r2, [r3, #4]
 800c752:	68bb      	ldr	r3, [r7, #8]
 800c754:	685b      	ldr	r3, [r3, #4]
 800c756:	68db      	ldr	r3, [r3, #12]
 800c758:	4a09      	ldr	r2, [pc, #36]	; (800c780 <vTaskSwitchContext+0xb8>)
 800c75a:	6013      	str	r3, [r2, #0]
 800c75c:	4a06      	ldr	r2, [pc, #24]	; (800c778 <vTaskSwitchContext+0xb0>)
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	6013      	str	r3, [r2, #0]
}
 800c762:	bf00      	nop
 800c764:	3714      	adds	r7, #20
 800c766:	46bd      	mov	sp, r7
 800c768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76c:	4770      	bx	lr
 800c76e:	bf00      	nop
 800c770:	20001a84 	.word	0x20001a84
 800c774:	20001a70 	.word	0x20001a70
 800c778:	20001a64 	.word	0x20001a64
 800c77c:	2000158c 	.word	0x2000158c
 800c780:	20001588 	.word	0x20001588

0800c784 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c784:	b580      	push	{r7, lr}
 800c786:	b084      	sub	sp, #16
 800c788:	af00      	add	r7, sp, #0
 800c78a:	6078      	str	r0, [r7, #4]
 800c78c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	2b00      	cmp	r3, #0
 800c792:	d10a      	bne.n	800c7aa <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c794:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c798:	f383 8811 	msr	BASEPRI, r3
 800c79c:	f3bf 8f6f 	isb	sy
 800c7a0:	f3bf 8f4f 	dsb	sy
 800c7a4:	60fb      	str	r3, [r7, #12]
}
 800c7a6:	bf00      	nop
 800c7a8:	e7fe      	b.n	800c7a8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c7aa:	4b07      	ldr	r3, [pc, #28]	; (800c7c8 <vTaskPlaceOnEventList+0x44>)
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	3318      	adds	r3, #24
 800c7b0:	4619      	mov	r1, r3
 800c7b2:	6878      	ldr	r0, [r7, #4]
 800c7b4:	f7fe fd47 	bl	800b246 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c7b8:	2101      	movs	r1, #1
 800c7ba:	6838      	ldr	r0, [r7, #0]
 800c7bc:	f000 fa7c 	bl	800ccb8 <prvAddCurrentTaskToDelayedList>
}
 800c7c0:	bf00      	nop
 800c7c2:	3710      	adds	r7, #16
 800c7c4:	46bd      	mov	sp, r7
 800c7c6:	bd80      	pop	{r7, pc}
 800c7c8:	20001588 	.word	0x20001588

0800c7cc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c7cc:	b580      	push	{r7, lr}
 800c7ce:	b086      	sub	sp, #24
 800c7d0:	af00      	add	r7, sp, #0
 800c7d2:	60f8      	str	r0, [r7, #12]
 800c7d4:	60b9      	str	r1, [r7, #8]
 800c7d6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d10a      	bne.n	800c7f4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800c7de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7e2:	f383 8811 	msr	BASEPRI, r3
 800c7e6:	f3bf 8f6f 	isb	sy
 800c7ea:	f3bf 8f4f 	dsb	sy
 800c7ee:	617b      	str	r3, [r7, #20]
}
 800c7f0:	bf00      	nop
 800c7f2:	e7fe      	b.n	800c7f2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c7f4:	4b0a      	ldr	r3, [pc, #40]	; (800c820 <vTaskPlaceOnEventListRestricted+0x54>)
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	3318      	adds	r3, #24
 800c7fa:	4619      	mov	r1, r3
 800c7fc:	68f8      	ldr	r0, [r7, #12]
 800c7fe:	f7fe fcfe 	bl	800b1fe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	2b00      	cmp	r3, #0
 800c806:	d002      	beq.n	800c80e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800c808:	f04f 33ff 	mov.w	r3, #4294967295
 800c80c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c80e:	6879      	ldr	r1, [r7, #4]
 800c810:	68b8      	ldr	r0, [r7, #8]
 800c812:	f000 fa51 	bl	800ccb8 <prvAddCurrentTaskToDelayedList>
	}
 800c816:	bf00      	nop
 800c818:	3718      	adds	r7, #24
 800c81a:	46bd      	mov	sp, r7
 800c81c:	bd80      	pop	{r7, pc}
 800c81e:	bf00      	nop
 800c820:	20001588 	.word	0x20001588

0800c824 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c824:	b580      	push	{r7, lr}
 800c826:	b086      	sub	sp, #24
 800c828:	af00      	add	r7, sp, #0
 800c82a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	68db      	ldr	r3, [r3, #12]
 800c830:	68db      	ldr	r3, [r3, #12]
 800c832:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c834:	693b      	ldr	r3, [r7, #16]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d10a      	bne.n	800c850 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c83a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c83e:	f383 8811 	msr	BASEPRI, r3
 800c842:	f3bf 8f6f 	isb	sy
 800c846:	f3bf 8f4f 	dsb	sy
 800c84a:	60fb      	str	r3, [r7, #12]
}
 800c84c:	bf00      	nop
 800c84e:	e7fe      	b.n	800c84e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c850:	693b      	ldr	r3, [r7, #16]
 800c852:	3318      	adds	r3, #24
 800c854:	4618      	mov	r0, r3
 800c856:	f7fe fd2f 	bl	800b2b8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c85a:	4b1e      	ldr	r3, [pc, #120]	; (800c8d4 <xTaskRemoveFromEventList+0xb0>)
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d11d      	bne.n	800c89e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c862:	693b      	ldr	r3, [r7, #16]
 800c864:	3304      	adds	r3, #4
 800c866:	4618      	mov	r0, r3
 800c868:	f7fe fd26 	bl	800b2b8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c86c:	693b      	ldr	r3, [r7, #16]
 800c86e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c870:	4b19      	ldr	r3, [pc, #100]	; (800c8d8 <xTaskRemoveFromEventList+0xb4>)
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	429a      	cmp	r2, r3
 800c876:	d903      	bls.n	800c880 <xTaskRemoveFromEventList+0x5c>
 800c878:	693b      	ldr	r3, [r7, #16]
 800c87a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c87c:	4a16      	ldr	r2, [pc, #88]	; (800c8d8 <xTaskRemoveFromEventList+0xb4>)
 800c87e:	6013      	str	r3, [r2, #0]
 800c880:	693b      	ldr	r3, [r7, #16]
 800c882:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c884:	4613      	mov	r3, r2
 800c886:	009b      	lsls	r3, r3, #2
 800c888:	4413      	add	r3, r2
 800c88a:	009b      	lsls	r3, r3, #2
 800c88c:	4a13      	ldr	r2, [pc, #76]	; (800c8dc <xTaskRemoveFromEventList+0xb8>)
 800c88e:	441a      	add	r2, r3
 800c890:	693b      	ldr	r3, [r7, #16]
 800c892:	3304      	adds	r3, #4
 800c894:	4619      	mov	r1, r3
 800c896:	4610      	mov	r0, r2
 800c898:	f7fe fcb1 	bl	800b1fe <vListInsertEnd>
 800c89c:	e005      	b.n	800c8aa <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c89e:	693b      	ldr	r3, [r7, #16]
 800c8a0:	3318      	adds	r3, #24
 800c8a2:	4619      	mov	r1, r3
 800c8a4:	480e      	ldr	r0, [pc, #56]	; (800c8e0 <xTaskRemoveFromEventList+0xbc>)
 800c8a6:	f7fe fcaa 	bl	800b1fe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c8aa:	693b      	ldr	r3, [r7, #16]
 800c8ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8ae:	4b0d      	ldr	r3, [pc, #52]	; (800c8e4 <xTaskRemoveFromEventList+0xc0>)
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8b4:	429a      	cmp	r2, r3
 800c8b6:	d905      	bls.n	800c8c4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c8b8:	2301      	movs	r3, #1
 800c8ba:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c8bc:	4b0a      	ldr	r3, [pc, #40]	; (800c8e8 <xTaskRemoveFromEventList+0xc4>)
 800c8be:	2201      	movs	r2, #1
 800c8c0:	601a      	str	r2, [r3, #0]
 800c8c2:	e001      	b.n	800c8c8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c8c8:	697b      	ldr	r3, [r7, #20]
}
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	3718      	adds	r7, #24
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	bd80      	pop	{r7, pc}
 800c8d2:	bf00      	nop
 800c8d4:	20001a84 	.word	0x20001a84
 800c8d8:	20001a64 	.word	0x20001a64
 800c8dc:	2000158c 	.word	0x2000158c
 800c8e0:	20001a1c 	.word	0x20001a1c
 800c8e4:	20001588 	.word	0x20001588
 800c8e8:	20001a70 	.word	0x20001a70

0800c8ec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c8ec:	b480      	push	{r7}
 800c8ee:	b083      	sub	sp, #12
 800c8f0:	af00      	add	r7, sp, #0
 800c8f2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c8f4:	4b06      	ldr	r3, [pc, #24]	; (800c910 <vTaskInternalSetTimeOutState+0x24>)
 800c8f6:	681a      	ldr	r2, [r3, #0]
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c8fc:	4b05      	ldr	r3, [pc, #20]	; (800c914 <vTaskInternalSetTimeOutState+0x28>)
 800c8fe:	681a      	ldr	r2, [r3, #0]
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	605a      	str	r2, [r3, #4]
}
 800c904:	bf00      	nop
 800c906:	370c      	adds	r7, #12
 800c908:	46bd      	mov	sp, r7
 800c90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c90e:	4770      	bx	lr
 800c910:	20001a74 	.word	0x20001a74
 800c914:	20001a60 	.word	0x20001a60

0800c918 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c918:	b580      	push	{r7, lr}
 800c91a:	b088      	sub	sp, #32
 800c91c:	af00      	add	r7, sp, #0
 800c91e:	6078      	str	r0, [r7, #4]
 800c920:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d10a      	bne.n	800c93e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c92c:	f383 8811 	msr	BASEPRI, r3
 800c930:	f3bf 8f6f 	isb	sy
 800c934:	f3bf 8f4f 	dsb	sy
 800c938:	613b      	str	r3, [r7, #16]
}
 800c93a:	bf00      	nop
 800c93c:	e7fe      	b.n	800c93c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c93e:	683b      	ldr	r3, [r7, #0]
 800c940:	2b00      	cmp	r3, #0
 800c942:	d10a      	bne.n	800c95a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c944:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c948:	f383 8811 	msr	BASEPRI, r3
 800c94c:	f3bf 8f6f 	isb	sy
 800c950:	f3bf 8f4f 	dsb	sy
 800c954:	60fb      	str	r3, [r7, #12]
}
 800c956:	bf00      	nop
 800c958:	e7fe      	b.n	800c958 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c95a:	f000 fe7b 	bl	800d654 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c95e:	4b1d      	ldr	r3, [pc, #116]	; (800c9d4 <xTaskCheckForTimeOut+0xbc>)
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	685b      	ldr	r3, [r3, #4]
 800c968:	69ba      	ldr	r2, [r7, #24]
 800c96a:	1ad3      	subs	r3, r2, r3
 800c96c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c96e:	683b      	ldr	r3, [r7, #0]
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c976:	d102      	bne.n	800c97e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c978:	2300      	movs	r3, #0
 800c97a:	61fb      	str	r3, [r7, #28]
 800c97c:	e023      	b.n	800c9c6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	681a      	ldr	r2, [r3, #0]
 800c982:	4b15      	ldr	r3, [pc, #84]	; (800c9d8 <xTaskCheckForTimeOut+0xc0>)
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	429a      	cmp	r2, r3
 800c988:	d007      	beq.n	800c99a <xTaskCheckForTimeOut+0x82>
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	685b      	ldr	r3, [r3, #4]
 800c98e:	69ba      	ldr	r2, [r7, #24]
 800c990:	429a      	cmp	r2, r3
 800c992:	d302      	bcc.n	800c99a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c994:	2301      	movs	r3, #1
 800c996:	61fb      	str	r3, [r7, #28]
 800c998:	e015      	b.n	800c9c6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c99a:	683b      	ldr	r3, [r7, #0]
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	697a      	ldr	r2, [r7, #20]
 800c9a0:	429a      	cmp	r2, r3
 800c9a2:	d20b      	bcs.n	800c9bc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c9a4:	683b      	ldr	r3, [r7, #0]
 800c9a6:	681a      	ldr	r2, [r3, #0]
 800c9a8:	697b      	ldr	r3, [r7, #20]
 800c9aa:	1ad2      	subs	r2, r2, r3
 800c9ac:	683b      	ldr	r3, [r7, #0]
 800c9ae:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c9b0:	6878      	ldr	r0, [r7, #4]
 800c9b2:	f7ff ff9b 	bl	800c8ec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c9b6:	2300      	movs	r3, #0
 800c9b8:	61fb      	str	r3, [r7, #28]
 800c9ba:	e004      	b.n	800c9c6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c9bc:	683b      	ldr	r3, [r7, #0]
 800c9be:	2200      	movs	r2, #0
 800c9c0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c9c2:	2301      	movs	r3, #1
 800c9c4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c9c6:	f000 fe75 	bl	800d6b4 <vPortExitCritical>

	return xReturn;
 800c9ca:	69fb      	ldr	r3, [r7, #28]
}
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	3720      	adds	r7, #32
 800c9d0:	46bd      	mov	sp, r7
 800c9d2:	bd80      	pop	{r7, pc}
 800c9d4:	20001a60 	.word	0x20001a60
 800c9d8:	20001a74 	.word	0x20001a74

0800c9dc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c9dc:	b480      	push	{r7}
 800c9de:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c9e0:	4b03      	ldr	r3, [pc, #12]	; (800c9f0 <vTaskMissedYield+0x14>)
 800c9e2:	2201      	movs	r2, #1
 800c9e4:	601a      	str	r2, [r3, #0]
}
 800c9e6:	bf00      	nop
 800c9e8:	46bd      	mov	sp, r7
 800c9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ee:	4770      	bx	lr
 800c9f0:	20001a70 	.word	0x20001a70

0800c9f4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c9f4:	b580      	push	{r7, lr}
 800c9f6:	b082      	sub	sp, #8
 800c9f8:	af00      	add	r7, sp, #0
 800c9fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c9fc:	f000 f852 	bl	800caa4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ca00:	4b06      	ldr	r3, [pc, #24]	; (800ca1c <prvIdleTask+0x28>)
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	2b01      	cmp	r3, #1
 800ca06:	d9f9      	bls.n	800c9fc <prvIdleTask+0x8>
			{
				taskYIELD();
 800ca08:	4b05      	ldr	r3, [pc, #20]	; (800ca20 <prvIdleTask+0x2c>)
 800ca0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca0e:	601a      	str	r2, [r3, #0]
 800ca10:	f3bf 8f4f 	dsb	sy
 800ca14:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ca18:	e7f0      	b.n	800c9fc <prvIdleTask+0x8>
 800ca1a:	bf00      	nop
 800ca1c:	2000158c 	.word	0x2000158c
 800ca20:	e000ed04 	.word	0xe000ed04

0800ca24 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b082      	sub	sp, #8
 800ca28:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ca2a:	2300      	movs	r3, #0
 800ca2c:	607b      	str	r3, [r7, #4]
 800ca2e:	e00c      	b.n	800ca4a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ca30:	687a      	ldr	r2, [r7, #4]
 800ca32:	4613      	mov	r3, r2
 800ca34:	009b      	lsls	r3, r3, #2
 800ca36:	4413      	add	r3, r2
 800ca38:	009b      	lsls	r3, r3, #2
 800ca3a:	4a12      	ldr	r2, [pc, #72]	; (800ca84 <prvInitialiseTaskLists+0x60>)
 800ca3c:	4413      	add	r3, r2
 800ca3e:	4618      	mov	r0, r3
 800ca40:	f7fe fbb0 	bl	800b1a4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	3301      	adds	r3, #1
 800ca48:	607b      	str	r3, [r7, #4]
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	2b37      	cmp	r3, #55	; 0x37
 800ca4e:	d9ef      	bls.n	800ca30 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ca50:	480d      	ldr	r0, [pc, #52]	; (800ca88 <prvInitialiseTaskLists+0x64>)
 800ca52:	f7fe fba7 	bl	800b1a4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ca56:	480d      	ldr	r0, [pc, #52]	; (800ca8c <prvInitialiseTaskLists+0x68>)
 800ca58:	f7fe fba4 	bl	800b1a4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ca5c:	480c      	ldr	r0, [pc, #48]	; (800ca90 <prvInitialiseTaskLists+0x6c>)
 800ca5e:	f7fe fba1 	bl	800b1a4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ca62:	480c      	ldr	r0, [pc, #48]	; (800ca94 <prvInitialiseTaskLists+0x70>)
 800ca64:	f7fe fb9e 	bl	800b1a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ca68:	480b      	ldr	r0, [pc, #44]	; (800ca98 <prvInitialiseTaskLists+0x74>)
 800ca6a:	f7fe fb9b 	bl	800b1a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ca6e:	4b0b      	ldr	r3, [pc, #44]	; (800ca9c <prvInitialiseTaskLists+0x78>)
 800ca70:	4a05      	ldr	r2, [pc, #20]	; (800ca88 <prvInitialiseTaskLists+0x64>)
 800ca72:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ca74:	4b0a      	ldr	r3, [pc, #40]	; (800caa0 <prvInitialiseTaskLists+0x7c>)
 800ca76:	4a05      	ldr	r2, [pc, #20]	; (800ca8c <prvInitialiseTaskLists+0x68>)
 800ca78:	601a      	str	r2, [r3, #0]
}
 800ca7a:	bf00      	nop
 800ca7c:	3708      	adds	r7, #8
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	bd80      	pop	{r7, pc}
 800ca82:	bf00      	nop
 800ca84:	2000158c 	.word	0x2000158c
 800ca88:	200019ec 	.word	0x200019ec
 800ca8c:	20001a00 	.word	0x20001a00
 800ca90:	20001a1c 	.word	0x20001a1c
 800ca94:	20001a30 	.word	0x20001a30
 800ca98:	20001a48 	.word	0x20001a48
 800ca9c:	20001a14 	.word	0x20001a14
 800caa0:	20001a18 	.word	0x20001a18

0800caa4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800caa4:	b580      	push	{r7, lr}
 800caa6:	b082      	sub	sp, #8
 800caa8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800caaa:	e019      	b.n	800cae0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800caac:	f000 fdd2 	bl	800d654 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cab0:	4b10      	ldr	r3, [pc, #64]	; (800caf4 <prvCheckTasksWaitingTermination+0x50>)
 800cab2:	68db      	ldr	r3, [r3, #12]
 800cab4:	68db      	ldr	r3, [r3, #12]
 800cab6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	3304      	adds	r3, #4
 800cabc:	4618      	mov	r0, r3
 800cabe:	f7fe fbfb 	bl	800b2b8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cac2:	4b0d      	ldr	r3, [pc, #52]	; (800caf8 <prvCheckTasksWaitingTermination+0x54>)
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	3b01      	subs	r3, #1
 800cac8:	4a0b      	ldr	r2, [pc, #44]	; (800caf8 <prvCheckTasksWaitingTermination+0x54>)
 800caca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800cacc:	4b0b      	ldr	r3, [pc, #44]	; (800cafc <prvCheckTasksWaitingTermination+0x58>)
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	3b01      	subs	r3, #1
 800cad2:	4a0a      	ldr	r2, [pc, #40]	; (800cafc <prvCheckTasksWaitingTermination+0x58>)
 800cad4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800cad6:	f000 fded 	bl	800d6b4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cada:	6878      	ldr	r0, [r7, #4]
 800cadc:	f000 f810 	bl	800cb00 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cae0:	4b06      	ldr	r3, [pc, #24]	; (800cafc <prvCheckTasksWaitingTermination+0x58>)
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d1e1      	bne.n	800caac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800cae8:	bf00      	nop
 800caea:	bf00      	nop
 800caec:	3708      	adds	r7, #8
 800caee:	46bd      	mov	sp, r7
 800caf0:	bd80      	pop	{r7, pc}
 800caf2:	bf00      	nop
 800caf4:	20001a30 	.word	0x20001a30
 800caf8:	20001a5c 	.word	0x20001a5c
 800cafc:	20001a44 	.word	0x20001a44

0800cb00 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cb00:	b580      	push	{r7, lr}
 800cb02:	b084      	sub	sp, #16
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d108      	bne.n	800cb24 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb16:	4618      	mov	r0, r3
 800cb18:	f000 ff8a 	bl	800da30 <vPortFree>
				vPortFree( pxTCB );
 800cb1c:	6878      	ldr	r0, [r7, #4]
 800cb1e:	f000 ff87 	bl	800da30 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cb22:	e018      	b.n	800cb56 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800cb2a:	2b01      	cmp	r3, #1
 800cb2c:	d103      	bne.n	800cb36 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800cb2e:	6878      	ldr	r0, [r7, #4]
 800cb30:	f000 ff7e 	bl	800da30 <vPortFree>
	}
 800cb34:	e00f      	b.n	800cb56 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800cb3c:	2b02      	cmp	r3, #2
 800cb3e:	d00a      	beq.n	800cb56 <prvDeleteTCB+0x56>
	__asm volatile
 800cb40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb44:	f383 8811 	msr	BASEPRI, r3
 800cb48:	f3bf 8f6f 	isb	sy
 800cb4c:	f3bf 8f4f 	dsb	sy
 800cb50:	60fb      	str	r3, [r7, #12]
}
 800cb52:	bf00      	nop
 800cb54:	e7fe      	b.n	800cb54 <prvDeleteTCB+0x54>
	}
 800cb56:	bf00      	nop
 800cb58:	3710      	adds	r7, #16
 800cb5a:	46bd      	mov	sp, r7
 800cb5c:	bd80      	pop	{r7, pc}
	...

0800cb60 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cb60:	b480      	push	{r7}
 800cb62:	b083      	sub	sp, #12
 800cb64:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cb66:	4b0c      	ldr	r3, [pc, #48]	; (800cb98 <prvResetNextTaskUnblockTime+0x38>)
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d104      	bne.n	800cb7a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cb70:	4b0a      	ldr	r3, [pc, #40]	; (800cb9c <prvResetNextTaskUnblockTime+0x3c>)
 800cb72:	f04f 32ff 	mov.w	r2, #4294967295
 800cb76:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cb78:	e008      	b.n	800cb8c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb7a:	4b07      	ldr	r3, [pc, #28]	; (800cb98 <prvResetNextTaskUnblockTime+0x38>)
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	68db      	ldr	r3, [r3, #12]
 800cb80:	68db      	ldr	r3, [r3, #12]
 800cb82:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	685b      	ldr	r3, [r3, #4]
 800cb88:	4a04      	ldr	r2, [pc, #16]	; (800cb9c <prvResetNextTaskUnblockTime+0x3c>)
 800cb8a:	6013      	str	r3, [r2, #0]
}
 800cb8c:	bf00      	nop
 800cb8e:	370c      	adds	r7, #12
 800cb90:	46bd      	mov	sp, r7
 800cb92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb96:	4770      	bx	lr
 800cb98:	20001a14 	.word	0x20001a14
 800cb9c:	20001a7c 	.word	0x20001a7c

0800cba0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800cba0:	b480      	push	{r7}
 800cba2:	b083      	sub	sp, #12
 800cba4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800cba6:	4b0b      	ldr	r3, [pc, #44]	; (800cbd4 <xTaskGetSchedulerState+0x34>)
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d102      	bne.n	800cbb4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800cbae:	2301      	movs	r3, #1
 800cbb0:	607b      	str	r3, [r7, #4]
 800cbb2:	e008      	b.n	800cbc6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cbb4:	4b08      	ldr	r3, [pc, #32]	; (800cbd8 <xTaskGetSchedulerState+0x38>)
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d102      	bne.n	800cbc2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cbbc:	2302      	movs	r3, #2
 800cbbe:	607b      	str	r3, [r7, #4]
 800cbc0:	e001      	b.n	800cbc6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cbc2:	2300      	movs	r3, #0
 800cbc4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cbc6:	687b      	ldr	r3, [r7, #4]
	}
 800cbc8:	4618      	mov	r0, r3
 800cbca:	370c      	adds	r7, #12
 800cbcc:	46bd      	mov	sp, r7
 800cbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbd2:	4770      	bx	lr
 800cbd4:	20001a68 	.word	0x20001a68
 800cbd8:	20001a84 	.word	0x20001a84

0800cbdc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800cbdc:	b580      	push	{r7, lr}
 800cbde:	b086      	sub	sp, #24
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800cbe8:	2300      	movs	r3, #0
 800cbea:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d056      	beq.n	800cca0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800cbf2:	4b2e      	ldr	r3, [pc, #184]	; (800ccac <xTaskPriorityDisinherit+0xd0>)
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	693a      	ldr	r2, [r7, #16]
 800cbf8:	429a      	cmp	r2, r3
 800cbfa:	d00a      	beq.n	800cc12 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800cbfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc00:	f383 8811 	msr	BASEPRI, r3
 800cc04:	f3bf 8f6f 	isb	sy
 800cc08:	f3bf 8f4f 	dsb	sy
 800cc0c:	60fb      	str	r3, [r7, #12]
}
 800cc0e:	bf00      	nop
 800cc10:	e7fe      	b.n	800cc10 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800cc12:	693b      	ldr	r3, [r7, #16]
 800cc14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d10a      	bne.n	800cc30 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800cc1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc1e:	f383 8811 	msr	BASEPRI, r3
 800cc22:	f3bf 8f6f 	isb	sy
 800cc26:	f3bf 8f4f 	dsb	sy
 800cc2a:	60bb      	str	r3, [r7, #8]
}
 800cc2c:	bf00      	nop
 800cc2e:	e7fe      	b.n	800cc2e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800cc30:	693b      	ldr	r3, [r7, #16]
 800cc32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cc34:	1e5a      	subs	r2, r3, #1
 800cc36:	693b      	ldr	r3, [r7, #16]
 800cc38:	661a      	str	r2, [r3, #96]	; 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800cc3a:	693b      	ldr	r3, [r7, #16]
 800cc3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc3e:	693b      	ldr	r3, [r7, #16]
 800cc40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cc42:	429a      	cmp	r2, r3
 800cc44:	d02c      	beq.n	800cca0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800cc46:	693b      	ldr	r3, [r7, #16]
 800cc48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d128      	bne.n	800cca0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cc4e:	693b      	ldr	r3, [r7, #16]
 800cc50:	3304      	adds	r3, #4
 800cc52:	4618      	mov	r0, r3
 800cc54:	f7fe fb30 	bl	800b2b8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800cc58:	693b      	ldr	r3, [r7, #16]
 800cc5a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800cc5c:	693b      	ldr	r3, [r7, #16]
 800cc5e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cc60:	693b      	ldr	r3, [r7, #16]
 800cc62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc64:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800cc68:	693b      	ldr	r3, [r7, #16]
 800cc6a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800cc6c:	693b      	ldr	r3, [r7, #16]
 800cc6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc70:	4b0f      	ldr	r3, [pc, #60]	; (800ccb0 <xTaskPriorityDisinherit+0xd4>)
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	429a      	cmp	r2, r3
 800cc76:	d903      	bls.n	800cc80 <xTaskPriorityDisinherit+0xa4>
 800cc78:	693b      	ldr	r3, [r7, #16]
 800cc7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc7c:	4a0c      	ldr	r2, [pc, #48]	; (800ccb0 <xTaskPriorityDisinherit+0xd4>)
 800cc7e:	6013      	str	r3, [r2, #0]
 800cc80:	693b      	ldr	r3, [r7, #16]
 800cc82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc84:	4613      	mov	r3, r2
 800cc86:	009b      	lsls	r3, r3, #2
 800cc88:	4413      	add	r3, r2
 800cc8a:	009b      	lsls	r3, r3, #2
 800cc8c:	4a09      	ldr	r2, [pc, #36]	; (800ccb4 <xTaskPriorityDisinherit+0xd8>)
 800cc8e:	441a      	add	r2, r3
 800cc90:	693b      	ldr	r3, [r7, #16]
 800cc92:	3304      	adds	r3, #4
 800cc94:	4619      	mov	r1, r3
 800cc96:	4610      	mov	r0, r2
 800cc98:	f7fe fab1 	bl	800b1fe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800cc9c:	2301      	movs	r3, #1
 800cc9e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cca0:	697b      	ldr	r3, [r7, #20]
	}
 800cca2:	4618      	mov	r0, r3
 800cca4:	3718      	adds	r7, #24
 800cca6:	46bd      	mov	sp, r7
 800cca8:	bd80      	pop	{r7, pc}
 800ccaa:	bf00      	nop
 800ccac:	20001588 	.word	0x20001588
 800ccb0:	20001a64 	.word	0x20001a64
 800ccb4:	2000158c 	.word	0x2000158c

0800ccb8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ccb8:	b580      	push	{r7, lr}
 800ccba:	b084      	sub	sp, #16
 800ccbc:	af00      	add	r7, sp, #0
 800ccbe:	6078      	str	r0, [r7, #4]
 800ccc0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ccc2:	4b21      	ldr	r3, [pc, #132]	; (800cd48 <prvAddCurrentTaskToDelayedList+0x90>)
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ccc8:	4b20      	ldr	r3, [pc, #128]	; (800cd4c <prvAddCurrentTaskToDelayedList+0x94>)
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	3304      	adds	r3, #4
 800ccce:	4618      	mov	r0, r3
 800ccd0:	f7fe faf2 	bl	800b2b8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccda:	d10a      	bne.n	800ccf2 <prvAddCurrentTaskToDelayedList+0x3a>
 800ccdc:	683b      	ldr	r3, [r7, #0]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d007      	beq.n	800ccf2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cce2:	4b1a      	ldr	r3, [pc, #104]	; (800cd4c <prvAddCurrentTaskToDelayedList+0x94>)
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	3304      	adds	r3, #4
 800cce8:	4619      	mov	r1, r3
 800ccea:	4819      	ldr	r0, [pc, #100]	; (800cd50 <prvAddCurrentTaskToDelayedList+0x98>)
 800ccec:	f7fe fa87 	bl	800b1fe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ccf0:	e026      	b.n	800cd40 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ccf2:	68fa      	ldr	r2, [r7, #12]
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	4413      	add	r3, r2
 800ccf8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ccfa:	4b14      	ldr	r3, [pc, #80]	; (800cd4c <prvAddCurrentTaskToDelayedList+0x94>)
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	68ba      	ldr	r2, [r7, #8]
 800cd00:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800cd02:	68ba      	ldr	r2, [r7, #8]
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	429a      	cmp	r2, r3
 800cd08:	d209      	bcs.n	800cd1e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cd0a:	4b12      	ldr	r3, [pc, #72]	; (800cd54 <prvAddCurrentTaskToDelayedList+0x9c>)
 800cd0c:	681a      	ldr	r2, [r3, #0]
 800cd0e:	4b0f      	ldr	r3, [pc, #60]	; (800cd4c <prvAddCurrentTaskToDelayedList+0x94>)
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	3304      	adds	r3, #4
 800cd14:	4619      	mov	r1, r3
 800cd16:	4610      	mov	r0, r2
 800cd18:	f7fe fa95 	bl	800b246 <vListInsert>
}
 800cd1c:	e010      	b.n	800cd40 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cd1e:	4b0e      	ldr	r3, [pc, #56]	; (800cd58 <prvAddCurrentTaskToDelayedList+0xa0>)
 800cd20:	681a      	ldr	r2, [r3, #0]
 800cd22:	4b0a      	ldr	r3, [pc, #40]	; (800cd4c <prvAddCurrentTaskToDelayedList+0x94>)
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	3304      	adds	r3, #4
 800cd28:	4619      	mov	r1, r3
 800cd2a:	4610      	mov	r0, r2
 800cd2c:	f7fe fa8b 	bl	800b246 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cd30:	4b0a      	ldr	r3, [pc, #40]	; (800cd5c <prvAddCurrentTaskToDelayedList+0xa4>)
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	68ba      	ldr	r2, [r7, #8]
 800cd36:	429a      	cmp	r2, r3
 800cd38:	d202      	bcs.n	800cd40 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800cd3a:	4a08      	ldr	r2, [pc, #32]	; (800cd5c <prvAddCurrentTaskToDelayedList+0xa4>)
 800cd3c:	68bb      	ldr	r3, [r7, #8]
 800cd3e:	6013      	str	r3, [r2, #0]
}
 800cd40:	bf00      	nop
 800cd42:	3710      	adds	r7, #16
 800cd44:	46bd      	mov	sp, r7
 800cd46:	bd80      	pop	{r7, pc}
 800cd48:	20001a60 	.word	0x20001a60
 800cd4c:	20001588 	.word	0x20001588
 800cd50:	20001a48 	.word	0x20001a48
 800cd54:	20001a18 	.word	0x20001a18
 800cd58:	20001a14 	.word	0x20001a14
 800cd5c:	20001a7c 	.word	0x20001a7c

0800cd60 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800cd60:	b580      	push	{r7, lr}
 800cd62:	b08a      	sub	sp, #40	; 0x28
 800cd64:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800cd66:	2300      	movs	r3, #0
 800cd68:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800cd6a:	f000 fb07 	bl	800d37c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800cd6e:	4b1c      	ldr	r3, [pc, #112]	; (800cde0 <xTimerCreateTimerTask+0x80>)
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d021      	beq.n	800cdba <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800cd76:	2300      	movs	r3, #0
 800cd78:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800cd7e:	1d3a      	adds	r2, r7, #4
 800cd80:	f107 0108 	add.w	r1, r7, #8
 800cd84:	f107 030c 	add.w	r3, r7, #12
 800cd88:	4618      	mov	r0, r3
 800cd8a:	f7fe f9f1 	bl	800b170 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800cd8e:	6879      	ldr	r1, [r7, #4]
 800cd90:	68bb      	ldr	r3, [r7, #8]
 800cd92:	68fa      	ldr	r2, [r7, #12]
 800cd94:	9202      	str	r2, [sp, #8]
 800cd96:	9301      	str	r3, [sp, #4]
 800cd98:	2302      	movs	r3, #2
 800cd9a:	9300      	str	r3, [sp, #0]
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	460a      	mov	r2, r1
 800cda0:	4910      	ldr	r1, [pc, #64]	; (800cde4 <xTimerCreateTimerTask+0x84>)
 800cda2:	4811      	ldr	r0, [pc, #68]	; (800cde8 <xTimerCreateTimerTask+0x88>)
 800cda4:	f7fe ffd8 	bl	800bd58 <xTaskCreateStatic>
 800cda8:	4603      	mov	r3, r0
 800cdaa:	4a10      	ldr	r2, [pc, #64]	; (800cdec <xTimerCreateTimerTask+0x8c>)
 800cdac:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800cdae:	4b0f      	ldr	r3, [pc, #60]	; (800cdec <xTimerCreateTimerTask+0x8c>)
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d001      	beq.n	800cdba <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800cdb6:	2301      	movs	r3, #1
 800cdb8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800cdba:	697b      	ldr	r3, [r7, #20]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d10a      	bne.n	800cdd6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800cdc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdc4:	f383 8811 	msr	BASEPRI, r3
 800cdc8:	f3bf 8f6f 	isb	sy
 800cdcc:	f3bf 8f4f 	dsb	sy
 800cdd0:	613b      	str	r3, [r7, #16]
}
 800cdd2:	bf00      	nop
 800cdd4:	e7fe      	b.n	800cdd4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800cdd6:	697b      	ldr	r3, [r7, #20]
}
 800cdd8:	4618      	mov	r0, r3
 800cdda:	3718      	adds	r7, #24
 800cddc:	46bd      	mov	sp, r7
 800cdde:	bd80      	pop	{r7, pc}
 800cde0:	20001ab8 	.word	0x20001ab8
 800cde4:	0800f228 	.word	0x0800f228
 800cde8:	0800cf25 	.word	0x0800cf25
 800cdec:	20001abc 	.word	0x20001abc

0800cdf0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800cdf0:	b580      	push	{r7, lr}
 800cdf2:	b08a      	sub	sp, #40	; 0x28
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	60f8      	str	r0, [r7, #12]
 800cdf8:	60b9      	str	r1, [r7, #8]
 800cdfa:	607a      	str	r2, [r7, #4]
 800cdfc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800cdfe:	2300      	movs	r3, #0
 800ce00:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d10a      	bne.n	800ce1e <xTimerGenericCommand+0x2e>
	__asm volatile
 800ce08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce0c:	f383 8811 	msr	BASEPRI, r3
 800ce10:	f3bf 8f6f 	isb	sy
 800ce14:	f3bf 8f4f 	dsb	sy
 800ce18:	623b      	str	r3, [r7, #32]
}
 800ce1a:	bf00      	nop
 800ce1c:	e7fe      	b.n	800ce1c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ce1e:	4b1a      	ldr	r3, [pc, #104]	; (800ce88 <xTimerGenericCommand+0x98>)
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d02a      	beq.n	800ce7c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ce26:	68bb      	ldr	r3, [r7, #8]
 800ce28:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ce32:	68bb      	ldr	r3, [r7, #8]
 800ce34:	2b05      	cmp	r3, #5
 800ce36:	dc18      	bgt.n	800ce6a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ce38:	f7ff feb2 	bl	800cba0 <xTaskGetSchedulerState>
 800ce3c:	4603      	mov	r3, r0
 800ce3e:	2b02      	cmp	r3, #2
 800ce40:	d109      	bne.n	800ce56 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ce42:	4b11      	ldr	r3, [pc, #68]	; (800ce88 <xTimerGenericCommand+0x98>)
 800ce44:	6818      	ldr	r0, [r3, #0]
 800ce46:	f107 0110 	add.w	r1, r7, #16
 800ce4a:	2300      	movs	r3, #0
 800ce4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ce4e:	f7fe fb9b 	bl	800b588 <xQueueGenericSend>
 800ce52:	6278      	str	r0, [r7, #36]	; 0x24
 800ce54:	e012      	b.n	800ce7c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ce56:	4b0c      	ldr	r3, [pc, #48]	; (800ce88 <xTimerGenericCommand+0x98>)
 800ce58:	6818      	ldr	r0, [r3, #0]
 800ce5a:	f107 0110 	add.w	r1, r7, #16
 800ce5e:	2300      	movs	r3, #0
 800ce60:	2200      	movs	r2, #0
 800ce62:	f7fe fb91 	bl	800b588 <xQueueGenericSend>
 800ce66:	6278      	str	r0, [r7, #36]	; 0x24
 800ce68:	e008      	b.n	800ce7c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ce6a:	4b07      	ldr	r3, [pc, #28]	; (800ce88 <xTimerGenericCommand+0x98>)
 800ce6c:	6818      	ldr	r0, [r3, #0]
 800ce6e:	f107 0110 	add.w	r1, r7, #16
 800ce72:	2300      	movs	r3, #0
 800ce74:	683a      	ldr	r2, [r7, #0]
 800ce76:	f7fe fc85 	bl	800b784 <xQueueGenericSendFromISR>
 800ce7a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ce7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ce7e:	4618      	mov	r0, r3
 800ce80:	3728      	adds	r7, #40	; 0x28
 800ce82:	46bd      	mov	sp, r7
 800ce84:	bd80      	pop	{r7, pc}
 800ce86:	bf00      	nop
 800ce88:	20001ab8 	.word	0x20001ab8

0800ce8c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ce8c:	b580      	push	{r7, lr}
 800ce8e:	b088      	sub	sp, #32
 800ce90:	af02      	add	r7, sp, #8
 800ce92:	6078      	str	r0, [r7, #4]
 800ce94:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ce96:	4b22      	ldr	r3, [pc, #136]	; (800cf20 <prvProcessExpiredTimer+0x94>)
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	68db      	ldr	r3, [r3, #12]
 800ce9c:	68db      	ldr	r3, [r3, #12]
 800ce9e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cea0:	697b      	ldr	r3, [r7, #20]
 800cea2:	3304      	adds	r3, #4
 800cea4:	4618      	mov	r0, r3
 800cea6:	f7fe fa07 	bl	800b2b8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ceaa:	697b      	ldr	r3, [r7, #20]
 800ceac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ceb0:	f003 0304 	and.w	r3, r3, #4
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d022      	beq.n	800cefe <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ceb8:	697b      	ldr	r3, [r7, #20]
 800ceba:	699a      	ldr	r2, [r3, #24]
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	18d1      	adds	r1, r2, r3
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	683a      	ldr	r2, [r7, #0]
 800cec4:	6978      	ldr	r0, [r7, #20]
 800cec6:	f000 f8d1 	bl	800d06c <prvInsertTimerInActiveList>
 800ceca:	4603      	mov	r3, r0
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d01f      	beq.n	800cf10 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ced0:	2300      	movs	r3, #0
 800ced2:	9300      	str	r3, [sp, #0]
 800ced4:	2300      	movs	r3, #0
 800ced6:	687a      	ldr	r2, [r7, #4]
 800ced8:	2100      	movs	r1, #0
 800ceda:	6978      	ldr	r0, [r7, #20]
 800cedc:	f7ff ff88 	bl	800cdf0 <xTimerGenericCommand>
 800cee0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800cee2:	693b      	ldr	r3, [r7, #16]
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d113      	bne.n	800cf10 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800cee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ceec:	f383 8811 	msr	BASEPRI, r3
 800cef0:	f3bf 8f6f 	isb	sy
 800cef4:	f3bf 8f4f 	dsb	sy
 800cef8:	60fb      	str	r3, [r7, #12]
}
 800cefa:	bf00      	nop
 800cefc:	e7fe      	b.n	800cefc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cefe:	697b      	ldr	r3, [r7, #20]
 800cf00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cf04:	f023 0301 	bic.w	r3, r3, #1
 800cf08:	b2da      	uxtb	r2, r3
 800cf0a:	697b      	ldr	r3, [r7, #20]
 800cf0c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cf10:	697b      	ldr	r3, [r7, #20]
 800cf12:	6a1b      	ldr	r3, [r3, #32]
 800cf14:	6978      	ldr	r0, [r7, #20]
 800cf16:	4798      	blx	r3
}
 800cf18:	bf00      	nop
 800cf1a:	3718      	adds	r7, #24
 800cf1c:	46bd      	mov	sp, r7
 800cf1e:	bd80      	pop	{r7, pc}
 800cf20:	20001ab0 	.word	0x20001ab0

0800cf24 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cf24:	b580      	push	{r7, lr}
 800cf26:	b084      	sub	sp, #16
 800cf28:	af00      	add	r7, sp, #0
 800cf2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cf2c:	f107 0308 	add.w	r3, r7, #8
 800cf30:	4618      	mov	r0, r3
 800cf32:	f000 f857 	bl	800cfe4 <prvGetNextExpireTime>
 800cf36:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800cf38:	68bb      	ldr	r3, [r7, #8]
 800cf3a:	4619      	mov	r1, r3
 800cf3c:	68f8      	ldr	r0, [r7, #12]
 800cf3e:	f000 f803 	bl	800cf48 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800cf42:	f000 f8d5 	bl	800d0f0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cf46:	e7f1      	b.n	800cf2c <prvTimerTask+0x8>

0800cf48 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b084      	sub	sp, #16
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	6078      	str	r0, [r7, #4]
 800cf50:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800cf52:	f7ff fa43 	bl	800c3dc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cf56:	f107 0308 	add.w	r3, r7, #8
 800cf5a:	4618      	mov	r0, r3
 800cf5c:	f000 f866 	bl	800d02c <prvSampleTimeNow>
 800cf60:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800cf62:	68bb      	ldr	r3, [r7, #8]
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d130      	bne.n	800cfca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d10a      	bne.n	800cf84 <prvProcessTimerOrBlockTask+0x3c>
 800cf6e:	687a      	ldr	r2, [r7, #4]
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	429a      	cmp	r2, r3
 800cf74:	d806      	bhi.n	800cf84 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800cf76:	f7ff fa3f 	bl	800c3f8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800cf7a:	68f9      	ldr	r1, [r7, #12]
 800cf7c:	6878      	ldr	r0, [r7, #4]
 800cf7e:	f7ff ff85 	bl	800ce8c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800cf82:	e024      	b.n	800cfce <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800cf84:	683b      	ldr	r3, [r7, #0]
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d008      	beq.n	800cf9c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800cf8a:	4b13      	ldr	r3, [pc, #76]	; (800cfd8 <prvProcessTimerOrBlockTask+0x90>)
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d101      	bne.n	800cf98 <prvProcessTimerOrBlockTask+0x50>
 800cf94:	2301      	movs	r3, #1
 800cf96:	e000      	b.n	800cf9a <prvProcessTimerOrBlockTask+0x52>
 800cf98:	2300      	movs	r3, #0
 800cf9a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800cf9c:	4b0f      	ldr	r3, [pc, #60]	; (800cfdc <prvProcessTimerOrBlockTask+0x94>)
 800cf9e:	6818      	ldr	r0, [r3, #0]
 800cfa0:	687a      	ldr	r2, [r7, #4]
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	1ad3      	subs	r3, r2, r3
 800cfa6:	683a      	ldr	r2, [r7, #0]
 800cfa8:	4619      	mov	r1, r3
 800cfaa:	f7fe fea1 	bl	800bcf0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800cfae:	f7ff fa23 	bl	800c3f8 <xTaskResumeAll>
 800cfb2:	4603      	mov	r3, r0
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d10a      	bne.n	800cfce <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800cfb8:	4b09      	ldr	r3, [pc, #36]	; (800cfe0 <prvProcessTimerOrBlockTask+0x98>)
 800cfba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cfbe:	601a      	str	r2, [r3, #0]
 800cfc0:	f3bf 8f4f 	dsb	sy
 800cfc4:	f3bf 8f6f 	isb	sy
}
 800cfc8:	e001      	b.n	800cfce <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800cfca:	f7ff fa15 	bl	800c3f8 <xTaskResumeAll>
}
 800cfce:	bf00      	nop
 800cfd0:	3710      	adds	r7, #16
 800cfd2:	46bd      	mov	sp, r7
 800cfd4:	bd80      	pop	{r7, pc}
 800cfd6:	bf00      	nop
 800cfd8:	20001ab4 	.word	0x20001ab4
 800cfdc:	20001ab8 	.word	0x20001ab8
 800cfe0:	e000ed04 	.word	0xe000ed04

0800cfe4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800cfe4:	b480      	push	{r7}
 800cfe6:	b085      	sub	sp, #20
 800cfe8:	af00      	add	r7, sp, #0
 800cfea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800cfec:	4b0e      	ldr	r3, [pc, #56]	; (800d028 <prvGetNextExpireTime+0x44>)
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d101      	bne.n	800cffa <prvGetNextExpireTime+0x16>
 800cff6:	2201      	movs	r2, #1
 800cff8:	e000      	b.n	800cffc <prvGetNextExpireTime+0x18>
 800cffa:	2200      	movs	r2, #0
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d105      	bne.n	800d014 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d008:	4b07      	ldr	r3, [pc, #28]	; (800d028 <prvGetNextExpireTime+0x44>)
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	68db      	ldr	r3, [r3, #12]
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	60fb      	str	r3, [r7, #12]
 800d012:	e001      	b.n	800d018 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d014:	2300      	movs	r3, #0
 800d016:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d018:	68fb      	ldr	r3, [r7, #12]
}
 800d01a:	4618      	mov	r0, r3
 800d01c:	3714      	adds	r7, #20
 800d01e:	46bd      	mov	sp, r7
 800d020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d024:	4770      	bx	lr
 800d026:	bf00      	nop
 800d028:	20001ab0 	.word	0x20001ab0

0800d02c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d02c:	b580      	push	{r7, lr}
 800d02e:	b084      	sub	sp, #16
 800d030:	af00      	add	r7, sp, #0
 800d032:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d034:	f7ff fa7e 	bl	800c534 <xTaskGetTickCount>
 800d038:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d03a:	4b0b      	ldr	r3, [pc, #44]	; (800d068 <prvSampleTimeNow+0x3c>)
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	68fa      	ldr	r2, [r7, #12]
 800d040:	429a      	cmp	r2, r3
 800d042:	d205      	bcs.n	800d050 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d044:	f000 f936 	bl	800d2b4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	2201      	movs	r2, #1
 800d04c:	601a      	str	r2, [r3, #0]
 800d04e:	e002      	b.n	800d056 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	2200      	movs	r2, #0
 800d054:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d056:	4a04      	ldr	r2, [pc, #16]	; (800d068 <prvSampleTimeNow+0x3c>)
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d05c:	68fb      	ldr	r3, [r7, #12]
}
 800d05e:	4618      	mov	r0, r3
 800d060:	3710      	adds	r7, #16
 800d062:	46bd      	mov	sp, r7
 800d064:	bd80      	pop	{r7, pc}
 800d066:	bf00      	nop
 800d068:	20001ac0 	.word	0x20001ac0

0800d06c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d06c:	b580      	push	{r7, lr}
 800d06e:	b086      	sub	sp, #24
 800d070:	af00      	add	r7, sp, #0
 800d072:	60f8      	str	r0, [r7, #12]
 800d074:	60b9      	str	r1, [r7, #8]
 800d076:	607a      	str	r2, [r7, #4]
 800d078:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d07a:	2300      	movs	r3, #0
 800d07c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	68ba      	ldr	r2, [r7, #8]
 800d082:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	68fa      	ldr	r2, [r7, #12]
 800d088:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d08a:	68ba      	ldr	r2, [r7, #8]
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	429a      	cmp	r2, r3
 800d090:	d812      	bhi.n	800d0b8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d092:	687a      	ldr	r2, [r7, #4]
 800d094:	683b      	ldr	r3, [r7, #0]
 800d096:	1ad2      	subs	r2, r2, r3
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	699b      	ldr	r3, [r3, #24]
 800d09c:	429a      	cmp	r2, r3
 800d09e:	d302      	bcc.n	800d0a6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d0a0:	2301      	movs	r3, #1
 800d0a2:	617b      	str	r3, [r7, #20]
 800d0a4:	e01b      	b.n	800d0de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d0a6:	4b10      	ldr	r3, [pc, #64]	; (800d0e8 <prvInsertTimerInActiveList+0x7c>)
 800d0a8:	681a      	ldr	r2, [r3, #0]
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	3304      	adds	r3, #4
 800d0ae:	4619      	mov	r1, r3
 800d0b0:	4610      	mov	r0, r2
 800d0b2:	f7fe f8c8 	bl	800b246 <vListInsert>
 800d0b6:	e012      	b.n	800d0de <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d0b8:	687a      	ldr	r2, [r7, #4]
 800d0ba:	683b      	ldr	r3, [r7, #0]
 800d0bc:	429a      	cmp	r2, r3
 800d0be:	d206      	bcs.n	800d0ce <prvInsertTimerInActiveList+0x62>
 800d0c0:	68ba      	ldr	r2, [r7, #8]
 800d0c2:	683b      	ldr	r3, [r7, #0]
 800d0c4:	429a      	cmp	r2, r3
 800d0c6:	d302      	bcc.n	800d0ce <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d0c8:	2301      	movs	r3, #1
 800d0ca:	617b      	str	r3, [r7, #20]
 800d0cc:	e007      	b.n	800d0de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d0ce:	4b07      	ldr	r3, [pc, #28]	; (800d0ec <prvInsertTimerInActiveList+0x80>)
 800d0d0:	681a      	ldr	r2, [r3, #0]
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	3304      	adds	r3, #4
 800d0d6:	4619      	mov	r1, r3
 800d0d8:	4610      	mov	r0, r2
 800d0da:	f7fe f8b4 	bl	800b246 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d0de:	697b      	ldr	r3, [r7, #20]
}
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	3718      	adds	r7, #24
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	bd80      	pop	{r7, pc}
 800d0e8:	20001ab4 	.word	0x20001ab4
 800d0ec:	20001ab0 	.word	0x20001ab0

0800d0f0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d0f0:	b580      	push	{r7, lr}
 800d0f2:	b08e      	sub	sp, #56	; 0x38
 800d0f4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d0f6:	e0ca      	b.n	800d28e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	da18      	bge.n	800d130 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d0fe:	1d3b      	adds	r3, r7, #4
 800d100:	3304      	adds	r3, #4
 800d102:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d104:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d106:	2b00      	cmp	r3, #0
 800d108:	d10a      	bne.n	800d120 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800d10a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d10e:	f383 8811 	msr	BASEPRI, r3
 800d112:	f3bf 8f6f 	isb	sy
 800d116:	f3bf 8f4f 	dsb	sy
 800d11a:	61fb      	str	r3, [r7, #28]
}
 800d11c:	bf00      	nop
 800d11e:	e7fe      	b.n	800d11e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d120:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d126:	6850      	ldr	r0, [r2, #4]
 800d128:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d12a:	6892      	ldr	r2, [r2, #8]
 800d12c:	4611      	mov	r1, r2
 800d12e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	2b00      	cmp	r3, #0
 800d134:	f2c0 80aa 	blt.w	800d28c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d13c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d13e:	695b      	ldr	r3, [r3, #20]
 800d140:	2b00      	cmp	r3, #0
 800d142:	d004      	beq.n	800d14e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d146:	3304      	adds	r3, #4
 800d148:	4618      	mov	r0, r3
 800d14a:	f7fe f8b5 	bl	800b2b8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d14e:	463b      	mov	r3, r7
 800d150:	4618      	mov	r0, r3
 800d152:	f7ff ff6b 	bl	800d02c <prvSampleTimeNow>
 800d156:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	2b09      	cmp	r3, #9
 800d15c:	f200 8097 	bhi.w	800d28e <prvProcessReceivedCommands+0x19e>
 800d160:	a201      	add	r2, pc, #4	; (adr r2, 800d168 <prvProcessReceivedCommands+0x78>)
 800d162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d166:	bf00      	nop
 800d168:	0800d191 	.word	0x0800d191
 800d16c:	0800d191 	.word	0x0800d191
 800d170:	0800d191 	.word	0x0800d191
 800d174:	0800d205 	.word	0x0800d205
 800d178:	0800d219 	.word	0x0800d219
 800d17c:	0800d263 	.word	0x0800d263
 800d180:	0800d191 	.word	0x0800d191
 800d184:	0800d191 	.word	0x0800d191
 800d188:	0800d205 	.word	0x0800d205
 800d18c:	0800d219 	.word	0x0800d219
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d192:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d196:	f043 0301 	orr.w	r3, r3, #1
 800d19a:	b2da      	uxtb	r2, r3
 800d19c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d19e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d1a2:	68ba      	ldr	r2, [r7, #8]
 800d1a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1a6:	699b      	ldr	r3, [r3, #24]
 800d1a8:	18d1      	adds	r1, r2, r3
 800d1aa:	68bb      	ldr	r3, [r7, #8]
 800d1ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d1ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d1b0:	f7ff ff5c 	bl	800d06c <prvInsertTimerInActiveList>
 800d1b4:	4603      	mov	r3, r0
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d069      	beq.n	800d28e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d1ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1bc:	6a1b      	ldr	r3, [r3, #32]
 800d1be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d1c0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d1c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d1c8:	f003 0304 	and.w	r3, r3, #4
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d05e      	beq.n	800d28e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d1d0:	68ba      	ldr	r2, [r7, #8]
 800d1d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1d4:	699b      	ldr	r3, [r3, #24]
 800d1d6:	441a      	add	r2, r3
 800d1d8:	2300      	movs	r3, #0
 800d1da:	9300      	str	r3, [sp, #0]
 800d1dc:	2300      	movs	r3, #0
 800d1de:	2100      	movs	r1, #0
 800d1e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d1e2:	f7ff fe05 	bl	800cdf0 <xTimerGenericCommand>
 800d1e6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d1e8:	6a3b      	ldr	r3, [r7, #32]
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d14f      	bne.n	800d28e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800d1ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1f2:	f383 8811 	msr	BASEPRI, r3
 800d1f6:	f3bf 8f6f 	isb	sy
 800d1fa:	f3bf 8f4f 	dsb	sy
 800d1fe:	61bb      	str	r3, [r7, #24]
}
 800d200:	bf00      	nop
 800d202:	e7fe      	b.n	800d202 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d206:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d20a:	f023 0301 	bic.w	r3, r3, #1
 800d20e:	b2da      	uxtb	r2, r3
 800d210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d212:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d216:	e03a      	b.n	800d28e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d21a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d21e:	f043 0301 	orr.w	r3, r3, #1
 800d222:	b2da      	uxtb	r2, r3
 800d224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d226:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d22a:	68ba      	ldr	r2, [r7, #8]
 800d22c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d22e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d232:	699b      	ldr	r3, [r3, #24]
 800d234:	2b00      	cmp	r3, #0
 800d236:	d10a      	bne.n	800d24e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800d238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d23c:	f383 8811 	msr	BASEPRI, r3
 800d240:	f3bf 8f6f 	isb	sy
 800d244:	f3bf 8f4f 	dsb	sy
 800d248:	617b      	str	r3, [r7, #20]
}
 800d24a:	bf00      	nop
 800d24c:	e7fe      	b.n	800d24c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d24e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d250:	699a      	ldr	r2, [r3, #24]
 800d252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d254:	18d1      	adds	r1, r2, r3
 800d256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d258:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d25a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d25c:	f7ff ff06 	bl	800d06c <prvInsertTimerInActiveList>
					break;
 800d260:	e015      	b.n	800d28e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d264:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d268:	f003 0302 	and.w	r3, r3, #2
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d103      	bne.n	800d278 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800d270:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d272:	f000 fbdd 	bl	800da30 <vPortFree>
 800d276:	e00a      	b.n	800d28e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d27a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d27e:	f023 0301 	bic.w	r3, r3, #1
 800d282:	b2da      	uxtb	r2, r3
 800d284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d286:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d28a:	e000      	b.n	800d28e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d28c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d28e:	4b08      	ldr	r3, [pc, #32]	; (800d2b0 <prvProcessReceivedCommands+0x1c0>)
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	1d39      	adds	r1, r7, #4
 800d294:	2200      	movs	r2, #0
 800d296:	4618      	mov	r0, r3
 800d298:	f7fe fb10 	bl	800b8bc <xQueueReceive>
 800d29c:	4603      	mov	r3, r0
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	f47f af2a 	bne.w	800d0f8 <prvProcessReceivedCommands+0x8>
	}
}
 800d2a4:	bf00      	nop
 800d2a6:	bf00      	nop
 800d2a8:	3730      	adds	r7, #48	; 0x30
 800d2aa:	46bd      	mov	sp, r7
 800d2ac:	bd80      	pop	{r7, pc}
 800d2ae:	bf00      	nop
 800d2b0:	20001ab8 	.word	0x20001ab8

0800d2b4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d2b4:	b580      	push	{r7, lr}
 800d2b6:	b088      	sub	sp, #32
 800d2b8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d2ba:	e048      	b.n	800d34e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d2bc:	4b2d      	ldr	r3, [pc, #180]	; (800d374 <prvSwitchTimerLists+0xc0>)
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	68db      	ldr	r3, [r3, #12]
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d2c6:	4b2b      	ldr	r3, [pc, #172]	; (800d374 <prvSwitchTimerLists+0xc0>)
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	68db      	ldr	r3, [r3, #12]
 800d2cc:	68db      	ldr	r3, [r3, #12]
 800d2ce:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	3304      	adds	r3, #4
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	f7fd ffef 	bl	800b2b8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	6a1b      	ldr	r3, [r3, #32]
 800d2de:	68f8      	ldr	r0, [r7, #12]
 800d2e0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d2e8:	f003 0304 	and.w	r3, r3, #4
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d02e      	beq.n	800d34e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	699b      	ldr	r3, [r3, #24]
 800d2f4:	693a      	ldr	r2, [r7, #16]
 800d2f6:	4413      	add	r3, r2
 800d2f8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d2fa:	68ba      	ldr	r2, [r7, #8]
 800d2fc:	693b      	ldr	r3, [r7, #16]
 800d2fe:	429a      	cmp	r2, r3
 800d300:	d90e      	bls.n	800d320 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	68ba      	ldr	r2, [r7, #8]
 800d306:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	68fa      	ldr	r2, [r7, #12]
 800d30c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d30e:	4b19      	ldr	r3, [pc, #100]	; (800d374 <prvSwitchTimerLists+0xc0>)
 800d310:	681a      	ldr	r2, [r3, #0]
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	3304      	adds	r3, #4
 800d316:	4619      	mov	r1, r3
 800d318:	4610      	mov	r0, r2
 800d31a:	f7fd ff94 	bl	800b246 <vListInsert>
 800d31e:	e016      	b.n	800d34e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d320:	2300      	movs	r3, #0
 800d322:	9300      	str	r3, [sp, #0]
 800d324:	2300      	movs	r3, #0
 800d326:	693a      	ldr	r2, [r7, #16]
 800d328:	2100      	movs	r1, #0
 800d32a:	68f8      	ldr	r0, [r7, #12]
 800d32c:	f7ff fd60 	bl	800cdf0 <xTimerGenericCommand>
 800d330:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	2b00      	cmp	r3, #0
 800d336:	d10a      	bne.n	800d34e <prvSwitchTimerLists+0x9a>
	__asm volatile
 800d338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d33c:	f383 8811 	msr	BASEPRI, r3
 800d340:	f3bf 8f6f 	isb	sy
 800d344:	f3bf 8f4f 	dsb	sy
 800d348:	603b      	str	r3, [r7, #0]
}
 800d34a:	bf00      	nop
 800d34c:	e7fe      	b.n	800d34c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d34e:	4b09      	ldr	r3, [pc, #36]	; (800d374 <prvSwitchTimerLists+0xc0>)
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	2b00      	cmp	r3, #0
 800d356:	d1b1      	bne.n	800d2bc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d358:	4b06      	ldr	r3, [pc, #24]	; (800d374 <prvSwitchTimerLists+0xc0>)
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d35e:	4b06      	ldr	r3, [pc, #24]	; (800d378 <prvSwitchTimerLists+0xc4>)
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	4a04      	ldr	r2, [pc, #16]	; (800d374 <prvSwitchTimerLists+0xc0>)
 800d364:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d366:	4a04      	ldr	r2, [pc, #16]	; (800d378 <prvSwitchTimerLists+0xc4>)
 800d368:	697b      	ldr	r3, [r7, #20]
 800d36a:	6013      	str	r3, [r2, #0]
}
 800d36c:	bf00      	nop
 800d36e:	3718      	adds	r7, #24
 800d370:	46bd      	mov	sp, r7
 800d372:	bd80      	pop	{r7, pc}
 800d374:	20001ab0 	.word	0x20001ab0
 800d378:	20001ab4 	.word	0x20001ab4

0800d37c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d37c:	b580      	push	{r7, lr}
 800d37e:	b082      	sub	sp, #8
 800d380:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d382:	f000 f967 	bl	800d654 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d386:	4b15      	ldr	r3, [pc, #84]	; (800d3dc <prvCheckForValidListAndQueue+0x60>)
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d120      	bne.n	800d3d0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d38e:	4814      	ldr	r0, [pc, #80]	; (800d3e0 <prvCheckForValidListAndQueue+0x64>)
 800d390:	f7fd ff08 	bl	800b1a4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d394:	4813      	ldr	r0, [pc, #76]	; (800d3e4 <prvCheckForValidListAndQueue+0x68>)
 800d396:	f7fd ff05 	bl	800b1a4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d39a:	4b13      	ldr	r3, [pc, #76]	; (800d3e8 <prvCheckForValidListAndQueue+0x6c>)
 800d39c:	4a10      	ldr	r2, [pc, #64]	; (800d3e0 <prvCheckForValidListAndQueue+0x64>)
 800d39e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d3a0:	4b12      	ldr	r3, [pc, #72]	; (800d3ec <prvCheckForValidListAndQueue+0x70>)
 800d3a2:	4a10      	ldr	r2, [pc, #64]	; (800d3e4 <prvCheckForValidListAndQueue+0x68>)
 800d3a4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d3a6:	2300      	movs	r3, #0
 800d3a8:	9300      	str	r3, [sp, #0]
 800d3aa:	4b11      	ldr	r3, [pc, #68]	; (800d3f0 <prvCheckForValidListAndQueue+0x74>)
 800d3ac:	4a11      	ldr	r2, [pc, #68]	; (800d3f4 <prvCheckForValidListAndQueue+0x78>)
 800d3ae:	2110      	movs	r1, #16
 800d3b0:	200a      	movs	r0, #10
 800d3b2:	f7fe f813 	bl	800b3dc <xQueueGenericCreateStatic>
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	4a08      	ldr	r2, [pc, #32]	; (800d3dc <prvCheckForValidListAndQueue+0x60>)
 800d3ba:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d3bc:	4b07      	ldr	r3, [pc, #28]	; (800d3dc <prvCheckForValidListAndQueue+0x60>)
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d005      	beq.n	800d3d0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d3c4:	4b05      	ldr	r3, [pc, #20]	; (800d3dc <prvCheckForValidListAndQueue+0x60>)
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	490b      	ldr	r1, [pc, #44]	; (800d3f8 <prvCheckForValidListAndQueue+0x7c>)
 800d3ca:	4618      	mov	r0, r3
 800d3cc:	f7fe fc66 	bl	800bc9c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d3d0:	f000 f970 	bl	800d6b4 <vPortExitCritical>
}
 800d3d4:	bf00      	nop
 800d3d6:	46bd      	mov	sp, r7
 800d3d8:	bd80      	pop	{r7, pc}
 800d3da:	bf00      	nop
 800d3dc:	20001ab8 	.word	0x20001ab8
 800d3e0:	20001a88 	.word	0x20001a88
 800d3e4:	20001a9c 	.word	0x20001a9c
 800d3e8:	20001ab0 	.word	0x20001ab0
 800d3ec:	20001ab4 	.word	0x20001ab4
 800d3f0:	20001b64 	.word	0x20001b64
 800d3f4:	20001ac4 	.word	0x20001ac4
 800d3f8:	0800f230 	.word	0x0800f230

0800d3fc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d3fc:	b480      	push	{r7}
 800d3fe:	b085      	sub	sp, #20
 800d400:	af00      	add	r7, sp, #0
 800d402:	60f8      	str	r0, [r7, #12]
 800d404:	60b9      	str	r1, [r7, #8]
 800d406:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	3b04      	subs	r3, #4
 800d40c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d414:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	3b04      	subs	r3, #4
 800d41a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d41c:	68bb      	ldr	r3, [r7, #8]
 800d41e:	f023 0201 	bic.w	r2, r3, #1
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	3b04      	subs	r3, #4
 800d42a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d42c:	4a0c      	ldr	r2, [pc, #48]	; (800d460 <pxPortInitialiseStack+0x64>)
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	3b14      	subs	r3, #20
 800d436:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d438:	687a      	ldr	r2, [r7, #4]
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	3b04      	subs	r3, #4
 800d442:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	f06f 0202 	mvn.w	r2, #2
 800d44a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	3b20      	subs	r3, #32
 800d450:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d452:	68fb      	ldr	r3, [r7, #12]
}
 800d454:	4618      	mov	r0, r3
 800d456:	3714      	adds	r7, #20
 800d458:	46bd      	mov	sp, r7
 800d45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d45e:	4770      	bx	lr
 800d460:	0800d465 	.word	0x0800d465

0800d464 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d464:	b480      	push	{r7}
 800d466:	b085      	sub	sp, #20
 800d468:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d46a:	2300      	movs	r3, #0
 800d46c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d46e:	4b12      	ldr	r3, [pc, #72]	; (800d4b8 <prvTaskExitError+0x54>)
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d476:	d00a      	beq.n	800d48e <prvTaskExitError+0x2a>
	__asm volatile
 800d478:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d47c:	f383 8811 	msr	BASEPRI, r3
 800d480:	f3bf 8f6f 	isb	sy
 800d484:	f3bf 8f4f 	dsb	sy
 800d488:	60fb      	str	r3, [r7, #12]
}
 800d48a:	bf00      	nop
 800d48c:	e7fe      	b.n	800d48c <prvTaskExitError+0x28>
	__asm volatile
 800d48e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d492:	f383 8811 	msr	BASEPRI, r3
 800d496:	f3bf 8f6f 	isb	sy
 800d49a:	f3bf 8f4f 	dsb	sy
 800d49e:	60bb      	str	r3, [r7, #8]
}
 800d4a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d4a2:	bf00      	nop
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d0fc      	beq.n	800d4a4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d4aa:	bf00      	nop
 800d4ac:	bf00      	nop
 800d4ae:	3714      	adds	r7, #20
 800d4b0:	46bd      	mov	sp, r7
 800d4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4b6:	4770      	bx	lr
 800d4b8:	20000580 	.word	0x20000580
 800d4bc:	00000000 	.word	0x00000000

0800d4c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d4c0:	4b07      	ldr	r3, [pc, #28]	; (800d4e0 <pxCurrentTCBConst2>)
 800d4c2:	6819      	ldr	r1, [r3, #0]
 800d4c4:	6808      	ldr	r0, [r1, #0]
 800d4c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4ca:	f380 8809 	msr	PSP, r0
 800d4ce:	f3bf 8f6f 	isb	sy
 800d4d2:	f04f 0000 	mov.w	r0, #0
 800d4d6:	f380 8811 	msr	BASEPRI, r0
 800d4da:	4770      	bx	lr
 800d4dc:	f3af 8000 	nop.w

0800d4e0 <pxCurrentTCBConst2>:
 800d4e0:	20001588 	.word	0x20001588
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d4e4:	bf00      	nop
 800d4e6:	bf00      	nop

0800d4e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d4e8:	4808      	ldr	r0, [pc, #32]	; (800d50c <prvPortStartFirstTask+0x24>)
 800d4ea:	6800      	ldr	r0, [r0, #0]
 800d4ec:	6800      	ldr	r0, [r0, #0]
 800d4ee:	f380 8808 	msr	MSP, r0
 800d4f2:	f04f 0000 	mov.w	r0, #0
 800d4f6:	f380 8814 	msr	CONTROL, r0
 800d4fa:	b662      	cpsie	i
 800d4fc:	b661      	cpsie	f
 800d4fe:	f3bf 8f4f 	dsb	sy
 800d502:	f3bf 8f6f 	isb	sy
 800d506:	df00      	svc	0
 800d508:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d50a:	bf00      	nop
 800d50c:	e000ed08 	.word	0xe000ed08

0800d510 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d510:	b580      	push	{r7, lr}
 800d512:	b086      	sub	sp, #24
 800d514:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d516:	4b46      	ldr	r3, [pc, #280]	; (800d630 <xPortStartScheduler+0x120>)
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	4a46      	ldr	r2, [pc, #280]	; (800d634 <xPortStartScheduler+0x124>)
 800d51c:	4293      	cmp	r3, r2
 800d51e:	d10a      	bne.n	800d536 <xPortStartScheduler+0x26>
	__asm volatile
 800d520:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d524:	f383 8811 	msr	BASEPRI, r3
 800d528:	f3bf 8f6f 	isb	sy
 800d52c:	f3bf 8f4f 	dsb	sy
 800d530:	613b      	str	r3, [r7, #16]
}
 800d532:	bf00      	nop
 800d534:	e7fe      	b.n	800d534 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d536:	4b3e      	ldr	r3, [pc, #248]	; (800d630 <xPortStartScheduler+0x120>)
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	4a3f      	ldr	r2, [pc, #252]	; (800d638 <xPortStartScheduler+0x128>)
 800d53c:	4293      	cmp	r3, r2
 800d53e:	d10a      	bne.n	800d556 <xPortStartScheduler+0x46>
	__asm volatile
 800d540:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d544:	f383 8811 	msr	BASEPRI, r3
 800d548:	f3bf 8f6f 	isb	sy
 800d54c:	f3bf 8f4f 	dsb	sy
 800d550:	60fb      	str	r3, [r7, #12]
}
 800d552:	bf00      	nop
 800d554:	e7fe      	b.n	800d554 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d556:	4b39      	ldr	r3, [pc, #228]	; (800d63c <xPortStartScheduler+0x12c>)
 800d558:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d55a:	697b      	ldr	r3, [r7, #20]
 800d55c:	781b      	ldrb	r3, [r3, #0]
 800d55e:	b2db      	uxtb	r3, r3
 800d560:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d562:	697b      	ldr	r3, [r7, #20]
 800d564:	22ff      	movs	r2, #255	; 0xff
 800d566:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d568:	697b      	ldr	r3, [r7, #20]
 800d56a:	781b      	ldrb	r3, [r3, #0]
 800d56c:	b2db      	uxtb	r3, r3
 800d56e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d570:	78fb      	ldrb	r3, [r7, #3]
 800d572:	b2db      	uxtb	r3, r3
 800d574:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d578:	b2da      	uxtb	r2, r3
 800d57a:	4b31      	ldr	r3, [pc, #196]	; (800d640 <xPortStartScheduler+0x130>)
 800d57c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d57e:	4b31      	ldr	r3, [pc, #196]	; (800d644 <xPortStartScheduler+0x134>)
 800d580:	2207      	movs	r2, #7
 800d582:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d584:	e009      	b.n	800d59a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800d586:	4b2f      	ldr	r3, [pc, #188]	; (800d644 <xPortStartScheduler+0x134>)
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	3b01      	subs	r3, #1
 800d58c:	4a2d      	ldr	r2, [pc, #180]	; (800d644 <xPortStartScheduler+0x134>)
 800d58e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d590:	78fb      	ldrb	r3, [r7, #3]
 800d592:	b2db      	uxtb	r3, r3
 800d594:	005b      	lsls	r3, r3, #1
 800d596:	b2db      	uxtb	r3, r3
 800d598:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d59a:	78fb      	ldrb	r3, [r7, #3]
 800d59c:	b2db      	uxtb	r3, r3
 800d59e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d5a2:	2b80      	cmp	r3, #128	; 0x80
 800d5a4:	d0ef      	beq.n	800d586 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d5a6:	4b27      	ldr	r3, [pc, #156]	; (800d644 <xPortStartScheduler+0x134>)
 800d5a8:	681b      	ldr	r3, [r3, #0]
 800d5aa:	f1c3 0307 	rsb	r3, r3, #7
 800d5ae:	2b04      	cmp	r3, #4
 800d5b0:	d00a      	beq.n	800d5c8 <xPortStartScheduler+0xb8>
	__asm volatile
 800d5b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5b6:	f383 8811 	msr	BASEPRI, r3
 800d5ba:	f3bf 8f6f 	isb	sy
 800d5be:	f3bf 8f4f 	dsb	sy
 800d5c2:	60bb      	str	r3, [r7, #8]
}
 800d5c4:	bf00      	nop
 800d5c6:	e7fe      	b.n	800d5c6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d5c8:	4b1e      	ldr	r3, [pc, #120]	; (800d644 <xPortStartScheduler+0x134>)
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	021b      	lsls	r3, r3, #8
 800d5ce:	4a1d      	ldr	r2, [pc, #116]	; (800d644 <xPortStartScheduler+0x134>)
 800d5d0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d5d2:	4b1c      	ldr	r3, [pc, #112]	; (800d644 <xPortStartScheduler+0x134>)
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d5da:	4a1a      	ldr	r2, [pc, #104]	; (800d644 <xPortStartScheduler+0x134>)
 800d5dc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	b2da      	uxtb	r2, r3
 800d5e2:	697b      	ldr	r3, [r7, #20]
 800d5e4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d5e6:	4b18      	ldr	r3, [pc, #96]	; (800d648 <xPortStartScheduler+0x138>)
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	4a17      	ldr	r2, [pc, #92]	; (800d648 <xPortStartScheduler+0x138>)
 800d5ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d5f0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d5f2:	4b15      	ldr	r3, [pc, #84]	; (800d648 <xPortStartScheduler+0x138>)
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	4a14      	ldr	r2, [pc, #80]	; (800d648 <xPortStartScheduler+0x138>)
 800d5f8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d5fc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d5fe:	f000 f8dd 	bl	800d7bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d602:	4b12      	ldr	r3, [pc, #72]	; (800d64c <xPortStartScheduler+0x13c>)
 800d604:	2200      	movs	r2, #0
 800d606:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d608:	f000 f8fc 	bl	800d804 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d60c:	4b10      	ldr	r3, [pc, #64]	; (800d650 <xPortStartScheduler+0x140>)
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	4a0f      	ldr	r2, [pc, #60]	; (800d650 <xPortStartScheduler+0x140>)
 800d612:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d616:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d618:	f7ff ff66 	bl	800d4e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d61c:	f7ff f854 	bl	800c6c8 <vTaskSwitchContext>
	prvTaskExitError();
 800d620:	f7ff ff20 	bl	800d464 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d624:	2300      	movs	r3, #0
}
 800d626:	4618      	mov	r0, r3
 800d628:	3718      	adds	r7, #24
 800d62a:	46bd      	mov	sp, r7
 800d62c:	bd80      	pop	{r7, pc}
 800d62e:	bf00      	nop
 800d630:	e000ed00 	.word	0xe000ed00
 800d634:	410fc271 	.word	0x410fc271
 800d638:	410fc270 	.word	0x410fc270
 800d63c:	e000e400 	.word	0xe000e400
 800d640:	20001bb4 	.word	0x20001bb4
 800d644:	20001bb8 	.word	0x20001bb8
 800d648:	e000ed20 	.word	0xe000ed20
 800d64c:	20000580 	.word	0x20000580
 800d650:	e000ef34 	.word	0xe000ef34

0800d654 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d654:	b480      	push	{r7}
 800d656:	b083      	sub	sp, #12
 800d658:	af00      	add	r7, sp, #0
	__asm volatile
 800d65a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d65e:	f383 8811 	msr	BASEPRI, r3
 800d662:	f3bf 8f6f 	isb	sy
 800d666:	f3bf 8f4f 	dsb	sy
 800d66a:	607b      	str	r3, [r7, #4]
}
 800d66c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d66e:	4b0f      	ldr	r3, [pc, #60]	; (800d6ac <vPortEnterCritical+0x58>)
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	3301      	adds	r3, #1
 800d674:	4a0d      	ldr	r2, [pc, #52]	; (800d6ac <vPortEnterCritical+0x58>)
 800d676:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d678:	4b0c      	ldr	r3, [pc, #48]	; (800d6ac <vPortEnterCritical+0x58>)
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	2b01      	cmp	r3, #1
 800d67e:	d10f      	bne.n	800d6a0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d680:	4b0b      	ldr	r3, [pc, #44]	; (800d6b0 <vPortEnterCritical+0x5c>)
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	b2db      	uxtb	r3, r3
 800d686:	2b00      	cmp	r3, #0
 800d688:	d00a      	beq.n	800d6a0 <vPortEnterCritical+0x4c>
	__asm volatile
 800d68a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d68e:	f383 8811 	msr	BASEPRI, r3
 800d692:	f3bf 8f6f 	isb	sy
 800d696:	f3bf 8f4f 	dsb	sy
 800d69a:	603b      	str	r3, [r7, #0]
}
 800d69c:	bf00      	nop
 800d69e:	e7fe      	b.n	800d69e <vPortEnterCritical+0x4a>
	}
}
 800d6a0:	bf00      	nop
 800d6a2:	370c      	adds	r7, #12
 800d6a4:	46bd      	mov	sp, r7
 800d6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6aa:	4770      	bx	lr
 800d6ac:	20000580 	.word	0x20000580
 800d6b0:	e000ed04 	.word	0xe000ed04

0800d6b4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d6b4:	b480      	push	{r7}
 800d6b6:	b083      	sub	sp, #12
 800d6b8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d6ba:	4b12      	ldr	r3, [pc, #72]	; (800d704 <vPortExitCritical+0x50>)
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d10a      	bne.n	800d6d8 <vPortExitCritical+0x24>
	__asm volatile
 800d6c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6c6:	f383 8811 	msr	BASEPRI, r3
 800d6ca:	f3bf 8f6f 	isb	sy
 800d6ce:	f3bf 8f4f 	dsb	sy
 800d6d2:	607b      	str	r3, [r7, #4]
}
 800d6d4:	bf00      	nop
 800d6d6:	e7fe      	b.n	800d6d6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d6d8:	4b0a      	ldr	r3, [pc, #40]	; (800d704 <vPortExitCritical+0x50>)
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	3b01      	subs	r3, #1
 800d6de:	4a09      	ldr	r2, [pc, #36]	; (800d704 <vPortExitCritical+0x50>)
 800d6e0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d6e2:	4b08      	ldr	r3, [pc, #32]	; (800d704 <vPortExitCritical+0x50>)
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d105      	bne.n	800d6f6 <vPortExitCritical+0x42>
 800d6ea:	2300      	movs	r3, #0
 800d6ec:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d6ee:	683b      	ldr	r3, [r7, #0]
 800d6f0:	f383 8811 	msr	BASEPRI, r3
}
 800d6f4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d6f6:	bf00      	nop
 800d6f8:	370c      	adds	r7, #12
 800d6fa:	46bd      	mov	sp, r7
 800d6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d700:	4770      	bx	lr
 800d702:	bf00      	nop
 800d704:	20000580 	.word	0x20000580
	...

0800d710 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d710:	f3ef 8009 	mrs	r0, PSP
 800d714:	f3bf 8f6f 	isb	sy
 800d718:	4b15      	ldr	r3, [pc, #84]	; (800d770 <pxCurrentTCBConst>)
 800d71a:	681a      	ldr	r2, [r3, #0]
 800d71c:	f01e 0f10 	tst.w	lr, #16
 800d720:	bf08      	it	eq
 800d722:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d726:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d72a:	6010      	str	r0, [r2, #0]
 800d72c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d730:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d734:	f380 8811 	msr	BASEPRI, r0
 800d738:	f3bf 8f4f 	dsb	sy
 800d73c:	f3bf 8f6f 	isb	sy
 800d740:	f7fe ffc2 	bl	800c6c8 <vTaskSwitchContext>
 800d744:	f04f 0000 	mov.w	r0, #0
 800d748:	f380 8811 	msr	BASEPRI, r0
 800d74c:	bc09      	pop	{r0, r3}
 800d74e:	6819      	ldr	r1, [r3, #0]
 800d750:	6808      	ldr	r0, [r1, #0]
 800d752:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d756:	f01e 0f10 	tst.w	lr, #16
 800d75a:	bf08      	it	eq
 800d75c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d760:	f380 8809 	msr	PSP, r0
 800d764:	f3bf 8f6f 	isb	sy
 800d768:	4770      	bx	lr
 800d76a:	bf00      	nop
 800d76c:	f3af 8000 	nop.w

0800d770 <pxCurrentTCBConst>:
 800d770:	20001588 	.word	0x20001588
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d774:	bf00      	nop
 800d776:	bf00      	nop

0800d778 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d778:	b580      	push	{r7, lr}
 800d77a:	b082      	sub	sp, #8
 800d77c:	af00      	add	r7, sp, #0
	__asm volatile
 800d77e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d782:	f383 8811 	msr	BASEPRI, r3
 800d786:	f3bf 8f6f 	isb	sy
 800d78a:	f3bf 8f4f 	dsb	sy
 800d78e:	607b      	str	r3, [r7, #4]
}
 800d790:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d792:	f7fe fedf 	bl	800c554 <xTaskIncrementTick>
 800d796:	4603      	mov	r3, r0
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d003      	beq.n	800d7a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d79c:	4b06      	ldr	r3, [pc, #24]	; (800d7b8 <xPortSysTickHandler+0x40>)
 800d79e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d7a2:	601a      	str	r2, [r3, #0]
 800d7a4:	2300      	movs	r3, #0
 800d7a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d7a8:	683b      	ldr	r3, [r7, #0]
 800d7aa:	f383 8811 	msr	BASEPRI, r3
}
 800d7ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d7b0:	bf00      	nop
 800d7b2:	3708      	adds	r7, #8
 800d7b4:	46bd      	mov	sp, r7
 800d7b6:	bd80      	pop	{r7, pc}
 800d7b8:	e000ed04 	.word	0xe000ed04

0800d7bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d7bc:	b480      	push	{r7}
 800d7be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d7c0:	4b0b      	ldr	r3, [pc, #44]	; (800d7f0 <vPortSetupTimerInterrupt+0x34>)
 800d7c2:	2200      	movs	r2, #0
 800d7c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d7c6:	4b0b      	ldr	r3, [pc, #44]	; (800d7f4 <vPortSetupTimerInterrupt+0x38>)
 800d7c8:	2200      	movs	r2, #0
 800d7ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d7cc:	4b0a      	ldr	r3, [pc, #40]	; (800d7f8 <vPortSetupTimerInterrupt+0x3c>)
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	4a0a      	ldr	r2, [pc, #40]	; (800d7fc <vPortSetupTimerInterrupt+0x40>)
 800d7d2:	fba2 2303 	umull	r2, r3, r2, r3
 800d7d6:	099b      	lsrs	r3, r3, #6
 800d7d8:	4a09      	ldr	r2, [pc, #36]	; (800d800 <vPortSetupTimerInterrupt+0x44>)
 800d7da:	3b01      	subs	r3, #1
 800d7dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d7de:	4b04      	ldr	r3, [pc, #16]	; (800d7f0 <vPortSetupTimerInterrupt+0x34>)
 800d7e0:	2207      	movs	r2, #7
 800d7e2:	601a      	str	r2, [r3, #0]
}
 800d7e4:	bf00      	nop
 800d7e6:	46bd      	mov	sp, r7
 800d7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ec:	4770      	bx	lr
 800d7ee:	bf00      	nop
 800d7f0:	e000e010 	.word	0xe000e010
 800d7f4:	e000e018 	.word	0xe000e018
 800d7f8:	200004e8 	.word	0x200004e8
 800d7fc:	10624dd3 	.word	0x10624dd3
 800d800:	e000e014 	.word	0xe000e014

0800d804 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d804:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d814 <vPortEnableVFP+0x10>
 800d808:	6801      	ldr	r1, [r0, #0]
 800d80a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d80e:	6001      	str	r1, [r0, #0]
 800d810:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d812:	bf00      	nop
 800d814:	e000ed88 	.word	0xe000ed88

0800d818 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d818:	b480      	push	{r7}
 800d81a:	b085      	sub	sp, #20
 800d81c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d81e:	f3ef 8305 	mrs	r3, IPSR
 800d822:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	2b0f      	cmp	r3, #15
 800d828:	d914      	bls.n	800d854 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d82a:	4a17      	ldr	r2, [pc, #92]	; (800d888 <vPortValidateInterruptPriority+0x70>)
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	4413      	add	r3, r2
 800d830:	781b      	ldrb	r3, [r3, #0]
 800d832:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d834:	4b15      	ldr	r3, [pc, #84]	; (800d88c <vPortValidateInterruptPriority+0x74>)
 800d836:	781b      	ldrb	r3, [r3, #0]
 800d838:	7afa      	ldrb	r2, [r7, #11]
 800d83a:	429a      	cmp	r2, r3
 800d83c:	d20a      	bcs.n	800d854 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d83e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d842:	f383 8811 	msr	BASEPRI, r3
 800d846:	f3bf 8f6f 	isb	sy
 800d84a:	f3bf 8f4f 	dsb	sy
 800d84e:	607b      	str	r3, [r7, #4]
}
 800d850:	bf00      	nop
 800d852:	e7fe      	b.n	800d852 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d854:	4b0e      	ldr	r3, [pc, #56]	; (800d890 <vPortValidateInterruptPriority+0x78>)
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d85c:	4b0d      	ldr	r3, [pc, #52]	; (800d894 <vPortValidateInterruptPriority+0x7c>)
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	429a      	cmp	r2, r3
 800d862:	d90a      	bls.n	800d87a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d864:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d868:	f383 8811 	msr	BASEPRI, r3
 800d86c:	f3bf 8f6f 	isb	sy
 800d870:	f3bf 8f4f 	dsb	sy
 800d874:	603b      	str	r3, [r7, #0]
}
 800d876:	bf00      	nop
 800d878:	e7fe      	b.n	800d878 <vPortValidateInterruptPriority+0x60>
	}
 800d87a:	bf00      	nop
 800d87c:	3714      	adds	r7, #20
 800d87e:	46bd      	mov	sp, r7
 800d880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d884:	4770      	bx	lr
 800d886:	bf00      	nop
 800d888:	e000e3f0 	.word	0xe000e3f0
 800d88c:	20001bb4 	.word	0x20001bb4
 800d890:	e000ed0c 	.word	0xe000ed0c
 800d894:	20001bb8 	.word	0x20001bb8

0800d898 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d898:	b580      	push	{r7, lr}
 800d89a:	b08a      	sub	sp, #40	; 0x28
 800d89c:	af00      	add	r7, sp, #0
 800d89e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d8a0:	2300      	movs	r3, #0
 800d8a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d8a4:	f7fe fd9a 	bl	800c3dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d8a8:	4b5b      	ldr	r3, [pc, #364]	; (800da18 <pvPortMalloc+0x180>)
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d101      	bne.n	800d8b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d8b0:	f000 f920 	bl	800daf4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d8b4:	4b59      	ldr	r3, [pc, #356]	; (800da1c <pvPortMalloc+0x184>)
 800d8b6:	681a      	ldr	r2, [r3, #0]
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	4013      	ands	r3, r2
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	f040 8093 	bne.w	800d9e8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d01d      	beq.n	800d904 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d8c8:	2208      	movs	r2, #8
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	4413      	add	r3, r2
 800d8ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	f003 0307 	and.w	r3, r3, #7
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d014      	beq.n	800d904 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	f023 0307 	bic.w	r3, r3, #7
 800d8e0:	3308      	adds	r3, #8
 800d8e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	f003 0307 	and.w	r3, r3, #7
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d00a      	beq.n	800d904 <pvPortMalloc+0x6c>
	__asm volatile
 800d8ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8f2:	f383 8811 	msr	BASEPRI, r3
 800d8f6:	f3bf 8f6f 	isb	sy
 800d8fa:	f3bf 8f4f 	dsb	sy
 800d8fe:	617b      	str	r3, [r7, #20]
}
 800d900:	bf00      	nop
 800d902:	e7fe      	b.n	800d902 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	2b00      	cmp	r3, #0
 800d908:	d06e      	beq.n	800d9e8 <pvPortMalloc+0x150>
 800d90a:	4b45      	ldr	r3, [pc, #276]	; (800da20 <pvPortMalloc+0x188>)
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	687a      	ldr	r2, [r7, #4]
 800d910:	429a      	cmp	r2, r3
 800d912:	d869      	bhi.n	800d9e8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d914:	4b43      	ldr	r3, [pc, #268]	; (800da24 <pvPortMalloc+0x18c>)
 800d916:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d918:	4b42      	ldr	r3, [pc, #264]	; (800da24 <pvPortMalloc+0x18c>)
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d91e:	e004      	b.n	800d92a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d922:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d92a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d92c:	685b      	ldr	r3, [r3, #4]
 800d92e:	687a      	ldr	r2, [r7, #4]
 800d930:	429a      	cmp	r2, r3
 800d932:	d903      	bls.n	800d93c <pvPortMalloc+0xa4>
 800d934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d1f1      	bne.n	800d920 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d93c:	4b36      	ldr	r3, [pc, #216]	; (800da18 <pvPortMalloc+0x180>)
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d942:	429a      	cmp	r2, r3
 800d944:	d050      	beq.n	800d9e8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d946:	6a3b      	ldr	r3, [r7, #32]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	2208      	movs	r2, #8
 800d94c:	4413      	add	r3, r2
 800d94e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d952:	681a      	ldr	r2, [r3, #0]
 800d954:	6a3b      	ldr	r3, [r7, #32]
 800d956:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d95a:	685a      	ldr	r2, [r3, #4]
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	1ad2      	subs	r2, r2, r3
 800d960:	2308      	movs	r3, #8
 800d962:	005b      	lsls	r3, r3, #1
 800d964:	429a      	cmp	r2, r3
 800d966:	d91f      	bls.n	800d9a8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d968:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	4413      	add	r3, r2
 800d96e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d970:	69bb      	ldr	r3, [r7, #24]
 800d972:	f003 0307 	and.w	r3, r3, #7
 800d976:	2b00      	cmp	r3, #0
 800d978:	d00a      	beq.n	800d990 <pvPortMalloc+0xf8>
	__asm volatile
 800d97a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d97e:	f383 8811 	msr	BASEPRI, r3
 800d982:	f3bf 8f6f 	isb	sy
 800d986:	f3bf 8f4f 	dsb	sy
 800d98a:	613b      	str	r3, [r7, #16]
}
 800d98c:	bf00      	nop
 800d98e:	e7fe      	b.n	800d98e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d992:	685a      	ldr	r2, [r3, #4]
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	1ad2      	subs	r2, r2, r3
 800d998:	69bb      	ldr	r3, [r7, #24]
 800d99a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d99c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d99e:	687a      	ldr	r2, [r7, #4]
 800d9a0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d9a2:	69b8      	ldr	r0, [r7, #24]
 800d9a4:	f000 f908 	bl	800dbb8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d9a8:	4b1d      	ldr	r3, [pc, #116]	; (800da20 <pvPortMalloc+0x188>)
 800d9aa:	681a      	ldr	r2, [r3, #0]
 800d9ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9ae:	685b      	ldr	r3, [r3, #4]
 800d9b0:	1ad3      	subs	r3, r2, r3
 800d9b2:	4a1b      	ldr	r2, [pc, #108]	; (800da20 <pvPortMalloc+0x188>)
 800d9b4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d9b6:	4b1a      	ldr	r3, [pc, #104]	; (800da20 <pvPortMalloc+0x188>)
 800d9b8:	681a      	ldr	r2, [r3, #0]
 800d9ba:	4b1b      	ldr	r3, [pc, #108]	; (800da28 <pvPortMalloc+0x190>)
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	429a      	cmp	r2, r3
 800d9c0:	d203      	bcs.n	800d9ca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d9c2:	4b17      	ldr	r3, [pc, #92]	; (800da20 <pvPortMalloc+0x188>)
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	4a18      	ldr	r2, [pc, #96]	; (800da28 <pvPortMalloc+0x190>)
 800d9c8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d9ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9cc:	685a      	ldr	r2, [r3, #4]
 800d9ce:	4b13      	ldr	r3, [pc, #76]	; (800da1c <pvPortMalloc+0x184>)
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	431a      	orrs	r2, r3
 800d9d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9d6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d9d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9da:	2200      	movs	r2, #0
 800d9dc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d9de:	4b13      	ldr	r3, [pc, #76]	; (800da2c <pvPortMalloc+0x194>)
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	3301      	adds	r3, #1
 800d9e4:	4a11      	ldr	r2, [pc, #68]	; (800da2c <pvPortMalloc+0x194>)
 800d9e6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d9e8:	f7fe fd06 	bl	800c3f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d9ec:	69fb      	ldr	r3, [r7, #28]
 800d9ee:	f003 0307 	and.w	r3, r3, #7
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d00a      	beq.n	800da0c <pvPortMalloc+0x174>
	__asm volatile
 800d9f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9fa:	f383 8811 	msr	BASEPRI, r3
 800d9fe:	f3bf 8f6f 	isb	sy
 800da02:	f3bf 8f4f 	dsb	sy
 800da06:	60fb      	str	r3, [r7, #12]
}
 800da08:	bf00      	nop
 800da0a:	e7fe      	b.n	800da0a <pvPortMalloc+0x172>
	return pvReturn;
 800da0c:	69fb      	ldr	r3, [r7, #28]
}
 800da0e:	4618      	mov	r0, r3
 800da10:	3728      	adds	r7, #40	; 0x28
 800da12:	46bd      	mov	sp, r7
 800da14:	bd80      	pop	{r7, pc}
 800da16:	bf00      	nop
 800da18:	200057c4 	.word	0x200057c4
 800da1c:	200057d8 	.word	0x200057d8
 800da20:	200057c8 	.word	0x200057c8
 800da24:	200057bc 	.word	0x200057bc
 800da28:	200057cc 	.word	0x200057cc
 800da2c:	200057d0 	.word	0x200057d0

0800da30 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800da30:	b580      	push	{r7, lr}
 800da32:	b086      	sub	sp, #24
 800da34:	af00      	add	r7, sp, #0
 800da36:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d04d      	beq.n	800dade <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800da42:	2308      	movs	r3, #8
 800da44:	425b      	negs	r3, r3
 800da46:	697a      	ldr	r2, [r7, #20]
 800da48:	4413      	add	r3, r2
 800da4a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800da4c:	697b      	ldr	r3, [r7, #20]
 800da4e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800da50:	693b      	ldr	r3, [r7, #16]
 800da52:	685a      	ldr	r2, [r3, #4]
 800da54:	4b24      	ldr	r3, [pc, #144]	; (800dae8 <vPortFree+0xb8>)
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	4013      	ands	r3, r2
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d10a      	bne.n	800da74 <vPortFree+0x44>
	__asm volatile
 800da5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da62:	f383 8811 	msr	BASEPRI, r3
 800da66:	f3bf 8f6f 	isb	sy
 800da6a:	f3bf 8f4f 	dsb	sy
 800da6e:	60fb      	str	r3, [r7, #12]
}
 800da70:	bf00      	nop
 800da72:	e7fe      	b.n	800da72 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800da74:	693b      	ldr	r3, [r7, #16]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d00a      	beq.n	800da92 <vPortFree+0x62>
	__asm volatile
 800da7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da80:	f383 8811 	msr	BASEPRI, r3
 800da84:	f3bf 8f6f 	isb	sy
 800da88:	f3bf 8f4f 	dsb	sy
 800da8c:	60bb      	str	r3, [r7, #8]
}
 800da8e:	bf00      	nop
 800da90:	e7fe      	b.n	800da90 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800da92:	693b      	ldr	r3, [r7, #16]
 800da94:	685a      	ldr	r2, [r3, #4]
 800da96:	4b14      	ldr	r3, [pc, #80]	; (800dae8 <vPortFree+0xb8>)
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	4013      	ands	r3, r2
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d01e      	beq.n	800dade <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800daa0:	693b      	ldr	r3, [r7, #16]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d11a      	bne.n	800dade <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800daa8:	693b      	ldr	r3, [r7, #16]
 800daaa:	685a      	ldr	r2, [r3, #4]
 800daac:	4b0e      	ldr	r3, [pc, #56]	; (800dae8 <vPortFree+0xb8>)
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	43db      	mvns	r3, r3
 800dab2:	401a      	ands	r2, r3
 800dab4:	693b      	ldr	r3, [r7, #16]
 800dab6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800dab8:	f7fe fc90 	bl	800c3dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800dabc:	693b      	ldr	r3, [r7, #16]
 800dabe:	685a      	ldr	r2, [r3, #4]
 800dac0:	4b0a      	ldr	r3, [pc, #40]	; (800daec <vPortFree+0xbc>)
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	4413      	add	r3, r2
 800dac6:	4a09      	ldr	r2, [pc, #36]	; (800daec <vPortFree+0xbc>)
 800dac8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800daca:	6938      	ldr	r0, [r7, #16]
 800dacc:	f000 f874 	bl	800dbb8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800dad0:	4b07      	ldr	r3, [pc, #28]	; (800daf0 <vPortFree+0xc0>)
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	3301      	adds	r3, #1
 800dad6:	4a06      	ldr	r2, [pc, #24]	; (800daf0 <vPortFree+0xc0>)
 800dad8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800dada:	f7fe fc8d 	bl	800c3f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800dade:	bf00      	nop
 800dae0:	3718      	adds	r7, #24
 800dae2:	46bd      	mov	sp, r7
 800dae4:	bd80      	pop	{r7, pc}
 800dae6:	bf00      	nop
 800dae8:	200057d8 	.word	0x200057d8
 800daec:	200057c8 	.word	0x200057c8
 800daf0:	200057d4 	.word	0x200057d4

0800daf4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800daf4:	b480      	push	{r7}
 800daf6:	b085      	sub	sp, #20
 800daf8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800dafa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800dafe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800db00:	4b27      	ldr	r3, [pc, #156]	; (800dba0 <prvHeapInit+0xac>)
 800db02:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800db04:	68fb      	ldr	r3, [r7, #12]
 800db06:	f003 0307 	and.w	r3, r3, #7
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d00c      	beq.n	800db28 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	3307      	adds	r3, #7
 800db12:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	f023 0307 	bic.w	r3, r3, #7
 800db1a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800db1c:	68ba      	ldr	r2, [r7, #8]
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	1ad3      	subs	r3, r2, r3
 800db22:	4a1f      	ldr	r2, [pc, #124]	; (800dba0 <prvHeapInit+0xac>)
 800db24:	4413      	add	r3, r2
 800db26:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800db28:	68fb      	ldr	r3, [r7, #12]
 800db2a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800db2c:	4a1d      	ldr	r2, [pc, #116]	; (800dba4 <prvHeapInit+0xb0>)
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800db32:	4b1c      	ldr	r3, [pc, #112]	; (800dba4 <prvHeapInit+0xb0>)
 800db34:	2200      	movs	r2, #0
 800db36:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	68ba      	ldr	r2, [r7, #8]
 800db3c:	4413      	add	r3, r2
 800db3e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800db40:	2208      	movs	r2, #8
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	1a9b      	subs	r3, r3, r2
 800db46:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	f023 0307 	bic.w	r3, r3, #7
 800db4e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	4a15      	ldr	r2, [pc, #84]	; (800dba8 <prvHeapInit+0xb4>)
 800db54:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800db56:	4b14      	ldr	r3, [pc, #80]	; (800dba8 <prvHeapInit+0xb4>)
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	2200      	movs	r2, #0
 800db5c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800db5e:	4b12      	ldr	r3, [pc, #72]	; (800dba8 <prvHeapInit+0xb4>)
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	2200      	movs	r2, #0
 800db64:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800db6a:	683b      	ldr	r3, [r7, #0]
 800db6c:	68fa      	ldr	r2, [r7, #12]
 800db6e:	1ad2      	subs	r2, r2, r3
 800db70:	683b      	ldr	r3, [r7, #0]
 800db72:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800db74:	4b0c      	ldr	r3, [pc, #48]	; (800dba8 <prvHeapInit+0xb4>)
 800db76:	681a      	ldr	r2, [r3, #0]
 800db78:	683b      	ldr	r3, [r7, #0]
 800db7a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800db7c:	683b      	ldr	r3, [r7, #0]
 800db7e:	685b      	ldr	r3, [r3, #4]
 800db80:	4a0a      	ldr	r2, [pc, #40]	; (800dbac <prvHeapInit+0xb8>)
 800db82:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800db84:	683b      	ldr	r3, [r7, #0]
 800db86:	685b      	ldr	r3, [r3, #4]
 800db88:	4a09      	ldr	r2, [pc, #36]	; (800dbb0 <prvHeapInit+0xbc>)
 800db8a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800db8c:	4b09      	ldr	r3, [pc, #36]	; (800dbb4 <prvHeapInit+0xc0>)
 800db8e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800db92:	601a      	str	r2, [r3, #0]
}
 800db94:	bf00      	nop
 800db96:	3714      	adds	r7, #20
 800db98:	46bd      	mov	sp, r7
 800db9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db9e:	4770      	bx	lr
 800dba0:	20001bbc 	.word	0x20001bbc
 800dba4:	200057bc 	.word	0x200057bc
 800dba8:	200057c4 	.word	0x200057c4
 800dbac:	200057cc 	.word	0x200057cc
 800dbb0:	200057c8 	.word	0x200057c8
 800dbb4:	200057d8 	.word	0x200057d8

0800dbb8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800dbb8:	b480      	push	{r7}
 800dbba:	b085      	sub	sp, #20
 800dbbc:	af00      	add	r7, sp, #0
 800dbbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800dbc0:	4b28      	ldr	r3, [pc, #160]	; (800dc64 <prvInsertBlockIntoFreeList+0xac>)
 800dbc2:	60fb      	str	r3, [r7, #12]
 800dbc4:	e002      	b.n	800dbcc <prvInsertBlockIntoFreeList+0x14>
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	60fb      	str	r3, [r7, #12]
 800dbcc:	68fb      	ldr	r3, [r7, #12]
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	687a      	ldr	r2, [r7, #4]
 800dbd2:	429a      	cmp	r2, r3
 800dbd4:	d8f7      	bhi.n	800dbc6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800dbda:	68fb      	ldr	r3, [r7, #12]
 800dbdc:	685b      	ldr	r3, [r3, #4]
 800dbde:	68ba      	ldr	r2, [r7, #8]
 800dbe0:	4413      	add	r3, r2
 800dbe2:	687a      	ldr	r2, [r7, #4]
 800dbe4:	429a      	cmp	r2, r3
 800dbe6:	d108      	bne.n	800dbfa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	685a      	ldr	r2, [r3, #4]
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	685b      	ldr	r3, [r3, #4]
 800dbf0:	441a      	add	r2, r3
 800dbf2:	68fb      	ldr	r3, [r7, #12]
 800dbf4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	685b      	ldr	r3, [r3, #4]
 800dc02:	68ba      	ldr	r2, [r7, #8]
 800dc04:	441a      	add	r2, r3
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	429a      	cmp	r2, r3
 800dc0c:	d118      	bne.n	800dc40 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	681a      	ldr	r2, [r3, #0]
 800dc12:	4b15      	ldr	r3, [pc, #84]	; (800dc68 <prvInsertBlockIntoFreeList+0xb0>)
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	429a      	cmp	r2, r3
 800dc18:	d00d      	beq.n	800dc36 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	685a      	ldr	r2, [r3, #4]
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	685b      	ldr	r3, [r3, #4]
 800dc24:	441a      	add	r2, r3
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	681a      	ldr	r2, [r3, #0]
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	601a      	str	r2, [r3, #0]
 800dc34:	e008      	b.n	800dc48 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800dc36:	4b0c      	ldr	r3, [pc, #48]	; (800dc68 <prvInsertBlockIntoFreeList+0xb0>)
 800dc38:	681a      	ldr	r2, [r3, #0]
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	601a      	str	r2, [r3, #0]
 800dc3e:	e003      	b.n	800dc48 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	681a      	ldr	r2, [r3, #0]
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800dc48:	68fa      	ldr	r2, [r7, #12]
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	429a      	cmp	r2, r3
 800dc4e:	d002      	beq.n	800dc56 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	687a      	ldr	r2, [r7, #4]
 800dc54:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dc56:	bf00      	nop
 800dc58:	3714      	adds	r7, #20
 800dc5a:	46bd      	mov	sp, r7
 800dc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc60:	4770      	bx	lr
 800dc62:	bf00      	nop
 800dc64:	200057bc 	.word	0x200057bc
 800dc68:	200057c4 	.word	0x200057c4

0800dc6c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800dc6c:	b580      	push	{r7, lr}
 800dc6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800dc70:	2200      	movs	r2, #0
 800dc72:	4912      	ldr	r1, [pc, #72]	; (800dcbc <MX_USB_DEVICE_Init+0x50>)
 800dc74:	4812      	ldr	r0, [pc, #72]	; (800dcc0 <MX_USB_DEVICE_Init+0x54>)
 800dc76:	f7fb fdbf 	bl	80097f8 <USBD_Init>
 800dc7a:	4603      	mov	r3, r0
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d001      	beq.n	800dc84 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800dc80:	f7f4 fb4e 	bl	8002320 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800dc84:	490f      	ldr	r1, [pc, #60]	; (800dcc4 <MX_USB_DEVICE_Init+0x58>)
 800dc86:	480e      	ldr	r0, [pc, #56]	; (800dcc0 <MX_USB_DEVICE_Init+0x54>)
 800dc88:	f7fb fde6 	bl	8009858 <USBD_RegisterClass>
 800dc8c:	4603      	mov	r3, r0
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d001      	beq.n	800dc96 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800dc92:	f7f4 fb45 	bl	8002320 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800dc96:	490c      	ldr	r1, [pc, #48]	; (800dcc8 <MX_USB_DEVICE_Init+0x5c>)
 800dc98:	4809      	ldr	r0, [pc, #36]	; (800dcc0 <MX_USB_DEVICE_Init+0x54>)
 800dc9a:	f7fb fcd7 	bl	800964c <USBD_CDC_RegisterInterface>
 800dc9e:	4603      	mov	r3, r0
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d001      	beq.n	800dca8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800dca4:	f7f4 fb3c 	bl	8002320 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800dca8:	4805      	ldr	r0, [pc, #20]	; (800dcc0 <MX_USB_DEVICE_Init+0x54>)
 800dcaa:	f7fb fe0b 	bl	80098c4 <USBD_Start>
 800dcae:	4603      	mov	r3, r0
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d001      	beq.n	800dcb8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800dcb4:	f7f4 fb34 	bl	8002320 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800dcb8:	bf00      	nop
 800dcba:	bd80      	pop	{r7, pc}
 800dcbc:	20000598 	.word	0x20000598
 800dcc0:	200057dc 	.word	0x200057dc
 800dcc4:	20000500 	.word	0x20000500
 800dcc8:	20000584 	.word	0x20000584

0800dccc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800dccc:	b580      	push	{r7, lr}
 800dcce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800dcd0:	2200      	movs	r2, #0
 800dcd2:	4905      	ldr	r1, [pc, #20]	; (800dce8 <CDC_Init_FS+0x1c>)
 800dcd4:	4805      	ldr	r0, [pc, #20]	; (800dcec <CDC_Init_FS+0x20>)
 800dcd6:	f7fb fcd3 	bl	8009680 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800dcda:	4905      	ldr	r1, [pc, #20]	; (800dcf0 <CDC_Init_FS+0x24>)
 800dcdc:	4803      	ldr	r0, [pc, #12]	; (800dcec <CDC_Init_FS+0x20>)
 800dcde:	f7fb fcf1 	bl	80096c4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800dce2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800dce4:	4618      	mov	r0, r3
 800dce6:	bd80      	pop	{r7, pc}
 800dce8:	20005eb8 	.word	0x20005eb8
 800dcec:	200057dc 	.word	0x200057dc
 800dcf0:	20005ab8 	.word	0x20005ab8

0800dcf4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800dcf4:	b480      	push	{r7}
 800dcf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800dcf8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800dcfa:	4618      	mov	r0, r3
 800dcfc:	46bd      	mov	sp, r7
 800dcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd02:	4770      	bx	lr

0800dd04 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800dd04:	b480      	push	{r7}
 800dd06:	b083      	sub	sp, #12
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	4603      	mov	r3, r0
 800dd0c:	6039      	str	r1, [r7, #0]
 800dd0e:	71fb      	strb	r3, [r7, #7]
 800dd10:	4613      	mov	r3, r2
 800dd12:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800dd14:	79fb      	ldrb	r3, [r7, #7]
 800dd16:	2b23      	cmp	r3, #35	; 0x23
 800dd18:	d84a      	bhi.n	800ddb0 <CDC_Control_FS+0xac>
 800dd1a:	a201      	add	r2, pc, #4	; (adr r2, 800dd20 <CDC_Control_FS+0x1c>)
 800dd1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd20:	0800ddb1 	.word	0x0800ddb1
 800dd24:	0800ddb1 	.word	0x0800ddb1
 800dd28:	0800ddb1 	.word	0x0800ddb1
 800dd2c:	0800ddb1 	.word	0x0800ddb1
 800dd30:	0800ddb1 	.word	0x0800ddb1
 800dd34:	0800ddb1 	.word	0x0800ddb1
 800dd38:	0800ddb1 	.word	0x0800ddb1
 800dd3c:	0800ddb1 	.word	0x0800ddb1
 800dd40:	0800ddb1 	.word	0x0800ddb1
 800dd44:	0800ddb1 	.word	0x0800ddb1
 800dd48:	0800ddb1 	.word	0x0800ddb1
 800dd4c:	0800ddb1 	.word	0x0800ddb1
 800dd50:	0800ddb1 	.word	0x0800ddb1
 800dd54:	0800ddb1 	.word	0x0800ddb1
 800dd58:	0800ddb1 	.word	0x0800ddb1
 800dd5c:	0800ddb1 	.word	0x0800ddb1
 800dd60:	0800ddb1 	.word	0x0800ddb1
 800dd64:	0800ddb1 	.word	0x0800ddb1
 800dd68:	0800ddb1 	.word	0x0800ddb1
 800dd6c:	0800ddb1 	.word	0x0800ddb1
 800dd70:	0800ddb1 	.word	0x0800ddb1
 800dd74:	0800ddb1 	.word	0x0800ddb1
 800dd78:	0800ddb1 	.word	0x0800ddb1
 800dd7c:	0800ddb1 	.word	0x0800ddb1
 800dd80:	0800ddb1 	.word	0x0800ddb1
 800dd84:	0800ddb1 	.word	0x0800ddb1
 800dd88:	0800ddb1 	.word	0x0800ddb1
 800dd8c:	0800ddb1 	.word	0x0800ddb1
 800dd90:	0800ddb1 	.word	0x0800ddb1
 800dd94:	0800ddb1 	.word	0x0800ddb1
 800dd98:	0800ddb1 	.word	0x0800ddb1
 800dd9c:	0800ddb1 	.word	0x0800ddb1
 800dda0:	0800ddb1 	.word	0x0800ddb1
 800dda4:	0800ddb1 	.word	0x0800ddb1
 800dda8:	0800ddb1 	.word	0x0800ddb1
 800ddac:	0800ddb1 	.word	0x0800ddb1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ddb0:	bf00      	nop
  }

  return (USBD_OK);
 800ddb2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ddb4:	4618      	mov	r0, r3
 800ddb6:	370c      	adds	r7, #12
 800ddb8:	46bd      	mov	sp, r7
 800ddba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddbe:	4770      	bx	lr

0800ddc0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ddc0:	b580      	push	{r7, lr}
 800ddc2:	b082      	sub	sp, #8
 800ddc4:	af00      	add	r7, sp, #0
 800ddc6:	6078      	str	r0, [r7, #4]
 800ddc8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ddca:	6879      	ldr	r1, [r7, #4]
 800ddcc:	4805      	ldr	r0, [pc, #20]	; (800dde4 <CDC_Receive_FS+0x24>)
 800ddce:	f7fb fc79 	bl	80096c4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ddd2:	4804      	ldr	r0, [pc, #16]	; (800dde4 <CDC_Receive_FS+0x24>)
 800ddd4:	f7fb fcda 	bl	800978c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ddd8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ddda:	4618      	mov	r0, r3
 800dddc:	3708      	adds	r7, #8
 800ddde:	46bd      	mov	sp, r7
 800dde0:	bd80      	pop	{r7, pc}
 800dde2:	bf00      	nop
 800dde4:	200057dc 	.word	0x200057dc

0800dde8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800dde8:	b580      	push	{r7, lr}
 800ddea:	b084      	sub	sp, #16
 800ddec:	af00      	add	r7, sp, #0
 800ddee:	6078      	str	r0, [r7, #4]
 800ddf0:	460b      	mov	r3, r1
 800ddf2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ddf4:	2300      	movs	r3, #0
 800ddf6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800ddf8:	4b0d      	ldr	r3, [pc, #52]	; (800de30 <CDC_Transmit_FS+0x48>)
 800ddfa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ddfe:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800de00:	68bb      	ldr	r3, [r7, #8]
 800de02:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800de06:	2b00      	cmp	r3, #0
 800de08:	d001      	beq.n	800de0e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800de0a:	2301      	movs	r3, #1
 800de0c:	e00b      	b.n	800de26 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800de0e:	887b      	ldrh	r3, [r7, #2]
 800de10:	461a      	mov	r2, r3
 800de12:	6879      	ldr	r1, [r7, #4]
 800de14:	4806      	ldr	r0, [pc, #24]	; (800de30 <CDC_Transmit_FS+0x48>)
 800de16:	f7fb fc33 	bl	8009680 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800de1a:	4805      	ldr	r0, [pc, #20]	; (800de30 <CDC_Transmit_FS+0x48>)
 800de1c:	f7fb fc70 	bl	8009700 <USBD_CDC_TransmitPacket>
 800de20:	4603      	mov	r3, r0
 800de22:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800de24:	7bfb      	ldrb	r3, [r7, #15]
}
 800de26:	4618      	mov	r0, r3
 800de28:	3710      	adds	r7, #16
 800de2a:	46bd      	mov	sp, r7
 800de2c:	bd80      	pop	{r7, pc}
 800de2e:	bf00      	nop
 800de30:	200057dc 	.word	0x200057dc

0800de34 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800de34:	b480      	push	{r7}
 800de36:	b087      	sub	sp, #28
 800de38:	af00      	add	r7, sp, #0
 800de3a:	60f8      	str	r0, [r7, #12]
 800de3c:	60b9      	str	r1, [r7, #8]
 800de3e:	4613      	mov	r3, r2
 800de40:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800de42:	2300      	movs	r3, #0
 800de44:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800de46:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800de4a:	4618      	mov	r0, r3
 800de4c:	371c      	adds	r7, #28
 800de4e:	46bd      	mov	sp, r7
 800de50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de54:	4770      	bx	lr
	...

0800de58 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800de58:	b480      	push	{r7}
 800de5a:	b083      	sub	sp, #12
 800de5c:	af00      	add	r7, sp, #0
 800de5e:	4603      	mov	r3, r0
 800de60:	6039      	str	r1, [r7, #0]
 800de62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800de64:	683b      	ldr	r3, [r7, #0]
 800de66:	2212      	movs	r2, #18
 800de68:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800de6a:	4b03      	ldr	r3, [pc, #12]	; (800de78 <USBD_FS_DeviceDescriptor+0x20>)
}
 800de6c:	4618      	mov	r0, r3
 800de6e:	370c      	adds	r7, #12
 800de70:	46bd      	mov	sp, r7
 800de72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de76:	4770      	bx	lr
 800de78:	200005b4 	.word	0x200005b4

0800de7c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800de7c:	b480      	push	{r7}
 800de7e:	b083      	sub	sp, #12
 800de80:	af00      	add	r7, sp, #0
 800de82:	4603      	mov	r3, r0
 800de84:	6039      	str	r1, [r7, #0]
 800de86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800de88:	683b      	ldr	r3, [r7, #0]
 800de8a:	2204      	movs	r2, #4
 800de8c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800de8e:	4b03      	ldr	r3, [pc, #12]	; (800de9c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800de90:	4618      	mov	r0, r3
 800de92:	370c      	adds	r7, #12
 800de94:	46bd      	mov	sp, r7
 800de96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de9a:	4770      	bx	lr
 800de9c:	200005c8 	.word	0x200005c8

0800dea0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dea0:	b580      	push	{r7, lr}
 800dea2:	b082      	sub	sp, #8
 800dea4:	af00      	add	r7, sp, #0
 800dea6:	4603      	mov	r3, r0
 800dea8:	6039      	str	r1, [r7, #0]
 800deaa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800deac:	79fb      	ldrb	r3, [r7, #7]
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d105      	bne.n	800debe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800deb2:	683a      	ldr	r2, [r7, #0]
 800deb4:	4907      	ldr	r1, [pc, #28]	; (800ded4 <USBD_FS_ProductStrDescriptor+0x34>)
 800deb6:	4808      	ldr	r0, [pc, #32]	; (800ded8 <USBD_FS_ProductStrDescriptor+0x38>)
 800deb8:	f7fc feb0 	bl	800ac1c <USBD_GetString>
 800debc:	e004      	b.n	800dec8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800debe:	683a      	ldr	r2, [r7, #0]
 800dec0:	4904      	ldr	r1, [pc, #16]	; (800ded4 <USBD_FS_ProductStrDescriptor+0x34>)
 800dec2:	4805      	ldr	r0, [pc, #20]	; (800ded8 <USBD_FS_ProductStrDescriptor+0x38>)
 800dec4:	f7fc feaa 	bl	800ac1c <USBD_GetString>
  }
  return USBD_StrDesc;
 800dec8:	4b02      	ldr	r3, [pc, #8]	; (800ded4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800deca:	4618      	mov	r0, r3
 800decc:	3708      	adds	r7, #8
 800dece:	46bd      	mov	sp, r7
 800ded0:	bd80      	pop	{r7, pc}
 800ded2:	bf00      	nop
 800ded4:	200062b8 	.word	0x200062b8
 800ded8:	0800f238 	.word	0x0800f238

0800dedc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dedc:	b580      	push	{r7, lr}
 800dede:	b082      	sub	sp, #8
 800dee0:	af00      	add	r7, sp, #0
 800dee2:	4603      	mov	r3, r0
 800dee4:	6039      	str	r1, [r7, #0]
 800dee6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800dee8:	683a      	ldr	r2, [r7, #0]
 800deea:	4904      	ldr	r1, [pc, #16]	; (800defc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800deec:	4804      	ldr	r0, [pc, #16]	; (800df00 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800deee:	f7fc fe95 	bl	800ac1c <USBD_GetString>
  return USBD_StrDesc;
 800def2:	4b02      	ldr	r3, [pc, #8]	; (800defc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800def4:	4618      	mov	r0, r3
 800def6:	3708      	adds	r7, #8
 800def8:	46bd      	mov	sp, r7
 800defa:	bd80      	pop	{r7, pc}
 800defc:	200062b8 	.word	0x200062b8
 800df00:	0800f250 	.word	0x0800f250

0800df04 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df04:	b580      	push	{r7, lr}
 800df06:	b082      	sub	sp, #8
 800df08:	af00      	add	r7, sp, #0
 800df0a:	4603      	mov	r3, r0
 800df0c:	6039      	str	r1, [r7, #0]
 800df0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800df10:	683b      	ldr	r3, [r7, #0]
 800df12:	221a      	movs	r2, #26
 800df14:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800df16:	f000 f843 	bl	800dfa0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800df1a:	4b02      	ldr	r3, [pc, #8]	; (800df24 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800df1c:	4618      	mov	r0, r3
 800df1e:	3708      	adds	r7, #8
 800df20:	46bd      	mov	sp, r7
 800df22:	bd80      	pop	{r7, pc}
 800df24:	200005cc 	.word	0x200005cc

0800df28 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df28:	b580      	push	{r7, lr}
 800df2a:	b082      	sub	sp, #8
 800df2c:	af00      	add	r7, sp, #0
 800df2e:	4603      	mov	r3, r0
 800df30:	6039      	str	r1, [r7, #0]
 800df32:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800df34:	79fb      	ldrb	r3, [r7, #7]
 800df36:	2b00      	cmp	r3, #0
 800df38:	d105      	bne.n	800df46 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800df3a:	683a      	ldr	r2, [r7, #0]
 800df3c:	4907      	ldr	r1, [pc, #28]	; (800df5c <USBD_FS_ConfigStrDescriptor+0x34>)
 800df3e:	4808      	ldr	r0, [pc, #32]	; (800df60 <USBD_FS_ConfigStrDescriptor+0x38>)
 800df40:	f7fc fe6c 	bl	800ac1c <USBD_GetString>
 800df44:	e004      	b.n	800df50 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800df46:	683a      	ldr	r2, [r7, #0]
 800df48:	4904      	ldr	r1, [pc, #16]	; (800df5c <USBD_FS_ConfigStrDescriptor+0x34>)
 800df4a:	4805      	ldr	r0, [pc, #20]	; (800df60 <USBD_FS_ConfigStrDescriptor+0x38>)
 800df4c:	f7fc fe66 	bl	800ac1c <USBD_GetString>
  }
  return USBD_StrDesc;
 800df50:	4b02      	ldr	r3, [pc, #8]	; (800df5c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800df52:	4618      	mov	r0, r3
 800df54:	3708      	adds	r7, #8
 800df56:	46bd      	mov	sp, r7
 800df58:	bd80      	pop	{r7, pc}
 800df5a:	bf00      	nop
 800df5c:	200062b8 	.word	0x200062b8
 800df60:	0800f264 	.word	0x0800f264

0800df64 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df64:	b580      	push	{r7, lr}
 800df66:	b082      	sub	sp, #8
 800df68:	af00      	add	r7, sp, #0
 800df6a:	4603      	mov	r3, r0
 800df6c:	6039      	str	r1, [r7, #0]
 800df6e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800df70:	79fb      	ldrb	r3, [r7, #7]
 800df72:	2b00      	cmp	r3, #0
 800df74:	d105      	bne.n	800df82 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800df76:	683a      	ldr	r2, [r7, #0]
 800df78:	4907      	ldr	r1, [pc, #28]	; (800df98 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800df7a:	4808      	ldr	r0, [pc, #32]	; (800df9c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800df7c:	f7fc fe4e 	bl	800ac1c <USBD_GetString>
 800df80:	e004      	b.n	800df8c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800df82:	683a      	ldr	r2, [r7, #0]
 800df84:	4904      	ldr	r1, [pc, #16]	; (800df98 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800df86:	4805      	ldr	r0, [pc, #20]	; (800df9c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800df88:	f7fc fe48 	bl	800ac1c <USBD_GetString>
  }
  return USBD_StrDesc;
 800df8c:	4b02      	ldr	r3, [pc, #8]	; (800df98 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800df8e:	4618      	mov	r0, r3
 800df90:	3708      	adds	r7, #8
 800df92:	46bd      	mov	sp, r7
 800df94:	bd80      	pop	{r7, pc}
 800df96:	bf00      	nop
 800df98:	200062b8 	.word	0x200062b8
 800df9c:	0800f270 	.word	0x0800f270

0800dfa0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800dfa0:	b580      	push	{r7, lr}
 800dfa2:	b084      	sub	sp, #16
 800dfa4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800dfa6:	4b0f      	ldr	r3, [pc, #60]	; (800dfe4 <Get_SerialNum+0x44>)
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800dfac:	4b0e      	ldr	r3, [pc, #56]	; (800dfe8 <Get_SerialNum+0x48>)
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800dfb2:	4b0e      	ldr	r3, [pc, #56]	; (800dfec <Get_SerialNum+0x4c>)
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800dfb8:	68fa      	ldr	r2, [r7, #12]
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	4413      	add	r3, r2
 800dfbe:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	d009      	beq.n	800dfda <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800dfc6:	2208      	movs	r2, #8
 800dfc8:	4909      	ldr	r1, [pc, #36]	; (800dff0 <Get_SerialNum+0x50>)
 800dfca:	68f8      	ldr	r0, [r7, #12]
 800dfcc:	f000 f814 	bl	800dff8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800dfd0:	2204      	movs	r2, #4
 800dfd2:	4908      	ldr	r1, [pc, #32]	; (800dff4 <Get_SerialNum+0x54>)
 800dfd4:	68b8      	ldr	r0, [r7, #8]
 800dfd6:	f000 f80f 	bl	800dff8 <IntToUnicode>
  }
}
 800dfda:	bf00      	nop
 800dfdc:	3710      	adds	r7, #16
 800dfde:	46bd      	mov	sp, r7
 800dfe0:	bd80      	pop	{r7, pc}
 800dfe2:	bf00      	nop
 800dfe4:	1fff7a10 	.word	0x1fff7a10
 800dfe8:	1fff7a14 	.word	0x1fff7a14
 800dfec:	1fff7a18 	.word	0x1fff7a18
 800dff0:	200005ce 	.word	0x200005ce
 800dff4:	200005de 	.word	0x200005de

0800dff8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800dff8:	b480      	push	{r7}
 800dffa:	b087      	sub	sp, #28
 800dffc:	af00      	add	r7, sp, #0
 800dffe:	60f8      	str	r0, [r7, #12]
 800e000:	60b9      	str	r1, [r7, #8]
 800e002:	4613      	mov	r3, r2
 800e004:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e006:	2300      	movs	r3, #0
 800e008:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e00a:	2300      	movs	r3, #0
 800e00c:	75fb      	strb	r3, [r7, #23]
 800e00e:	e027      	b.n	800e060 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	0f1b      	lsrs	r3, r3, #28
 800e014:	2b09      	cmp	r3, #9
 800e016:	d80b      	bhi.n	800e030 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	0f1b      	lsrs	r3, r3, #28
 800e01c:	b2da      	uxtb	r2, r3
 800e01e:	7dfb      	ldrb	r3, [r7, #23]
 800e020:	005b      	lsls	r3, r3, #1
 800e022:	4619      	mov	r1, r3
 800e024:	68bb      	ldr	r3, [r7, #8]
 800e026:	440b      	add	r3, r1
 800e028:	3230      	adds	r2, #48	; 0x30
 800e02a:	b2d2      	uxtb	r2, r2
 800e02c:	701a      	strb	r2, [r3, #0]
 800e02e:	e00a      	b.n	800e046 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	0f1b      	lsrs	r3, r3, #28
 800e034:	b2da      	uxtb	r2, r3
 800e036:	7dfb      	ldrb	r3, [r7, #23]
 800e038:	005b      	lsls	r3, r3, #1
 800e03a:	4619      	mov	r1, r3
 800e03c:	68bb      	ldr	r3, [r7, #8]
 800e03e:	440b      	add	r3, r1
 800e040:	3237      	adds	r2, #55	; 0x37
 800e042:	b2d2      	uxtb	r2, r2
 800e044:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	011b      	lsls	r3, r3, #4
 800e04a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e04c:	7dfb      	ldrb	r3, [r7, #23]
 800e04e:	005b      	lsls	r3, r3, #1
 800e050:	3301      	adds	r3, #1
 800e052:	68ba      	ldr	r2, [r7, #8]
 800e054:	4413      	add	r3, r2
 800e056:	2200      	movs	r2, #0
 800e058:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e05a:	7dfb      	ldrb	r3, [r7, #23]
 800e05c:	3301      	adds	r3, #1
 800e05e:	75fb      	strb	r3, [r7, #23]
 800e060:	7dfa      	ldrb	r2, [r7, #23]
 800e062:	79fb      	ldrb	r3, [r7, #7]
 800e064:	429a      	cmp	r2, r3
 800e066:	d3d3      	bcc.n	800e010 <IntToUnicode+0x18>
  }
}
 800e068:	bf00      	nop
 800e06a:	bf00      	nop
 800e06c:	371c      	adds	r7, #28
 800e06e:	46bd      	mov	sp, r7
 800e070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e074:	4770      	bx	lr
	...

0800e078 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e078:	b580      	push	{r7, lr}
 800e07a:	b08a      	sub	sp, #40	; 0x28
 800e07c:	af00      	add	r7, sp, #0
 800e07e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e080:	f107 0314 	add.w	r3, r7, #20
 800e084:	2200      	movs	r2, #0
 800e086:	601a      	str	r2, [r3, #0]
 800e088:	605a      	str	r2, [r3, #4]
 800e08a:	609a      	str	r2, [r3, #8]
 800e08c:	60da      	str	r2, [r3, #12]
 800e08e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e098:	d13a      	bne.n	800e110 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e09a:	2300      	movs	r3, #0
 800e09c:	613b      	str	r3, [r7, #16]
 800e09e:	4b1e      	ldr	r3, [pc, #120]	; (800e118 <HAL_PCD_MspInit+0xa0>)
 800e0a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e0a2:	4a1d      	ldr	r2, [pc, #116]	; (800e118 <HAL_PCD_MspInit+0xa0>)
 800e0a4:	f043 0301 	orr.w	r3, r3, #1
 800e0a8:	6313      	str	r3, [r2, #48]	; 0x30
 800e0aa:	4b1b      	ldr	r3, [pc, #108]	; (800e118 <HAL_PCD_MspInit+0xa0>)
 800e0ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e0ae:	f003 0301 	and.w	r3, r3, #1
 800e0b2:	613b      	str	r3, [r7, #16]
 800e0b4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e0b6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800e0ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e0bc:	2302      	movs	r3, #2
 800e0be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e0c0:	2300      	movs	r3, #0
 800e0c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e0c4:	2303      	movs	r3, #3
 800e0c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e0c8:	230a      	movs	r3, #10
 800e0ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e0cc:	f107 0314 	add.w	r3, r7, #20
 800e0d0:	4619      	mov	r1, r3
 800e0d2:	4812      	ldr	r0, [pc, #72]	; (800e11c <HAL_PCD_MspInit+0xa4>)
 800e0d4:	f7f4 fcea 	bl	8002aac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e0d8:	4b0f      	ldr	r3, [pc, #60]	; (800e118 <HAL_PCD_MspInit+0xa0>)
 800e0da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0dc:	4a0e      	ldr	r2, [pc, #56]	; (800e118 <HAL_PCD_MspInit+0xa0>)
 800e0de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e0e2:	6353      	str	r3, [r2, #52]	; 0x34
 800e0e4:	2300      	movs	r3, #0
 800e0e6:	60fb      	str	r3, [r7, #12]
 800e0e8:	4b0b      	ldr	r3, [pc, #44]	; (800e118 <HAL_PCD_MspInit+0xa0>)
 800e0ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e0ec:	4a0a      	ldr	r2, [pc, #40]	; (800e118 <HAL_PCD_MspInit+0xa0>)
 800e0ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e0f2:	6453      	str	r3, [r2, #68]	; 0x44
 800e0f4:	4b08      	ldr	r3, [pc, #32]	; (800e118 <HAL_PCD_MspInit+0xa0>)
 800e0f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e0f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e0fc:	60fb      	str	r3, [r7, #12]
 800e0fe:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800e100:	2200      	movs	r2, #0
 800e102:	2105      	movs	r1, #5
 800e104:	2043      	movs	r0, #67	; 0x43
 800e106:	f7f4 fca7 	bl	8002a58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e10a:	2043      	movs	r0, #67	; 0x43
 800e10c:	f7f4 fcc0 	bl	8002a90 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e110:	bf00      	nop
 800e112:	3728      	adds	r7, #40	; 0x28
 800e114:	46bd      	mov	sp, r7
 800e116:	bd80      	pop	{r7, pc}
 800e118:	40023800 	.word	0x40023800
 800e11c:	40020000 	.word	0x40020000

0800e120 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e120:	b580      	push	{r7, lr}
 800e122:	b082      	sub	sp, #8
 800e124:	af00      	add	r7, sp, #0
 800e126:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800e134:	4619      	mov	r1, r3
 800e136:	4610      	mov	r0, r2
 800e138:	f7fb fc11 	bl	800995e <USBD_LL_SetupStage>
}
 800e13c:	bf00      	nop
 800e13e:	3708      	adds	r7, #8
 800e140:	46bd      	mov	sp, r7
 800e142:	bd80      	pop	{r7, pc}

0800e144 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e144:	b580      	push	{r7, lr}
 800e146:	b082      	sub	sp, #8
 800e148:	af00      	add	r7, sp, #0
 800e14a:	6078      	str	r0, [r7, #4]
 800e14c:	460b      	mov	r3, r1
 800e14e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800e156:	78fa      	ldrb	r2, [r7, #3]
 800e158:	6879      	ldr	r1, [r7, #4]
 800e15a:	4613      	mov	r3, r2
 800e15c:	00db      	lsls	r3, r3, #3
 800e15e:	4413      	add	r3, r2
 800e160:	009b      	lsls	r3, r3, #2
 800e162:	440b      	add	r3, r1
 800e164:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800e168:	681a      	ldr	r2, [r3, #0]
 800e16a:	78fb      	ldrb	r3, [r7, #3]
 800e16c:	4619      	mov	r1, r3
 800e16e:	f7fb fc4b 	bl	8009a08 <USBD_LL_DataOutStage>
}
 800e172:	bf00      	nop
 800e174:	3708      	adds	r7, #8
 800e176:	46bd      	mov	sp, r7
 800e178:	bd80      	pop	{r7, pc}

0800e17a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e17a:	b580      	push	{r7, lr}
 800e17c:	b082      	sub	sp, #8
 800e17e:	af00      	add	r7, sp, #0
 800e180:	6078      	str	r0, [r7, #4]
 800e182:	460b      	mov	r3, r1
 800e184:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800e18c:	78fa      	ldrb	r2, [r7, #3]
 800e18e:	6879      	ldr	r1, [r7, #4]
 800e190:	4613      	mov	r3, r2
 800e192:	00db      	lsls	r3, r3, #3
 800e194:	4413      	add	r3, r2
 800e196:	009b      	lsls	r3, r3, #2
 800e198:	440b      	add	r3, r1
 800e19a:	334c      	adds	r3, #76	; 0x4c
 800e19c:	681a      	ldr	r2, [r3, #0]
 800e19e:	78fb      	ldrb	r3, [r7, #3]
 800e1a0:	4619      	mov	r1, r3
 800e1a2:	f7fb fce4 	bl	8009b6e <USBD_LL_DataInStage>
}
 800e1a6:	bf00      	nop
 800e1a8:	3708      	adds	r7, #8
 800e1aa:	46bd      	mov	sp, r7
 800e1ac:	bd80      	pop	{r7, pc}

0800e1ae <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e1ae:	b580      	push	{r7, lr}
 800e1b0:	b082      	sub	sp, #8
 800e1b2:	af00      	add	r7, sp, #0
 800e1b4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e1bc:	4618      	mov	r0, r3
 800e1be:	f7fb fe18 	bl	8009df2 <USBD_LL_SOF>
}
 800e1c2:	bf00      	nop
 800e1c4:	3708      	adds	r7, #8
 800e1c6:	46bd      	mov	sp, r7
 800e1c8:	bd80      	pop	{r7, pc}

0800e1ca <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e1ca:	b580      	push	{r7, lr}
 800e1cc:	b084      	sub	sp, #16
 800e1ce:	af00      	add	r7, sp, #0
 800e1d0:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e1d2:	2301      	movs	r3, #1
 800e1d4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	68db      	ldr	r3, [r3, #12]
 800e1da:	2b02      	cmp	r3, #2
 800e1dc:	d001      	beq.n	800e1e2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800e1de:	f7f4 f89f 	bl	8002320 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e1e8:	7bfa      	ldrb	r2, [r7, #15]
 800e1ea:	4611      	mov	r1, r2
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	f7fb fdc2 	bl	8009d76 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e1f8:	4618      	mov	r0, r3
 800e1fa:	f7fb fd6a 	bl	8009cd2 <USBD_LL_Reset>
}
 800e1fe:	bf00      	nop
 800e200:	3710      	adds	r7, #16
 800e202:	46bd      	mov	sp, r7
 800e204:	bd80      	pop	{r7, pc}
	...

0800e208 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e208:	b580      	push	{r7, lr}
 800e20a:	b082      	sub	sp, #8
 800e20c:	af00      	add	r7, sp, #0
 800e20e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e216:	4618      	mov	r0, r3
 800e218:	f7fb fdbd 	bl	8009d96 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	687a      	ldr	r2, [r7, #4]
 800e228:	6812      	ldr	r2, [r2, #0]
 800e22a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e22e:	f043 0301 	orr.w	r3, r3, #1
 800e232:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	6a1b      	ldr	r3, [r3, #32]
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d005      	beq.n	800e248 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e23c:	4b04      	ldr	r3, [pc, #16]	; (800e250 <HAL_PCD_SuspendCallback+0x48>)
 800e23e:	691b      	ldr	r3, [r3, #16]
 800e240:	4a03      	ldr	r2, [pc, #12]	; (800e250 <HAL_PCD_SuspendCallback+0x48>)
 800e242:	f043 0306 	orr.w	r3, r3, #6
 800e246:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e248:	bf00      	nop
 800e24a:	3708      	adds	r7, #8
 800e24c:	46bd      	mov	sp, r7
 800e24e:	bd80      	pop	{r7, pc}
 800e250:	e000ed00 	.word	0xe000ed00

0800e254 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e254:	b580      	push	{r7, lr}
 800e256:	b082      	sub	sp, #8
 800e258:	af00      	add	r7, sp, #0
 800e25a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e262:	4618      	mov	r0, r3
 800e264:	f7fb fdad 	bl	8009dc2 <USBD_LL_Resume>
}
 800e268:	bf00      	nop
 800e26a:	3708      	adds	r7, #8
 800e26c:	46bd      	mov	sp, r7
 800e26e:	bd80      	pop	{r7, pc}

0800e270 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e270:	b580      	push	{r7, lr}
 800e272:	b082      	sub	sp, #8
 800e274:	af00      	add	r7, sp, #0
 800e276:	6078      	str	r0, [r7, #4]
 800e278:	460b      	mov	r3, r1
 800e27a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e282:	78fa      	ldrb	r2, [r7, #3]
 800e284:	4611      	mov	r1, r2
 800e286:	4618      	mov	r0, r3
 800e288:	f7fb fe05 	bl	8009e96 <USBD_LL_IsoOUTIncomplete>
}
 800e28c:	bf00      	nop
 800e28e:	3708      	adds	r7, #8
 800e290:	46bd      	mov	sp, r7
 800e292:	bd80      	pop	{r7, pc}

0800e294 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e294:	b580      	push	{r7, lr}
 800e296:	b082      	sub	sp, #8
 800e298:	af00      	add	r7, sp, #0
 800e29a:	6078      	str	r0, [r7, #4]
 800e29c:	460b      	mov	r3, r1
 800e29e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e2a6:	78fa      	ldrb	r2, [r7, #3]
 800e2a8:	4611      	mov	r1, r2
 800e2aa:	4618      	mov	r0, r3
 800e2ac:	f7fb fdc1 	bl	8009e32 <USBD_LL_IsoINIncomplete>
}
 800e2b0:	bf00      	nop
 800e2b2:	3708      	adds	r7, #8
 800e2b4:	46bd      	mov	sp, r7
 800e2b6:	bd80      	pop	{r7, pc}

0800e2b8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e2b8:	b580      	push	{r7, lr}
 800e2ba:	b082      	sub	sp, #8
 800e2bc:	af00      	add	r7, sp, #0
 800e2be:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e2c6:	4618      	mov	r0, r3
 800e2c8:	f7fb fe17 	bl	8009efa <USBD_LL_DevConnected>
}
 800e2cc:	bf00      	nop
 800e2ce:	3708      	adds	r7, #8
 800e2d0:	46bd      	mov	sp, r7
 800e2d2:	bd80      	pop	{r7, pc}

0800e2d4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e2d4:	b580      	push	{r7, lr}
 800e2d6:	b082      	sub	sp, #8
 800e2d8:	af00      	add	r7, sp, #0
 800e2da:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e2e2:	4618      	mov	r0, r3
 800e2e4:	f7fb fe14 	bl	8009f10 <USBD_LL_DevDisconnected>
}
 800e2e8:	bf00      	nop
 800e2ea:	3708      	adds	r7, #8
 800e2ec:	46bd      	mov	sp, r7
 800e2ee:	bd80      	pop	{r7, pc}

0800e2f0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e2f0:	b580      	push	{r7, lr}
 800e2f2:	b082      	sub	sp, #8
 800e2f4:	af00      	add	r7, sp, #0
 800e2f6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	781b      	ldrb	r3, [r3, #0]
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d13c      	bne.n	800e37a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e300:	4a20      	ldr	r2, [pc, #128]	; (800e384 <USBD_LL_Init+0x94>)
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	4a1e      	ldr	r2, [pc, #120]	; (800e384 <USBD_LL_Init+0x94>)
 800e30c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e310:	4b1c      	ldr	r3, [pc, #112]	; (800e384 <USBD_LL_Init+0x94>)
 800e312:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e316:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e318:	4b1a      	ldr	r3, [pc, #104]	; (800e384 <USBD_LL_Init+0x94>)
 800e31a:	2204      	movs	r2, #4
 800e31c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e31e:	4b19      	ldr	r3, [pc, #100]	; (800e384 <USBD_LL_Init+0x94>)
 800e320:	2202      	movs	r2, #2
 800e322:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e324:	4b17      	ldr	r3, [pc, #92]	; (800e384 <USBD_LL_Init+0x94>)
 800e326:	2200      	movs	r2, #0
 800e328:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e32a:	4b16      	ldr	r3, [pc, #88]	; (800e384 <USBD_LL_Init+0x94>)
 800e32c:	2202      	movs	r2, #2
 800e32e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e330:	4b14      	ldr	r3, [pc, #80]	; (800e384 <USBD_LL_Init+0x94>)
 800e332:	2200      	movs	r2, #0
 800e334:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e336:	4b13      	ldr	r3, [pc, #76]	; (800e384 <USBD_LL_Init+0x94>)
 800e338:	2200      	movs	r2, #0
 800e33a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e33c:	4b11      	ldr	r3, [pc, #68]	; (800e384 <USBD_LL_Init+0x94>)
 800e33e:	2200      	movs	r2, #0
 800e340:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e342:	4b10      	ldr	r3, [pc, #64]	; (800e384 <USBD_LL_Init+0x94>)
 800e344:	2200      	movs	r2, #0
 800e346:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e348:	4b0e      	ldr	r3, [pc, #56]	; (800e384 <USBD_LL_Init+0x94>)
 800e34a:	2200      	movs	r2, #0
 800e34c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e34e:	480d      	ldr	r0, [pc, #52]	; (800e384 <USBD_LL_Init+0x94>)
 800e350:	f7f5 fd21 	bl	8003d96 <HAL_PCD_Init>
 800e354:	4603      	mov	r3, r0
 800e356:	2b00      	cmp	r3, #0
 800e358:	d001      	beq.n	800e35e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e35a:	f7f3 ffe1 	bl	8002320 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e35e:	2180      	movs	r1, #128	; 0x80
 800e360:	4808      	ldr	r0, [pc, #32]	; (800e384 <USBD_LL_Init+0x94>)
 800e362:	f7f6 ff78 	bl	8005256 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e366:	2240      	movs	r2, #64	; 0x40
 800e368:	2100      	movs	r1, #0
 800e36a:	4806      	ldr	r0, [pc, #24]	; (800e384 <USBD_LL_Init+0x94>)
 800e36c:	f7f6 ff2c 	bl	80051c8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e370:	2280      	movs	r2, #128	; 0x80
 800e372:	2101      	movs	r1, #1
 800e374:	4803      	ldr	r0, [pc, #12]	; (800e384 <USBD_LL_Init+0x94>)
 800e376:	f7f6 ff27 	bl	80051c8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e37a:	2300      	movs	r3, #0
}
 800e37c:	4618      	mov	r0, r3
 800e37e:	3708      	adds	r7, #8
 800e380:	46bd      	mov	sp, r7
 800e382:	bd80      	pop	{r7, pc}
 800e384:	200064b8 	.word	0x200064b8

0800e388 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e388:	b580      	push	{r7, lr}
 800e38a:	b084      	sub	sp, #16
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e390:	2300      	movs	r3, #0
 800e392:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e394:	2300      	movs	r3, #0
 800e396:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e39e:	4618      	mov	r0, r3
 800e3a0:	f7f5 fe16 	bl	8003fd0 <HAL_PCD_Start>
 800e3a4:	4603      	mov	r3, r0
 800e3a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e3a8:	7bfb      	ldrb	r3, [r7, #15]
 800e3aa:	4618      	mov	r0, r3
 800e3ac:	f000 f942 	bl	800e634 <USBD_Get_USB_Status>
 800e3b0:	4603      	mov	r3, r0
 800e3b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e3b4:	7bbb      	ldrb	r3, [r7, #14]
}
 800e3b6:	4618      	mov	r0, r3
 800e3b8:	3710      	adds	r7, #16
 800e3ba:	46bd      	mov	sp, r7
 800e3bc:	bd80      	pop	{r7, pc}

0800e3be <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e3be:	b580      	push	{r7, lr}
 800e3c0:	b084      	sub	sp, #16
 800e3c2:	af00      	add	r7, sp, #0
 800e3c4:	6078      	str	r0, [r7, #4]
 800e3c6:	4608      	mov	r0, r1
 800e3c8:	4611      	mov	r1, r2
 800e3ca:	461a      	mov	r2, r3
 800e3cc:	4603      	mov	r3, r0
 800e3ce:	70fb      	strb	r3, [r7, #3]
 800e3d0:	460b      	mov	r3, r1
 800e3d2:	70bb      	strb	r3, [r7, #2]
 800e3d4:	4613      	mov	r3, r2
 800e3d6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e3d8:	2300      	movs	r3, #0
 800e3da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e3dc:	2300      	movs	r3, #0
 800e3de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e3e6:	78bb      	ldrb	r3, [r7, #2]
 800e3e8:	883a      	ldrh	r2, [r7, #0]
 800e3ea:	78f9      	ldrb	r1, [r7, #3]
 800e3ec:	f7f6 fae7 	bl	80049be <HAL_PCD_EP_Open>
 800e3f0:	4603      	mov	r3, r0
 800e3f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e3f4:	7bfb      	ldrb	r3, [r7, #15]
 800e3f6:	4618      	mov	r0, r3
 800e3f8:	f000 f91c 	bl	800e634 <USBD_Get_USB_Status>
 800e3fc:	4603      	mov	r3, r0
 800e3fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e400:	7bbb      	ldrb	r3, [r7, #14]
}
 800e402:	4618      	mov	r0, r3
 800e404:	3710      	adds	r7, #16
 800e406:	46bd      	mov	sp, r7
 800e408:	bd80      	pop	{r7, pc}

0800e40a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e40a:	b580      	push	{r7, lr}
 800e40c:	b084      	sub	sp, #16
 800e40e:	af00      	add	r7, sp, #0
 800e410:	6078      	str	r0, [r7, #4]
 800e412:	460b      	mov	r3, r1
 800e414:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e416:	2300      	movs	r3, #0
 800e418:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e41a:	2300      	movs	r3, #0
 800e41c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e424:	78fa      	ldrb	r2, [r7, #3]
 800e426:	4611      	mov	r1, r2
 800e428:	4618      	mov	r0, r3
 800e42a:	f7f6 fb30 	bl	8004a8e <HAL_PCD_EP_Close>
 800e42e:	4603      	mov	r3, r0
 800e430:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e432:	7bfb      	ldrb	r3, [r7, #15]
 800e434:	4618      	mov	r0, r3
 800e436:	f000 f8fd 	bl	800e634 <USBD_Get_USB_Status>
 800e43a:	4603      	mov	r3, r0
 800e43c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e43e:	7bbb      	ldrb	r3, [r7, #14]
}
 800e440:	4618      	mov	r0, r3
 800e442:	3710      	adds	r7, #16
 800e444:	46bd      	mov	sp, r7
 800e446:	bd80      	pop	{r7, pc}

0800e448 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e448:	b580      	push	{r7, lr}
 800e44a:	b084      	sub	sp, #16
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	6078      	str	r0, [r7, #4]
 800e450:	460b      	mov	r3, r1
 800e452:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e454:	2300      	movs	r3, #0
 800e456:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e458:	2300      	movs	r3, #0
 800e45a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e462:	78fa      	ldrb	r2, [r7, #3]
 800e464:	4611      	mov	r1, r2
 800e466:	4618      	mov	r0, r3
 800e468:	f7f6 fc08 	bl	8004c7c <HAL_PCD_EP_SetStall>
 800e46c:	4603      	mov	r3, r0
 800e46e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e470:	7bfb      	ldrb	r3, [r7, #15]
 800e472:	4618      	mov	r0, r3
 800e474:	f000 f8de 	bl	800e634 <USBD_Get_USB_Status>
 800e478:	4603      	mov	r3, r0
 800e47a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e47c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e47e:	4618      	mov	r0, r3
 800e480:	3710      	adds	r7, #16
 800e482:	46bd      	mov	sp, r7
 800e484:	bd80      	pop	{r7, pc}

0800e486 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e486:	b580      	push	{r7, lr}
 800e488:	b084      	sub	sp, #16
 800e48a:	af00      	add	r7, sp, #0
 800e48c:	6078      	str	r0, [r7, #4]
 800e48e:	460b      	mov	r3, r1
 800e490:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e492:	2300      	movs	r3, #0
 800e494:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e496:	2300      	movs	r3, #0
 800e498:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e4a0:	78fa      	ldrb	r2, [r7, #3]
 800e4a2:	4611      	mov	r1, r2
 800e4a4:	4618      	mov	r0, r3
 800e4a6:	f7f6 fc4d 	bl	8004d44 <HAL_PCD_EP_ClrStall>
 800e4aa:	4603      	mov	r3, r0
 800e4ac:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e4ae:	7bfb      	ldrb	r3, [r7, #15]
 800e4b0:	4618      	mov	r0, r3
 800e4b2:	f000 f8bf 	bl	800e634 <USBD_Get_USB_Status>
 800e4b6:	4603      	mov	r3, r0
 800e4b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e4ba:	7bbb      	ldrb	r3, [r7, #14]
}
 800e4bc:	4618      	mov	r0, r3
 800e4be:	3710      	adds	r7, #16
 800e4c0:	46bd      	mov	sp, r7
 800e4c2:	bd80      	pop	{r7, pc}

0800e4c4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e4c4:	b480      	push	{r7}
 800e4c6:	b085      	sub	sp, #20
 800e4c8:	af00      	add	r7, sp, #0
 800e4ca:	6078      	str	r0, [r7, #4]
 800e4cc:	460b      	mov	r3, r1
 800e4ce:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e4d6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e4d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	da0b      	bge.n	800e4f8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e4e0:	78fb      	ldrb	r3, [r7, #3]
 800e4e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e4e6:	68f9      	ldr	r1, [r7, #12]
 800e4e8:	4613      	mov	r3, r2
 800e4ea:	00db      	lsls	r3, r3, #3
 800e4ec:	4413      	add	r3, r2
 800e4ee:	009b      	lsls	r3, r3, #2
 800e4f0:	440b      	add	r3, r1
 800e4f2:	333e      	adds	r3, #62	; 0x3e
 800e4f4:	781b      	ldrb	r3, [r3, #0]
 800e4f6:	e00b      	b.n	800e510 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e4f8:	78fb      	ldrb	r3, [r7, #3]
 800e4fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e4fe:	68f9      	ldr	r1, [r7, #12]
 800e500:	4613      	mov	r3, r2
 800e502:	00db      	lsls	r3, r3, #3
 800e504:	4413      	add	r3, r2
 800e506:	009b      	lsls	r3, r3, #2
 800e508:	440b      	add	r3, r1
 800e50a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800e50e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e510:	4618      	mov	r0, r3
 800e512:	3714      	adds	r7, #20
 800e514:	46bd      	mov	sp, r7
 800e516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e51a:	4770      	bx	lr

0800e51c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e51c:	b580      	push	{r7, lr}
 800e51e:	b084      	sub	sp, #16
 800e520:	af00      	add	r7, sp, #0
 800e522:	6078      	str	r0, [r7, #4]
 800e524:	460b      	mov	r3, r1
 800e526:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e528:	2300      	movs	r3, #0
 800e52a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e52c:	2300      	movs	r3, #0
 800e52e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e536:	78fa      	ldrb	r2, [r7, #3]
 800e538:	4611      	mov	r1, r2
 800e53a:	4618      	mov	r0, r3
 800e53c:	f7f6 fa1a 	bl	8004974 <HAL_PCD_SetAddress>
 800e540:	4603      	mov	r3, r0
 800e542:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e544:	7bfb      	ldrb	r3, [r7, #15]
 800e546:	4618      	mov	r0, r3
 800e548:	f000 f874 	bl	800e634 <USBD_Get_USB_Status>
 800e54c:	4603      	mov	r3, r0
 800e54e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e550:	7bbb      	ldrb	r3, [r7, #14]
}
 800e552:	4618      	mov	r0, r3
 800e554:	3710      	adds	r7, #16
 800e556:	46bd      	mov	sp, r7
 800e558:	bd80      	pop	{r7, pc}

0800e55a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e55a:	b580      	push	{r7, lr}
 800e55c:	b086      	sub	sp, #24
 800e55e:	af00      	add	r7, sp, #0
 800e560:	60f8      	str	r0, [r7, #12]
 800e562:	607a      	str	r2, [r7, #4]
 800e564:	603b      	str	r3, [r7, #0]
 800e566:	460b      	mov	r3, r1
 800e568:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e56a:	2300      	movs	r3, #0
 800e56c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e56e:	2300      	movs	r3, #0
 800e570:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e578:	7af9      	ldrb	r1, [r7, #11]
 800e57a:	683b      	ldr	r3, [r7, #0]
 800e57c:	687a      	ldr	r2, [r7, #4]
 800e57e:	f7f6 fb33 	bl	8004be8 <HAL_PCD_EP_Transmit>
 800e582:	4603      	mov	r3, r0
 800e584:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e586:	7dfb      	ldrb	r3, [r7, #23]
 800e588:	4618      	mov	r0, r3
 800e58a:	f000 f853 	bl	800e634 <USBD_Get_USB_Status>
 800e58e:	4603      	mov	r3, r0
 800e590:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e592:	7dbb      	ldrb	r3, [r7, #22]
}
 800e594:	4618      	mov	r0, r3
 800e596:	3718      	adds	r7, #24
 800e598:	46bd      	mov	sp, r7
 800e59a:	bd80      	pop	{r7, pc}

0800e59c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e59c:	b580      	push	{r7, lr}
 800e59e:	b086      	sub	sp, #24
 800e5a0:	af00      	add	r7, sp, #0
 800e5a2:	60f8      	str	r0, [r7, #12]
 800e5a4:	607a      	str	r2, [r7, #4]
 800e5a6:	603b      	str	r3, [r7, #0]
 800e5a8:	460b      	mov	r3, r1
 800e5aa:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e5ac:	2300      	movs	r3, #0
 800e5ae:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e5b0:	2300      	movs	r3, #0
 800e5b2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e5ba:	7af9      	ldrb	r1, [r7, #11]
 800e5bc:	683b      	ldr	r3, [r7, #0]
 800e5be:	687a      	ldr	r2, [r7, #4]
 800e5c0:	f7f6 faaf 	bl	8004b22 <HAL_PCD_EP_Receive>
 800e5c4:	4603      	mov	r3, r0
 800e5c6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e5c8:	7dfb      	ldrb	r3, [r7, #23]
 800e5ca:	4618      	mov	r0, r3
 800e5cc:	f000 f832 	bl	800e634 <USBD_Get_USB_Status>
 800e5d0:	4603      	mov	r3, r0
 800e5d2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e5d4:	7dbb      	ldrb	r3, [r7, #22]
}
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	3718      	adds	r7, #24
 800e5da:	46bd      	mov	sp, r7
 800e5dc:	bd80      	pop	{r7, pc}

0800e5de <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e5de:	b580      	push	{r7, lr}
 800e5e0:	b082      	sub	sp, #8
 800e5e2:	af00      	add	r7, sp, #0
 800e5e4:	6078      	str	r0, [r7, #4]
 800e5e6:	460b      	mov	r3, r1
 800e5e8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e5f0:	78fa      	ldrb	r2, [r7, #3]
 800e5f2:	4611      	mov	r1, r2
 800e5f4:	4618      	mov	r0, r3
 800e5f6:	f7f6 fadf 	bl	8004bb8 <HAL_PCD_EP_GetRxCount>
 800e5fa:	4603      	mov	r3, r0
}
 800e5fc:	4618      	mov	r0, r3
 800e5fe:	3708      	adds	r7, #8
 800e600:	46bd      	mov	sp, r7
 800e602:	bd80      	pop	{r7, pc}

0800e604 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e604:	b480      	push	{r7}
 800e606:	b083      	sub	sp, #12
 800e608:	af00      	add	r7, sp, #0
 800e60a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e60c:	4b03      	ldr	r3, [pc, #12]	; (800e61c <USBD_static_malloc+0x18>)
}
 800e60e:	4618      	mov	r0, r3
 800e610:	370c      	adds	r7, #12
 800e612:	46bd      	mov	sp, r7
 800e614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e618:	4770      	bx	lr
 800e61a:	bf00      	nop
 800e61c:	200069c4 	.word	0x200069c4

0800e620 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e620:	b480      	push	{r7}
 800e622:	b083      	sub	sp, #12
 800e624:	af00      	add	r7, sp, #0
 800e626:	6078      	str	r0, [r7, #4]

}
 800e628:	bf00      	nop
 800e62a:	370c      	adds	r7, #12
 800e62c:	46bd      	mov	sp, r7
 800e62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e632:	4770      	bx	lr

0800e634 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e634:	b480      	push	{r7}
 800e636:	b085      	sub	sp, #20
 800e638:	af00      	add	r7, sp, #0
 800e63a:	4603      	mov	r3, r0
 800e63c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e63e:	2300      	movs	r3, #0
 800e640:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e642:	79fb      	ldrb	r3, [r7, #7]
 800e644:	2b03      	cmp	r3, #3
 800e646:	d817      	bhi.n	800e678 <USBD_Get_USB_Status+0x44>
 800e648:	a201      	add	r2, pc, #4	; (adr r2, 800e650 <USBD_Get_USB_Status+0x1c>)
 800e64a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e64e:	bf00      	nop
 800e650:	0800e661 	.word	0x0800e661
 800e654:	0800e667 	.word	0x0800e667
 800e658:	0800e66d 	.word	0x0800e66d
 800e65c:	0800e673 	.word	0x0800e673
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e660:	2300      	movs	r3, #0
 800e662:	73fb      	strb	r3, [r7, #15]
    break;
 800e664:	e00b      	b.n	800e67e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e666:	2303      	movs	r3, #3
 800e668:	73fb      	strb	r3, [r7, #15]
    break;
 800e66a:	e008      	b.n	800e67e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e66c:	2301      	movs	r3, #1
 800e66e:	73fb      	strb	r3, [r7, #15]
    break;
 800e670:	e005      	b.n	800e67e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e672:	2303      	movs	r3, #3
 800e674:	73fb      	strb	r3, [r7, #15]
    break;
 800e676:	e002      	b.n	800e67e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e678:	2303      	movs	r3, #3
 800e67a:	73fb      	strb	r3, [r7, #15]
    break;
 800e67c:	bf00      	nop
  }
  return usb_status;
 800e67e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e680:	4618      	mov	r0, r3
 800e682:	3714      	adds	r7, #20
 800e684:	46bd      	mov	sp, r7
 800e686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e68a:	4770      	bx	lr

0800e68c <__errno>:
 800e68c:	4b01      	ldr	r3, [pc, #4]	; (800e694 <__errno+0x8>)
 800e68e:	6818      	ldr	r0, [r3, #0]
 800e690:	4770      	bx	lr
 800e692:	bf00      	nop
 800e694:	200005e8 	.word	0x200005e8

0800e698 <__libc_init_array>:
 800e698:	b570      	push	{r4, r5, r6, lr}
 800e69a:	4d0d      	ldr	r5, [pc, #52]	; (800e6d0 <__libc_init_array+0x38>)
 800e69c:	4c0d      	ldr	r4, [pc, #52]	; (800e6d4 <__libc_init_array+0x3c>)
 800e69e:	1b64      	subs	r4, r4, r5
 800e6a0:	10a4      	asrs	r4, r4, #2
 800e6a2:	2600      	movs	r6, #0
 800e6a4:	42a6      	cmp	r6, r4
 800e6a6:	d109      	bne.n	800e6bc <__libc_init_array+0x24>
 800e6a8:	4d0b      	ldr	r5, [pc, #44]	; (800e6d8 <__libc_init_array+0x40>)
 800e6aa:	4c0c      	ldr	r4, [pc, #48]	; (800e6dc <__libc_init_array+0x44>)
 800e6ac:	f000 fcb2 	bl	800f014 <_init>
 800e6b0:	1b64      	subs	r4, r4, r5
 800e6b2:	10a4      	asrs	r4, r4, #2
 800e6b4:	2600      	movs	r6, #0
 800e6b6:	42a6      	cmp	r6, r4
 800e6b8:	d105      	bne.n	800e6c6 <__libc_init_array+0x2e>
 800e6ba:	bd70      	pop	{r4, r5, r6, pc}
 800e6bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800e6c0:	4798      	blx	r3
 800e6c2:	3601      	adds	r6, #1
 800e6c4:	e7ee      	b.n	800e6a4 <__libc_init_array+0xc>
 800e6c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800e6ca:	4798      	blx	r3
 800e6cc:	3601      	adds	r6, #1
 800e6ce:	e7f2      	b.n	800e6b6 <__libc_init_array+0x1e>
 800e6d0:	0800f614 	.word	0x0800f614
 800e6d4:	0800f614 	.word	0x0800f614
 800e6d8:	0800f614 	.word	0x0800f614
 800e6dc:	0800f618 	.word	0x0800f618

0800e6e0 <malloc>:
 800e6e0:	4b02      	ldr	r3, [pc, #8]	; (800e6ec <malloc+0xc>)
 800e6e2:	4601      	mov	r1, r0
 800e6e4:	6818      	ldr	r0, [r3, #0]
 800e6e6:	f000 b88d 	b.w	800e804 <_malloc_r>
 800e6ea:	bf00      	nop
 800e6ec:	200005e8 	.word	0x200005e8

0800e6f0 <free>:
 800e6f0:	4b02      	ldr	r3, [pc, #8]	; (800e6fc <free+0xc>)
 800e6f2:	4601      	mov	r1, r0
 800e6f4:	6818      	ldr	r0, [r3, #0]
 800e6f6:	f000 b819 	b.w	800e72c <_free_r>
 800e6fa:	bf00      	nop
 800e6fc:	200005e8 	.word	0x200005e8

0800e700 <memcpy>:
 800e700:	440a      	add	r2, r1
 800e702:	4291      	cmp	r1, r2
 800e704:	f100 33ff 	add.w	r3, r0, #4294967295
 800e708:	d100      	bne.n	800e70c <memcpy+0xc>
 800e70a:	4770      	bx	lr
 800e70c:	b510      	push	{r4, lr}
 800e70e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e712:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e716:	4291      	cmp	r1, r2
 800e718:	d1f9      	bne.n	800e70e <memcpy+0xe>
 800e71a:	bd10      	pop	{r4, pc}

0800e71c <memset>:
 800e71c:	4402      	add	r2, r0
 800e71e:	4603      	mov	r3, r0
 800e720:	4293      	cmp	r3, r2
 800e722:	d100      	bne.n	800e726 <memset+0xa>
 800e724:	4770      	bx	lr
 800e726:	f803 1b01 	strb.w	r1, [r3], #1
 800e72a:	e7f9      	b.n	800e720 <memset+0x4>

0800e72c <_free_r>:
 800e72c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e72e:	2900      	cmp	r1, #0
 800e730:	d044      	beq.n	800e7bc <_free_r+0x90>
 800e732:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e736:	9001      	str	r0, [sp, #4]
 800e738:	2b00      	cmp	r3, #0
 800e73a:	f1a1 0404 	sub.w	r4, r1, #4
 800e73e:	bfb8      	it	lt
 800e740:	18e4      	addlt	r4, r4, r3
 800e742:	f000 f917 	bl	800e974 <__malloc_lock>
 800e746:	4a1e      	ldr	r2, [pc, #120]	; (800e7c0 <_free_r+0x94>)
 800e748:	9801      	ldr	r0, [sp, #4]
 800e74a:	6813      	ldr	r3, [r2, #0]
 800e74c:	b933      	cbnz	r3, 800e75c <_free_r+0x30>
 800e74e:	6063      	str	r3, [r4, #4]
 800e750:	6014      	str	r4, [r2, #0]
 800e752:	b003      	add	sp, #12
 800e754:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e758:	f000 b912 	b.w	800e980 <__malloc_unlock>
 800e75c:	42a3      	cmp	r3, r4
 800e75e:	d908      	bls.n	800e772 <_free_r+0x46>
 800e760:	6825      	ldr	r5, [r4, #0]
 800e762:	1961      	adds	r1, r4, r5
 800e764:	428b      	cmp	r3, r1
 800e766:	bf01      	itttt	eq
 800e768:	6819      	ldreq	r1, [r3, #0]
 800e76a:	685b      	ldreq	r3, [r3, #4]
 800e76c:	1949      	addeq	r1, r1, r5
 800e76e:	6021      	streq	r1, [r4, #0]
 800e770:	e7ed      	b.n	800e74e <_free_r+0x22>
 800e772:	461a      	mov	r2, r3
 800e774:	685b      	ldr	r3, [r3, #4]
 800e776:	b10b      	cbz	r3, 800e77c <_free_r+0x50>
 800e778:	42a3      	cmp	r3, r4
 800e77a:	d9fa      	bls.n	800e772 <_free_r+0x46>
 800e77c:	6811      	ldr	r1, [r2, #0]
 800e77e:	1855      	adds	r5, r2, r1
 800e780:	42a5      	cmp	r5, r4
 800e782:	d10b      	bne.n	800e79c <_free_r+0x70>
 800e784:	6824      	ldr	r4, [r4, #0]
 800e786:	4421      	add	r1, r4
 800e788:	1854      	adds	r4, r2, r1
 800e78a:	42a3      	cmp	r3, r4
 800e78c:	6011      	str	r1, [r2, #0]
 800e78e:	d1e0      	bne.n	800e752 <_free_r+0x26>
 800e790:	681c      	ldr	r4, [r3, #0]
 800e792:	685b      	ldr	r3, [r3, #4]
 800e794:	6053      	str	r3, [r2, #4]
 800e796:	4421      	add	r1, r4
 800e798:	6011      	str	r1, [r2, #0]
 800e79a:	e7da      	b.n	800e752 <_free_r+0x26>
 800e79c:	d902      	bls.n	800e7a4 <_free_r+0x78>
 800e79e:	230c      	movs	r3, #12
 800e7a0:	6003      	str	r3, [r0, #0]
 800e7a2:	e7d6      	b.n	800e752 <_free_r+0x26>
 800e7a4:	6825      	ldr	r5, [r4, #0]
 800e7a6:	1961      	adds	r1, r4, r5
 800e7a8:	428b      	cmp	r3, r1
 800e7aa:	bf04      	itt	eq
 800e7ac:	6819      	ldreq	r1, [r3, #0]
 800e7ae:	685b      	ldreq	r3, [r3, #4]
 800e7b0:	6063      	str	r3, [r4, #4]
 800e7b2:	bf04      	itt	eq
 800e7b4:	1949      	addeq	r1, r1, r5
 800e7b6:	6021      	streq	r1, [r4, #0]
 800e7b8:	6054      	str	r4, [r2, #4]
 800e7ba:	e7ca      	b.n	800e752 <_free_r+0x26>
 800e7bc:	b003      	add	sp, #12
 800e7be:	bd30      	pop	{r4, r5, pc}
 800e7c0:	20006be4 	.word	0x20006be4

0800e7c4 <sbrk_aligned>:
 800e7c4:	b570      	push	{r4, r5, r6, lr}
 800e7c6:	4e0e      	ldr	r6, [pc, #56]	; (800e800 <sbrk_aligned+0x3c>)
 800e7c8:	460c      	mov	r4, r1
 800e7ca:	6831      	ldr	r1, [r6, #0]
 800e7cc:	4605      	mov	r5, r0
 800e7ce:	b911      	cbnz	r1, 800e7d6 <sbrk_aligned+0x12>
 800e7d0:	f000 f88c 	bl	800e8ec <_sbrk_r>
 800e7d4:	6030      	str	r0, [r6, #0]
 800e7d6:	4621      	mov	r1, r4
 800e7d8:	4628      	mov	r0, r5
 800e7da:	f000 f887 	bl	800e8ec <_sbrk_r>
 800e7de:	1c43      	adds	r3, r0, #1
 800e7e0:	d00a      	beq.n	800e7f8 <sbrk_aligned+0x34>
 800e7e2:	1cc4      	adds	r4, r0, #3
 800e7e4:	f024 0403 	bic.w	r4, r4, #3
 800e7e8:	42a0      	cmp	r0, r4
 800e7ea:	d007      	beq.n	800e7fc <sbrk_aligned+0x38>
 800e7ec:	1a21      	subs	r1, r4, r0
 800e7ee:	4628      	mov	r0, r5
 800e7f0:	f000 f87c 	bl	800e8ec <_sbrk_r>
 800e7f4:	3001      	adds	r0, #1
 800e7f6:	d101      	bne.n	800e7fc <sbrk_aligned+0x38>
 800e7f8:	f04f 34ff 	mov.w	r4, #4294967295
 800e7fc:	4620      	mov	r0, r4
 800e7fe:	bd70      	pop	{r4, r5, r6, pc}
 800e800:	20006be8 	.word	0x20006be8

0800e804 <_malloc_r>:
 800e804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e808:	1ccd      	adds	r5, r1, #3
 800e80a:	f025 0503 	bic.w	r5, r5, #3
 800e80e:	3508      	adds	r5, #8
 800e810:	2d0c      	cmp	r5, #12
 800e812:	bf38      	it	cc
 800e814:	250c      	movcc	r5, #12
 800e816:	2d00      	cmp	r5, #0
 800e818:	4607      	mov	r7, r0
 800e81a:	db01      	blt.n	800e820 <_malloc_r+0x1c>
 800e81c:	42a9      	cmp	r1, r5
 800e81e:	d905      	bls.n	800e82c <_malloc_r+0x28>
 800e820:	230c      	movs	r3, #12
 800e822:	603b      	str	r3, [r7, #0]
 800e824:	2600      	movs	r6, #0
 800e826:	4630      	mov	r0, r6
 800e828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e82c:	4e2e      	ldr	r6, [pc, #184]	; (800e8e8 <_malloc_r+0xe4>)
 800e82e:	f000 f8a1 	bl	800e974 <__malloc_lock>
 800e832:	6833      	ldr	r3, [r6, #0]
 800e834:	461c      	mov	r4, r3
 800e836:	bb34      	cbnz	r4, 800e886 <_malloc_r+0x82>
 800e838:	4629      	mov	r1, r5
 800e83a:	4638      	mov	r0, r7
 800e83c:	f7ff ffc2 	bl	800e7c4 <sbrk_aligned>
 800e840:	1c43      	adds	r3, r0, #1
 800e842:	4604      	mov	r4, r0
 800e844:	d14d      	bne.n	800e8e2 <_malloc_r+0xde>
 800e846:	6834      	ldr	r4, [r6, #0]
 800e848:	4626      	mov	r6, r4
 800e84a:	2e00      	cmp	r6, #0
 800e84c:	d140      	bne.n	800e8d0 <_malloc_r+0xcc>
 800e84e:	6823      	ldr	r3, [r4, #0]
 800e850:	4631      	mov	r1, r6
 800e852:	4638      	mov	r0, r7
 800e854:	eb04 0803 	add.w	r8, r4, r3
 800e858:	f000 f848 	bl	800e8ec <_sbrk_r>
 800e85c:	4580      	cmp	r8, r0
 800e85e:	d13a      	bne.n	800e8d6 <_malloc_r+0xd2>
 800e860:	6821      	ldr	r1, [r4, #0]
 800e862:	3503      	adds	r5, #3
 800e864:	1a6d      	subs	r5, r5, r1
 800e866:	f025 0503 	bic.w	r5, r5, #3
 800e86a:	3508      	adds	r5, #8
 800e86c:	2d0c      	cmp	r5, #12
 800e86e:	bf38      	it	cc
 800e870:	250c      	movcc	r5, #12
 800e872:	4629      	mov	r1, r5
 800e874:	4638      	mov	r0, r7
 800e876:	f7ff ffa5 	bl	800e7c4 <sbrk_aligned>
 800e87a:	3001      	adds	r0, #1
 800e87c:	d02b      	beq.n	800e8d6 <_malloc_r+0xd2>
 800e87e:	6823      	ldr	r3, [r4, #0]
 800e880:	442b      	add	r3, r5
 800e882:	6023      	str	r3, [r4, #0]
 800e884:	e00e      	b.n	800e8a4 <_malloc_r+0xa0>
 800e886:	6822      	ldr	r2, [r4, #0]
 800e888:	1b52      	subs	r2, r2, r5
 800e88a:	d41e      	bmi.n	800e8ca <_malloc_r+0xc6>
 800e88c:	2a0b      	cmp	r2, #11
 800e88e:	d916      	bls.n	800e8be <_malloc_r+0xba>
 800e890:	1961      	adds	r1, r4, r5
 800e892:	42a3      	cmp	r3, r4
 800e894:	6025      	str	r5, [r4, #0]
 800e896:	bf18      	it	ne
 800e898:	6059      	strne	r1, [r3, #4]
 800e89a:	6863      	ldr	r3, [r4, #4]
 800e89c:	bf08      	it	eq
 800e89e:	6031      	streq	r1, [r6, #0]
 800e8a0:	5162      	str	r2, [r4, r5]
 800e8a2:	604b      	str	r3, [r1, #4]
 800e8a4:	4638      	mov	r0, r7
 800e8a6:	f104 060b 	add.w	r6, r4, #11
 800e8aa:	f000 f869 	bl	800e980 <__malloc_unlock>
 800e8ae:	f026 0607 	bic.w	r6, r6, #7
 800e8b2:	1d23      	adds	r3, r4, #4
 800e8b4:	1af2      	subs	r2, r6, r3
 800e8b6:	d0b6      	beq.n	800e826 <_malloc_r+0x22>
 800e8b8:	1b9b      	subs	r3, r3, r6
 800e8ba:	50a3      	str	r3, [r4, r2]
 800e8bc:	e7b3      	b.n	800e826 <_malloc_r+0x22>
 800e8be:	6862      	ldr	r2, [r4, #4]
 800e8c0:	42a3      	cmp	r3, r4
 800e8c2:	bf0c      	ite	eq
 800e8c4:	6032      	streq	r2, [r6, #0]
 800e8c6:	605a      	strne	r2, [r3, #4]
 800e8c8:	e7ec      	b.n	800e8a4 <_malloc_r+0xa0>
 800e8ca:	4623      	mov	r3, r4
 800e8cc:	6864      	ldr	r4, [r4, #4]
 800e8ce:	e7b2      	b.n	800e836 <_malloc_r+0x32>
 800e8d0:	4634      	mov	r4, r6
 800e8d2:	6876      	ldr	r6, [r6, #4]
 800e8d4:	e7b9      	b.n	800e84a <_malloc_r+0x46>
 800e8d6:	230c      	movs	r3, #12
 800e8d8:	603b      	str	r3, [r7, #0]
 800e8da:	4638      	mov	r0, r7
 800e8dc:	f000 f850 	bl	800e980 <__malloc_unlock>
 800e8e0:	e7a1      	b.n	800e826 <_malloc_r+0x22>
 800e8e2:	6025      	str	r5, [r4, #0]
 800e8e4:	e7de      	b.n	800e8a4 <_malloc_r+0xa0>
 800e8e6:	bf00      	nop
 800e8e8:	20006be4 	.word	0x20006be4

0800e8ec <_sbrk_r>:
 800e8ec:	b538      	push	{r3, r4, r5, lr}
 800e8ee:	4d06      	ldr	r5, [pc, #24]	; (800e908 <_sbrk_r+0x1c>)
 800e8f0:	2300      	movs	r3, #0
 800e8f2:	4604      	mov	r4, r0
 800e8f4:	4608      	mov	r0, r1
 800e8f6:	602b      	str	r3, [r5, #0]
 800e8f8:	f7f3 ff1e 	bl	8002738 <_sbrk>
 800e8fc:	1c43      	adds	r3, r0, #1
 800e8fe:	d102      	bne.n	800e906 <_sbrk_r+0x1a>
 800e900:	682b      	ldr	r3, [r5, #0]
 800e902:	b103      	cbz	r3, 800e906 <_sbrk_r+0x1a>
 800e904:	6023      	str	r3, [r4, #0]
 800e906:	bd38      	pop	{r3, r4, r5, pc}
 800e908:	20006bec 	.word	0x20006bec

0800e90c <siprintf>:
 800e90c:	b40e      	push	{r1, r2, r3}
 800e90e:	b500      	push	{lr}
 800e910:	b09c      	sub	sp, #112	; 0x70
 800e912:	ab1d      	add	r3, sp, #116	; 0x74
 800e914:	9002      	str	r0, [sp, #8]
 800e916:	9006      	str	r0, [sp, #24]
 800e918:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e91c:	4809      	ldr	r0, [pc, #36]	; (800e944 <siprintf+0x38>)
 800e91e:	9107      	str	r1, [sp, #28]
 800e920:	9104      	str	r1, [sp, #16]
 800e922:	4909      	ldr	r1, [pc, #36]	; (800e948 <siprintf+0x3c>)
 800e924:	f853 2b04 	ldr.w	r2, [r3], #4
 800e928:	9105      	str	r1, [sp, #20]
 800e92a:	6800      	ldr	r0, [r0, #0]
 800e92c:	9301      	str	r3, [sp, #4]
 800e92e:	a902      	add	r1, sp, #8
 800e930:	f000 f888 	bl	800ea44 <_svfiprintf_r>
 800e934:	9b02      	ldr	r3, [sp, #8]
 800e936:	2200      	movs	r2, #0
 800e938:	701a      	strb	r2, [r3, #0]
 800e93a:	b01c      	add	sp, #112	; 0x70
 800e93c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e940:	b003      	add	sp, #12
 800e942:	4770      	bx	lr
 800e944:	200005e8 	.word	0x200005e8
 800e948:	ffff0208 	.word	0xffff0208

0800e94c <strncpy>:
 800e94c:	b510      	push	{r4, lr}
 800e94e:	3901      	subs	r1, #1
 800e950:	4603      	mov	r3, r0
 800e952:	b132      	cbz	r2, 800e962 <strncpy+0x16>
 800e954:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e958:	f803 4b01 	strb.w	r4, [r3], #1
 800e95c:	3a01      	subs	r2, #1
 800e95e:	2c00      	cmp	r4, #0
 800e960:	d1f7      	bne.n	800e952 <strncpy+0x6>
 800e962:	441a      	add	r2, r3
 800e964:	2100      	movs	r1, #0
 800e966:	4293      	cmp	r3, r2
 800e968:	d100      	bne.n	800e96c <strncpy+0x20>
 800e96a:	bd10      	pop	{r4, pc}
 800e96c:	f803 1b01 	strb.w	r1, [r3], #1
 800e970:	e7f9      	b.n	800e966 <strncpy+0x1a>
	...

0800e974 <__malloc_lock>:
 800e974:	4801      	ldr	r0, [pc, #4]	; (800e97c <__malloc_lock+0x8>)
 800e976:	f000 baf9 	b.w	800ef6c <__retarget_lock_acquire_recursive>
 800e97a:	bf00      	nop
 800e97c:	20006bf0 	.word	0x20006bf0

0800e980 <__malloc_unlock>:
 800e980:	4801      	ldr	r0, [pc, #4]	; (800e988 <__malloc_unlock+0x8>)
 800e982:	f000 baf4 	b.w	800ef6e <__retarget_lock_release_recursive>
 800e986:	bf00      	nop
 800e988:	20006bf0 	.word	0x20006bf0

0800e98c <__ssputs_r>:
 800e98c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e990:	688e      	ldr	r6, [r1, #8]
 800e992:	429e      	cmp	r6, r3
 800e994:	4682      	mov	sl, r0
 800e996:	460c      	mov	r4, r1
 800e998:	4690      	mov	r8, r2
 800e99a:	461f      	mov	r7, r3
 800e99c:	d838      	bhi.n	800ea10 <__ssputs_r+0x84>
 800e99e:	898a      	ldrh	r2, [r1, #12]
 800e9a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e9a4:	d032      	beq.n	800ea0c <__ssputs_r+0x80>
 800e9a6:	6825      	ldr	r5, [r4, #0]
 800e9a8:	6909      	ldr	r1, [r1, #16]
 800e9aa:	eba5 0901 	sub.w	r9, r5, r1
 800e9ae:	6965      	ldr	r5, [r4, #20]
 800e9b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e9b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e9b8:	3301      	adds	r3, #1
 800e9ba:	444b      	add	r3, r9
 800e9bc:	106d      	asrs	r5, r5, #1
 800e9be:	429d      	cmp	r5, r3
 800e9c0:	bf38      	it	cc
 800e9c2:	461d      	movcc	r5, r3
 800e9c4:	0553      	lsls	r3, r2, #21
 800e9c6:	d531      	bpl.n	800ea2c <__ssputs_r+0xa0>
 800e9c8:	4629      	mov	r1, r5
 800e9ca:	f7ff ff1b 	bl	800e804 <_malloc_r>
 800e9ce:	4606      	mov	r6, r0
 800e9d0:	b950      	cbnz	r0, 800e9e8 <__ssputs_r+0x5c>
 800e9d2:	230c      	movs	r3, #12
 800e9d4:	f8ca 3000 	str.w	r3, [sl]
 800e9d8:	89a3      	ldrh	r3, [r4, #12]
 800e9da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e9de:	81a3      	strh	r3, [r4, #12]
 800e9e0:	f04f 30ff 	mov.w	r0, #4294967295
 800e9e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9e8:	6921      	ldr	r1, [r4, #16]
 800e9ea:	464a      	mov	r2, r9
 800e9ec:	f7ff fe88 	bl	800e700 <memcpy>
 800e9f0:	89a3      	ldrh	r3, [r4, #12]
 800e9f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e9f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e9fa:	81a3      	strh	r3, [r4, #12]
 800e9fc:	6126      	str	r6, [r4, #16]
 800e9fe:	6165      	str	r5, [r4, #20]
 800ea00:	444e      	add	r6, r9
 800ea02:	eba5 0509 	sub.w	r5, r5, r9
 800ea06:	6026      	str	r6, [r4, #0]
 800ea08:	60a5      	str	r5, [r4, #8]
 800ea0a:	463e      	mov	r6, r7
 800ea0c:	42be      	cmp	r6, r7
 800ea0e:	d900      	bls.n	800ea12 <__ssputs_r+0x86>
 800ea10:	463e      	mov	r6, r7
 800ea12:	6820      	ldr	r0, [r4, #0]
 800ea14:	4632      	mov	r2, r6
 800ea16:	4641      	mov	r1, r8
 800ea18:	f000 faaa 	bl	800ef70 <memmove>
 800ea1c:	68a3      	ldr	r3, [r4, #8]
 800ea1e:	1b9b      	subs	r3, r3, r6
 800ea20:	60a3      	str	r3, [r4, #8]
 800ea22:	6823      	ldr	r3, [r4, #0]
 800ea24:	4433      	add	r3, r6
 800ea26:	6023      	str	r3, [r4, #0]
 800ea28:	2000      	movs	r0, #0
 800ea2a:	e7db      	b.n	800e9e4 <__ssputs_r+0x58>
 800ea2c:	462a      	mov	r2, r5
 800ea2e:	f000 fab9 	bl	800efa4 <_realloc_r>
 800ea32:	4606      	mov	r6, r0
 800ea34:	2800      	cmp	r0, #0
 800ea36:	d1e1      	bne.n	800e9fc <__ssputs_r+0x70>
 800ea38:	6921      	ldr	r1, [r4, #16]
 800ea3a:	4650      	mov	r0, sl
 800ea3c:	f7ff fe76 	bl	800e72c <_free_r>
 800ea40:	e7c7      	b.n	800e9d2 <__ssputs_r+0x46>
	...

0800ea44 <_svfiprintf_r>:
 800ea44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea48:	4698      	mov	r8, r3
 800ea4a:	898b      	ldrh	r3, [r1, #12]
 800ea4c:	061b      	lsls	r3, r3, #24
 800ea4e:	b09d      	sub	sp, #116	; 0x74
 800ea50:	4607      	mov	r7, r0
 800ea52:	460d      	mov	r5, r1
 800ea54:	4614      	mov	r4, r2
 800ea56:	d50e      	bpl.n	800ea76 <_svfiprintf_r+0x32>
 800ea58:	690b      	ldr	r3, [r1, #16]
 800ea5a:	b963      	cbnz	r3, 800ea76 <_svfiprintf_r+0x32>
 800ea5c:	2140      	movs	r1, #64	; 0x40
 800ea5e:	f7ff fed1 	bl	800e804 <_malloc_r>
 800ea62:	6028      	str	r0, [r5, #0]
 800ea64:	6128      	str	r0, [r5, #16]
 800ea66:	b920      	cbnz	r0, 800ea72 <_svfiprintf_r+0x2e>
 800ea68:	230c      	movs	r3, #12
 800ea6a:	603b      	str	r3, [r7, #0]
 800ea6c:	f04f 30ff 	mov.w	r0, #4294967295
 800ea70:	e0d1      	b.n	800ec16 <_svfiprintf_r+0x1d2>
 800ea72:	2340      	movs	r3, #64	; 0x40
 800ea74:	616b      	str	r3, [r5, #20]
 800ea76:	2300      	movs	r3, #0
 800ea78:	9309      	str	r3, [sp, #36]	; 0x24
 800ea7a:	2320      	movs	r3, #32
 800ea7c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ea80:	f8cd 800c 	str.w	r8, [sp, #12]
 800ea84:	2330      	movs	r3, #48	; 0x30
 800ea86:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ec30 <_svfiprintf_r+0x1ec>
 800ea8a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ea8e:	f04f 0901 	mov.w	r9, #1
 800ea92:	4623      	mov	r3, r4
 800ea94:	469a      	mov	sl, r3
 800ea96:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ea9a:	b10a      	cbz	r2, 800eaa0 <_svfiprintf_r+0x5c>
 800ea9c:	2a25      	cmp	r2, #37	; 0x25
 800ea9e:	d1f9      	bne.n	800ea94 <_svfiprintf_r+0x50>
 800eaa0:	ebba 0b04 	subs.w	fp, sl, r4
 800eaa4:	d00b      	beq.n	800eabe <_svfiprintf_r+0x7a>
 800eaa6:	465b      	mov	r3, fp
 800eaa8:	4622      	mov	r2, r4
 800eaaa:	4629      	mov	r1, r5
 800eaac:	4638      	mov	r0, r7
 800eaae:	f7ff ff6d 	bl	800e98c <__ssputs_r>
 800eab2:	3001      	adds	r0, #1
 800eab4:	f000 80aa 	beq.w	800ec0c <_svfiprintf_r+0x1c8>
 800eab8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800eaba:	445a      	add	r2, fp
 800eabc:	9209      	str	r2, [sp, #36]	; 0x24
 800eabe:	f89a 3000 	ldrb.w	r3, [sl]
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	f000 80a2 	beq.w	800ec0c <_svfiprintf_r+0x1c8>
 800eac8:	2300      	movs	r3, #0
 800eaca:	f04f 32ff 	mov.w	r2, #4294967295
 800eace:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ead2:	f10a 0a01 	add.w	sl, sl, #1
 800ead6:	9304      	str	r3, [sp, #16]
 800ead8:	9307      	str	r3, [sp, #28]
 800eada:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800eade:	931a      	str	r3, [sp, #104]	; 0x68
 800eae0:	4654      	mov	r4, sl
 800eae2:	2205      	movs	r2, #5
 800eae4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eae8:	4851      	ldr	r0, [pc, #324]	; (800ec30 <_svfiprintf_r+0x1ec>)
 800eaea:	f7f1 fb81 	bl	80001f0 <memchr>
 800eaee:	9a04      	ldr	r2, [sp, #16]
 800eaf0:	b9d8      	cbnz	r0, 800eb2a <_svfiprintf_r+0xe6>
 800eaf2:	06d0      	lsls	r0, r2, #27
 800eaf4:	bf44      	itt	mi
 800eaf6:	2320      	movmi	r3, #32
 800eaf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eafc:	0711      	lsls	r1, r2, #28
 800eafe:	bf44      	itt	mi
 800eb00:	232b      	movmi	r3, #43	; 0x2b
 800eb02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eb06:	f89a 3000 	ldrb.w	r3, [sl]
 800eb0a:	2b2a      	cmp	r3, #42	; 0x2a
 800eb0c:	d015      	beq.n	800eb3a <_svfiprintf_r+0xf6>
 800eb0e:	9a07      	ldr	r2, [sp, #28]
 800eb10:	4654      	mov	r4, sl
 800eb12:	2000      	movs	r0, #0
 800eb14:	f04f 0c0a 	mov.w	ip, #10
 800eb18:	4621      	mov	r1, r4
 800eb1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eb1e:	3b30      	subs	r3, #48	; 0x30
 800eb20:	2b09      	cmp	r3, #9
 800eb22:	d94e      	bls.n	800ebc2 <_svfiprintf_r+0x17e>
 800eb24:	b1b0      	cbz	r0, 800eb54 <_svfiprintf_r+0x110>
 800eb26:	9207      	str	r2, [sp, #28]
 800eb28:	e014      	b.n	800eb54 <_svfiprintf_r+0x110>
 800eb2a:	eba0 0308 	sub.w	r3, r0, r8
 800eb2e:	fa09 f303 	lsl.w	r3, r9, r3
 800eb32:	4313      	orrs	r3, r2
 800eb34:	9304      	str	r3, [sp, #16]
 800eb36:	46a2      	mov	sl, r4
 800eb38:	e7d2      	b.n	800eae0 <_svfiprintf_r+0x9c>
 800eb3a:	9b03      	ldr	r3, [sp, #12]
 800eb3c:	1d19      	adds	r1, r3, #4
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	9103      	str	r1, [sp, #12]
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	bfbb      	ittet	lt
 800eb46:	425b      	neglt	r3, r3
 800eb48:	f042 0202 	orrlt.w	r2, r2, #2
 800eb4c:	9307      	strge	r3, [sp, #28]
 800eb4e:	9307      	strlt	r3, [sp, #28]
 800eb50:	bfb8      	it	lt
 800eb52:	9204      	strlt	r2, [sp, #16]
 800eb54:	7823      	ldrb	r3, [r4, #0]
 800eb56:	2b2e      	cmp	r3, #46	; 0x2e
 800eb58:	d10c      	bne.n	800eb74 <_svfiprintf_r+0x130>
 800eb5a:	7863      	ldrb	r3, [r4, #1]
 800eb5c:	2b2a      	cmp	r3, #42	; 0x2a
 800eb5e:	d135      	bne.n	800ebcc <_svfiprintf_r+0x188>
 800eb60:	9b03      	ldr	r3, [sp, #12]
 800eb62:	1d1a      	adds	r2, r3, #4
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	9203      	str	r2, [sp, #12]
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	bfb8      	it	lt
 800eb6c:	f04f 33ff 	movlt.w	r3, #4294967295
 800eb70:	3402      	adds	r4, #2
 800eb72:	9305      	str	r3, [sp, #20]
 800eb74:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ec40 <_svfiprintf_r+0x1fc>
 800eb78:	7821      	ldrb	r1, [r4, #0]
 800eb7a:	2203      	movs	r2, #3
 800eb7c:	4650      	mov	r0, sl
 800eb7e:	f7f1 fb37 	bl	80001f0 <memchr>
 800eb82:	b140      	cbz	r0, 800eb96 <_svfiprintf_r+0x152>
 800eb84:	2340      	movs	r3, #64	; 0x40
 800eb86:	eba0 000a 	sub.w	r0, r0, sl
 800eb8a:	fa03 f000 	lsl.w	r0, r3, r0
 800eb8e:	9b04      	ldr	r3, [sp, #16]
 800eb90:	4303      	orrs	r3, r0
 800eb92:	3401      	adds	r4, #1
 800eb94:	9304      	str	r3, [sp, #16]
 800eb96:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb9a:	4826      	ldr	r0, [pc, #152]	; (800ec34 <_svfiprintf_r+0x1f0>)
 800eb9c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800eba0:	2206      	movs	r2, #6
 800eba2:	f7f1 fb25 	bl	80001f0 <memchr>
 800eba6:	2800      	cmp	r0, #0
 800eba8:	d038      	beq.n	800ec1c <_svfiprintf_r+0x1d8>
 800ebaa:	4b23      	ldr	r3, [pc, #140]	; (800ec38 <_svfiprintf_r+0x1f4>)
 800ebac:	bb1b      	cbnz	r3, 800ebf6 <_svfiprintf_r+0x1b2>
 800ebae:	9b03      	ldr	r3, [sp, #12]
 800ebb0:	3307      	adds	r3, #7
 800ebb2:	f023 0307 	bic.w	r3, r3, #7
 800ebb6:	3308      	adds	r3, #8
 800ebb8:	9303      	str	r3, [sp, #12]
 800ebba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ebbc:	4433      	add	r3, r6
 800ebbe:	9309      	str	r3, [sp, #36]	; 0x24
 800ebc0:	e767      	b.n	800ea92 <_svfiprintf_r+0x4e>
 800ebc2:	fb0c 3202 	mla	r2, ip, r2, r3
 800ebc6:	460c      	mov	r4, r1
 800ebc8:	2001      	movs	r0, #1
 800ebca:	e7a5      	b.n	800eb18 <_svfiprintf_r+0xd4>
 800ebcc:	2300      	movs	r3, #0
 800ebce:	3401      	adds	r4, #1
 800ebd0:	9305      	str	r3, [sp, #20]
 800ebd2:	4619      	mov	r1, r3
 800ebd4:	f04f 0c0a 	mov.w	ip, #10
 800ebd8:	4620      	mov	r0, r4
 800ebda:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ebde:	3a30      	subs	r2, #48	; 0x30
 800ebe0:	2a09      	cmp	r2, #9
 800ebe2:	d903      	bls.n	800ebec <_svfiprintf_r+0x1a8>
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	d0c5      	beq.n	800eb74 <_svfiprintf_r+0x130>
 800ebe8:	9105      	str	r1, [sp, #20]
 800ebea:	e7c3      	b.n	800eb74 <_svfiprintf_r+0x130>
 800ebec:	fb0c 2101 	mla	r1, ip, r1, r2
 800ebf0:	4604      	mov	r4, r0
 800ebf2:	2301      	movs	r3, #1
 800ebf4:	e7f0      	b.n	800ebd8 <_svfiprintf_r+0x194>
 800ebf6:	ab03      	add	r3, sp, #12
 800ebf8:	9300      	str	r3, [sp, #0]
 800ebfa:	462a      	mov	r2, r5
 800ebfc:	4b0f      	ldr	r3, [pc, #60]	; (800ec3c <_svfiprintf_r+0x1f8>)
 800ebfe:	a904      	add	r1, sp, #16
 800ec00:	4638      	mov	r0, r7
 800ec02:	f3af 8000 	nop.w
 800ec06:	1c42      	adds	r2, r0, #1
 800ec08:	4606      	mov	r6, r0
 800ec0a:	d1d6      	bne.n	800ebba <_svfiprintf_r+0x176>
 800ec0c:	89ab      	ldrh	r3, [r5, #12]
 800ec0e:	065b      	lsls	r3, r3, #25
 800ec10:	f53f af2c 	bmi.w	800ea6c <_svfiprintf_r+0x28>
 800ec14:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ec16:	b01d      	add	sp, #116	; 0x74
 800ec18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec1c:	ab03      	add	r3, sp, #12
 800ec1e:	9300      	str	r3, [sp, #0]
 800ec20:	462a      	mov	r2, r5
 800ec22:	4b06      	ldr	r3, [pc, #24]	; (800ec3c <_svfiprintf_r+0x1f8>)
 800ec24:	a904      	add	r1, sp, #16
 800ec26:	4638      	mov	r0, r7
 800ec28:	f000 f87a 	bl	800ed20 <_printf_i>
 800ec2c:	e7eb      	b.n	800ec06 <_svfiprintf_r+0x1c2>
 800ec2e:	bf00      	nop
 800ec30:	0800f5d8 	.word	0x0800f5d8
 800ec34:	0800f5e2 	.word	0x0800f5e2
 800ec38:	00000000 	.word	0x00000000
 800ec3c:	0800e98d 	.word	0x0800e98d
 800ec40:	0800f5de 	.word	0x0800f5de

0800ec44 <_printf_common>:
 800ec44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec48:	4616      	mov	r6, r2
 800ec4a:	4699      	mov	r9, r3
 800ec4c:	688a      	ldr	r2, [r1, #8]
 800ec4e:	690b      	ldr	r3, [r1, #16]
 800ec50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ec54:	4293      	cmp	r3, r2
 800ec56:	bfb8      	it	lt
 800ec58:	4613      	movlt	r3, r2
 800ec5a:	6033      	str	r3, [r6, #0]
 800ec5c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ec60:	4607      	mov	r7, r0
 800ec62:	460c      	mov	r4, r1
 800ec64:	b10a      	cbz	r2, 800ec6a <_printf_common+0x26>
 800ec66:	3301      	adds	r3, #1
 800ec68:	6033      	str	r3, [r6, #0]
 800ec6a:	6823      	ldr	r3, [r4, #0]
 800ec6c:	0699      	lsls	r1, r3, #26
 800ec6e:	bf42      	ittt	mi
 800ec70:	6833      	ldrmi	r3, [r6, #0]
 800ec72:	3302      	addmi	r3, #2
 800ec74:	6033      	strmi	r3, [r6, #0]
 800ec76:	6825      	ldr	r5, [r4, #0]
 800ec78:	f015 0506 	ands.w	r5, r5, #6
 800ec7c:	d106      	bne.n	800ec8c <_printf_common+0x48>
 800ec7e:	f104 0a19 	add.w	sl, r4, #25
 800ec82:	68e3      	ldr	r3, [r4, #12]
 800ec84:	6832      	ldr	r2, [r6, #0]
 800ec86:	1a9b      	subs	r3, r3, r2
 800ec88:	42ab      	cmp	r3, r5
 800ec8a:	dc26      	bgt.n	800ecda <_printf_common+0x96>
 800ec8c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ec90:	1e13      	subs	r3, r2, #0
 800ec92:	6822      	ldr	r2, [r4, #0]
 800ec94:	bf18      	it	ne
 800ec96:	2301      	movne	r3, #1
 800ec98:	0692      	lsls	r2, r2, #26
 800ec9a:	d42b      	bmi.n	800ecf4 <_printf_common+0xb0>
 800ec9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800eca0:	4649      	mov	r1, r9
 800eca2:	4638      	mov	r0, r7
 800eca4:	47c0      	blx	r8
 800eca6:	3001      	adds	r0, #1
 800eca8:	d01e      	beq.n	800ece8 <_printf_common+0xa4>
 800ecaa:	6823      	ldr	r3, [r4, #0]
 800ecac:	68e5      	ldr	r5, [r4, #12]
 800ecae:	6832      	ldr	r2, [r6, #0]
 800ecb0:	f003 0306 	and.w	r3, r3, #6
 800ecb4:	2b04      	cmp	r3, #4
 800ecb6:	bf08      	it	eq
 800ecb8:	1aad      	subeq	r5, r5, r2
 800ecba:	68a3      	ldr	r3, [r4, #8]
 800ecbc:	6922      	ldr	r2, [r4, #16]
 800ecbe:	bf0c      	ite	eq
 800ecc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ecc4:	2500      	movne	r5, #0
 800ecc6:	4293      	cmp	r3, r2
 800ecc8:	bfc4      	itt	gt
 800ecca:	1a9b      	subgt	r3, r3, r2
 800eccc:	18ed      	addgt	r5, r5, r3
 800ecce:	2600      	movs	r6, #0
 800ecd0:	341a      	adds	r4, #26
 800ecd2:	42b5      	cmp	r5, r6
 800ecd4:	d11a      	bne.n	800ed0c <_printf_common+0xc8>
 800ecd6:	2000      	movs	r0, #0
 800ecd8:	e008      	b.n	800ecec <_printf_common+0xa8>
 800ecda:	2301      	movs	r3, #1
 800ecdc:	4652      	mov	r2, sl
 800ecde:	4649      	mov	r1, r9
 800ece0:	4638      	mov	r0, r7
 800ece2:	47c0      	blx	r8
 800ece4:	3001      	adds	r0, #1
 800ece6:	d103      	bne.n	800ecf0 <_printf_common+0xac>
 800ece8:	f04f 30ff 	mov.w	r0, #4294967295
 800ecec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ecf0:	3501      	adds	r5, #1
 800ecf2:	e7c6      	b.n	800ec82 <_printf_common+0x3e>
 800ecf4:	18e1      	adds	r1, r4, r3
 800ecf6:	1c5a      	adds	r2, r3, #1
 800ecf8:	2030      	movs	r0, #48	; 0x30
 800ecfa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ecfe:	4422      	add	r2, r4
 800ed00:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ed04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ed08:	3302      	adds	r3, #2
 800ed0a:	e7c7      	b.n	800ec9c <_printf_common+0x58>
 800ed0c:	2301      	movs	r3, #1
 800ed0e:	4622      	mov	r2, r4
 800ed10:	4649      	mov	r1, r9
 800ed12:	4638      	mov	r0, r7
 800ed14:	47c0      	blx	r8
 800ed16:	3001      	adds	r0, #1
 800ed18:	d0e6      	beq.n	800ece8 <_printf_common+0xa4>
 800ed1a:	3601      	adds	r6, #1
 800ed1c:	e7d9      	b.n	800ecd2 <_printf_common+0x8e>
	...

0800ed20 <_printf_i>:
 800ed20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ed24:	7e0f      	ldrb	r7, [r1, #24]
 800ed26:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ed28:	2f78      	cmp	r7, #120	; 0x78
 800ed2a:	4691      	mov	r9, r2
 800ed2c:	4680      	mov	r8, r0
 800ed2e:	460c      	mov	r4, r1
 800ed30:	469a      	mov	sl, r3
 800ed32:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ed36:	d807      	bhi.n	800ed48 <_printf_i+0x28>
 800ed38:	2f62      	cmp	r7, #98	; 0x62
 800ed3a:	d80a      	bhi.n	800ed52 <_printf_i+0x32>
 800ed3c:	2f00      	cmp	r7, #0
 800ed3e:	f000 80d8 	beq.w	800eef2 <_printf_i+0x1d2>
 800ed42:	2f58      	cmp	r7, #88	; 0x58
 800ed44:	f000 80a3 	beq.w	800ee8e <_printf_i+0x16e>
 800ed48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ed4c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ed50:	e03a      	b.n	800edc8 <_printf_i+0xa8>
 800ed52:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ed56:	2b15      	cmp	r3, #21
 800ed58:	d8f6      	bhi.n	800ed48 <_printf_i+0x28>
 800ed5a:	a101      	add	r1, pc, #4	; (adr r1, 800ed60 <_printf_i+0x40>)
 800ed5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ed60:	0800edb9 	.word	0x0800edb9
 800ed64:	0800edcd 	.word	0x0800edcd
 800ed68:	0800ed49 	.word	0x0800ed49
 800ed6c:	0800ed49 	.word	0x0800ed49
 800ed70:	0800ed49 	.word	0x0800ed49
 800ed74:	0800ed49 	.word	0x0800ed49
 800ed78:	0800edcd 	.word	0x0800edcd
 800ed7c:	0800ed49 	.word	0x0800ed49
 800ed80:	0800ed49 	.word	0x0800ed49
 800ed84:	0800ed49 	.word	0x0800ed49
 800ed88:	0800ed49 	.word	0x0800ed49
 800ed8c:	0800eed9 	.word	0x0800eed9
 800ed90:	0800edfd 	.word	0x0800edfd
 800ed94:	0800eebb 	.word	0x0800eebb
 800ed98:	0800ed49 	.word	0x0800ed49
 800ed9c:	0800ed49 	.word	0x0800ed49
 800eda0:	0800eefb 	.word	0x0800eefb
 800eda4:	0800ed49 	.word	0x0800ed49
 800eda8:	0800edfd 	.word	0x0800edfd
 800edac:	0800ed49 	.word	0x0800ed49
 800edb0:	0800ed49 	.word	0x0800ed49
 800edb4:	0800eec3 	.word	0x0800eec3
 800edb8:	682b      	ldr	r3, [r5, #0]
 800edba:	1d1a      	adds	r2, r3, #4
 800edbc:	681b      	ldr	r3, [r3, #0]
 800edbe:	602a      	str	r2, [r5, #0]
 800edc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800edc4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800edc8:	2301      	movs	r3, #1
 800edca:	e0a3      	b.n	800ef14 <_printf_i+0x1f4>
 800edcc:	6820      	ldr	r0, [r4, #0]
 800edce:	6829      	ldr	r1, [r5, #0]
 800edd0:	0606      	lsls	r6, r0, #24
 800edd2:	f101 0304 	add.w	r3, r1, #4
 800edd6:	d50a      	bpl.n	800edee <_printf_i+0xce>
 800edd8:	680e      	ldr	r6, [r1, #0]
 800edda:	602b      	str	r3, [r5, #0]
 800eddc:	2e00      	cmp	r6, #0
 800edde:	da03      	bge.n	800ede8 <_printf_i+0xc8>
 800ede0:	232d      	movs	r3, #45	; 0x2d
 800ede2:	4276      	negs	r6, r6
 800ede4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ede8:	485e      	ldr	r0, [pc, #376]	; (800ef64 <_printf_i+0x244>)
 800edea:	230a      	movs	r3, #10
 800edec:	e019      	b.n	800ee22 <_printf_i+0x102>
 800edee:	680e      	ldr	r6, [r1, #0]
 800edf0:	602b      	str	r3, [r5, #0]
 800edf2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800edf6:	bf18      	it	ne
 800edf8:	b236      	sxthne	r6, r6
 800edfa:	e7ef      	b.n	800eddc <_printf_i+0xbc>
 800edfc:	682b      	ldr	r3, [r5, #0]
 800edfe:	6820      	ldr	r0, [r4, #0]
 800ee00:	1d19      	adds	r1, r3, #4
 800ee02:	6029      	str	r1, [r5, #0]
 800ee04:	0601      	lsls	r1, r0, #24
 800ee06:	d501      	bpl.n	800ee0c <_printf_i+0xec>
 800ee08:	681e      	ldr	r6, [r3, #0]
 800ee0a:	e002      	b.n	800ee12 <_printf_i+0xf2>
 800ee0c:	0646      	lsls	r6, r0, #25
 800ee0e:	d5fb      	bpl.n	800ee08 <_printf_i+0xe8>
 800ee10:	881e      	ldrh	r6, [r3, #0]
 800ee12:	4854      	ldr	r0, [pc, #336]	; (800ef64 <_printf_i+0x244>)
 800ee14:	2f6f      	cmp	r7, #111	; 0x6f
 800ee16:	bf0c      	ite	eq
 800ee18:	2308      	moveq	r3, #8
 800ee1a:	230a      	movne	r3, #10
 800ee1c:	2100      	movs	r1, #0
 800ee1e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ee22:	6865      	ldr	r5, [r4, #4]
 800ee24:	60a5      	str	r5, [r4, #8]
 800ee26:	2d00      	cmp	r5, #0
 800ee28:	bfa2      	ittt	ge
 800ee2a:	6821      	ldrge	r1, [r4, #0]
 800ee2c:	f021 0104 	bicge.w	r1, r1, #4
 800ee30:	6021      	strge	r1, [r4, #0]
 800ee32:	b90e      	cbnz	r6, 800ee38 <_printf_i+0x118>
 800ee34:	2d00      	cmp	r5, #0
 800ee36:	d04d      	beq.n	800eed4 <_printf_i+0x1b4>
 800ee38:	4615      	mov	r5, r2
 800ee3a:	fbb6 f1f3 	udiv	r1, r6, r3
 800ee3e:	fb03 6711 	mls	r7, r3, r1, r6
 800ee42:	5dc7      	ldrb	r7, [r0, r7]
 800ee44:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ee48:	4637      	mov	r7, r6
 800ee4a:	42bb      	cmp	r3, r7
 800ee4c:	460e      	mov	r6, r1
 800ee4e:	d9f4      	bls.n	800ee3a <_printf_i+0x11a>
 800ee50:	2b08      	cmp	r3, #8
 800ee52:	d10b      	bne.n	800ee6c <_printf_i+0x14c>
 800ee54:	6823      	ldr	r3, [r4, #0]
 800ee56:	07de      	lsls	r6, r3, #31
 800ee58:	d508      	bpl.n	800ee6c <_printf_i+0x14c>
 800ee5a:	6923      	ldr	r3, [r4, #16]
 800ee5c:	6861      	ldr	r1, [r4, #4]
 800ee5e:	4299      	cmp	r1, r3
 800ee60:	bfde      	ittt	le
 800ee62:	2330      	movle	r3, #48	; 0x30
 800ee64:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ee68:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ee6c:	1b52      	subs	r2, r2, r5
 800ee6e:	6122      	str	r2, [r4, #16]
 800ee70:	f8cd a000 	str.w	sl, [sp]
 800ee74:	464b      	mov	r3, r9
 800ee76:	aa03      	add	r2, sp, #12
 800ee78:	4621      	mov	r1, r4
 800ee7a:	4640      	mov	r0, r8
 800ee7c:	f7ff fee2 	bl	800ec44 <_printf_common>
 800ee80:	3001      	adds	r0, #1
 800ee82:	d14c      	bne.n	800ef1e <_printf_i+0x1fe>
 800ee84:	f04f 30ff 	mov.w	r0, #4294967295
 800ee88:	b004      	add	sp, #16
 800ee8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee8e:	4835      	ldr	r0, [pc, #212]	; (800ef64 <_printf_i+0x244>)
 800ee90:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ee94:	6829      	ldr	r1, [r5, #0]
 800ee96:	6823      	ldr	r3, [r4, #0]
 800ee98:	f851 6b04 	ldr.w	r6, [r1], #4
 800ee9c:	6029      	str	r1, [r5, #0]
 800ee9e:	061d      	lsls	r5, r3, #24
 800eea0:	d514      	bpl.n	800eecc <_printf_i+0x1ac>
 800eea2:	07df      	lsls	r7, r3, #31
 800eea4:	bf44      	itt	mi
 800eea6:	f043 0320 	orrmi.w	r3, r3, #32
 800eeaa:	6023      	strmi	r3, [r4, #0]
 800eeac:	b91e      	cbnz	r6, 800eeb6 <_printf_i+0x196>
 800eeae:	6823      	ldr	r3, [r4, #0]
 800eeb0:	f023 0320 	bic.w	r3, r3, #32
 800eeb4:	6023      	str	r3, [r4, #0]
 800eeb6:	2310      	movs	r3, #16
 800eeb8:	e7b0      	b.n	800ee1c <_printf_i+0xfc>
 800eeba:	6823      	ldr	r3, [r4, #0]
 800eebc:	f043 0320 	orr.w	r3, r3, #32
 800eec0:	6023      	str	r3, [r4, #0]
 800eec2:	2378      	movs	r3, #120	; 0x78
 800eec4:	4828      	ldr	r0, [pc, #160]	; (800ef68 <_printf_i+0x248>)
 800eec6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800eeca:	e7e3      	b.n	800ee94 <_printf_i+0x174>
 800eecc:	0659      	lsls	r1, r3, #25
 800eece:	bf48      	it	mi
 800eed0:	b2b6      	uxthmi	r6, r6
 800eed2:	e7e6      	b.n	800eea2 <_printf_i+0x182>
 800eed4:	4615      	mov	r5, r2
 800eed6:	e7bb      	b.n	800ee50 <_printf_i+0x130>
 800eed8:	682b      	ldr	r3, [r5, #0]
 800eeda:	6826      	ldr	r6, [r4, #0]
 800eedc:	6961      	ldr	r1, [r4, #20]
 800eede:	1d18      	adds	r0, r3, #4
 800eee0:	6028      	str	r0, [r5, #0]
 800eee2:	0635      	lsls	r5, r6, #24
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	d501      	bpl.n	800eeec <_printf_i+0x1cc>
 800eee8:	6019      	str	r1, [r3, #0]
 800eeea:	e002      	b.n	800eef2 <_printf_i+0x1d2>
 800eeec:	0670      	lsls	r0, r6, #25
 800eeee:	d5fb      	bpl.n	800eee8 <_printf_i+0x1c8>
 800eef0:	8019      	strh	r1, [r3, #0]
 800eef2:	2300      	movs	r3, #0
 800eef4:	6123      	str	r3, [r4, #16]
 800eef6:	4615      	mov	r5, r2
 800eef8:	e7ba      	b.n	800ee70 <_printf_i+0x150>
 800eefa:	682b      	ldr	r3, [r5, #0]
 800eefc:	1d1a      	adds	r2, r3, #4
 800eefe:	602a      	str	r2, [r5, #0]
 800ef00:	681d      	ldr	r5, [r3, #0]
 800ef02:	6862      	ldr	r2, [r4, #4]
 800ef04:	2100      	movs	r1, #0
 800ef06:	4628      	mov	r0, r5
 800ef08:	f7f1 f972 	bl	80001f0 <memchr>
 800ef0c:	b108      	cbz	r0, 800ef12 <_printf_i+0x1f2>
 800ef0e:	1b40      	subs	r0, r0, r5
 800ef10:	6060      	str	r0, [r4, #4]
 800ef12:	6863      	ldr	r3, [r4, #4]
 800ef14:	6123      	str	r3, [r4, #16]
 800ef16:	2300      	movs	r3, #0
 800ef18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ef1c:	e7a8      	b.n	800ee70 <_printf_i+0x150>
 800ef1e:	6923      	ldr	r3, [r4, #16]
 800ef20:	462a      	mov	r2, r5
 800ef22:	4649      	mov	r1, r9
 800ef24:	4640      	mov	r0, r8
 800ef26:	47d0      	blx	sl
 800ef28:	3001      	adds	r0, #1
 800ef2a:	d0ab      	beq.n	800ee84 <_printf_i+0x164>
 800ef2c:	6823      	ldr	r3, [r4, #0]
 800ef2e:	079b      	lsls	r3, r3, #30
 800ef30:	d413      	bmi.n	800ef5a <_printf_i+0x23a>
 800ef32:	68e0      	ldr	r0, [r4, #12]
 800ef34:	9b03      	ldr	r3, [sp, #12]
 800ef36:	4298      	cmp	r0, r3
 800ef38:	bfb8      	it	lt
 800ef3a:	4618      	movlt	r0, r3
 800ef3c:	e7a4      	b.n	800ee88 <_printf_i+0x168>
 800ef3e:	2301      	movs	r3, #1
 800ef40:	4632      	mov	r2, r6
 800ef42:	4649      	mov	r1, r9
 800ef44:	4640      	mov	r0, r8
 800ef46:	47d0      	blx	sl
 800ef48:	3001      	adds	r0, #1
 800ef4a:	d09b      	beq.n	800ee84 <_printf_i+0x164>
 800ef4c:	3501      	adds	r5, #1
 800ef4e:	68e3      	ldr	r3, [r4, #12]
 800ef50:	9903      	ldr	r1, [sp, #12]
 800ef52:	1a5b      	subs	r3, r3, r1
 800ef54:	42ab      	cmp	r3, r5
 800ef56:	dcf2      	bgt.n	800ef3e <_printf_i+0x21e>
 800ef58:	e7eb      	b.n	800ef32 <_printf_i+0x212>
 800ef5a:	2500      	movs	r5, #0
 800ef5c:	f104 0619 	add.w	r6, r4, #25
 800ef60:	e7f5      	b.n	800ef4e <_printf_i+0x22e>
 800ef62:	bf00      	nop
 800ef64:	0800f5e9 	.word	0x0800f5e9
 800ef68:	0800f5fa 	.word	0x0800f5fa

0800ef6c <__retarget_lock_acquire_recursive>:
 800ef6c:	4770      	bx	lr

0800ef6e <__retarget_lock_release_recursive>:
 800ef6e:	4770      	bx	lr

0800ef70 <memmove>:
 800ef70:	4288      	cmp	r0, r1
 800ef72:	b510      	push	{r4, lr}
 800ef74:	eb01 0402 	add.w	r4, r1, r2
 800ef78:	d902      	bls.n	800ef80 <memmove+0x10>
 800ef7a:	4284      	cmp	r4, r0
 800ef7c:	4623      	mov	r3, r4
 800ef7e:	d807      	bhi.n	800ef90 <memmove+0x20>
 800ef80:	1e43      	subs	r3, r0, #1
 800ef82:	42a1      	cmp	r1, r4
 800ef84:	d008      	beq.n	800ef98 <memmove+0x28>
 800ef86:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ef8a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ef8e:	e7f8      	b.n	800ef82 <memmove+0x12>
 800ef90:	4402      	add	r2, r0
 800ef92:	4601      	mov	r1, r0
 800ef94:	428a      	cmp	r2, r1
 800ef96:	d100      	bne.n	800ef9a <memmove+0x2a>
 800ef98:	bd10      	pop	{r4, pc}
 800ef9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ef9e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800efa2:	e7f7      	b.n	800ef94 <memmove+0x24>

0800efa4 <_realloc_r>:
 800efa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efa8:	4680      	mov	r8, r0
 800efaa:	4614      	mov	r4, r2
 800efac:	460e      	mov	r6, r1
 800efae:	b921      	cbnz	r1, 800efba <_realloc_r+0x16>
 800efb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800efb4:	4611      	mov	r1, r2
 800efb6:	f7ff bc25 	b.w	800e804 <_malloc_r>
 800efba:	b92a      	cbnz	r2, 800efc8 <_realloc_r+0x24>
 800efbc:	f7ff fbb6 	bl	800e72c <_free_r>
 800efc0:	4625      	mov	r5, r4
 800efc2:	4628      	mov	r0, r5
 800efc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efc8:	f000 f81b 	bl	800f002 <_malloc_usable_size_r>
 800efcc:	4284      	cmp	r4, r0
 800efce:	4607      	mov	r7, r0
 800efd0:	d802      	bhi.n	800efd8 <_realloc_r+0x34>
 800efd2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800efd6:	d812      	bhi.n	800effe <_realloc_r+0x5a>
 800efd8:	4621      	mov	r1, r4
 800efda:	4640      	mov	r0, r8
 800efdc:	f7ff fc12 	bl	800e804 <_malloc_r>
 800efe0:	4605      	mov	r5, r0
 800efe2:	2800      	cmp	r0, #0
 800efe4:	d0ed      	beq.n	800efc2 <_realloc_r+0x1e>
 800efe6:	42bc      	cmp	r4, r7
 800efe8:	4622      	mov	r2, r4
 800efea:	4631      	mov	r1, r6
 800efec:	bf28      	it	cs
 800efee:	463a      	movcs	r2, r7
 800eff0:	f7ff fb86 	bl	800e700 <memcpy>
 800eff4:	4631      	mov	r1, r6
 800eff6:	4640      	mov	r0, r8
 800eff8:	f7ff fb98 	bl	800e72c <_free_r>
 800effc:	e7e1      	b.n	800efc2 <_realloc_r+0x1e>
 800effe:	4635      	mov	r5, r6
 800f000:	e7df      	b.n	800efc2 <_realloc_r+0x1e>

0800f002 <_malloc_usable_size_r>:
 800f002:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f006:	1f18      	subs	r0, r3, #4
 800f008:	2b00      	cmp	r3, #0
 800f00a:	bfbc      	itt	lt
 800f00c:	580b      	ldrlt	r3, [r1, r0]
 800f00e:	18c0      	addlt	r0, r0, r3
 800f010:	4770      	bx	lr
	...

0800f014 <_init>:
 800f014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f016:	bf00      	nop
 800f018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f01a:	bc08      	pop	{r3}
 800f01c:	469e      	mov	lr, r3
 800f01e:	4770      	bx	lr

0800f020 <_fini>:
 800f020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f022:	bf00      	nop
 800f024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f026:	bc08      	pop	{r3}
 800f028:	469e      	mov	lr, r3
 800f02a:	4770      	bx	lr
