{"vcs1":{"timestamp_begin":1699259954.044242755, "rt":0.73, "ut":0.39, "st":0.27}}
{"vcselab":{"timestamp_begin":1699259954.863816451, "rt":0.84, "ut":0.56, "st":0.23}}
{"link":{"timestamp_begin":1699259955.758872959, "rt":0.52, "ut":0.16, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699259953.207640952}
{"VCS_COMP_START_TIME": 1699259953.207640952}
{"VCS_COMP_END_TIME": 1699259956.381340522}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 337096}}
{"stitch_vcselab": {"peak_mem": 222604}}
