{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685185596522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685185596527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 23:06:36 2023 " "Processing started: Sat May 27 23:06:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685185596527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185596527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_Flappy_v1 -c Project_Flappy_V1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_Flappy_v1 -c Project_Flappy_V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185596527 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685185597149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685185597150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "welcome.vhd 2 1 " "Found 2 design units, including 1 entities, in source file welcome.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 welcome-a1 " "Found design unit 1: welcome-a1" {  } { { "welcome.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/welcome.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607388 ""} { "Info" "ISGN_ENTITY_NAME" "1 welcome " "Found entity 1: welcome" {  } { { "welcome.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/welcome.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607392 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_digit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_digit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Two_Digit_Counter-behaviour " "Found design unit 1: Two_Digit_Counter-behaviour" {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Two_Digit_Counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607398 ""} { "Info" "ISGN_ENTITY_NAME" "1 Two_Digit_Counter " "Found entity 1: Two_Digit_Counter" {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Two_Digit_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607398 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test_test_vga_sync.vhd " "Can't analyze file -- file test_test_vga_sync.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1685185607406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_sprite_printer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_sprite_printer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_sprite_printer-a1 " "Found design unit 1: test_sprite_printer-a1" {  } { { "test_sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/test_sprite_printer.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607411 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_sprite_printer " "Found entity 1: test_sprite_printer" {  } { { "test_sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/test_sprite_printer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607411 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test_score_counter.vhd " "Can't analyze file -- file test_score_counter.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1685185607418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_printer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sprite_printer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPRITE_PRINTER-a " "Found design unit 1: SPRITE_PRINTER-a" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607423 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPRITE_PRINTER " "Found entity 1: SPRITE_PRINTER" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Score_Counter-a1 " "Found design unit 1: Score_Counter-a1" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607428 ""} { "Info" "ISGN_ENTITY_NAME" "1 Score_Counter " "Found entity 1: Score_Counter" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psudo_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file psudo_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Psudo_Gen-Behaviour " "Found design unit 1: Psudo_Gen-Behaviour" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607433 ""} { "Info" "ISGN_ENTITY_NAME" "1 Psudo_Gen " "Found entity 1: Psudo_Gen" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_flappy_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project_flappy_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Project_Flappy_V1-game " "Found design unit 1: Project_Flappy_V1-game" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607439 ""} { "Info" "ISGN_ENTITY_NAME" "1 Project_Flappy_V1 " "Found entity 1: Project_Flappy_V1" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipes_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipes_V2-behaviour " "Found design unit 1: Pipes_V2-behaviour" {  } { { "pipes_V2.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/pipes_V2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607444 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipes_V2 " "Found entity 1: Pipes_V2" {  } { { "pipes_V2.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/pipes_V2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607444 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pipes.vhd " "Can't analyze file -- file Pipes.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1685185607451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_difficulty.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_difficulty.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_difficulty-Behaviour " "Found design unit 1: pipe_difficulty-Behaviour" {  } { { "pipe_difficulty.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/pipe_difficulty.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607456 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_difficulty " "Found entity 1: pipe_difficulty" {  } { { "pipe_difficulty.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/pipe_difficulty.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file move_mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 move_mouse-behavior " "Found design unit 1: move_mouse-behavior" {  } { { "move_mouse.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/move_mouse.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607461 ""} { "Info" "ISGN_ENTITY_NAME" "1 move_mouse " "Found entity 1: move_mouse" {  } { { "move_mouse.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/move_mouse.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607465 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_end.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_end.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_end-a1 " "Found design unit 1: game_end-a1" {  } { { "game_end.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/game_end.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607471 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_end " "Found entity 1: game_end" {  } { { "game_end.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/game_end.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_bit_Counter-behaviour " "Found design unit 1: Four_bit_Counter-behaviour" {  } { { "Four_bit_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Four_bit_Counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607475 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_bit_Counter " "Found entity 1: Four_bit_Counter" {  } { { "Four_bit_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Four_bit_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Div-behaviour " "Found design unit 1: Div-behaviour" {  } { { "Div.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Div.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607481 ""} { "Info" "ISGN_ENTITY_NAME" "1 Div " "Found entity 1: Div" {  } { { "Div.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607485 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/bouncy_ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607491 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_7Seg-arc1 " "Found design unit 1: BCD_to_7Seg-arc1" {  } { { "BCD_to_7Seg.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/BCD_to_7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607495 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7Seg " "Found entity 1: BCD_to_7Seg" {  } { { "BCD_to_7Seg.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/BCD_to_7Seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project_Flappy_V1 " "Elaborating entity \"Project_Flappy_V1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685185607537 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_game_end_out Project_Flappy_V1.vhd(16) " "Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(16): object \"t_game_end_out\" assigned a value but never read" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685185607539 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_welcome_out Project_Flappy_V1.vhd(16) " "Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(16): object \"t_welcome_out\" assigned a value but never read" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685185607539 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_right_button Project_Flappy_V1.vhd(26) " "Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(26): object \"t_right_button\" assigned a value but never read" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685185607539 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_pipe_initial_1 Project_Flappy_V1.vhd(37) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(37): used explicit default value for signal \"t_pipe_initial_1\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185607539 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_pipe_initial_2 Project_Flappy_V1.vhd(38) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(38): used explicit default value for signal \"t_pipe_initial_2\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185607539 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_pipe_initial_3 Project_Flappy_V1.vhd(39) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(39): used explicit default value for signal \"t_pipe_initial_3\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185607539 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_anchor_row Project_Flappy_V1.vhd(42) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(42): used explicit default value for signal \"t_sprite_anchor_row\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185607539 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_anchor_col Project_Flappy_V1.vhd(43) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(43): used explicit default value for signal \"t_sprite_anchor_col\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185607539 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_red Project_Flappy_V1.vhd(44) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(44): used explicit default value for signal \"t_sprite_red\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185607539 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_green Project_Flappy_V1.vhd(45) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(45): used explicit default value for signal \"t_sprite_green\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185607539 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_blue Project_Flappy_V1.vhd(46) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(46): used explicit default value for signal \"t_sprite_blue\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185607539 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_multiplier Project_Flappy_V1.vhd(47) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(47): used explicit default value for signal \"t_sprite_multiplier\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185607539 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_address Project_Flappy_V1.vhd(48) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(48): used explicit default value for signal \"t_sprite_address\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185607540 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_enable Project_Flappy_V1.vhd(49) " "VHDL Signal Declaration warning at Project_Flappy_V1.vhd(49): used explicit default value for signal \"t_sprite_enable\" because signal was never assigned a value" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185607540 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_sprite_red_out Project_Flappy_V1.vhd(50) " "Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(50): object \"t_sprite_red_out\" assigned a value but never read" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685185607540 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_sprite_green_out Project_Flappy_V1.vhd(50) " "Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(50): object \"t_sprite_green_out\" assigned a value but never read" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685185607540 "|Project_Flappy_V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_sprite_blue_out Project_Flappy_V1.vhd(50) " "Verilog HDL or VHDL warning at Project_Flappy_V1.vhd(50): object \"t_sprite_blue_out\" assigned a value but never read" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685185607540 "|Project_Flappy_V1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_reset_latch Project_Flappy_V1.vhd(181) " "Inferred latch for \"t_reset_latch\" at Project_Flappy_V1.vhd(181)" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607547 "|Project_Flappy_V1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_enable Project_Flappy_V1.vhd(178) " "Inferred latch for \"t_enable\" at Project_Flappy_V1.vhd(178)" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607547 "|Project_Flappy_V1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_pipe_ball_reset Project_Flappy_V1.vhd(175) " "Inferred latch for \"t_pipe_ball_reset\" at Project_Flappy_V1.vhd(175)" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607547 "|Project_Flappy_V1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:mouse_design " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:mouse_design\"" {  } { { "Project_Flappy_V1.vhd" "mouse_design" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185607559 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685185607560 "|Project_Flappy_V1|MOUSE:mouse_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685185607563 "|Project_Flappy_V1|MOUSE:mouse_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685185607563 "|Project_Flappy_V1|MOUSE:mouse_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685185607563 "|Project_Flappy_V1|MOUSE:mouse_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685185607563 "|Project_Flappy_V1|MOUSE:mouse_design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_mouse move_mouse:move_mouse_design " "Elaborating entity \"move_mouse\" for hierarchy \"move_mouse:move_mouse_design\"" {  } { { "Project_Flappy_V1.vhd" "move_mouse_design" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185607591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:vga_design " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:vga_design\"" {  } { { "Project_Flappy_V1.vhd" "vga_design" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185607600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:ball_design " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:ball_design\"" {  } { { "Project_Flappy_V1.vhd" "ball_design" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185607610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div Div:div_design " "Elaborating entity \"Div\" for hierarchy \"Div:div_design\"" {  } { { "Project_Flappy_V1.vhd" "div_design" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185607624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Psudo_Gen Psudo_Gen:psudo_rand_design " "Elaborating entity \"Psudo_Gen\" for hierarchy \"Psudo_Gen:psudo_rand_design\"" {  } { { "Project_Flappy_V1.vhd" "psudo_rand_design" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185607632 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed Psudo_Gen.vhd(26) " "VHDL Process Statement warning at Psudo_Gen.vhd(26): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685185607633 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipes_V2 Pipes_V2:pipe1 " "Elaborating entity \"Pipes_V2\" for hierarchy \"Pipes_V2:pipe1\"" {  } { { "Project_Flappy_V1.vhd" "pipe1" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185607641 ""}
{ "Warning" "WSGN_SEARCH_FILE" "life_counter.vhd 2 1 " "Using design file life_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 life_counter-Behaviour " "Found design unit 1: life_counter-Behaviour" {  } { { "life_counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/life_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607675 ""} { "Info" "ISGN_ENTITY_NAME" "1 life_counter " "Found entity 1: life_counter" {  } { { "life_counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/life_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607675 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685185607675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "life_counter life_counter:lives " "Elaborating entity \"life_counter\" for hierarchy \"life_counter:lives\"" {  } { { "Project_Flappy_V1.vhd" "lives" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185607677 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_enable life_counter.vhd(34) " "VHDL Signal Declaration warning at life_counter.vhd(34): used explicit default value for signal \"t_sprite_enable\" because signal was never assigned a value" {  } { { "life_counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/life_counter.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185607677 "|Project_Flappy_V1|life_counter:lives"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_multiplier life_counter.vhd(35) " "VHDL Signal Declaration warning at life_counter.vhd(35): used explicit default value for signal \"t_sprite_multiplier\" because signal was never assigned a value" {  } { { "life_counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/life_counter.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185607677 "|Project_Flappy_V1|life_counter:lives"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_red life_counter.vhd(36) " "VHDL Signal Declaration warning at life_counter.vhd(36): used explicit default value for signal \"t_sprite_red\" because signal was never assigned a value" {  } { { "life_counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/life_counter.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185607677 "|Project_Flappy_V1|life_counter:lives"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_green life_counter.vhd(37) " "VHDL Signal Declaration warning at life_counter.vhd(37): used explicit default value for signal \"t_sprite_green\" because signal was never assigned a value" {  } { { "life_counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/life_counter.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185607678 "|Project_Flappy_V1|life_counter:lives"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_blue life_counter.vhd(38) " "VHDL Signal Declaration warning at life_counter.vhd(38): used explicit default value for signal \"t_sprite_blue\" because signal was never assigned a value" {  } { { "life_counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/life_counter.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185607678 "|Project_Flappy_V1|life_counter:lives"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_anchor_row life_counter.vhd(39) " "VHDL Signal Declaration warning at life_counter.vhd(39): used explicit default value for signal \"t_sprite_anchor_row\" because signal was never assigned a value" {  } { { "life_counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/life_counter.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185607678 "|Project_Flappy_V1|life_counter:lives"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_anchor_col life_counter.vhd(40) " "VHDL Signal Declaration warning at life_counter.vhd(40): used explicit default value for signal \"t_sprite_anchor_col\" because signal was never assigned a value" {  } { { "life_counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/life_counter.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185607678 "|Project_Flappy_V1|life_counter:lives"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPRITE_PRINTER life_counter:lives\|SPRITE_PRINTER:sprite_design " "Elaborating entity \"SPRITE_PRINTER\" for hierarchy \"life_counter:lives\|SPRITE_PRINTER:sprite_design\"" {  } { { "life_counter.vhd" "sprite_design" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/life_counter.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185607686 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable sprite_printer.vhd(43) " "VHDL Process Statement warning at sprite_printer.vhd(43): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685185607686 "|Project_Flappy_V1|life_counter:lives|SPRITE_PRINTER:sprite_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(44) " "VHDL Process Statement warning at sprite_printer.vhd(44): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685185607686 "|Project_Flappy_V1|life_counter:lives|SPRITE_PRINTER:sprite_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(54) " "VHDL Process Statement warning at sprite_printer.vhd(54): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685185607687 "|Project_Flappy_V1|life_counter:lives|SPRITE_PRINTER:sprite_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier sprite_printer.vhd(55) " "VHDL Process Statement warning at sprite_printer.vhd(55): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685185607688 "|Project_Flappy_V1|life_counter:lives|SPRITE_PRINTER:sprite_design"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_font_row sprite_printer.vhd(39) " "VHDL Process Statement warning at sprite_printer.vhd(39): inferring latch(es) for signal or variable \"s_font_row\", which holds its previous value in one or more paths through the process" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685185607688 "|Project_Flappy_V1|life_counter:lives|SPRITE_PRINTER:sprite_design"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_font_col sprite_printer.vhd(39) " "VHDL Process Statement warning at sprite_printer.vhd(39): inferring latch(es) for signal or variable \"s_font_col\", which holds its previous value in one or more paths through the process" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685185607688 "|Project_Flappy_V1|life_counter:lives|SPRITE_PRINTER:sprite_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[0\] sprite_printer.vhd(39) " "Inferred latch for \"s_font_col\[0\]\" at sprite_printer.vhd(39)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607689 "|Project_Flappy_V1|life_counter:lives|SPRITE_PRINTER:sprite_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[1\] sprite_printer.vhd(39) " "Inferred latch for \"s_font_col\[1\]\" at sprite_printer.vhd(39)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607689 "|Project_Flappy_V1|life_counter:lives|SPRITE_PRINTER:sprite_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_col\[2\] sprite_printer.vhd(39) " "Inferred latch for \"s_font_col\[2\]\" at sprite_printer.vhd(39)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607689 "|Project_Flappy_V1|life_counter:lives|SPRITE_PRINTER:sprite_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[0\] sprite_printer.vhd(39) " "Inferred latch for \"s_font_row\[0\]\" at sprite_printer.vhd(39)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607689 "|Project_Flappy_V1|life_counter:lives|SPRITE_PRINTER:sprite_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[1\] sprite_printer.vhd(39) " "Inferred latch for \"s_font_row\[1\]\" at sprite_printer.vhd(39)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607689 "|Project_Flappy_V1|life_counter:lives|SPRITE_PRINTER:sprite_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_font_row\[2\] sprite_printer.vhd(39) " "Inferred latch for \"s_font_row\[2\]\" at sprite_printer.vhd(39)" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607689 "|Project_Flappy_V1|life_counter:lives|SPRITE_PRINTER:sprite_design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom life_counter:lives\|SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM " "Elaborating entity \"char_rom\" for hierarchy \"life_counter:lives\|SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\"" {  } { { "sprite_printer.vhd" "SPRITE_ROM" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185607697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram life_counter:lives\|SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"life_counter:lives\|SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185607813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "life_counter:lives\|SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"life_counter:lives\|SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185607828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "life_counter:lives\|SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"life_counter:lives\|SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685185607829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685185607829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685185607829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685185607829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685185607829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685185607829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685185607829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685185607829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685185607829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685185607829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685185607829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685185607829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685185607829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685185607829 ""}  } { { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685185607829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185607887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 life_counter:lives\|SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"life_counter:lives\|SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185607889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_bit_Counter life_counter:lives\|Four_bit_Counter:counter " "Elaborating entity \"Four_bit_Counter\" for hierarchy \"life_counter:lives\|Four_bit_Counter:counter\"" {  } { { "life_counter.vhd" "counter" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/life_counter.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185607942 ""}
{ "Warning" "WSGN_SEARCH_FILE" "coll_detect.vhd 2 1 " "Using design file coll_detect.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coll_detect-Behaviour " "Found design unit 1: coll_detect-Behaviour" {  } { { "coll_detect.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/coll_detect.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607970 ""} { "Info" "ISGN_ENTITY_NAME" "1 coll_detect " "Found entity 1: coll_detect" {  } { { "coll_detect.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/coll_detect.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685185607970 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685185607970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coll_detect coll_detect:collision_detect " "Elaborating entity \"coll_detect\" for hierarchy \"coll_detect:collision_detect\"" {  } { { "Project_Flappy_V1.vhd" "collision_detect" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185607971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_difficulty pipe_difficulty:difficulty " "Elaborating entity \"pipe_difficulty\" for hierarchy \"pipe_difficulty:difficulty\"" {  } { { "Project_Flappy_V1.vhd" "difficulty" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185607980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Two_Digit_Counter Two_Digit_Counter:seg " "Elaborating entity \"Two_Digit_Counter\" for hierarchy \"Two_Digit_Counter:seg\"" {  } { { "Project_Flappy_V1.vhd" "seg" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185607988 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "f_direction Two_Digit_Counter.vhd(14) " "VHDL Signal Declaration warning at Two_Digit_Counter.vhd(14): used explicit default value for signal \"f_direction\" because signal was never assigned a value" {  } { { "Two_Digit_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Two_Digit_Counter.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185607989 "|Project_Flappy_V1|Two_Digit_Counter:seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_7Seg Two_Digit_Counter:seg\|BCD_to_7Seg:d_1 " "Elaborating entity \"BCD_to_7Seg\" for hierarchy \"Two_Digit_Counter:seg\|BCD_to_7Seg:d_1\"" {  } { { "Two_Digit_Counter.vhd" "d_1" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Two_Digit_Counter.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185608000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Score_Counter Score_Counter:score " "Elaborating entity \"Score_Counter\" for hierarchy \"Score_Counter:score\"" {  } { { "Project_Flappy_V1.vhd" "score" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185608011 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_address Score_Counter.vhd(18) " "VHDL Signal Declaration warning at Score_Counter.vhd(18): used explicit default value for signal \"s_address\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608011 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_address Score_Counter.vhd(19) " "VHDL Signal Declaration warning at Score_Counter.vhd(19): used explicit default value for signal \"c_address\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608011 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_address Score_Counter.vhd(20) " "VHDL Signal Declaration warning at Score_Counter.vhd(20): used explicit default value for signal \"o_address\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608011 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_address Score_Counter.vhd(21) " "VHDL Signal Declaration warning at Score_Counter.vhd(21): used explicit default value for signal \"r_address\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608011 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_address Score_Counter.vhd(22) " "VHDL Signal Declaration warning at Score_Counter.vhd(22): used explicit default value for signal \"e_address\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608012 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_row Score_Counter.vhd(26) " "VHDL Signal Declaration warning at Score_Counter.vhd(26): used explicit default value for signal \"s_row\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608012 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_col Score_Counter.vhd(27) " "VHDL Signal Declaration warning at Score_Counter.vhd(27): used explicit default value for signal \"s_col\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608012 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_row Score_Counter.vhd(28) " "VHDL Signal Declaration warning at Score_Counter.vhd(28): used explicit default value for signal \"c_row\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608012 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c_col Score_Counter.vhd(29) " "VHDL Signal Declaration warning at Score_Counter.vhd(29): used explicit default value for signal \"c_col\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608012 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_row Score_Counter.vhd(30) " "VHDL Signal Declaration warning at Score_Counter.vhd(30): used explicit default value for signal \"o_row\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608012 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_col Score_Counter.vhd(31) " "VHDL Signal Declaration warning at Score_Counter.vhd(31): used explicit default value for signal \"o_col\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608012 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_row Score_Counter.vhd(32) " "VHDL Signal Declaration warning at Score_Counter.vhd(32): used explicit default value for signal \"r_row\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608012 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_col Score_Counter.vhd(33) " "VHDL Signal Declaration warning at Score_Counter.vhd(33): used explicit default value for signal \"r_col\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608012 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_row Score_Counter.vhd(34) " "VHDL Signal Declaration warning at Score_Counter.vhd(34): used explicit default value for signal \"e_row\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608012 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_col Score_Counter.vhd(35) " "VHDL Signal Declaration warning at Score_Counter.vhd(35): used explicit default value for signal \"e_col\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608012 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tenth_anchor_row Score_Counter.vhd(38) " "VHDL Signal Declaration warning at Score_Counter.vhd(38): used explicit default value for signal \"tenth_anchor_row\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608012 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tenth_anchor_col Score_Counter.vhd(39) " "VHDL Signal Declaration warning at Score_Counter.vhd(39): used explicit default value for signal \"tenth_anchor_col\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608012 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "first_anchor_row Score_Counter.vhd(40) " "VHDL Signal Declaration warning at Score_Counter.vhd(40): used explicit default value for signal \"first_anchor_row\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608012 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "first_anchor_col Score_Counter.vhd(41) " "VHDL Signal Declaration warning at Score_Counter.vhd(41): used explicit default value for signal \"first_anchor_col\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608012 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_sprite_enable Score_Counter.vhd(50) " "VHDL Signal Declaration warning at Score_Counter.vhd(50): used explicit default value for signal \"t_sprite_enable\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608012 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_RED Score_Counter.vhd(53) " "VHDL Signal Declaration warning at Score_Counter.vhd(53): used explicit default value for signal \"Font_RED\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608012 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_GREEN Score_Counter.vhd(54) " "VHDL Signal Declaration warning at Score_Counter.vhd(54): used explicit default value for signal \"Font_GREEN\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608012 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_BLUE Score_Counter.vhd(55) " "VHDL Signal Declaration warning at Score_Counter.vhd(55): used explicit default value for signal \"Font_BLUE\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608012 "|Project_Flappy_V1|Score_Counter:score"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Font_Multiplier Score_Counter.vhd(57) " "VHDL Signal Declaration warning at Score_Counter.vhd(57): used explicit default value for signal \"Font_Multiplier\" because signal was never assigned a value" {  } { { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1685185608012 "|Project_Flappy_V1|Score_Counter:score"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "welcome welcome:welcome_text " "Elaborating entity \"welcome\" for hierarchy \"welcome:welcome_text\"" {  } { { "Project_Flappy_V1.vhd" "welcome_text" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185608191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_end game_end:end_text " "Elaborating entity \"game_end\" for hierarchy \"game_end:end_text\"" {  } { { "Project_Flappy_V1.vhd" "end_text" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185608221 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "init game_end.vhd(16) " "VHDL Signal Declaration warning at game_end.vhd(16): used implicit default value for signal \"init\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "game_end.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/game_end.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685185608222 "|Project_Flappy_V1|game_end:end_text"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display1 game_end.vhd(18) " "Verilog HDL or VHDL warning at game_end.vhd(18): object \"display1\" assigned a value but never read" {  } { { "game_end.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/game_end.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685185608222 "|Project_Flappy_V1|game_end:end_text"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display2 game_end.vhd(18) " "Verilog HDL or VHDL warning at game_end.vhd(18): object \"display2\" assigned a value but never read" {  } { { "game_end.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/game_end.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685185608222 "|Project_Flappy_V1|game_end:end_text"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SPRITE_PRINTER:sprite_design\|s_font_row\[1\] " "LATCH primitive \"SPRITE_PRINTER:sprite_design\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SPRITE_PRINTER:sprite_design\|s_font_row\[0\] " "LATCH primitive \"SPRITE_PRINTER:sprite_design\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SPRITE_PRINTER:sprite_design\|s_font_row\[2\] " "LATCH primitive \"SPRITE_PRINTER:sprite_design\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:First_digit\|s_font_row\[1\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:First_digit\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:First_digit\|s_font_row\[0\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:First_digit\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:First_digit\|s_font_col\[2\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:First_digit\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:First_digit\|s_font_col\[1\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:First_digit\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:First_digit\|s_font_col\[0\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:First_digit\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:First_digit\|s_font_row\[2\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:First_digit\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:Tenth_digit\|s_font_row\[1\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:Tenth_digit\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:Tenth_digit\|s_font_row\[0\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:Tenth_digit\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:Tenth_digit\|s_font_col\[2\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:Tenth_digit\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:Tenth_digit\|s_font_col\[1\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:Tenth_digit\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:Tenth_digit\|s_font_col\[0\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:Tenth_digit\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:Tenth_digit\|s_font_row\[2\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:Tenth_digit\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:E\|s_font_row\[1\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:E\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:E\|s_font_row\[0\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:E\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:E\|s_font_col\[2\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:E\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:E\|s_font_col\[1\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:E\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:E\|s_font_col\[0\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:E\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:E\|s_font_row\[2\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:E\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:R\|s_font_row\[1\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:R\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:R\|s_font_row\[0\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:R\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:R\|s_font_col\[2\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:R\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:R\|s_font_col\[1\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:R\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:R\|s_font_col\[0\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:R\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:R\|s_font_row\[2\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:R\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:O\|s_font_row\[1\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:O\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:O\|s_font_row\[0\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:O\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:O\|s_font_col\[2\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:O\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:O\|s_font_col\[1\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:O\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:O\|s_font_col\[0\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:O\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:O\|s_font_row\[2\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:O\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:C\|s_font_row\[1\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:C\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:C\|s_font_row\[0\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:C\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:C\|s_font_col\[2\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:C\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:C\|s_font_col\[1\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:C\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:C\|s_font_col\[0\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:C\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:C\|s_font_row\[2\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:C\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:S\|s_font_row\[1\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:S\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:S\|s_font_row\[0\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:S\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:S\|s_font_col\[2\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:S\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:S\|s_font_col\[1\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:S\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:S\|s_font_col\[0\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:S\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Score_Counter:score\|SPRITE_PRINTER:S\|s_font_row\[2\] " "LATCH primitive \"Score_Counter:score\|SPRITE_PRINTER:S\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "life_counter:lives\|SPRITE_PRINTER:sprite_design\|s_font_row\[1\] " "LATCH primitive \"life_counter:lives\|SPRITE_PRINTER:sprite_design\|s_font_row\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "life_counter:lives\|SPRITE_PRINTER:sprite_design\|s_font_row\[0\] " "LATCH primitive \"life_counter:lives\|SPRITE_PRINTER:sprite_design\|s_font_row\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "life_counter:lives\|SPRITE_PRINTER:sprite_design\|s_font_col\[2\] " "LATCH primitive \"life_counter:lives\|SPRITE_PRINTER:sprite_design\|s_font_col\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "life_counter:lives\|SPRITE_PRINTER:sprite_design\|s_font_col\[1\] " "LATCH primitive \"life_counter:lives\|SPRITE_PRINTER:sprite_design\|s_font_col\[1\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "life_counter:lives\|SPRITE_PRINTER:sprite_design\|s_font_col\[0\] " "LATCH primitive \"life_counter:lives\|SPRITE_PRINTER:sprite_design\|s_font_col\[0\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "life_counter:lives\|SPRITE_PRINTER:sprite_design\|s_font_row\[2\] " "LATCH primitive \"life_counter:lives\|SPRITE_PRINTER:sprite_design\|s_font_row\[2\]\" is permanently enabled" {  } { { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685185608388 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "game_end:end_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[0\] " "Synthesized away node \"game_end:end_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "game_end.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/game_end.vhd" 36 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|game_end:end_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "game_end:end_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[1\] " "Synthesized away node \"game_end:end_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "game_end.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/game_end.vhd" 36 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|game_end:end_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "game_end:end_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[2\] " "Synthesized away node \"game_end:end_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "game_end.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/game_end.vhd" 36 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|game_end:end_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "game_end:end_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[3\] " "Synthesized away node \"game_end:end_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "game_end.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/game_end.vhd" 36 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|game_end:end_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "game_end:end_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[4\] " "Synthesized away node \"game_end:end_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "game_end.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/game_end.vhd" 36 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|game_end:end_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "game_end:end_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[5\] " "Synthesized away node \"game_end:end_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "game_end.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/game_end.vhd" 36 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|game_end:end_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "game_end:end_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[6\] " "Synthesized away node \"game_end:end_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "game_end.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/game_end.vhd" 36 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|game_end:end_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "game_end:end_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[7\] " "Synthesized away node \"game_end:end_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "game_end.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/game_end.vhd" 36 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|game_end:end_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "welcome:welcome_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[0\] " "Synthesized away node \"welcome:welcome_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "welcome.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/welcome.vhd" 27 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|welcome:welcome_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "welcome:welcome_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[1\] " "Synthesized away node \"welcome:welcome_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "welcome.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/welcome.vhd" 27 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|welcome:welcome_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "welcome:welcome_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[2\] " "Synthesized away node \"welcome:welcome_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "welcome.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/welcome.vhd" 27 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|welcome:welcome_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "welcome:welcome_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[3\] " "Synthesized away node \"welcome:welcome_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "welcome.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/welcome.vhd" 27 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|welcome:welcome_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "welcome:welcome_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[4\] " "Synthesized away node \"welcome:welcome_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "welcome.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/welcome.vhd" 27 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|welcome:welcome_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "welcome:welcome_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[5\] " "Synthesized away node \"welcome:welcome_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "welcome.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/welcome.vhd" 27 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|welcome:welcome_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "welcome:welcome_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[6\] " "Synthesized away node \"welcome:welcome_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "welcome.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/welcome.vhd" 27 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|welcome:welcome_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "welcome:welcome_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[7\] " "Synthesized away node \"welcome:welcome_text\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "welcome.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/welcome.vhd" 27 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 229 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|welcome:welcome_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[0\] " "Synthesized away node \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 222 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[1\] " "Synthesized away node \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 222 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[2\] " "Synthesized away node \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 222 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[3\] " "Synthesized away node \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 222 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[4\] " "Synthesized away node \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 222 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[5\] " "Synthesized away node \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 222 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[6\] " "Synthesized away node \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 222 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[7\] " "Synthesized away node \"SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 222 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185608389 "|Project_Flappy_V1|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1685185608389 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1685185608389 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mouse.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1685185609130 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1685185609130 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[8\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[8\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[8\]~1 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[8\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[8\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[8\]~1\"" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685185609130 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[7\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[7\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[7\]~5 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[7\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[7\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[7\]~5\"" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685185609130 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[5\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[5\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[5\]~9 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[5\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[5\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[5\]~9\"" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685185609130 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[6\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[6\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[6\]~13 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[6\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[6\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[6\]~13\"" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685185609130 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[4\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[4\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[4\]~17 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[4\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[4\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[4\]~17\"" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685185609130 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[3\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[3\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[3\]~21 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[3\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[3\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[3\]~21\"" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685185609130 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[2\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[2\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[2\]~25 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[2\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[2\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[2\]~25\"" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685185609130 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[1\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[1\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[1\]~29 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[1\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[1\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[1\]~29\"" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685185609130 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Psudo_Gen:psudo_rand_design\|t_psudo_rand\[0\] Psudo_Gen:psudo_rand_design\|t_psudo_rand\[0\]~_emulated Psudo_Gen:psudo_rand_design\|t_psudo_rand\[0\]~33 " "Register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[0\]\" is converted into an equivalent circuit using register \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[0\]~_emulated\" and latch \"Psudo_Gen:psudo_rand_design\|t_psudo_rand\[0\]~33\"" {  } { { "Psudo_Gen.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Psudo_Gen.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1685185609130 "|Project_Flappy_V1|Psudo_Gen:psudo_rand_design|t_psudo_rand[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1685185609130 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "collision VCC " "Pin \"collision\" is stuck at VCC" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685185609565 "|Project_Flappy_V1|collision"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685185609565 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685185609659 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685185610364 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "life_counter:lives\|SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"life_counter:lives\|SPRITE_PRINTER:sprite_design\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "life_counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/life_counter.vhd" 44 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 212 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185610370 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Score_Counter:score\|SPRITE_PRINTER:C\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"Score_Counter:score\|SPRITE_PRINTER:C\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 70 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 220 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185610370 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Score_Counter:score\|SPRITE_PRINTER:R\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"Score_Counter:score\|SPRITE_PRINTER:R\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 72 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 220 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185610370 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Score_Counter:score\|SPRITE_PRINTER:First_digit\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"Score_Counter:score\|SPRITE_PRINTER:First_digit\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 75 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 220 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185610370 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Score_Counter:score\|SPRITE_PRINTER:S\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"Score_Counter:score\|SPRITE_PRINTER:S\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 69 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 220 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185610370 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Score_Counter:score\|SPRITE_PRINTER:O\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"Score_Counter:score\|SPRITE_PRINTER:O\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 71 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 220 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185610371 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Score_Counter:score\|SPRITE_PRINTER:E\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"Score_Counter:score\|SPRITE_PRINTER:E\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 73 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 220 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185610371 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Score_Counter:score\|SPRITE_PRINTER:Tenth_digit\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"Score_Counter:score\|SPRITE_PRINTER:Tenth_digit\|char_rom:SPRITE_ROM\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/db/altsyncram_d5g1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/char_rom.vhd" 51 0 0 } } { "sprite_printer.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/sprite_printer.vhd" 37 0 0 } } { "Score_Counter.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Score_Counter.vhd" 74 0 0 } } { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 220 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185610371 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685185610595 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685185610595 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb2 " "No output dependent on input pin \"pb2\"" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185610699 "|Project_Flappy_V1|pb2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb4 " "No output dependent on input pin \"pb4\"" {  } { { "Project_Flappy_V1.vhd" "" { Text "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/Project_Flappy_V1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685185610699 "|Project_Flappy_V1|pb4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685185610699 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "946 " "Implemented 946 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685185610702 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685185610702 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1685185610702 ""} { "Info" "ICUT_CUT_TM_LCELLS" "854 " "Implemented 854 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685185610702 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1685185610702 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685185610702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 162 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4930 " "Peak virtual memory: 4930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685185610737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 23:06:50 2023 " "Processing ended: Sat May 27 23:06:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685185610737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685185610737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685185610737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685185610737 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1685185611979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685185611985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 23:06:51 2023 " "Processing started: Sat May 27 23:06:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685185611985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685185611985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project_Flappy_v1 -c Project_Flappy_V1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project_Flappy_v1 -c Project_Flappy_V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685185611985 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685185612139 ""}
{ "Info" "0" "" "Project  = Project_Flappy_v1" {  } {  } 0 0 "Project  = Project_Flappy_v1" 0 0 "Fitter" 0 0 1685185612140 ""}
{ "Info" "0" "" "Revision = Project_Flappy_V1" {  } {  } 0 0 "Revision = Project_Flappy_V1" 0 0 "Fitter" 0 0 1685185612140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1685185612269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1685185612269 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project_Flappy_V1 5CEFA4F23C7 " "Selected device 5CEFA4F23C7 for design \"Project_Flappy_V1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685185612281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685185612319 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685185612319 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685185612560 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1685185612581 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685185612909 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1685185612923 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "No exact pin location assignment(s) for 28 pins of 28 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1685185613091 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1685185616498 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685185616571 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685185616579 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685185616580 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685185616582 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685185616584 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685185616584 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685185616585 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1685185617365 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project_Flappy_V1.sdc " "Synopsys Design Constraints File file not found: 'Project_Flappy_V1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1685185617366 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1685185617366 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1685185617376 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1685185617376 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1685185617377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685185617452 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1685185617453 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685185617453 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685185617483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685185619088 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1685185619318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:51 " "Fitter placement preparation operations ending: elapsed time is 00:00:51" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685185670323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685185695437 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685185698459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685185698459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685185699632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y11 X10_Y22 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y11 to location X10_Y22" {  } { { "loc" "" { Generic "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y11 to location X10_Y22"} { { 12 { 0 ""} 0 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1685185702476 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685185702476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1685185712652 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1685185712652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685185712657 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.83 " "Total time spent on timing analysis during the Fitter is 2.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1685185714925 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685185714943 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685185715422 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685185715423 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685185716766 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685185721808 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/output_files/Project_Flappy_V1.fit.smsg " "Generated suppressed messages file C:/Users/Caleb Yang/Desktop/Course Material/Year 3/COMPSYS305/Project_Flappy/CS305_Project_Flappy/Project_Flappy_V1/output_files/Project_Flappy_V1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685185722084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7538 " "Peak virtual memory: 7538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685185722808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 23:08:42 2023 " "Processing ended: Sat May 27 23:08:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685185722808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685185722808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:20 " "Total CPU time (on all processors): 00:11:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685185722808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685185722808 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1685185723889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685185723894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 23:08:43 2023 " "Processing started: Sat May 27 23:08:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685185723894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1685185723894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project_Flappy_v1 -c Project_Flappy_V1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project_Flappy_v1 -c Project_Flappy_V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1685185723894 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1685185724706 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1685185727299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685185727524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 23:08:47 2023 " "Processing ended: Sat May 27 23:08:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685185727524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685185727524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685185727524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1685185727524 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1685185728142 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1685185728721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685185728727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 23:08:48 2023 " "Processing started: Sat May 27 23:08:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685185728727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1685185728727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project_Flappy_v1 -c Project_Flappy_V1 " "Command: quartus_sta Project_Flappy_v1 -c Project_Flappy_V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1685185728727 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1685185728876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1685185729766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1685185729766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185729803 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185729803 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1685185730109 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project_Flappy_V1.sdc " "Synopsys Design Constraints File file not found: 'Project_Flappy_V1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1685185730144 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185730144 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MOUSE:mouse_design\|MOUSE_CLK_FILTER MOUSE:mouse_design\|MOUSE_CLK_FILTER " "create_clock -period 1.000 -name MOUSE:mouse_design\|MOUSE_CLK_FILTER MOUSE:mouse_design\|MOUSE_CLK_FILTER" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685185730147 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div:div_design\|t_clkDiv Div:div_design\|t_clkDiv " "create_clock -period 1.000 -name Div:div_design\|t_clkDiv Div:div_design\|t_clkDiv" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685185730147 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685185730147 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:vga_design\|horiz_sync_out VGA_SYNC:vga_design\|horiz_sync_out " "create_clock -period 1.000 -name VGA_SYNC:vga_design\|horiz_sync_out VGA_SYNC:vga_design\|horiz_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685185730147 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pb3 pb3 " "create_clock -period 1.000 -name pb3 pb3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685185730147 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:vga_design\|vert_sync_out VGA_SYNC:vga_design\|vert_sync_out " "create_clock -period 1.000 -name VGA_SYNC:vga_design\|vert_sync_out VGA_SYNC:vga_design\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685185730147 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685185730147 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1685185730152 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685185730443 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1685185730444 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1685185730454 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685185730539 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685185730539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.864 " "Worst-case setup slack is -6.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.864            -592.125 Div:div_design\|t_clkDiv  " "   -6.864            -592.125 Div:div_design\|t_clkDiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.866            -167.807 VGA_SYNC:vga_design\|vert_sync_out  " "   -5.866            -167.807 VGA_SYNC:vga_design\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.592            -352.714 VGA_SYNC:vga_design\|horiz_sync_out  " "   -5.592            -352.714 VGA_SYNC:vga_design\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.400            -295.753 MOUSE:mouse_design\|MOUSE_CLK_FILTER  " "   -4.400            -295.753 MOUSE:mouse_design\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.303             -33.114 pb3  " "   -4.303             -33.114 pb3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.226              -2.226 CLK  " "   -2.226              -2.226 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185730541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.389 " "Worst-case hold slack is 0.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 MOUSE:mouse_design\|MOUSE_CLK_FILTER  " "    0.389               0.000 MOUSE:mouse_design\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 VGA_SYNC:vga_design\|horiz_sync_out  " "    0.412               0.000 VGA_SYNC:vga_design\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 Div:div_design\|t_clkDiv  " "    0.435               0.000 Div:div_design\|t_clkDiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.667               0.000 CLK  " "    0.667               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701               0.000 pb3  " "    0.701               0.000 pb3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.787               0.000 VGA_SYNC:vga_design\|vert_sync_out  " "    0.787               0.000 VGA_SYNC:vga_design\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185730550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.431 " "Worst-case recovery slack is -2.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.431             -67.982 Div:div_design\|t_clkDiv  " "   -2.431             -67.982 Div:div_design\|t_clkDiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.002             -41.548 MOUSE:mouse_design\|MOUSE_CLK_FILTER  " "   -2.002             -41.548 MOUSE:mouse_design\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185730556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.597 " "Worst-case removal slack is 0.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 MOUSE:mouse_design\|MOUSE_CLK_FILTER  " "    0.597               0.000 MOUSE:mouse_design\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.211               0.000 Div:div_design\|t_clkDiv  " "    1.211               0.000 Div:div_design\|t_clkDiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185730560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -329.646 Div:div_design\|t_clkDiv  " "   -2.636            -329.646 Div:div_design\|t_clkDiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -73.291 MOUSE:mouse_design\|MOUSE_CLK_FILTER  " "   -0.538             -73.291 MOUSE:mouse_design\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -66.462 VGA_SYNC:vga_design\|horiz_sync_out  " "   -0.538             -66.462 VGA_SYNC:vga_design\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -30.826 VGA_SYNC:vga_design\|vert_sync_out  " "   -0.538             -30.826 VGA_SYNC:vga_design\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.901 CLK  " "   -0.538              -0.901 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 pb3  " "    0.231               0.000 pb3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185730565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185730565 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685185730583 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1685185730617 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1685185732575 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685185733028 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685185733048 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685185733048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.866 " "Worst-case setup slack is -6.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.866            -581.085 Div:div_design\|t_clkDiv  " "   -6.866            -581.085 Div:div_design\|t_clkDiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.980            -171.201 VGA_SYNC:vga_design\|vert_sync_out  " "   -5.980            -171.201 VGA_SYNC:vga_design\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.600            -343.194 VGA_SYNC:vga_design\|horiz_sync_out  " "   -5.600            -343.194 VGA_SYNC:vga_design\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.308            -278.812 MOUSE:mouse_design\|MOUSE_CLK_FILTER  " "   -4.308            -278.812 MOUSE:mouse_design\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.083             -31.026 pb3  " "   -4.083             -31.026 pb3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.109              -2.109 CLK  " "   -2.109              -2.109 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185733055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.372 " "Worst-case hold slack is 0.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 VGA_SYNC:vga_design\|horiz_sync_out  " "    0.372               0.000 VGA_SYNC:vga_design\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 pb3  " "    0.395               0.000 pb3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 Div:div_design\|t_clkDiv  " "    0.442               0.000 Div:div_design\|t_clkDiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 MOUSE:mouse_design\|MOUSE_CLK_FILTER  " "    0.444               0.000 MOUSE:mouse_design\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.609               0.000 CLK  " "    0.609               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.749               0.000 VGA_SYNC:vga_design\|vert_sync_out  " "    0.749               0.000 VGA_SYNC:vga_design\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185733064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.488 " "Worst-case recovery slack is -2.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.488             -69.425 Div:div_design\|t_clkDiv  " "   -2.488             -69.425 Div:div_design\|t_clkDiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.964             -38.590 MOUSE:mouse_design\|MOUSE_CLK_FILTER  " "   -1.964             -38.590 MOUSE:mouse_design\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185733071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.565 " "Worst-case removal slack is 0.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 MOUSE:mouse_design\|MOUSE_CLK_FILTER  " "    0.565               0.000 MOUSE:mouse_design\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.221               0.000 Div:div_design\|t_clkDiv  " "    1.221               0.000 Div:div_design\|t_clkDiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185733074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -327.014 Div:div_design\|t_clkDiv  " "   -2.636            -327.014 Div:div_design\|t_clkDiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -72.386 MOUSE:mouse_design\|MOUSE_CLK_FILTER  " "   -0.538             -72.386 MOUSE:mouse_design\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -64.274 VGA_SYNC:vga_design\|horiz_sync_out  " "   -0.538             -64.274 VGA_SYNC:vga_design\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -30.725 VGA_SYNC:vga_design\|vert_sync_out  " "   -0.538             -30.725 VGA_SYNC:vga_design\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.904 CLK  " "   -0.538              -0.904 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 pb3  " "    0.218               0.000 pb3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185733080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185733080 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1685185733096 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1685185733344 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1685185734294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685185734678 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685185734685 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685185734685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.609 " "Worst-case setup slack is -3.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.609            -275.711 Div:div_design\|t_clkDiv  " "   -3.609            -275.711 Div:div_design\|t_clkDiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.982            -181.089 VGA_SYNC:vga_design\|horiz_sync_out  " "   -2.982            -181.089 VGA_SYNC:vga_design\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.454             -69.772 VGA_SYNC:vga_design\|vert_sync_out  " "   -2.454             -69.772 VGA_SYNC:vga_design\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.382             -17.955 pb3  " "   -2.382             -17.955 pb3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.990            -126.220 MOUSE:mouse_design\|MOUSE_CLK_FILTER  " "   -1.990            -126.220 MOUSE:mouse_design\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.442              -1.442 CLK  " "   -1.442              -1.442 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185734687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.137 " "Worst-case hold slack is 0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 MOUSE:mouse_design\|MOUSE_CLK_FILTER  " "    0.137               0.000 MOUSE:mouse_design\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 Div:div_design\|t_clkDiv  " "    0.150               0.000 Div:div_design\|t_clkDiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 VGA_SYNC:vga_design\|horiz_sync_out  " "    0.158               0.000 VGA_SYNC:vga_design\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 VGA_SYNC:vga_design\|vert_sync_out  " "    0.301               0.000 VGA_SYNC:vga_design\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 pb3  " "    0.436               0.000 pb3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.594               0.000 CLK  " "    0.594               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185734696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.452 " "Worst-case recovery slack is -1.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.452             -41.141 Div:div_design\|t_clkDiv  " "   -1.452             -41.141 Div:div_design\|t_clkDiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.688             -15.222 MOUSE:mouse_design\|MOUSE_CLK_FILTER  " "   -0.688             -15.222 MOUSE:mouse_design\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185734703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.238 " "Worst-case removal slack is 0.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 MOUSE:mouse_design\|MOUSE_CLK_FILTER  " "    0.238               0.000 MOUSE:mouse_design\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 Div:div_design\|t_clkDiv  " "    0.358               0.000 Div:div_design\|t_clkDiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185734707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -170.561 Div:div_design\|t_clkDiv  " "   -2.174            -170.561 Div:div_design\|t_clkDiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.362              -0.373 CLK  " "   -0.362              -0.373 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -2.000 VGA_SYNC:vga_design\|horiz_sync_out  " "   -0.089              -2.000 VGA_SYNC:vga_design\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -0.697 pb3  " "   -0.072              -0.697 pb3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.216 MOUSE:mouse_design\|MOUSE_CLK_FILTER  " "   -0.021              -0.216 MOUSE:mouse_design\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 VGA_SYNC:vga_design\|vert_sync_out  " "    0.008               0.000 VGA_SYNC:vga_design\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185734713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185734713 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685185734729 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685185735195 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685185735202 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685185735202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.159 " "Worst-case setup slack is -3.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.159            -241.710 Div:div_design\|t_clkDiv  " "   -3.159            -241.710 Div:div_design\|t_clkDiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.811            -161.762 VGA_SYNC:vga_design\|horiz_sync_out  " "   -2.811            -161.762 VGA_SYNC:vga_design\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.240             -62.996 VGA_SYNC:vga_design\|vert_sync_out  " "   -2.240             -62.996 VGA_SYNC:vga_design\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.898             -14.118 pb3  " "   -1.898             -14.118 pb3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.742            -111.092 MOUSE:mouse_design\|MOUSE_CLK_FILTER  " "   -1.742            -111.092 MOUSE:mouse_design\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.150              -1.150 CLK  " "   -1.150              -1.150 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185735205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.124 " "Worst-case hold slack is 0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 VGA_SYNC:vga_design\|horiz_sync_out  " "    0.124               0.000 VGA_SYNC:vga_design\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 Div:div_design\|t_clkDiv  " "    0.130               0.000 Div:div_design\|t_clkDiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 MOUSE:mouse_design\|MOUSE_CLK_FILTER  " "    0.163               0.000 MOUSE:mouse_design\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 pb3  " "    0.198               0.000 pb3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 VGA_SYNC:vga_design\|vert_sync_out  " "    0.263               0.000 VGA_SYNC:vga_design\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 CLK  " "    0.351               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185735215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.445 " "Worst-case recovery slack is -1.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.445             -40.936 Div:div_design\|t_clkDiv  " "   -1.445             -40.936 Div:div_design\|t_clkDiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.688             -14.102 MOUSE:mouse_design\|MOUSE_CLK_FILTER  " "   -0.688             -14.102 MOUSE:mouse_design\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185735221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.224 " "Worst-case removal slack is 0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 MOUSE:mouse_design\|MOUSE_CLK_FILTER  " "    0.224               0.000 MOUSE:mouse_design\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 Div:div_design\|t_clkDiv  " "    0.378               0.000 Div:div_design\|t_clkDiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185735224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -164.702 Div:div_design\|t_clkDiv  " "   -2.174            -164.702 Div:div_design\|t_clkDiv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.345              -0.348 CLK  " "   -0.345              -0.348 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -0.618 pb3  " "   -0.069              -0.618 pb3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.035              -0.259 VGA_SYNC:vga_design\|horiz_sync_out  " "   -0.035              -0.259 VGA_SYNC:vga_design\|horiz_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.004 MOUSE:mouse_design\|MOUSE_CLK_FILTER  " "   -0.001              -0.004 MOUSE:mouse_design\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 VGA_SYNC:vga_design\|vert_sync_out  " "    0.053               0.000 VGA_SYNC:vga_design\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685185735229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685185735229 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685185736550 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685185736550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5301 " "Peak virtual memory: 5301 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685185736615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 23:08:56 2023 " "Processing ended: Sat May 27 23:08:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685185736615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685185736615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685185736615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1685185736615 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 176 s " "Quartus Prime Full Compilation was successful. 0 errors, 176 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1685185737325 ""}
