#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Jun 12 21:11:31 2019
# Process ID: 12272
# Log file: C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/planAhead_run_1/planAhead.log
# Journal file: C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/pa.fromNetlist.tcl
set_property package_pin "" [get_ports [list  {an[3]}]]
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
startgroup
set_property package_pin P17 [get_ports {an[3]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {an[2]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {an[1]}]
endgroup
startgroup
set_property package_pin N16 [get_ports {an[0]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {cat[7]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {cat[6]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {cat[5]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {cat[4]}]
endgroup
set_property package_pin "" [get_ports [list  {cat[3]}]]
startgroup
set_property package_pin T17 [get_ports {cat[7]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {cat[6]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {cat[5]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {cat[4]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {cat[3]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {cat[2]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {cat[1]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {cat[0]}]
endgroup
save_constraints
