###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Dec  2 17:41:14 2022
#  Design:            Integrator
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_postCTS -outDir ../Reports/timingReports
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.010
- Setup                         0.561
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.249
- Arrival Time                 23.727
= Slack Time                   26.522
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   26.522 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   26.523 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   26.992 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   26.995 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   27.525 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   27.529 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   29.059 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   29.060 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.221 |   29.743 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   29.743 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.840 |   30.362 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   30.362 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   31.043 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   31.043 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   32.112 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   32.113 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   32.986 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   32.987 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   33.875 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   33.875 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   34.771 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   34.772 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   35.698 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   35.698 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   36.632 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   36.633 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   37.522 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   37.522 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   38.476 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   38.477 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   39.401 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   39.401 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   40.449 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   40.450 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   41.331 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   41.332 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  15.648 |   42.170 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.648 |   42.171 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  16.488 |   43.010 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.488 |   43.011 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  17.323 |   43.846 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.324 |   43.846 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  18.161 |   44.684 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.162 |   44.684 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.875 |  19.037 |   45.559 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.001 |  19.038 |   45.560 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.860 |  19.897 |   46.420 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.898 |   46.420 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.842 |  20.740 |   47.263 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.741 |   47.263 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.841 |  21.582 |   48.104 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  21.582 |   48.104 | 
     | add_123_40/g518/CO                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.833 |  22.415 |   48.937 | 
     | add_123_40/g517/CI                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  22.416 |   48.938 | 
     | add_123_40/g517/CO                  |   v   | add_123_40/n_40                  | FA_5VX1    | 0.740 |  23.156 |   49.678 | 
     | add_123_40/g516/A                   |   v   | add_123_40/n_40                  | EO3_5VX1   | 0.000 |  23.156 |   49.678 | 
     | add_123_40/g516/Q                   |   v   | Out[21]                          | EO3_5VX1   | 0.571 |  23.727 |   50.249 | 
     | Delay2_reg_reg[0][21]/D             |   v   | Out[21]                          | DFRRQ_5VX1 | 0.000 |  23.727 |   50.249 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -26.522 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -26.521 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -26.053 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -26.049 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.531 |   1.004 |  -25.518 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.010 |  -25.512 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.010
- Setup                         0.425
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.384
- Arrival Time                 23.550
= Slack Time                   26.835
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   26.835 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   26.836 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   27.304 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   27.308 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   27.838 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   27.841 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   29.372 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   29.372 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.221 |   30.055 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   30.056 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.840 |   30.674 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   30.674 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   31.355 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   31.356 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   32.425 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   32.425 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   33.299 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   33.299 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   34.187 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   34.188 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   35.084 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   35.084 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   36.010 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   36.011 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   36.944 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   36.945 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   37.834 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   37.835 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   38.789 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   38.789 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   39.713 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   39.713 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   40.761 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   40.762 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   41.644 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   41.644 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  15.648 |   42.483 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.648 |   42.483 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  16.488 |   43.323 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.488 |   43.323 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  17.323 |   44.158 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.324 |   44.158 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  18.161 |   44.996 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.162 |   44.997 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.875 |  19.037 |   45.872 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.001 |  19.038 |   45.872 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.860 |  19.897 |   46.732 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.898 |   46.733 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.842 |  20.740 |   47.575 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.741 |   47.575 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.841 |  21.582 |   48.416 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  21.582 |   48.417 | 
     | add_123_40/g518/CO                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.833 |  22.415 |   49.250 | 
     | add_123_40/g517/CI                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  22.416 |   49.250 | 
     | add_123_40/g517/S                   |   ^   | Out[20]                          | FA_5VX1    | 1.134 |  23.550 |   50.384 | 
     | Delay2_reg_reg[0][20]/D             |   ^   | Out[20]                          | DFRRQ_5VX1 | 0.000 |  23.550 |   50.384 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -26.835 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -26.834 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -26.366 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -26.362 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.531 |   1.004 |  -25.831 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.010 |  -25.825 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.010
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.385
- Arrival Time                 22.715
= Slack Time                   27.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   27.671 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   27.672 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   28.140 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   28.144 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   28.674 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   28.677 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   30.208 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   30.208 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.221 |   30.891 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   30.892 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.840 |   31.510 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   31.510 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   32.191 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   32.192 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   33.261 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   33.261 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   34.134 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   34.135 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   35.023 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   35.024 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   35.919 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   35.920 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   36.846 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   36.847 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   37.780 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   37.781 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   38.670 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   38.671 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   39.625 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   39.625 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   40.549 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   40.549 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   41.597 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   41.598 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   42.480 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   42.480 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  15.648 |   43.319 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.648 |   43.319 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  16.488 |   44.159 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.488 |   44.159 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  17.323 |   44.994 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.324 |   44.994 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  18.161 |   45.832 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.162 |   45.832 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.875 |  19.037 |   46.708 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.001 |  19.038 |   46.708 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.860 |  19.897 |   47.568 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.898 |   47.568 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.842 |  20.740 |   48.411 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.741 |   48.411 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.841 |  21.582 |   49.252 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  21.582 |   49.253 | 
     | add_123_40/g518/S                   |   ^   | Out[19]                          | FA_5VX1    | 1.133 |  22.715 |   50.385 | 
     | Delay2_reg_reg[0][19]/D             |   ^   | Out[19]                          | DFRRQ_5VX1 | 0.000 |  22.715 |   50.385 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -27.671 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -27.670 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -27.201 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -27.198 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.531 |   1.004 |  -26.667 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.010 |  -26.661 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.010
- Setup                         0.425
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.385
- Arrival Time                 21.879
= Slack Time                   28.505
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   28.505 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   28.506 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   28.974 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   28.978 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   29.508 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.006 |   29.512 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   31.042 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   31.043 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   31.726 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   31.726 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   32.345 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   32.345 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   33.026 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   33.026 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   34.095 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   34.096 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   34.969 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   34.969 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   35.858 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   35.858 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   36.754 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   36.755 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   37.681 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   37.681 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   38.615 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   38.616 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   39.505 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   39.505 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   40.459 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   40.460 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   41.384 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   41.384 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   42.432 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   42.433 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   43.314 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   43.315 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  15.648 |   44.153 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.648 |   44.154 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  16.488 |   44.993 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.488 |   44.994 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  17.323 |   45.829 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.324 |   45.829 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  18.161 |   46.667 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.162 |   46.667 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.875 |  19.037 |   47.542 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.001 |  19.038 |   47.543 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.860 |  19.897 |   48.403 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.898 |   48.403 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.842 |  20.740 |   49.245 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.741 |   49.246 | 
     | add_123_40/g519/S                   |   ^   | Out[18]                          | FA_5VX1    | 1.138 |  21.879 |   50.384 | 
     | Delay2_reg_reg[0][18]/D             |   ^   | Out[18]                          | DFRRQ_5VX1 | 0.000 |  21.879 |   50.385 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -28.505 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -28.504 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -28.036 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -28.032 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.531 |   1.004 |  -27.501 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.010 |  -27.496 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.009
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.388
- Arrival Time                 21.007
= Slack Time                   29.381
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   29.381 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   29.382 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   29.851 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   29.854 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   30.384 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   30.388 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   31.918 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   31.919 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.221 |   32.602 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   32.602 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.840 |   33.221 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   33.221 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   33.902 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   33.902 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   34.971 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   34.972 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   35.845 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   35.846 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   36.734 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   36.734 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   37.630 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   37.631 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   38.557 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   38.557 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   39.491 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   39.492 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   40.381 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   40.381 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   41.335 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   41.336 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   42.260 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   42.260 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   43.308 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   43.309 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   44.190 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   44.191 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  15.648 |   45.029 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.648 |   45.030 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  16.488 |   45.869 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.488 |   45.870 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  17.323 |   46.705 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.324 |   46.705 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  18.161 |   47.543 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.162 |   47.543 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.875 |  19.037 |   48.418 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.001 |  19.038 |   48.419 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.860 |  19.897 |   49.279 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.898 |   49.279 | 
     | add_123_40/g520/S                   |   ^   | Out[17]                          | FA_5VX1    | 1.109 |  21.007 |   50.388 | 
     | Delay2_reg_reg[0][17]/D             |   ^   | Out[17]                          | DFRRQ_5VX1 | 0.000 |  21.007 |   50.388 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -29.381 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -29.380 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -28.912 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -28.908 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.531 |   1.004 |  -28.377 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.009 |  -28.372 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.008
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.387
- Arrival Time                 20.157
= Slack Time                   30.230
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   30.230 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   30.231 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   30.699 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   30.703 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   31.233 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   31.237 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   32.767 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   32.768 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   33.451 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   33.451 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   34.070 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   34.070 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   34.751 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   34.751 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   35.820 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   35.821 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   36.694 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   36.694 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   37.583 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   37.583 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   38.479 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   38.479 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   39.405 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   39.406 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   40.340 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   40.340 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   41.230 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   41.230 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   42.184 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   42.185 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   43.108 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   43.109 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   44.156 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   44.158 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   45.039 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   45.039 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  15.648 |   45.878 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.648 |   45.879 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  16.488 |   46.718 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.488 |   46.719 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  17.323 |   47.553 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.324 |   47.554 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  18.161 |   48.392 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.162 |   48.392 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.875 |  19.037 |   49.267 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.001 |  19.038 |   49.268 | 
     | add_123_40/g521/S                   |   ^   | Out[16]                          | FA_5VX1    | 1.119 |  20.157 |   50.387 | 
     | Delay2_reg_reg[0][16]/D             |   ^   | Out[16]                          | DFRRQ_5VX1 | 0.000 |  20.157 |   50.387 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -30.230 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -30.229 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -29.761 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -29.757 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.531 |   1.004 |  -29.226 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.008 |  -29.222 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.006
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.384
- Arrival Time                 19.276
= Slack Time                   31.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   31.108 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   31.109 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   31.577 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   31.581 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   32.111 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.006 |   32.115 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   33.645 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   33.646 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   34.329 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   34.329 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   34.948 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   34.948 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   35.629 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   35.629 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   36.698 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   36.699 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   37.572 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   37.572 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   38.461 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   38.461 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   39.357 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   39.358 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   40.284 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   40.284 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   41.218 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   41.219 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   42.108 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   42.108 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   43.062 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   43.063 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   43.986 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   43.987 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   45.034 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   45.036 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   45.917 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   45.918 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  15.648 |   46.756 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.648 |   46.757 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  16.488 |   47.596 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.488 |   47.597 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  17.323 |   48.432 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.324 |   48.432 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  18.161 |   49.270 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.162 |   49.270 | 
     | add_123_40/g522/S                   |   ^   | Out[15]                          | FA_5VX1    | 1.114 |  19.276 |   50.384 | 
     | Delay2_reg_reg[0][15]/D             |   ^   | Out[15]                          | DFRRQ_5VX1 | 0.000 |  19.276 |   50.384 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -31.108 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -31.107 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -30.639 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -30.635 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -30.105 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.006 |  -30.102 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.006
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.384
- Arrival Time                 18.435
= Slack Time                   31.949
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   31.950 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   31.951 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   32.419 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   32.422 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   32.952 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   32.956 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   34.486 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   34.487 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   35.170 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   35.171 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   35.789 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   35.789 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   36.470 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   36.470 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   37.539 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   37.540 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   38.413 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   38.414 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   39.302 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   39.302 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   40.198 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   40.199 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   41.125 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   41.125 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   42.059 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   42.060 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   42.949 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   42.950 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   43.903 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   43.904 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   44.828 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   44.828 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   45.876 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   45.877 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   46.759 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   46.759 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  15.648 |   47.597 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.648 |   47.598 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  16.488 |   48.437 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.488 |   48.438 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  17.323 |   49.273 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.324 |   49.273 | 
     | add_123_40/g523/S                   |   ^   | Out[14]                          | FA_5VX1    | 1.111 |  18.435 |   50.384 | 
     | Delay2_reg_reg[0][14]/D             |   ^   | Out[14]                          | DFRRQ_5VX1 | 0.000 |  18.435 |   50.384 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -31.949 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -31.948 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -31.480 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -31.477 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -30.947 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   1.006 |  -30.944 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.007
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.385
- Arrival Time                 17.602
= Slack Time                   32.782
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   32.783 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   32.784 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   33.252 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   33.255 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   33.785 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   33.789 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   35.319 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   35.320 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   36.003 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   36.003 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   36.622 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   36.622 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   37.303 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   37.303 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   38.372 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   38.373 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   39.246 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   39.247 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   40.135 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   40.135 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   41.031 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   41.032 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   41.958 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   41.958 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   42.892 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   42.893 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   43.782 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   43.783 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   44.736 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   44.737 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   45.661 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   45.661 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   46.709 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   46.710 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   47.591 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   47.592 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  15.648 |   48.430 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.648 |   48.431 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  16.488 |   49.270 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.488 |   49.271 | 
     | add_123_40/g524/S                   |   ^   | Out[13]                          | FA_5VX1    | 1.114 |  17.602 |   50.385 | 
     | Delay2_reg_reg[0][13]/D             |   ^   | Out[13]                          | DFRRQ_5VX1 | 0.000 |  17.602 |   50.385 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -32.782 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -32.781 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -32.313 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -32.310 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -31.780 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.007 |  -31.776 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.007
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.384
- Arrival Time                 16.769
= Slack Time                   33.615
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   33.615 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   33.616 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   34.084 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   34.088 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   34.618 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   34.622 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   36.152 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   36.153 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   36.836 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   36.836 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   37.455 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   37.455 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   38.136 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   38.136 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   39.205 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   39.206 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   40.079 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   40.079 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   40.968 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   40.968 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   41.864 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   41.864 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   42.790 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   42.791 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   43.725 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   43.725 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   44.615 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   44.615 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   45.569 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   45.570 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   46.493 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   46.494 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   47.541 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   47.543 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   48.424 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   48.424 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  15.648 |   49.263 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.648 |   49.264 | 
     | add_123_40/g525/S                   |   ^   | Out[12]                          | FA_5VX1    | 1.121 |  16.769 |   50.384 | 
     | Delay2_reg_reg[0][12]/D             |   ^   | Out[12]                          | DFRRQ_5VX1 | 0.000 |  16.769 |   50.384 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -33.615 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -33.614 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -33.146 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -33.142 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -32.612 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.007 |  -32.608 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.007
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.386
- Arrival Time                 15.912
= Slack Time                   34.475
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   34.475 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   34.476 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   34.944 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   34.947 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   35.477 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   35.481 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   37.012 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   37.012 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   37.695 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   37.696 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   38.314 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   38.314 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   38.995 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   38.995 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   40.064 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   40.065 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   40.938 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   40.939 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   41.827 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   41.827 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   42.723 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   42.724 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   43.650 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   43.650 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   44.584 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   44.585 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   45.474 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   45.475 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   46.428 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   46.429 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   47.353 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   47.353 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   48.401 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   48.402 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  14.809 |   49.284 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.809 |   49.284 | 
     | add_123_40/g526/S                   |   ^   | Out[11]                          | FA_5VX1    | 1.102 |  15.912 |   50.386 | 
     | Delay2_reg_reg[0][11]/D             |   ^   | Out[11]                          | DFRRQ_5VX1 | 0.000 |  15.912 |   50.386 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -34.475 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -34.474 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -34.005 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -34.002 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -33.472 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.007 |  -33.468 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.007
- Setup                         0.427
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.380
- Arrival Time                 15.133
= Slack Time                   35.247
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   35.247 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   35.248 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   35.716 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   35.720 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   36.250 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   36.254 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   37.784 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   37.785 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   38.468 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   38.468 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   39.087 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   39.087 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   39.768 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   39.768 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   40.837 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   40.838 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   41.711 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   41.711 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   42.600 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   42.600 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   43.496 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   43.496 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   44.422 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   44.423 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   45.357 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   45.357 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   46.247 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   46.247 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   47.201 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   47.202 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   48.125 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   48.126 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  13.926 |   49.173 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  13.927 |   49.175 | 
     | add_123_40/g527/S                   |   ^   | Out[10]                          | FA_5VX1    | 1.205 |  15.133 |   50.380 | 
     | Delay2_reg_reg[0][10]/D             |   ^   | Out[10]                          | DFRRQ_5VX1 | 0.000 |  15.133 |   50.380 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -35.247 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -35.246 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -34.778 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -34.774 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -34.244 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.007 |  -34.240 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.017
- Setup                         0.458
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.360
- Arrival Time                 14.304
= Slack Time                   36.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   36.056 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   36.057 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   36.525 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   36.529 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   37.059 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.006 |   37.062 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   38.593 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   38.593 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   39.276 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   39.277 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   39.895 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   39.895 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   40.576 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   40.577 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   41.646 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   41.646 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   42.520 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   42.520 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   43.408 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   43.409 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   44.305 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   44.305 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   45.231 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   45.232 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   46.165 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   46.166 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   47.055 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   47.056 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   48.010 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   48.010 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |  12.878 |   48.934 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.879 |   48.934 | 
     | add_123_40/g528/S                   |   ^   | Out[9]                           | FA_5VX1    | 1.424 |  14.303 |   50.359 | 
     | Delay2_reg_reg[0][9]/D              |   ^   | Out[9]                           | DFRRQ_5VX1 | 0.001 |  14.304 |   50.360 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -36.056 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -36.055 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -35.587 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -35.583 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -35.043 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.017 |  -35.038 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/C 
Endpoint:   Delay2_reg_reg[0][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.446
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.357
- Arrival Time                 13.303
= Slack Time                   37.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   37.054 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   37.055 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   37.523 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   37.527 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   38.057 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   38.061 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   39.591 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   39.592 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   40.274 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   40.275 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   40.893 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   40.894 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   41.575 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   41.575 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   42.644 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   42.645 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   43.518 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   43.518 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   44.407 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   44.407 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   45.303 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   45.303 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   46.229 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   46.230 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   47.164 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   47.164 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   48.054 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   48.054 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |  11.954 |   49.008 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.955 |   49.009 | 
     | add_123_40/g529/S                   |   ^   | Out[8]                           | FA_5VX1    | 1.347 |  13.302 |   50.356 | 
     | Delay2_reg_reg[0][8]/D              |   ^   | Out[8]                           | DFRRQ_5VX1 | 0.001 |  13.303 |   50.357 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -37.054 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -37.053 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -36.585 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -36.580 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -36.053 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.003 |  -36.051 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/C 
Endpoint:   Delay2_reg_reg[0][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.436
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.367
- Arrival Time                 12.253
= Slack Time                   38.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   38.115 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   38.116 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   38.584 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   38.588 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   39.118 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   39.121 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   40.652 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   40.652 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   41.335 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   41.336 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   41.954 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   41.954 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   42.635 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   42.636 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   43.705 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   43.705 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   44.578 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   44.579 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   45.467 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   45.468 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   46.363 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   46.364 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   47.290 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   47.290 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   48.224 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   48.225 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.000 |   49.114 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.000 |   49.115 | 
     | add_123_40/g530/S                   |   ^   | Out[7]                           | FA_5VX1    | 1.252 |  12.252 |   50.367 | 
     | Delay2_reg_reg[0][7]/D              |   ^   | Out[7]                           | DFRRQ_5VX1 | 0.001 |  12.253 |   50.367 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -38.115 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -38.114 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -37.646 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -37.640 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -37.113 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.003 |  -37.112 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/C 
Endpoint:   Delay2_reg_reg[0][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.428
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.375
- Arrival Time                 11.317
= Slack Time                   39.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   39.058 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   39.059 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   39.527 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   39.531 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   40.061 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   40.064 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   41.595 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   41.595 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   42.278 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   42.279 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   42.897 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   42.897 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   43.578 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   43.579 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   44.648 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   44.648 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   45.522 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   45.522 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   46.410 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   46.411 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   47.307 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   47.307 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   48.233 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   48.234 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |  10.110 |   49.167 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.110 |   49.168 | 
     | add_123_40/g531/S                   |   ^   | Out[6]                           | FA_5VX1    | 1.206 |  11.317 |   50.375 | 
     | Delay2_reg_reg[0][6]/D              |   ^   | Out[6]                           | DFRRQ_5VX1 | 0.000 |  11.317 |   50.375 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -39.058 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -39.057 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -38.589 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -38.583 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -38.056 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.003 |  -38.055 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/C 
Endpoint:   Delay2_reg_reg[0][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.431
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.372
- Arrival Time                 10.421
= Slack Time                   39.951
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   39.951 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   39.952 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   40.420 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   40.424 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   40.954 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.007 |   40.957 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   42.488 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   42.488 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.221 |   43.171 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   43.172 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.840 |   43.790 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   43.791 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   44.471 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   44.472 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.069 |   5.590 |   45.541 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.591 |   45.541 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.873 |   6.464 |   46.415 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.464 |   46.415 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.888 |   7.353 |   47.303 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.353 |   47.304 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   8.249 |   48.200 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.249 |   48.200 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   9.175 |   49.126 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.176 |   49.127 | 
     | add_123_40/g532/S                   |   ^   | Out[5]                           | FA_5VX1    | 1.244 |  10.420 |   50.371 | 
     | Delay2_reg_reg[0][5]/D              |   ^   | Out[5]                           | DFRRQ_5VX1 | 0.000 |  10.421 |   50.372 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -39.951 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -39.950 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -39.482 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -39.477 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -38.950 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.003 |  -38.948 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.428
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.375
- Arrival Time                  9.543
= Slack Time                   40.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |            |       |   0.000 |   40.832 | 
     | clk__L1_I0/A                       |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   40.833 | 
     | clk__L1_I0/Q                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   41.301 | 
     | clk__L2_I1/A                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   41.305 | 
     | clk__L2_I1/Q                       |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   41.835 | 
     | Delay_out1_reg[0]/C                |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.006 |   41.839 | 
     | Delay_out1_reg[0]/Q                |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   43.369 | 
     | csa_tree_add_110_31_groupi/g7558/A |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   43.370 | 
     | csa_tree_add_110_31_groupi/g7558/Q |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   44.053 | 
     | csa_tree_add_110_31_groupi/g7532/A |   v   | csa_tree_add_110_31_groupi/n_157 | NA2_5VX1   | 0.001 |   3.221 |   44.053 | 
     | csa_tree_add_110_31_groupi/g7532/Q |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2_5VX1   | 0.755 |   3.976 |   44.808 | 
     | csa_tree_add_110_31_groupi/g7519/B |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2I1_5VX1 | 0.001 |   3.977 |   44.809 | 
     | csa_tree_add_110_31_groupi/g7519/Q |   v   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.458 |   4.434 |   45.267 | 
     | csa_tree_add_110_31_groupi/g505/CI |   v   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.435 |   45.267 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   5.324 |   46.156 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.324 |   46.156 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   6.210 |   47.042 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.210 |   47.043 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.858 |   7.068 |   47.900 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.001 |   7.068 |   47.901 | 
     | csa_tree_add_110_31_groupi/g502/S  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 1.251 |   8.320 |   49.152 | 
     | add_123_40/g533/B                  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 0.001 |   8.320 |   49.153 | 
     | add_123_40/g533/S                  |   ^   | Out[4]                           | FA_5VX1    | 1.222 |   9.543 |   50.375 | 
     | Delay2_reg_reg[0][4]/D             |   ^   | Out[4]                           | DFRRQ_5VX1 | 0.000 |   9.543 |   50.375 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -40.832 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -40.831 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -40.363 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -40.358 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -39.831 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.003 |  -39.829 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.427
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.376
- Arrival Time                  8.720
= Slack Time                   41.656
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |            |       |   0.000 |   41.656 | 
     | clk__L1_I0/A                       |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   41.657 | 
     | clk__L1_I0/Q                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   42.125 | 
     | clk__L2_I1/A                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   42.128 | 
     | clk__L2_I1/Q                       |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   42.658 | 
     | Delay_out1_reg[0]/C                |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.006 |   42.662 | 
     | Delay_out1_reg[0]/Q                |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   44.193 | 
     | csa_tree_add_110_31_groupi/g7558/A |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.537 |   44.193 | 
     | csa_tree_add_110_31_groupi/g7558/Q |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   44.876 | 
     | csa_tree_add_110_31_groupi/g7532/A |   v   | csa_tree_add_110_31_groupi/n_157 | NA2_5VX1   | 0.001 |   3.221 |   44.877 | 
     | csa_tree_add_110_31_groupi/g7532/Q |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2_5VX1   | 0.755 |   3.976 |   45.632 | 
     | csa_tree_add_110_31_groupi/g7519/B |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2I1_5VX1 | 0.001 |   3.976 |   45.632 | 
     | csa_tree_add_110_31_groupi/g7519/Q |   v   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.458 |   4.434 |   46.090 | 
     | csa_tree_add_110_31_groupi/g505/CI |   v   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.435 |   46.090 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   5.324 |   46.979 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.324 |   46.979 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   6.210 |   47.866 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.210 |   47.866 | 
     | csa_tree_add_110_31_groupi/g503/S  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 1.278 |   7.489 |   49.144 | 
     | add_123_40/g534/B                  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   7.490 |   49.145 | 
     | add_123_40/g534/S                  |   ^   | Out[3]                           | FA_5VX1    | 1.230 |   8.720 |   50.376 | 
     | Delay2_reg_reg[0][3]/D             |   ^   | Out[3]                           | DFRRQ_5VX1 | 0.000 |   8.720 |   50.376 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -41.656 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -41.655 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -41.187 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -41.181 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -40.654 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.003 |  -40.653 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.426
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.378
- Arrival Time                  7.842
= Slack Time                   42.536
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |            |       |   0.000 |   42.536 | 
     | clk__L1_I0/A                       |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   42.537 | 
     | clk__L1_I0/Q                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   43.005 | 
     | clk__L2_I1/A                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   43.009 | 
     | clk__L2_I1/Q                       |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   43.539 | 
     | Delay_out1_reg[0]/C                |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.006 |   43.542 | 
     | Delay_out1_reg[0]/Q                |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   45.073 | 
     | csa_tree_add_110_31_groupi/g7558/A |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   45.073 | 
     | csa_tree_add_110_31_groupi/g7558/Q |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   45.756 | 
     | csa_tree_add_110_31_groupi/g7532/A |   v   | csa_tree_add_110_31_groupi/n_157 | NA2_5VX1   | 0.001 |   3.221 |   45.757 | 
     | csa_tree_add_110_31_groupi/g7532/Q |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2_5VX1   | 0.755 |   3.976 |   46.512 | 
     | csa_tree_add_110_31_groupi/g7519/B |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2I1_5VX1 | 0.001 |   3.976 |   46.512 | 
     | csa_tree_add_110_31_groupi/g7519/Q |   v   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.458 |   4.434 |   46.970 | 
     | csa_tree_add_110_31_groupi/g505/CI |   v   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.435 |   46.970 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.889 |   5.324 |   47.859 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   5.324 |   47.859 | 
     | csa_tree_add_110_31_groupi/g504/S  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 1.303 |   6.626 |   49.162 | 
     | add_123_40/g535/B                  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 0.001 |   6.627 |   49.163 | 
     | add_123_40/g535/S                  |   ^   | Out[2]                           | FA_5VX1    | 1.215 |   7.842 |   50.378 | 
     | Delay2_reg_reg[0][2]/D             |   ^   | Out[2]                           | DFRRQ_5VX1 | 0.000 |   7.842 |   50.378 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -42.536 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -42.535 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -42.067 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -42.061 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -41.534 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.004 |  -41.532 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.018
- Setup                         0.428
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.390
- Arrival Time                  6.998
= Slack Time                   43.392
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   43.392 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.001 |   0.001 |   43.393 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.468 |   0.469 |   43.861 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.473 |   43.865 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.530 |   1.003 |   44.395 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.006 |   44.399 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.531 |   2.537 |   45.929 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.538 |   45.930 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.683 |   3.220 |   46.613 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.221 |   46.613 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.618 |   3.839 |   47.232 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.840 |   47.232 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.681 |   4.521 |   47.913 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.521 |   47.913 | 
     | csa_tree_add_110_31_groupi/g505/S   |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 1.300 |   5.821 |   49.213 | 
     | add_123_40/g536/A                   |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.821 |   49.214 | 
     | add_123_40/g536/S                   |   ^   | Out[1]                           | FA_5VX1    | 1.176 |   6.997 |   50.390 | 
     | Delay2_reg_reg[0][1]/D              |   ^   | Out[1]                           | DFRRQ_5VX1 | 0.000 |   6.998 |   50.390 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -43.392 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -43.391 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -42.923 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -42.920 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -42.380 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.018 |  -42.375 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay1_out1_reg[0]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.018
- Setup                         0.500
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.318
- Arrival Time                  4.778
= Slack Time                   45.540
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                            |            |       |   0.000 |   45.540 | 
     | clk__L1_I0/A                      |   ^   | clk                            | IN_5VX16   | 0.001 |   0.001 |   45.541 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                     | IN_5VX16   | 0.468 |   0.469 |   46.009 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                     | IN_5VX16   | 0.004 |   0.473 |   46.013 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                     | IN_5VX16   | 0.530 |   1.003 |   46.542 | 
     | Delay1_out1_reg[0]/C              |   ^   | clk__L2_N1                     | DFRRQ_5VX1 | 0.004 |   1.007 |   46.546 | 
     | Delay1_out1_reg[0]/Q              |   ^   | Delay1_out1[0]                 | DFRRQ_5VX1 | 1.666 |   2.672 |   48.212 | 
     | csa_tree_add_110_31_groupi/g5/A   |   ^   | Delay1_out1[0]                 | IN_5VX1    | 0.001 |   2.673 |   48.213 | 
     | csa_tree_add_110_31_groupi/g5/Q   |   v   | csa_tree_add_110_31_groupi/n_2 | IN_5VX1    | 0.542 |   3.215 |   48.754 | 
     | csa_tree_add_110_31_groupi/g506/A |   v   | csa_tree_add_110_31_groupi/n_2 | HA_5VX1    | 0.000 |   3.215 |   48.755 | 
     | csa_tree_add_110_31_groupi/g506/S |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.821 |   4.036 |   49.576 | 
     | add_123_40/g537/B                 |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.001 |   4.037 |   49.576 | 
     | add_123_40/g537/S                 |   v   | Out[0]                         | HA_5VX1    | 0.741 |   4.778 |   50.318 | 
     | Delay2_reg_reg[0][0]/D            |   v   | Out[0]                         | DFRRQ_5VX1 | 0.000 |   4.778 |   50.318 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -45.540 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.539 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.071 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.067 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -44.527 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.018 |  -44.522 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin Delay_out1_reg[16]/C 
Endpoint:   Delay_out1_reg[16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.646
= Slack Time                   46.648
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.648 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.648 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.183 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.197 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.267 | 
     | Delay_out1_reg[16]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.027 |   3.646 |   50.294 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.648 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.647 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.179 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -46.174 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.538 |   1.011 |  -45.636 | 
     | Delay_out1_reg[16]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.016 |  -45.632 | 
     +-------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin Delay1_out1_reg[15]/C 
Endpoint:   Delay1_out1_reg[15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.015
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.646
= Slack Time                   46.648
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   46.648 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.648 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.183 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.197 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.267 | 
     | Delay1_out1_reg[15]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.027 |   3.646 |   50.294 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -46.648 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.647 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.179 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -46.174 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.538 |   1.011 |  -45.636 | 
     | Delay1_out1_reg[15]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.015 |  -45.632 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.007
- Recovery                      0.523
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.285
- Arrival Time                  3.637
= Slack Time                   46.648
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                          |       |             |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset       |            |       |   0.000 |   46.648 | 
     | g62/A                    |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.648 | 
     | g62/Q                    |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.183 | 
     | FE_OFC0_n_0/A            |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.197 | 
     | FE_OFC0_n_0/Q            |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.267 | 
     | Delay2_reg_reg[0][10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.018 |   3.637 |   50.285 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -46.648 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.647 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.179 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -46.175 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -45.645 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.007 |  -45.641 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin Delay1_out1_reg[10]/C 
Endpoint:   Delay1_out1_reg[10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.646
= Slack Time                   46.648
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   46.648 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.649 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.184 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.198 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.267 | 
     | Delay1_out1_reg[10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.646 |   50.294 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -46.648 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.647 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.179 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -46.174 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -45.638 | 
     | Delay1_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.005 |   1.016 |  -45.632 | 
     +--------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin Delay1_out1_reg[9]/C 
Endpoint:   Delay1_out1_reg[9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.646
= Slack Time                   46.648
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.648 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   46.649 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   48.184 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.198 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.267 | 
     | Delay1_out1_reg[9]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.027 |   3.646 |   50.294 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.648 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.647 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.179 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -46.175 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.538 |   1.011 |  -45.637 | 
     | Delay1_out1_reg[9]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.016 |  -45.632 | 
     +-------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin Delay_out1_reg[14]/C 
Endpoint:   Delay_out1_reg[14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.646
= Slack Time                   46.648
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.648 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.649 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.184 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.198 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.267 | 
     | Delay_out1_reg[14]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.646 |   50.294 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.648 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.647 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.179 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.474 |  -46.175 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.538 |   1.011 |  -45.637 | 
     | Delay_out1_reg[14]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.016 |  -45.633 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin Delay1_out1_reg[13]/C 
Endpoint:   Delay1_out1_reg[13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.646
= Slack Time                   46.648
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   46.648 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.649 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.184 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.198 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.268 | 
     | Delay1_out1_reg[13]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.646 |   50.294 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -46.648 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.647 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.179 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -46.175 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.538 |   1.011 |  -45.637 | 
     | Delay1_out1_reg[13]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.016 |  -45.633 | 
     +--------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin Delay_out1_reg[9]/C 
Endpoint:   Delay_out1_reg[9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.645
= Slack Time                   46.649
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.649 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.649 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.184 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.198 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.268 | 
     | Delay_out1_reg[9]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.645 |   50.294 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.649 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.648 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.180 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -46.174 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -45.638 | 
     | Delay_out1_reg[9]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.005 |   1.016 |  -45.633 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin Delay_out1_reg[13]/C 
Endpoint:   Delay_out1_reg[13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.645
= Slack Time                   46.649
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.649 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.649 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.184 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.198 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.268 | 
     | Delay_out1_reg[13]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.645 |   50.294 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.649 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.648 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.180 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -46.174 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -45.638 | 
     | Delay_out1_reg[13]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.005 |   1.016 |  -45.633 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin Delay1_out1_reg[14]/C 
Endpoint:   Delay1_out1_reg[14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.645
= Slack Time                   46.649
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   46.649 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.649 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.184 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.198 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.268 | 
     | Delay1_out1_reg[14]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.645 |   50.294 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -46.649 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.648 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.180 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -46.174 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -45.638 | 
     | Delay1_out1_reg[14]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.005 |   1.016 |  -45.633 | 
     +--------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin Delay_out1_reg[12]/C 
Endpoint:   Delay_out1_reg[12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.645
= Slack Time                   46.650
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.650 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   46.650 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   48.185 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.200 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.269 | 
     | Delay_out1_reg[12]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.025 |   3.645 |   50.294 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.650 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.649 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.181 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -46.176 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -45.639 | 
     | Delay_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -45.634 | 
     +-------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin Delay_out1_reg[11]/C 
Endpoint:   Delay_out1_reg[11]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.644
= Slack Time                   46.651
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.651 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.651 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.186 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.200 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.270 | 
     | Delay_out1_reg[11]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.025 |   3.644 |   50.294 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.651 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.650 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.181 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -46.176 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -45.640 | 
     | Delay_out1_reg[11]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -45.634 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin Delay1_out1_reg[12]/C 
Endpoint:   Delay1_out1_reg[12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.644
= Slack Time                   46.651
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   46.651 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.651 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.186 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.200 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.270 | 
     | Delay1_out1_reg[12]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.024 |   3.644 |   50.294 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -46.651 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.650 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.182 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -46.176 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -45.640 | 
     | Delay1_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -45.634 | 
     +--------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin Delay_out1_reg[8]/C 
Endpoint:   Delay_out1_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.643
= Slack Time                   46.651
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.651 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.651 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.186 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.201 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.270 | 
     | Delay_out1_reg[8]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.024 |   3.643 |   50.294 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.651 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.650 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.182 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -46.177 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -45.640 | 
     | Delay_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -45.635 | 
     +------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin Delay_out1_reg[10]/C 
Endpoint:   Delay_out1_reg[10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.643
= Slack Time                   46.651
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.651 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.652 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.187 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.201 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.270 | 
     | Delay_out1_reg[10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.024 |   3.643 |   50.294 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.651 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.650 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.182 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -46.177 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -45.641 | 
     | Delay_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -45.635 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin Delay_out1_reg[7]/C 
Endpoint:   Delay_out1_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.641
= Slack Time                   46.653
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.653 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   46.654 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   48.189 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.203 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.272 | 
     | Delay_out1_reg[7]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.022 |   3.641 |   50.294 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.653 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.652 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.184 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -46.179 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -45.643 | 
     | Delay_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -45.637 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin Delay1_out1_reg[7]/C 
Endpoint:   Delay1_out1_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.641
= Slack Time                   46.653
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.653 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.654 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.189 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.203 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.272 | 
     | Delay1_out1_reg[7]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.022 |   3.641 |   50.294 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.653 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.652 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.184 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -46.179 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -45.643 | 
     | Delay1_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -45.637 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin Delay1_out1_reg[8]/C 
Endpoint:   Delay1_out1_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.641
= Slack Time                   46.654
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.654 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.654 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.189 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.203 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.273 | 
     | Delay1_out1_reg[8]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.022 |   3.641 |   50.294 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.654 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.653 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.185 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -46.179 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -45.643 | 
     | Delay1_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -45.637 | 
     +-------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin Delay_out1_reg[4]/C 
Endpoint:   Delay_out1_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.641
= Slack Time                   46.654
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.654 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.654 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.189 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.203 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.273 | 
     | Delay_out1_reg[4]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.022 |   3.641 |   50.294 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.654 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.653 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.185 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -46.180 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -45.643 | 
     | Delay_out1_reg[4]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -45.638 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin Delay_out1_reg[5]/C 
Endpoint:   Delay_out1_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.640
= Slack Time                   46.654
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.654 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   46.655 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   48.190 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.204 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.273 | 
     | Delay_out1_reg[5]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.021 |   3.640 |   50.294 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.654 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.653 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.185 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -46.180 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -45.644 | 
     | Delay_out1_reg[5]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -45.638 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin Delay1_out1_reg[4]/C 
Endpoint:   Delay1_out1_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.017
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.295
- Arrival Time                  3.640
= Slack Time                   46.655
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.655 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   46.656 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   48.191 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.205 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.274 | 
     | Delay1_out1_reg[4]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.021 |   3.640 |   50.295 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.655 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.654 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.186 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -46.182 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -45.643 | 
     | Delay1_out1_reg[4]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.017 |  -45.639 | 
     +-------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin Delay_out1_reg[6]/C 
Endpoint:   Delay_out1_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.295
- Arrival Time                  3.638
= Slack Time                   46.656
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.656 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   46.657 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   48.192 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.206 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.275 | 
     | Delay_out1_reg[6]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.019 |   3.638 |   50.295 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.656 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.655 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.187 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -46.184 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -45.644 | 
     | Delay_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.016 |  -45.640 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin Delay1_out1_reg[3]/C 
Endpoint:   Delay1_out1_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.295
- Arrival Time                  3.638
= Slack Time                   46.657
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.657 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.657 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.192 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.207 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.276 | 
     | Delay1_out1_reg[3]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.019 |   3.638 |   50.295 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.657 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.656 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.188 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -46.184 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -45.645 | 
     | Delay1_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.016 |  -45.641 | 
     +-------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin Delay_out1_reg[3]/C 
Endpoint:   Delay_out1_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.295
- Arrival Time                  3.637
= Slack Time                   46.657
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.657 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.658 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.193 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.207 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.277 | 
     | Delay_out1_reg[3]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.018 |   3.637 |   50.295 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.658 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.657 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.188 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -46.185 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -45.645 | 
     | Delay_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.016 |  -45.641 | 
     +------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin Delay_out1_reg[2]/C 
Endpoint:   Delay_out1_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.637
= Slack Time                   46.658
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.658 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   46.658 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   48.193 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.208 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.277 | 
     | Delay_out1_reg[2]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.017 |   3.637 |   50.294 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.658 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.657 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.189 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -46.185 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -45.646 | 
     | Delay_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.016 |  -45.642 | 
     +------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin Delay1_out1_reg[5]/C 
Endpoint:   Delay1_out1_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.634
= Slack Time                   46.661
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.661 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.661 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.196 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.210 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.280 | 
     | Delay1_out1_reg[5]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.014 |   3.634 |   50.294 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.661 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.660 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.192 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -46.188 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -45.648 | 
     | Delay1_out1_reg[5]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.016 |  -45.645 | 
     +-------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin Delay1_out1_reg[6]/C 
Endpoint:   Delay1_out1_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.015
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.293
- Arrival Time                  3.631
= Slack Time                   46.662
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.662 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.662 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.197 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.212 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.281 | 
     | Delay1_out1_reg[6]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.012 |   3.631 |   50.293 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.662 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.661 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.193 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -46.189 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -45.650 | 
     | Delay1_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.002 |   1.015 |  -45.647 | 
     +-------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin Delay1_out1_reg[2]/C 
Endpoint:   Delay1_out1_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.294
- Arrival Time                  3.631
= Slack Time                   46.663
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.663 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   46.664 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   48.199 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   48.213 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   50.282 | 
     | Delay1_out1_reg[2]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.012 |   3.631 |   50.294 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.663 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -46.662 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.194 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -46.190 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -45.651 | 
     | Delay1_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   1.015 |  -45.648 | 
     +-------------------------------------------------------------------------------------+ 

