

Microchip MPLAB XC8 Assembler V3.10 build 20250813170317 
                                                                                               Fri Feb  6 19:46:48 2026

Microchip MPLAB XC8 C Compiler v3.10 (Free license) build 20250813170317 Og1 
     1                           	processor	18F47Q10
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Generated 04/02/2025 GMT
    15                           ; 
    16                           ; Copyright Â© 2025, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F47Q10 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000FE0                     bsr             equ	4064
    49   000FE9                     fsr0            equ	4073
    50   000FEA                     fsr0h           equ	4074
    51   000FE9                     fsr0l           equ	4073
    52   000FE1                     fsr1            equ	4065
    53   000FE2                     fsr1h           equ	4066
    54   000FE1                     fsr1l           equ	4065
    55   000FD9                     fsr2            equ	4057
    56   000FDA                     fsr2h           equ	4058
    57   000FD9                     fsr2l           equ	4057
    58   000FEF                     indf0           equ	4079
    59   000FE7                     indf1           equ	4071
    60   000FDF                     indf2           equ	4063
    61   000FF2                     intcon          equ	4082
    62   000F80                     nvmcon          equ	3968
    63   000FF9                     pcl             equ	4089
    64   000FFA                     pclath          equ	4090
    65   000FFB                     pclatu          equ	4091
    66   000FEB                     plusw0          equ	4075
    67   000FE3                     plusw1          equ	4067
    68   000FDB                     plusw2          equ	4059
    69   000FED                     postdec0        equ	4077
    70   000FE5                     postdec1        equ	4069
    71   000FDD                     postdec2        equ	4061
    72   000FEE                     postinc0        equ	4078
    73   000FE6                     postinc1        equ	4070
    74   000FDE                     postinc2        equ	4062
    75   000FEC                     preinc0         equ	4076
    76   000FE4                     preinc1         equ	4068
    77   000FDC                     preinc2         equ	4060
    78   000FF3                     prod            equ	4083
    79   000FF4                     prodh           equ	4084
    80   000FF3                     prodl           equ	4083
    81   000FD8                     status          equ	4056
    82   000FF5                     tablat          equ	4085
    83   000FF6                     tblptr          equ	4086
    84   000FF7                     tblptrh         equ	4087
    85   000FF6                     tblptrl         equ	4086
    86   000FF8                     tblptru         equ	4088
    87   000FFD                     tosl            equ	4093
    88   000FE8                     wreg            equ	4072
    89   000E1F                     CLCIN0PPS       equ	3615	;# 
    90   000E20                     CLCIN1PPS       equ	3616	;# 
    91   000E21                     CLCIN2PPS       equ	3617	;# 
    92   000E22                     CLCIN3PPS       equ	3618	;# 
    93   000E23                     CLCIN4PPS       equ	3619	;# 
    94   000E24                     CLCIN5PPS       equ	3620	;# 
    95   000E25                     CLCIN6PPS       equ	3621	;# 
    96   000E26                     CLCIN7PPS       equ	3622	;# 
    97   000E27                     CLC1CON         equ	3623	;# 
    98   000E28                     CLC1POL         equ	3624	;# 
    99   000E29                     CLC1SEL0        equ	3625	;# 
   100   000E2A                     CLC1SEL1        equ	3626	;# 
   101   000E2B                     CLC1SEL2        equ	3627	;# 
   102   000E2C                     CLC1SEL3        equ	3628	;# 
   103   000E2D                     CLC1GLS0        equ	3629	;# 
   104   000E2E                     CLC1GLS1        equ	3630	;# 
   105   000E2F                     CLC1GLS2        equ	3631	;# 
   106   000E30                     CLC1GLS3        equ	3632	;# 
   107   000E31                     CLC2CON         equ	3633	;# 
   108   000E32                     CLC2POL         equ	3634	;# 
   109   000E33                     CLC2SEL0        equ	3635	;# 
   110   000E34                     CLC2SEL1        equ	3636	;# 
   111   000E35                     CLC2SEL2        equ	3637	;# 
   112   000E36                     CLC2SEL3        equ	3638	;# 
   113   000E37                     CLC2GLS0        equ	3639	;# 
   114   000E38                     CLC2GLS1        equ	3640	;# 
   115   000E39                     CLC2GLS2        equ	3641	;# 
   116   000E3A                     CLC2GLS3        equ	3642	;# 
   117   000E3B                     CLC3CON         equ	3643	;# 
   118   000E3C                     CLC3POL         equ	3644	;# 
   119   000E3D                     CLC3SEL0        equ	3645	;# 
   120   000E3E                     CLC3SEL1        equ	3646	;# 
   121   000E3F                     CLC3SEL2        equ	3647	;# 
   122   000E40                     CLC3SEL3        equ	3648	;# 
   123   000E41                     CLC3GLS0        equ	3649	;# 
   124   000E42                     CLC3GLS1        equ	3650	;# 
   125   000E43                     CLC3GLS2        equ	3651	;# 
   126   000E44                     CLC3GLS3        equ	3652	;# 
   127   000E45                     CLC4CON         equ	3653	;# 
   128   000E46                     CLC4POL         equ	3654	;# 
   129   000E47                     CLC4SEL0        equ	3655	;# 
   130   000E48                     CLC4SEL1        equ	3656	;# 
   131   000E49                     CLC4SEL2        equ	3657	;# 
   132   000E4A                     CLC4SEL3        equ	3658	;# 
   133   000E4B                     CLC4GLS0        equ	3659	;# 
   134   000E4C                     CLC4GLS1        equ	3660	;# 
   135   000E4D                     CLC4GLS2        equ	3661	;# 
   136   000E4E                     CLC4GLS3        equ	3662	;# 
   137   000E4F                     CLC5CON         equ	3663	;# 
   138   000E50                     CLC5POL         equ	3664	;# 
   139   000E51                     CLC5SEL0        equ	3665	;# 
   140   000E52                     CLC5SEL1        equ	3666	;# 
   141   000E53                     CLC5SEL2        equ	3667	;# 
   142   000E54                     CLC5SEL3        equ	3668	;# 
   143   000E55                     CLC5GLS0        equ	3669	;# 
   144   000E56                     CLC5GLS1        equ	3670	;# 
   145   000E57                     CLC5GLS2        equ	3671	;# 
   146   000E58                     CLC5GLS3        equ	3672	;# 
   147   000E59                     CLC6CON         equ	3673	;# 
   148   000E5A                     CLC6POL         equ	3674	;# 
   149   000E5B                     CLC6SEL0        equ	3675	;# 
   150   000E5C                     CLC6SEL1        equ	3676	;# 
   151   000E5D                     CLC6SEL2        equ	3677	;# 
   152   000E5E                     CLC6SEL3        equ	3678	;# 
   153   000E5F                     CLC6GLS0        equ	3679	;# 
   154   000E60                     CLC6GLS1        equ	3680	;# 
   155   000E61                     CLC6GLS2        equ	3681	;# 
   156   000E62                     CLC6GLS3        equ	3682	;# 
   157   000E63                     CLC7CON         equ	3683	;# 
   158   000E64                     CLC7POL         equ	3684	;# 
   159   000E65                     CLC7SEL0        equ	3685	;# 
   160   000E66                     CLC7SEL1        equ	3686	;# 
   161   000E67                     CLC7SEL2        equ	3687	;# 
   162   000E68                     CLC7SEL3        equ	3688	;# 
   163   000E69                     CLC7GLS0        equ	3689	;# 
   164   000E6A                     CLC7GLS1        equ	3690	;# 
   165   000E6B                     CLC7GLS2        equ	3691	;# 
   166   000E6C                     CLC7GLS3        equ	3692	;# 
   167   000E6D                     CLC8CON         equ	3693	;# 
   168   000E6E                     CLC8POL         equ	3694	;# 
   169   000E6F                     CLC8SEL0        equ	3695	;# 
   170   000E70                     CLC8SEL1        equ	3696	;# 
   171   000E71                     CLC8SEL2        equ	3697	;# 
   172   000E72                     CLC8SEL3        equ	3698	;# 
   173   000E73                     CLC8GLS0        equ	3699	;# 
   174   000E74                     CLC8GLS1        equ	3700	;# 
   175   000E75                     CLC8GLS2        equ	3701	;# 
   176   000E76                     CLC8GLS3        equ	3702	;# 
   177   000E77                     CLCDATA         equ	3703	;# 
   178   000E88                     RX2PPS          equ	3720	;# 
   179   000E88                     RXDT2PPS        equ	3720	;# 
   180   000E89                     CK2PPS          equ	3721	;# 
   181   000E89                     TXCK2PPS        equ	3721	;# 
   182   000E89                     TX2PPS          equ	3721	;# 
   183   000E8A                     SSP2CLKPPS      equ	3722	;# 
   184   000E8B                     SSP2DATPPS      equ	3723	;# 
   185   000E8C                     SSP2SSPPS       equ	3724	;# 
   186   000E8D                     SSP2BUF         equ	3725	;# 
   187   000E8E                     SSP2ADD         equ	3726	;# 
   188   000E8F                     SSP2MSK         equ	3727	;# 
   189   000E90                     SSP2STAT        equ	3728	;# 
   190   000E91                     SSP2CON1        equ	3729	;# 
   191   000E92                     SSP2CON2        equ	3730	;# 
   192   000E93                     SSP2CON3        equ	3731	;# 
   193   000E94                     RC2REG          equ	3732	;# 
   194   000E94                     RCREG2          equ	3732	;# 
   195   000E95                     TX2REG          equ	3733	;# 
   196   000E95                     TXREG2          equ	3733	;# 
   197   000E96                     SP2BRG          equ	3734	;# 
   198   000E96                     SP2BRGL         equ	3734	;# 
   199   000E96                     SPBRG2          equ	3734	;# 
   200   000E97                     SP2BRGH         equ	3735	;# 
   201   000E97                     SPBRGH2         equ	3735	;# 
   202   000E98                     RC2STA          equ	3736	;# 
   203   000E98                     RCSTA2          equ	3736	;# 
   204   000E99                     TX2STA          equ	3737	;# 
   205   000E99                     TXSTA2          equ	3737	;# 
   206   000E9A                     BAUD2CON        equ	3738	;# 
   207   000E9A                     BAUDCON2        equ	3738	;# 
   208   000E9A                     BAUDCTL2        equ	3738	;# 
   209   000E9B                     PPSLOCK         equ	3739	;# 
   210   000E9C                     INT0PPS         equ	3740	;# 
   211   000E9D                     INT1PPS         equ	3741	;# 
   212   000E9E                     INT2PPS         equ	3742	;# 
   213   000E9F                     T0CKIPPS        equ	3743	;# 
   214   000EA0                     T1CKIPPS        equ	3744	;# 
   215   000EA1                     T1GPPS          equ	3745	;# 
   216   000EA2                     T3CKIPPS        equ	3746	;# 
   217   000EA3                     T3GPPS          equ	3747	;# 
   218   000EA4                     T5CKIPPS        equ	3748	;# 
   219   000EA5                     T5GPPS          equ	3749	;# 
   220   000EA6                     T2INPPS         equ	3750	;# 
   221   000EA7                     T4INPPS         equ	3751	;# 
   222   000EA8                     T6INPPS         equ	3752	;# 
   223   000EA9                     ADACTPPS        equ	3753	;# 
   224   000EAA                     CCP1PPS         equ	3754	;# 
   225   000EAB                     CCP2PPS         equ	3755	;# 
   226   000EAC                     CWG1PPS         equ	3756	;# 
   227   000EAC                     CWGPPS          equ	3756	;# 
   228   000EAC                     CWG1INPPS       equ	3756	;# 
   229   000EAC                     CWGINPPS        equ	3756	;# 
   230   000EAD                     MDCARLPPS       equ	3757	;# 
   231   000EAE                     MDCARHPPS       equ	3758	;# 
   232   000EAF                     MDSRCPPS        equ	3759	;# 
   233   000EB0                     RX1PPS          equ	3760	;# 
   234   000EB0                     RXPPS           equ	3760	;# 
   235   000EB0                     RXDT1PPS        equ	3760	;# 
   236   000EB1                     CK1PPS          equ	3761	;# 
   237   000EB1                     TXPPS           equ	3761	;# 
   238   000EB1                     CKPPS           equ	3761	;# 
   239   000EB1                     TX1PPS          equ	3761	;# 
   240   000EB1                     TXCK1PPS        equ	3761	;# 
   241   000EB2                     SSP1CLKPPS      equ	3762	;# 
   242   000EB2                     SSPCLKPPS       equ	3762	;# 
   243   000EB3                     SSP1DATPPS      equ	3763	;# 
   244   000EB3                     SSPDATPPS       equ	3763	;# 
   245   000EB4                     SSP1SSPPS       equ	3764	;# 
   246   000EB4                     SSPSSPPS        equ	3764	;# 
   247   000EB5                     IPR0            equ	3765	;# 
   248   000EB6                     IPR1            equ	3766	;# 
   249   000EB7                     IPR2            equ	3767	;# 
   250   000EB8                     IPR3            equ	3768	;# 
   251   000EB9                     IPR4            equ	3769	;# 
   252   000EBA                     IPR5            equ	3770	;# 
   253   000EBB                     IPR6            equ	3771	;# 
   254   000EBC                     IPR7            equ	3772	;# 
   255   000EBD                     PIE0            equ	3773	;# 
   256   000EBE                     PIE1            equ	3774	;# 
   257   000EBF                     PIE2            equ	3775	;# 
   258   000EC0                     PIE3            equ	3776	;# 
   259   000EC1                     PIE4            equ	3777	;# 
   260   000EC2                     PIE5            equ	3778	;# 
   261   000EC3                     PIE6            equ	3779	;# 
   262   000EC4                     PIE7            equ	3780	;# 
   263   000EC5                     PIR0            equ	3781	;# 
   264   000EC6                     PIR1            equ	3782	;# 
   265   000EC7                     PIR2            equ	3783	;# 
   266   000EC8                     PIR3            equ	3784	;# 
   267   000EC9                     PIR4            equ	3785	;# 
   268   000ECA                     PIR5            equ	3786	;# 
   269   000ECB                     PIR6            equ	3787	;# 
   270   000ECC                     PIR7            equ	3788	;# 
   271   000ECD                     WDTCON0         equ	3789	;# 
   272   000ECE                     WDTCON1         equ	3790	;# 
   273   000ECF                     WDTPSL          equ	3791	;# 
   274   000ED0                     WDTPSH          equ	3792	;# 
   275   000ED1                     WDTTMR          equ	3793	;# 
   276   000ED2                     CPUDOZE         equ	3794	;# 
   277   000ED3                     OSCCON1         equ	3795	;# 
   278   000ED4                     OSCCON2         equ	3796	;# 
   279   000ED5                     OSCCON3         equ	3797	;# 
   280   000ED6                     OSCSTAT         equ	3798	;# 
   281   000ED6                     OSCSTAT1        equ	3798	;# 
   282   000ED7                     OSCEN           equ	3799	;# 
   283   000ED8                     OSCTUNE         equ	3800	;# 
   284   000ED9                     OSCFRQ          equ	3801	;# 
   285   000ED9                     OSCFREQ         equ	3801	;# 
   286   000EDA                     VREGCON         equ	3802	;# 
   287   000EDB                     BORCON          equ	3803	;# 
   288   000EDC                     PMD0            equ	3804	;# 
   289   000EDD                     PMD1            equ	3805	;# 
   290   000EDE                     PMD2            equ	3806	;# 
   291   000EDF                     PMD3            equ	3807	;# 
   292   000EE0                     PMD4            equ	3808	;# 
   293   000EE1                     PMD5            equ	3809	;# 
   294   000EE2                     RA0PPS          equ	3810	;# 
   295   000EE3                     RA1PPS          equ	3811	;# 
   296   000EE4                     RA2PPS          equ	3812	;# 
   297   000EE5                     RA3PPS          equ	3813	;# 
   298   000EE6                     RA4PPS          equ	3814	;# 
   299   000EE7                     RA5PPS          equ	3815	;# 
   300   000EE8                     RA6PPS          equ	3816	;# 
   301   000EE9                     RA7PPS          equ	3817	;# 
   302   000EEA                     RB0PPS          equ	3818	;# 
   303   000EEB                     RB1PPS          equ	3819	;# 
   304   000EEC                     RB2PPS          equ	3820	;# 
   305   000EED                     RB3PPS          equ	3821	;# 
   306   000EEE                     RB4PPS          equ	3822	;# 
   307   000EEF                     RB5PPS          equ	3823	;# 
   308   000EF0                     RB6PPS          equ	3824	;# 
   309   000EF1                     RB7PPS          equ	3825	;# 
   310   000EF2                     RC0PPS          equ	3826	;# 
   311   000EF3                     RC1PPS          equ	3827	;# 
   312   000EF4                     RC2PPS          equ	3828	;# 
   313   000EF5                     RC3PPS          equ	3829	;# 
   314   000EF6                     RC4PPS          equ	3830	;# 
   315   000EF7                     RC5PPS          equ	3831	;# 
   316   000EF8                     RC6PPS          equ	3832	;# 
   317   000EF9                     RC7PPS          equ	3833	;# 
   318   000EFA                     RD0PPS          equ	3834	;# 
   319   000EFB                     RD1PPS          equ	3835	;# 
   320   000EFC                     RD2PPS          equ	3836	;# 
   321   000EFD                     RD3PPS          equ	3837	;# 
   322   000EFE                     RD4PPS          equ	3838	;# 
   323   000EFF                     RD5PPS          equ	3839	;# 
   324   000F00                     RD6PPS          equ	3840	;# 
   325   000F01                     RD7PPS          equ	3841	;# 
   326   000F02                     RE0PPS          equ	3842	;# 
   327   000F03                     RE1PPS          equ	3843	;# 
   328   000F04                     RE2PPS          equ	3844	;# 
   329   000F05                     IOCAF           equ	3845	;# 
   330   000F06                     IOCAN           equ	3846	;# 
   331   000F07                     IOCAP           equ	3847	;# 
   332   000F08                     INLVLA          equ	3848	;# 
   333   000F09                     SLRCONA         equ	3849	;# 
   334   000F0A                     ODCONA          equ	3850	;# 
   335   000F0B                     WPUA            equ	3851	;# 
   336   000F0C                     ANSELA          equ	3852	;# 
   337   000F0D                     IOCBF           equ	3853	;# 
   338   000F0E                     IOCBN           equ	3854	;# 
   339   000F0F                     IOCBP           equ	3855	;# 
   340   000F10                     INLVLB          equ	3856	;# 
   341   000F11                     SLRCONB         equ	3857	;# 
   342   000F12                     ODCONB          equ	3858	;# 
   343   000F13                     WPUB            equ	3859	;# 
   344   000F14                     ANSELB          equ	3860	;# 
   345   000F15                     IOCCF           equ	3861	;# 
   346   000F16                     IOCCN           equ	3862	;# 
   347   000F17                     IOCCP           equ	3863	;# 
   348   000F18                     INLVLC          equ	3864	;# 
   349   000F19                     SLRCONC         equ	3865	;# 
   350   000F1A                     ODCONC          equ	3866	;# 
   351   000F1B                     WPUC            equ	3867	;# 
   352   000F1C                     ANSELC          equ	3868	;# 
   353   000F1D                     INLVLD          equ	3869	;# 
   354   000F1E                     SLRCOND         equ	3870	;# 
   355   000F1F                     ODCOND          equ	3871	;# 
   356   000F20                     WPUD            equ	3872	;# 
   357   000F21                     ANSELD          equ	3873	;# 
   358   000F22                     IOCEF           equ	3874	;# 
   359   000F23                     IOCEN           equ	3875	;# 
   360   000F24                     IOCEP           equ	3876	;# 
   361   000F25                     INLVLE          equ	3877	;# 
   362   000F26                     SLRCONE         equ	3878	;# 
   363   000F27                     ODCONE          equ	3879	;# 
   364   000F28                     WPUE            equ	3880	;# 
   365   000F29                     ANSELE          equ	3881	;# 
   366   000F2A                     HLVDCON0        equ	3882	;# 
   367   000F2B                     HLVDCON1        equ	3883	;# 
   368   000F2C                     FVRCON          equ	3884	;# 
   369   000F2D                     ZCDCON          equ	3885	;# 
   370   000F2E                     DAC1CON0        equ	3886	;# 
   371   000F2F                     DAC1CON1        equ	3887	;# 
   372   000F30                     CM2CON0         equ	3888	;# 
   373   000F31                     CM2CON1         equ	3889	;# 
   374   000F32                     CM2NCH          equ	3890	;# 
   375   000F33                     CM2PCH          equ	3891	;# 
   376   000F34                     CM1CON0         equ	3892	;# 
   377   000F35                     CM1CON1         equ	3893	;# 
   378   000F36                     CM1NCH          equ	3894	;# 
   379   000F37                     CM1PCH          equ	3895	;# 
   380   000F38                     CMOUT           equ	3896	;# 
   381   000F39                     CLKRCON         equ	3897	;# 
   382   000F3A                     CLKRCLK         equ	3898	;# 
   383   000F3B                     CWG1CLK         equ	3899	;# 
   384   000F3B                     CWG1CLKCON      equ	3899	;# 
   385   000F3C                     CWG1ISM         equ	3900	;# 
   386   000F3D                     CWG1DBR         equ	3901	;# 
   387   000F3E                     CWG1DBF         equ	3902	;# 
   388   000F3F                     CWG1CON0        equ	3903	;# 
   389   000F40                     CWG1CON1        equ	3904	;# 
   390   000F41                     CWG1AS0         equ	3905	;# 
   391   000F42                     CWG1AS1         equ	3906	;# 
   392   000F43                     CWG1STR         equ	3907	;# 
   393   000F44                     SCANLADR        equ	3908	;# 
   394   000F44                     SCANLADRL       equ	3908	;# 
   395   000F45                     SCANLADRH       equ	3909	;# 
   396   000F46                     SCANLADRU       equ	3910	;# 
   397   000F47                     SCANHADR        equ	3911	;# 
   398   000F47                     SCANHADRL       equ	3911	;# 
   399   000F48                     SCANHADRH       equ	3912	;# 
   400   000F49                     SCANHADRU       equ	3913	;# 
   401   000F4A                     SCANCON0        equ	3914	;# 
   402   000F4B                     SCANTRIG        equ	3915	;# 
   403   000F4C                     MDCON0          equ	3916	;# 
   404   000F4D                     MDCON1          equ	3917	;# 
   405   000F4E                     MDSRC           equ	3918	;# 
   406   000F4F                     MDCARL          equ	3919	;# 
   407   000F50                     MDCARH          equ	3920	;# 
   408   000F51                     ADACT           equ	3921	;# 
   409   000F52                     ADCLK           equ	3922	;# 
   410   000F53                     ADREF           equ	3923	;# 
   411   000F54                     ADCON1          equ	3924	;# 
   412   000F55                     ADCON2          equ	3925	;# 
   413   000F56                     ADCON3          equ	3926	;# 
   414   000F57                     ADACQ           equ	3927	;# 
   415   000F58                     ADCAP           equ	3928	;# 
   416   000F59                     ADPRE           equ	3929	;# 
   417   000F5A                     ADPCH           equ	3930	;# 
   418   000F5B                     ADCON0          equ	3931	;# 
   419   000F5C                     ADPREV          equ	3932	;# 
   420   000F5C                     ADPREVL         equ	3932	;# 
   421   000F5D                     ADPREVH         equ	3933	;# 
   422   000F5E                     ADRES           equ	3934	;# 
   423   000F5E                     ADRESL          equ	3934	;# 
   424   000F5F                     ADRESH          equ	3935	;# 
   425   000F60                     ADSTAT          equ	3936	;# 
   426   000F61                     ADRPT           equ	3937	;# 
   427   000F62                     ADCNT           equ	3938	;# 
   428   000F63                     ADSTPT          equ	3939	;# 
   429   000F63                     ADSTPTL         equ	3939	;# 
   430   000F64                     ADSTPTH         equ	3940	;# 
   431   000F65                     ADLTH           equ	3941	;# 
   432   000F65                     ADLTHL          equ	3941	;# 
   433   000F66                     ADLTHH          equ	3942	;# 
   434   000F67                     ADUTH           equ	3943	;# 
   435   000F67                     ADUTHL          equ	3943	;# 
   436   000F68                     ADUTHH          equ	3944	;# 
   437   000F69                     ADERR           equ	3945	;# 
   438   000F69                     ADERRL          equ	3945	;# 
   439   000F6A                     ADERRH          equ	3946	;# 
   440   000F6B                     ADACC           equ	3947	;# 
   441   000F6B                     ADACCL          equ	3947	;# 
   442   000F6C                     ADACCH          equ	3948	;# 
   443   000F6D                     ADFLTR          equ	3949	;# 
   444   000F6D                     ADFLTRL         equ	3949	;# 
   445   000F6E                     ADFLTRH         equ	3950	;# 
   446   000F6F                     CRCDATA         equ	3951	;# 
   447   000F6F                     CRCDATL         equ	3951	;# 
   448   000F70                     CRCDATH         equ	3952	;# 
   449   000F71                     CRCACC          equ	3953	;# 
   450   000F71                     CRCACCL         equ	3953	;# 
   451   000F72                     CRCACCH         equ	3954	;# 
   452   000F73                     CRCSHFT         equ	3955	;# 
   453   000F73                     CRCSHIFTL       equ	3955	;# 
   454   000F74                     CRCSHIFTH       equ	3956	;# 
   455   000F75                     CRCXOR          equ	3957	;# 
   456   000F75                     CRCXORL         equ	3957	;# 
   457   000F76                     CRCXORH         equ	3958	;# 
   458   000F77                     CRCCON0         equ	3959	;# 
   459   000F78                     CRCCON1         equ	3960	;# 
   460   000F79                     NVMADR          equ	3961	;# 
   461   000F79                     NVMADRL         equ	3961	;# 
   462   000F7A                     NVMADRH         equ	3962	;# 
   463   000F7B                     NVMADRU         equ	3963	;# 
   464   000F7C                     NVMDAT          equ	3964	;# 
   465   000F7C                     NVMDATL         equ	3964	;# 
   466   000F7D                     NVMDATH         equ	3965	;# 
   467   000F7F                     NVMCON0         equ	3967	;# 
   468   000F80                     NVMCON1         equ	3968	;# 
   469   000F81                     NVMCON2         equ	3969	;# 
   470   000F82                     LATA            equ	3970	;# 
   471   000F83                     LATB            equ	3971	;# 
   472   000F84                     LATC            equ	3972	;# 
   473   000F85                     LATD            equ	3973	;# 
   474   000F86                     LATE            equ	3974	;# 
   475   000F87                     TRISA           equ	3975	;# 
   476   000F87                     DDRA            equ	3975	;# 
   477   000F88                     TRISB           equ	3976	;# 
   478   000F88                     DDRB            equ	3976	;# 
   479   000F89                     TRISC           equ	3977	;# 
   480   000F89                     DDRC            equ	3977	;# 
   481   000F8A                     TRISD           equ	3978	;# 
   482   000F8A                     DDRD            equ	3978	;# 
   483   000F8B                     TRISE           equ	3979	;# 
   484   000F8B                     DDRE            equ	3979	;# 
   485   000F8C                     PORTA           equ	3980	;# 
   486   000F8D                     PORTB           equ	3981	;# 
   487   000F8E                     PORTC           equ	3982	;# 
   488   000F8F                     PORTD           equ	3983	;# 
   489   000F90                     PORTE           equ	3984	;# 
   490   000F91                     SSP1BUF         equ	3985	;# 
   491   000F92                     SSP1ADD         equ	3986	;# 
   492   000F93                     SSP1MSK         equ	3987	;# 
   493   000F94                     SSP1STAT        equ	3988	;# 
   494   000F95                     SSP1CON1        equ	3989	;# 
   495   000F96                     SSP1CON2        equ	3990	;# 
   496   000F97                     SSP1CON3        equ	3991	;# 
   497   000F98                     RC1REG          equ	3992	;# 
   498   000F98                     RCREG           equ	3992	;# 
   499   000F98                     RCREG1          equ	3992	;# 
   500   000F99                     TX1REG          equ	3993	;# 
   501   000F99                     TXREG1          equ	3993	;# 
   502   000F99                     TXREG           equ	3993	;# 
   503   000F9A                     SP1BRG          equ	3994	;# 
   504   000F9A                     SPBRG           equ	3994	;# 
   505   000F9A                     SP1BRGL         equ	3994	;# 
   506   000F9A                     SPBRG1          equ	3994	;# 
   507   000F9A                     SPBRGL          equ	3994	;# 
   508   000F9B                     SP1BRGH         equ	3995	;# 
   509   000F9B                     SPBRGH          equ	3995	;# 
   510   000F9B                     SPBRGH1         equ	3995	;# 
   511   000F9C                     RC1STA          equ	3996	;# 
   512   000F9C                     RCSTA1          equ	3996	;# 
   513   000F9C                     RCSTA           equ	3996	;# 
   514   000F9D                     TX1STA          equ	3997	;# 
   515   000F9D                     TXSTA1          equ	3997	;# 
   516   000F9D                     TXSTA           equ	3997	;# 
   517   000F9E                     BAUD1CON        equ	3998	;# 
   518   000F9E                     BAUDCON1        equ	3998	;# 
   519   000F9E                     BAUDCTL1        equ	3998	;# 
   520   000F9E                     BAUDCON         equ	3998	;# 
   521   000F9E                     BAUDCTL         equ	3998	;# 
   522   000F9F                     PWM4DC          equ	3999	;# 
   523   000F9F                     PWM4DCL         equ	3999	;# 
   524   000FA0                     PWM4DCH         equ	4000	;# 
   525   000FA1                     PWM4CON         equ	4001	;# 
   526   000FA2                     PWM3DC          equ	4002	;# 
   527   000FA2                     PWM3DCL         equ	4002	;# 
   528   000FA3                     PWM3DCH         equ	4003	;# 
   529   000FA4                     PWM3CON         equ	4004	;# 
   530   000FA5                     CCPR2           equ	4005	;# 
   531   000FA5                     CCPR2L          equ	4005	;# 
   532   000FA6                     CCPR2H          equ	4006	;# 
   533   000FA7                     CCP2CON         equ	4007	;# 
   534   000FA8                     CCP2CAP         equ	4008	;# 
   535   000FA9                     CCPR1           equ	4009	;# 
   536   000FA9                     CCPR1L          equ	4009	;# 
   537   000FAA                     CCPR1H          equ	4010	;# 
   538   000FAB                     CCP1CON         equ	4011	;# 
   539   000FAC                     CCP1CAP         equ	4012	;# 
   540   000FAD                     CCPTMRS         equ	4013	;# 
   541   000FAE                     T6TMR           equ	4014	;# 
   542   000FAE                     TMR6            equ	4014	;# 
   543   000FAF                     T6PR            equ	4015	;# 
   544   000FAF                     PR6             equ	4015	;# 
   545   000FB0                     T6CON           equ	4016	;# 
   546   000FB1                     T6HLT           equ	4017	;# 
   547   000FB2                     T6CLKCON        equ	4018	;# 
   548   000FB2                     T6CLK           equ	4018	;# 
   549   000FB3                     T6RST           equ	4019	;# 
   550   000FB4                     T4TMR           equ	4020	;# 
   551   000FB4                     TMR4            equ	4020	;# 
   552   000FB5                     T4PR            equ	4021	;# 
   553   000FB5                     PR4             equ	4021	;# 
   554   000FB6                     T4CON           equ	4022	;# 
   555   000FB7                     T4HLT           equ	4023	;# 
   556   000FB8                     T4CLKCON        equ	4024	;# 
   557   000FB8                     T4CLK           equ	4024	;# 
   558   000FB9                     T4RST           equ	4025	;# 
   559   000FBA                     T2TMR           equ	4026	;# 
   560   000FBA                     TMR2            equ	4026	;# 
   561   000FBB                     T2PR            equ	4027	;# 
   562   000FBB                     PR2             equ	4027	;# 
   563   000FBC                     T2CON           equ	4028	;# 
   564   000FBD                     T2HLT           equ	4029	;# 
   565   000FBE                     T2CLKCON        equ	4030	;# 
   566   000FBE                     T2CLK           equ	4030	;# 
   567   000FBF                     T2RST           equ	4031	;# 
   568   000FC0                     TMR5            equ	4032	;# 
   569   000FC0                     TMR5L           equ	4032	;# 
   570   000FC1                     TMR5H           equ	4033	;# 
   571   000FC2                     T5CON           equ	4034	;# 
   572   000FC2                     TMR5CON         equ	4034	;# 
   573   000FC3                     T5GCON          equ	4035	;# 
   574   000FC3                     TMR5GCON        equ	4035	;# 
   575   000FC4                     T5GATE          equ	4036	;# 
   576   000FC4                     TMR5GATE        equ	4036	;# 
   577   000FC5                     T5CLK           equ	4037	;# 
   578   000FC5                     TMR5CLK         equ	4037	;# 
   579   000FC5                     PR5             equ	4037	;# 
   580   000FC6                     TMR3            equ	4038	;# 
   581   000FC6                     TMR3L           equ	4038	;# 
   582   000FC7                     TMR3H           equ	4039	;# 
   583   000FC8                     T3CON           equ	4040	;# 
   584   000FC8                     TMR3CON         equ	4040	;# 
   585   000FC9                     T3GCON          equ	4041	;# 
   586   000FC9                     TMR3GCON        equ	4041	;# 
   587   000FCA                     T3GATE          equ	4042	;# 
   588   000FCA                     TMR3GATE        equ	4042	;# 
   589   000FCB                     T3CLK           equ	4043	;# 
   590   000FCB                     TMR3CLK         equ	4043	;# 
   591   000FCB                     PR3             equ	4043	;# 
   592   000FCC                     TMR1            equ	4044	;# 
   593   000FCC                     TMR1L           equ	4044	;# 
   594   000FCD                     TMR1H           equ	4045	;# 
   595   000FCE                     T1CON           equ	4046	;# 
   596   000FCE                     TMR1CON         equ	4046	;# 
   597   000FCF                     T1GCON          equ	4047	;# 
   598   000FCF                     TMR1GCON        equ	4047	;# 
   599   000FD0                     T1GATE          equ	4048	;# 
   600   000FD0                     TMR1GATE        equ	4048	;# 
   601   000FD1                     T1CLK           equ	4049	;# 
   602   000FD1                     TMR1CLK         equ	4049	;# 
   603   000FD1                     PR1             equ	4049	;# 
   604   000FD2                     TMR0L           equ	4050	;# 
   605   000FD2                     TMR0            equ	4050	;# 
   606   000FD3                     TMR0H           equ	4051	;# 
   607   000FD3                     PR0             equ	4051	;# 
   608   000FD4                     T0CON0          equ	4052	;# 
   609   000FD5                     T0CON1          equ	4053	;# 
   610   000FD6                     PCON1           equ	4054	;# 
   611   000FD7                     PCON0           equ	4055	;# 
   612   000FD8                     STATUS          equ	4056	;# 
   613   000FD9                     FSR2            equ	4057	;# 
   614   000FD9                     FSR2L           equ	4057	;# 
   615   000FDA                     FSR2H           equ	4058	;# 
   616   000FDB                     PLUSW2          equ	4059	;# 
   617   000FDC                     PREINC2         equ	4060	;# 
   618   000FDD                     POSTDEC2        equ	4061	;# 
   619   000FDE                     POSTINC2        equ	4062	;# 
   620   000FDF                     INDF2           equ	4063	;# 
   621   000FE0                     BSR             equ	4064	;# 
   622   000FE1                     FSR1            equ	4065	;# 
   623   000FE1                     FSR1L           equ	4065	;# 
   624   000FE2                     FSR1H           equ	4066	;# 
   625   000FE3                     PLUSW1          equ	4067	;# 
   626   000FE4                     PREINC1         equ	4068	;# 
   627   000FE5                     POSTDEC1        equ	4069	;# 
   628   000FE6                     POSTINC1        equ	4070	;# 
   629   000FE7                     INDF1           equ	4071	;# 
   630   000FE8                     WREG            equ	4072	;# 
   631   000FE9                     FSR0            equ	4073	;# 
   632   000FE9                     FSR0L           equ	4073	;# 
   633   000FEA                     FSR0H           equ	4074	;# 
   634   000FEB                     PLUSW0          equ	4075	;# 
   635   000FEC                     PREINC0         equ	4076	;# 
   636   000FED                     POSTDEC0        equ	4077	;# 
   637   000FEE                     POSTINC0        equ	4078	;# 
   638   000FEF                     INDF0           equ	4079	;# 
   639   000FF2                     INTCON          equ	4082	;# 
   640   000FF3                     PROD            equ	4083	;# 
   641   000FF3                     PRODL           equ	4083	;# 
   642   000FF4                     PRODH           equ	4084	;# 
   643   000FF5                     TABLAT          equ	4085	;# 
   644   000FF6                     TBLPTR          equ	4086	;# 
   645   000FF6                     TBLPTRL         equ	4086	;# 
   646   000FF7                     TBLPTRH         equ	4087	;# 
   647   000FF8                     TBLPTRU         equ	4088	;# 
   648   000FF9                     PCLAT           equ	4089	;# 
   649   000FF9                     PCL             equ	4089	;# 
   650   000FFA                     PCLATH          equ	4090	;# 
   651   000FFB                     PCLATU          equ	4091	;# 
   652   000FFC                     STKPTR          equ	4092	;# 
   653   000FFD                     TOS             equ	4093	;# 
   654   000FFD                     TOSL            equ	4093	;# 
   655   000FFE                     TOSH            equ	4094	;# 
   656   000FFF                     TOSU            equ	4095	;# 
   657   000EC5                     _PIR0bits       set	3781
   658   000ED7                     _OSCEN          set	3799
   659   000ED9                     _OSCFRQ         set	3801
   660   000ED3                     _OSCCON1        set	3795
   661   000F21                     _ANSELDbits     set	3873
   662   000F85                     _LATDbits       set	3973
   663   000FD3                     _TMR0H          set	4051
   664   000FD5                     _T0CON1         set	4053
   665   000FD4                     _T0CON0         set	4052
   666   000F8A                     _TRISDbits      set	3978
   667                           
   668                           ; #config settings
   669                           
   670                           	psect	cinit
   671   001064                     __pcinit:
   672                           	callstack 0
   673   001064                     start_initialization:
   674                           	callstack 0
   675   001064                     __initialization:
   676                           	callstack 0
   677   001064                     end_of_initialization:
   678                           	callstack 0
   679   001064                     __end_of__initialization:
   680                           	callstack 0
   681   001064  0100               	movlb	0
   682   001066  EF01  F008         	goto	_main	;jump to C main() function
   683                           
   684                           	psect	cstackCOMRAM
   685   000001                     __pcstackCOMRAM:
   686                           	callstack 0
   687   000001                     ??_main:
   688                           
   689                           ; 1 bytes @ 0x0
   690   000001                     	ds	1
   691                           
   692 ;;
   693 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   694 ;;
   695 ;; *************** function _main *****************
   696 ;; Defined at:
   697 ;;		line 27 in file "maincode01.c"
   698 ;; Parameters:    Size  Location     Type
   699 ;;		None
   700 ;; Auto vars:     Size  Location     Type
   701 ;;		None
   702 ;; Return value:  Size  Location     Type
   703 ;;                  1    wreg      void 
   704 ;; Registers used:
   705 ;;		wreg, status,2, status,0, cstack
   706 ;; Tracked objects:
   707 ;;		On entry : 0/0
   708 ;;		On exit  : 0/0
   709 ;;		Unchanged: 0/0
   710 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK14
   711 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   712 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   713 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   714 ;;      Totals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   715 ;;Total ram usage:        1 bytes
   716 ;; Hardware stack levels required when called: 1
   717 ;; This function calls:
   718 ;;		_configuro
   719 ;; This function is called by:
   720 ;;		Startup code after reset
   721 ;; This function uses a non-reentrant model
   722 ;;
   723                           
   724                           	psect	text0
   725   001002                     __ptext0:
   726                           	callstack 0
   727   001002                     _main:
   728                           	callstack 30
   729   001002                     
   730                           ;maincode01.c: 28:     configuro();
   731   001002  EC1F  F008         	call	_configuro	;wreg free
   732   001006                     l29:
   733   001006  010E               	movlb	14	; () banked
   734   001008  ABC5               	btfss	197,5,b	;volatile
   735   00100A  EF09  F008         	goto	u11
   736   00100E  EF0B  F008         	goto	u10
   737   001012                     u11:
   738   001012  EF03  F008         	goto	l29
   739   001016                     u10:
   740   001016                     
   741                           ; BSR set to: 14
   742                           ;maincode01.c: 31:         PIR0bits.TMR0IF = 0;
   743   001016  9BC5               	bcf	197,5,b	;volatile
   744   001018                     
   745                           ; BSR set to: 14
   746                           ;maincode01.c: 32:         LATDbits.LATD0 = !LATDbits.LATD0;
   747   001018  A085               	btfss	133,0,c	;volatile
   748   00101A  EF11  F008         	goto	u21
   749   00101E  EF15  F008         	goto	u20
   750   001022                     u21:
   751   001022  6A01               	clrf	??_main^0,c
   752   001024  2A01               	incf	??_main^0,f,c
   753   001026  EF16  F008         	goto	u38
   754   00102A                     u20:
   755   00102A  6A01               	clrf	??_main^0,c
   756   00102C                     u38:
   757   00102C  5085               	movf	133,w,c	;volatile
   758   00102E  1801               	xorwf	??_main^0,w,c
   759   001030  0BFE               	andlw	-2
   760   001032  1801               	xorwf	??_main^0,w,c
   761   001034  6E85               	movwf	133,c	;volatile
   762   001036  EF03  F008         	goto	l29
   763   00103A  EFFE  F0FF         	goto	start
   764   00103E                     __end_of_main:
   765                           	callstack 0
   766                           
   767 ;; *************** function _configuro *****************
   768 ;; Defined at:
   769 ;;		line 12 in file "maincode01.c"
   770 ;; Parameters:    Size  Location     Type
   771 ;;		None
   772 ;; Auto vars:     Size  Location     Type
   773 ;;		None
   774 ;; Return value:  Size  Location     Type
   775 ;;                  1    wreg      void 
   776 ;; Registers used:
   777 ;;		wreg, status,2
   778 ;; Tracked objects:
   779 ;;		On entry : 0/0
   780 ;;		On exit  : 0/0
   781 ;;		Unchanged: 0/0
   782 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK14
   783 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   784 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   785 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   786 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0
   787 ;;Total ram usage:        0 bytes
   788 ;; Hardware stack levels used: 1
   789 ;; This function calls:
   790 ;;		Nothing
   791 ;; This function is called by:
   792 ;;		_main
   793 ;; This function uses a non-reentrant model
   794 ;;
   795                           
   796                           	psect	text1
   797   00103E                     __ptext1:
   798                           	callstack 0
   799   00103E                     _configuro:
   800                           	callstack 30
   801   00103E                     
   802                           ;maincode01.c: 14:     OSCCON1 = 0x60;
   803   00103E  0E60               	movlw	96
   804   001040  010E               	movlb	14	; () banked
   805   001042  6FD3               	movwf	211,b	;volatile
   806                           
   807                           ;maincode01.c: 15:     OSCFRQ = 0x02;
   808   001044  0E02               	movlw	2
   809   001046  6FD9               	movwf	217,b	;volatile
   810                           
   811                           ;maincode01.c: 16:     OSCEN = 0x40;
   812   001048  0E40               	movlw	64
   813   00104A  6FD7               	movwf	215,b	;volatile
   814   00104C                     
   815                           ; BSR set to: 14
   816                           ;maincode01.c: 18:     TRISDbits.TRISD0 = 0;
   817   00104C  908A               	bcf	138,0,c	;volatile
   818   00104E                     
   819                           ; BSR set to: 14
   820                           ;maincode01.c: 19:     ANSELDbits.ANSELD0 = 0;
   821   00104E  010F               	movlb	15	; () banked
   822   001050  9121               	bcf	33,0,b	;volatile
   823                           
   824                           ;maincode01.c: 21:     T0CON0 = 0x80;
   825   001052  0E80               	movlw	128
   826   001054  6ED4               	movwf	212,c	;volatile
   827                           
   828                           ;maincode01.c: 22:     T0CON1 = 0x62;
   829   001056  0E62               	movlw	98
   830   001058  6ED5               	movwf	213,c	;volatile
   831                           
   832                           ;maincode01.c: 23:     TMR0H = 167;
   833   00105A  0EA7               	movlw	167
   834   00105C  6ED3               	movwf	211,c	;volatile
   835   00105E                     
   836                           ; BSR set to: 15
   837                           ;maincode01.c: 24:     PIR0bits.TMR0IF = 0;
   838   00105E  010E               	movlb	14	; () banked
   839   001060  9BC5               	bcf	197,5,b	;volatile
   840   001062                     
   841                           ; BSR set to: 14
   842   001062  0012               	return		;funcret
   843   001064                     __end_of_configuro:
   844                           	callstack 0
   845                           
   846                           	psect	smallconst
   847   001000                     __psmallconst:
   848                           	callstack 0
   849   001000  00                 	db	0
   850   001001  00                 	db	0	; dummy byte at the end
   851   001000                     __smallconst    set	__psmallconst
   852   001000                     __mediumconst   set	__psmallconst
   853   000000                     __activetblptr  equ	0
   854                           
   855                           	psect	rparam
   856   000001                     ___rparam_used  equ	1
   857   000000                     ___param_bank   equ	0
   858   000000                     __Lparam        equ	__Lrparam
   859   000000                     __Hparam        equ	__Hrparam
   860                           
   861                           	psect	config
   862                           
   863                           ;Config register CONFIG1L @ 0x300000
   864                           ;	External Oscillator mode Selection bits
   865                           ;	FEXTOSC = OFF, Oscillator not enabled
   866                           ;	Power-up default value for COSC bits
   867                           ;	RSTOSC = HFINTOSC_1MHZ, HFINTOSC with HFFRQ = 4 MHz and CDIV = 4:1
   868   300000                     	org	3145728
   869   300000  EC                 	db	236
   870                           
   871                           ;Config register CONFIG1H @ 0x300001
   872                           ;	Clock Out Enable bit
   873                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   874                           ;	Clock Switch Enable bit
   875                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   876                           ;	Fail-Safe Clock Monitor Enable bit
   877                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   878   300001                     	org	3145729
   879   300001  FF                 	db	255
   880                           
   881                           ;Config register CONFIG2L @ 0x300002
   882                           ;	Master Clear Enable bit
   883                           ;	MCLRE = EXTMCLR, MCLR pin (RE3) is MCLR
   884                           ;	Power-up Timer Enable bit
   885                           ;	PWRTE = ON, Power up timer enabled
   886                           ;	Low-power BOR enable bit
   887                           ;	LPBOREN = OFF, Low power BOR is disabled
   888                           ;	Brown-out Reset Enable bits
   889                           ;	BOREN = OFF, Brown-out Reset disabled
   890   300002                     	org	3145730
   891   300002  3D                 	db	61
   892                           
   893                           ;Config register CONFIG2H @ 0x300003
   894                           ;	Brown Out Reset Voltage selection bits
   895                           ;	BORV = VBOR_190, Brown-out Reset Voltage (VBOR) set to 1.90V
   896                           ;	ZCD Disable bit
   897                           ;	ZCD = OFF, ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
   898                           ;	PPSLOCK bit One-Way Set Enable bit
   899                           ;	PPS1WAY = ON, PPSLOCK bit can be cleared and set only once; PPS registers remain locke
      +                          d after one clear/set cycle
   900                           ;	Stack Full/Underflow Reset Enable bit
   901                           ;	STVREN = ON, Stack full/underflow will cause Reset
   902                           ;	Extended Instruction Set Enable bit
   903                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   904   300003                     	org	3145731
   905   300003  FF                 	db	255
   906                           
   907                           ;Config register CONFIG3L @ 0x300004
   908                           ;	WDT Period Select bits
   909                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   910                           ;	WDT operating mode
   911                           ;	WDTE = OFF, WDT Disabled
   912   300004                     	org	3145732
   913   300004  9F                 	db	159
   914                           
   915                           ;Config register CONFIG3H @ 0x300005
   916                           ;	WDT Window Select bits
   917                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   918                           ;	WDT input clock selector
   919                           ;	WDTCCS = SC, Software Control
   920   300005                     	org	3145733
   921   300005  FF                 	db	255
   922                           
   923                           ;Config register CONFIG4L @ 0x300006
   924                           ;	Write Protection Block 0
   925                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   926                           ;	Write Protection Block 1
   927                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   928                           ;	Write Protection Block 2
   929                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   930                           ;	Write Protection Block 3
   931                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   932                           ;	Write Protection Block 4
   933                           ;	WRT4 = OFF, Block 4 (010000-013FFFh) not write-protected
   934                           ;	Write Protection Block 5
   935                           ;	WRT5 = OFF, Block 5 (014000-017FFFh) not write-protected
   936                           ;	Write Protection Block 6
   937                           ;	WRT6 = OFF, Block 6 (018000-01BFFFh) not write-protected
   938                           ;	Write Protection Block 7
   939                           ;	WRT7 = OFF, Block 7 (01C000-01FFFFh) not write-protected
   940   300006                     	org	3145734
   941   300006  FF                 	db	255
   942                           
   943                           ;Config register CONFIG4H @ 0x300007
   944                           ;	Configuration Register Write Protection bit
   945                           ;	WRTC = OFF, Configuration registers (300000-30000Bh) not write-protected
   946                           ;	Boot Block Write Protection bit
   947                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   948                           ;	Data EEPROM Write Protection bit
   949                           ;	WRTD = OFF, Data EEPROM not write-protected
   950                           ;	Scanner Enable bit
   951                           ;	SCANE = ON, Scanner module is available for use, SCANMD bit can control the module
   952                           ;	Low Voltage Programming Enable bit
   953                           ;	LVP = OFF, HV on MCLR/VPP must be used for programming
   954   300007                     	org	3145735
   955   300007  DF                 	db	223
   956                           
   957                           ;Config register CONFIG5L @ 0x300008
   958                           ;	UserNVM Program Memory Code Protection bit
   959                           ;	CP = OFF, UserNVM code protection disabled
   960                           ;	DataNVM Memory Code Protection bit
   961                           ;	CPD = OFF, DataNVM code protection disabled
   962   300008                     	org	3145736
   963   300008  FF                 	db	255
   964                           
   965                           ;Config register CONFIG5H @ 0x300009
   966                           ;	unspecified, using default values
   967   300009                     	org	3145737
   968   300009  FF                 	db	255
   969                           
   970                           ;Config register CONFIG6L @ 0x30000A
   971                           ;	Table Read Protection Block 0
   972                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   973                           ;	Table Read Protection Block 1
   974                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   975                           ;	Table Read Protection Block 2
   976                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   977                           ;	Table Read Protection Block 3
   978                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   979                           ;	Table Read Protection Block 4
   980                           ;	EBTR4 = OFF, Block 4 (010000-013FFFh) not protected from table reads executed in other
      +                           blocks
   981                           ;	Table Read Protection Block 5
   982                           ;	EBTR5 = OFF, Block 5 (014000-017FFFh) not protected from table reads executed in other
      +                           blocks
   983                           ;	Table Read Protection Block 6
   984                           ;	EBTR6 = OFF, Block 6 (018000-01BFFFh) not protected from table reads executed in other
      +                           blocks
   985                           ;	Table Read Protection Block 7
   986                           ;	EBTR7 = OFF, Block 7 (01C000-01FFFFh) not protected from table reads executed in other
      +                           blocks
   987   30000A                     	org	3145738
   988   30000A  FF                 	db	255
   989                           
   990                           ;Config register CONFIG6H @ 0x30000B
   991                           ;	Boot Block Table Read Protection bit
   992                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   993   30000B                     	org	3145739
   994   30000B  FF                 	db	255
   995                           tosu	equ	0xFFF
   996                           tosh	equ	0xFFE
   997                           tosl	equ	0xFFD
   998                           stkptr	equ	0xFFC
   999                           pclatu	equ	0xFFB
  1000                           pclath	equ	0xFFA
  1001                           pcl	equ	0xFF9
  1002                           tblptru	equ	0xFF8
  1003                           tblptrh	equ	0xFF7
  1004                           tblptrl	equ	0xFF6
  1005                           tablat	equ	0xFF5
  1006                           prodh	equ	0xFF4
  1007                           prodl	equ	0xFF3
  1008                           indf0	equ	0xFEF
  1009                           postinc0	equ	0xFEE
  1010                           postdec0	equ	0xFED
  1011                           preinc0	equ	0xFEC
  1012                           plusw0	equ	0xFEB
  1013                           fsr0h	equ	0xFEA
  1014                           fsr0l	equ	0xFE9
  1015                           wreg	equ	0xFE8
  1016                           indf1	equ	0xFE7
  1017                           postinc1	equ	0xFE6
  1018                           postdec1	equ	0xFE5
  1019                           preinc1	equ	0xFE4
  1020                           plusw1	equ	0xFE3
  1021                           fsr1h	equ	0xFE2
  1022                           fsr1l	equ	0xFE1
  1023                           bsr	equ	0xFE0
  1024                           indf2	equ	0xFDF
  1025                           postinc2	equ	0xFDE
  1026                           postdec2	equ	0xFDD
  1027                           preinc2	equ	0xFDC
  1028                           plusw2	equ	0xFDB
  1029                           fsr2h	equ	0xFDA
  1030                           fsr2l	equ	0xFD9
  1031                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK14           31      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK14

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
                          _configuro
 ---------------------------------------------------------------------------------
 (1) _configuro                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _configuro

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM           95      0       0      0.0%
BITBANK0           160      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BITBANK8           256      0       0      0.0%
BITBANK9           256      0       0      0.0%
BITBANK10          256      0       0      0.0%
BITBANK11          256      0       0      0.0%
BITBANK12          256      0       0      0.0%
BITBANK14           31      0       0      0.0%
BITBIGSFR          256      0       0      0.0%
BITBIGSFR_1lh      252      0       0      0.0%
BITBIGSFR_1llll    166      0       0      0.0%
BITBIGSFR_1h        43      0       0      0.0%
BITBIGSFR_1lllh     13      0       0      0.0%
BITBIGSFR_1llh       3      0       0      0.0%
COMRAM              95      1       1      1.1%
BANK0              160      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BANK6              256      0       0      0.0%
BANK7              256      0       0      0.0%
BANK8              256      0       0      0.0%
BANK9              256      0       0      0.0%
BANK10             256      0       0      0.0%
BANK11             256      0       0      0.0%
BANK12             256      0       0      0.0%
BANK14              31      0       0      0.0%
BIGRAM            3327      0       0      0.0%
BIGRAM_1            31      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       1      0.0%


Microchip Technology PIC18 Macro Assembler V3.10 build 20250813170317 
Symbol Table                                                                                   Fri Feb  6 19:46:48 2026

                     l23 1062                       l31 1016                       l29 1006  
                     u10 1016                       u11 1012                       u20 102A  
                     u21 1022                       u38 102C                      l820 103E  
                    l822 104C                      l830 1018                      l824 104E  
                    l826 105E                      l828 1002                     _main 1002  
                   start FFFC             ___param_bank 0000                    ?_main 0001  
                  _OSCEN 0ED7                    _TMR0H 0FD3          __initialization 1064  
           __end_of_main 103E                   ??_main 0001            __activetblptr 0000  
                 _T0CON0 0FD4                   _T0CON1 0FD5                   _OSCFRQ 0ED9  
                 isa$std 0001             __mediumconst 1000               __accesstop 0060  
__end_of__initialization 1064            ___rparam_used 0001           __pcstackCOMRAM 0001  
                _OSCCON1 0ED3                  __Hparam 0000                  __Lparam 0000  
      __end_of_configuro 1064             __psmallconst 1000                  __pcinit 1064  
                __ramtop 1000                  __ptext0 1002                  __ptext1 103E  
   end_of_initialization 1064                _TRISDbits 0F8A      start_initialization 1064  
              _configuro 103E              __smallconst 1000                 _LATDbits 0F85  
               _PIR0bits 0EC5               ?_configuro 0001                 __Hrparam 0000  
               __Lrparam 0000               _ANSELDbits 0F21                 isa$xinst 0000  
            ??_configuro 0001  
