<profile>

<section name = "Vivado HLS Report for 'fft_streaming'" level="0">
<item name = "Date">Thu Jul 13 07:52:44 2023
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">fft_stages_loop.proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xqzu5ev-ffrb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.492 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7208, 8232, 72.080 us, 82.320 us, 2050, 3074, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="fft_stage_130_U0">fft_stage_130, 515, 515, 5.150 us, 5.150 us, 515, 515, none</column>
<column name="fft_stage_131_U0">fft_stage_131, 515, 515, 5.150 us, 5.150 us, 515, 515, none</column>
<column name="fft_stage_127_U0">fft_stage_127, 515, 515, 5.150 us, 5.150 us, 515, 515, none</column>
<column name="fft_stage_129_U0">fft_stage_129, 515, 515, 5.150 us, 5.150 us, 515, 515, none</column>
<column name="fft_stage_128_U0">fft_stage_128, 515, 515, 5.150 us, 5.150 us, 515, 515, none</column>
<column name="fft_stage_132_U0">fft_stage_132, 515, 515, 5.150 us, 5.150 us, 515, 515, none</column>
<column name="fft_stage_133_U0">fft_stage_133, 515, 515, 5.150 us, 5.150 us, 515, 515, none</column>
<column name="fft_stage_134_U0">fft_stage_134, 515, 515, 5.150 us, 5.150 us, 515, 515, none</column>
<column name="fft_stage35_U0">fft_stage35, 515, 515, 5.150 us, 5.150 us, 515, 515, none</column>
<column name="fft_stage_126_U0">fft_stage_126, 514, 514, 5.140 us, 5.140 us, 514, 514, none</column>
<column name="bit_reverse25_U0">bit_reverse25, 2049, 3073, 20.490 us, 30.730 us, 2049, 3073, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 122, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">18, 36, 1159, 3074, -</column>
<column name="Memory">40, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 180, -</column>
<column name="Register">-, -, 20, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">20, 2, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="bit_reverse25_U0">bit_reverse25, 0, 0, 38, 151, 0</column>
<column name="fft_stage35_U0">fft_stage35, 2, 4, 106, 220, 0</column>
<column name="fft_stage_126_U0">fft_stage_126, 0, 0, 35, 216, 0</column>
<column name="fft_stage_127_U0">fft_stage_127, 2, 4, 119, 311, 0</column>
<column name="fft_stage_128_U0">fft_stage_128, 2, 4, 120, 312, 0</column>
<column name="fft_stage_129_U0">fft_stage_129, 2, 4, 121, 311, 0</column>
<column name="fft_stage_130_U0">fft_stage_130, 2, 4, 122, 314, 0</column>
<column name="fft_stage_131_U0">fft_stage_131, 2, 4, 123, 314, 0</column>
<column name="fft_stage_132_U0">fft_stage_132, 2, 4, 124, 311, 0</column>
<column name="fft_stage_133_U0">fft_stage_133, 2, 4, 125, 308, 0</column>
<column name="fft_stage_134_U0">fft_stage_134, 2, 4, 126, 306, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="Stage_R_0_V_U">fft_streaming_StaBew, 2, 0, 0, 0, 1024, 22, 2, 45056</column>
<column name="Stage_I_0_V_U">fft_streaming_StaBew, 2, 0, 0, 0, 1024, 22, 2, 45056</column>
<column name="Stage_R_1_V_U">fft_streaming_StaCeG, 2, 0, 0, 0, 1024, 22, 2, 45056</column>
<column name="Stage_R_2_V_U">fft_streaming_StaCeG, 2, 0, 0, 0, 1024, 22, 2, 45056</column>
<column name="Stage_R_3_V_U">fft_streaming_StaCeG, 2, 0, 0, 0, 1024, 22, 2, 45056</column>
<column name="Stage_R_4_V_U">fft_streaming_StaCeG, 2, 0, 0, 0, 1024, 22, 2, 45056</column>
<column name="Stage_R_5_V_U">fft_streaming_StaCeG, 2, 0, 0, 0, 1024, 22, 2, 45056</column>
<column name="Stage_R_6_V_U">fft_streaming_StaCeG, 2, 0, 0, 0, 1024, 22, 2, 45056</column>
<column name="Stage_R_7_V_U">fft_streaming_StaCeG, 2, 0, 0, 0, 1024, 22, 2, 45056</column>
<column name="Stage_R_8_V_U">fft_streaming_StaCeG, 2, 0, 0, 0, 1024, 22, 2, 45056</column>
<column name="Stage_R_9_V_U">fft_streaming_StaCeG, 2, 0, 0, 0, 1024, 22, 2, 45056</column>
<column name="Stage_I_1_V_U">fft_streaming_StaCeG, 2, 0, 0, 0, 1024, 22, 2, 45056</column>
<column name="Stage_I_2_V_U">fft_streaming_StaCeG, 2, 0, 0, 0, 1024, 22, 2, 45056</column>
<column name="Stage_I_3_V_U">fft_streaming_StaCeG, 2, 0, 0, 0, 1024, 22, 2, 45056</column>
<column name="Stage_I_4_V_U">fft_streaming_StaCeG, 2, 0, 0, 0, 1024, 22, 2, 45056</column>
<column name="Stage_I_5_V_U">fft_streaming_StaCeG, 2, 0, 0, 0, 1024, 22, 2, 45056</column>
<column name="Stage_I_6_V_U">fft_streaming_StaCeG, 2, 0, 0, 0, 1024, 22, 2, 45056</column>
<column name="Stage_I_7_V_U">fft_streaming_StaCeG, 2, 0, 0, 0, 1024, 22, 2, 45056</column>
<column name="Stage_I_8_V_U">fft_streaming_StaCeG, 2, 0, 0, 0, 1024, 22, 2, 45056</column>
<column name="Stage_I_9_V_U">fft_streaming_StaCeG, 2, 0, 0, 0, 1024, 22, 2, 45056</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_channel_done_Stage_I_0_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_I_1_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_I_2_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_I_3_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_I_4_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_I_5_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_I_6_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_I_7_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_I_8_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_I_9_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_R_0_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_R_1_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_R_2_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_R_3_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_R_4_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_R_5_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_R_6_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_R_7_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_R_8_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_R_9_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="bit_reverse25_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage35_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_126_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_126_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_127_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_127_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_128_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_128_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_129_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_129_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_130_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_130_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_131_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_131_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_132_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_132_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_133_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_133_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_134_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_134_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_I_0_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_I_1_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_I_2_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_I_3_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_I_4_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_I_5_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_I_6_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_I_7_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_I_8_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_I_9_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_R_0_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_R_1_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_R_2_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_R_3_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_R_4_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_R_5_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_R_6_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_R_7_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_R_8_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_R_9_V">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_channel_write_Stage_I_0_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_I_1_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_I_2_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_I_3_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_I_4_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_I_5_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_I_6_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_I_7_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_I_8_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_I_9_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_R_0_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_R_1_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_R_2_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_R_3_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_R_4_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_R_5_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_R_6_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_R_7_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_R_8_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_R_9_V">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_channel_write_Stage_I_0_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_I_1_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_I_2_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_I_3_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_I_4_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_I_5_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_I_6_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_I_7_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_I_8_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_I_9_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_R_0_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_R_1_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_R_2_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_R_3_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_R_4_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_R_5_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_R_6_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_R_7_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_R_8_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_R_9_V">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft_streaming, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft_streaming, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft_streaming, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft_streaming, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft_streaming, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft_streaming, return value</column>
<column name="X_R_V_address0">out, 10, ap_memory, X_R_V, array</column>
<column name="X_R_V_ce0">out, 1, ap_memory, X_R_V, array</column>
<column name="X_R_V_d0">out, 22, ap_memory, X_R_V, array</column>
<column name="X_R_V_q0">in, 22, ap_memory, X_R_V, array</column>
<column name="X_R_V_we0">out, 1, ap_memory, X_R_V, array</column>
<column name="X_R_V_address1">out, 10, ap_memory, X_R_V, array</column>
<column name="X_R_V_ce1">out, 1, ap_memory, X_R_V, array</column>
<column name="X_R_V_d1">out, 22, ap_memory, X_R_V, array</column>
<column name="X_R_V_q1">in, 22, ap_memory, X_R_V, array</column>
<column name="X_R_V_we1">out, 1, ap_memory, X_R_V, array</column>
<column name="X_I_V_address0">out, 10, ap_memory, X_I_V, array</column>
<column name="X_I_V_ce0">out, 1, ap_memory, X_I_V, array</column>
<column name="X_I_V_d0">out, 22, ap_memory, X_I_V, array</column>
<column name="X_I_V_q0">in, 22, ap_memory, X_I_V, array</column>
<column name="X_I_V_we0">out, 1, ap_memory, X_I_V, array</column>
<column name="X_I_V_address1">out, 10, ap_memory, X_I_V, array</column>
<column name="X_I_V_ce1">out, 1, ap_memory, X_I_V, array</column>
<column name="X_I_V_d1">out, 22, ap_memory, X_I_V, array</column>
<column name="X_I_V_q1">in, 22, ap_memory, X_I_V, array</column>
<column name="X_I_V_we1">out, 1, ap_memory, X_I_V, array</column>
<column name="OUT_R_V_address0">out, 10, ap_memory, OUT_R_V, array</column>
<column name="OUT_R_V_ce0">out, 1, ap_memory, OUT_R_V, array</column>
<column name="OUT_R_V_d0">out, 22, ap_memory, OUT_R_V, array</column>
<column name="OUT_R_V_q0">in, 22, ap_memory, OUT_R_V, array</column>
<column name="OUT_R_V_we0">out, 1, ap_memory, OUT_R_V, array</column>
<column name="OUT_R_V_address1">out, 10, ap_memory, OUT_R_V, array</column>
<column name="OUT_R_V_ce1">out, 1, ap_memory, OUT_R_V, array</column>
<column name="OUT_R_V_d1">out, 22, ap_memory, OUT_R_V, array</column>
<column name="OUT_R_V_q1">in, 22, ap_memory, OUT_R_V, array</column>
<column name="OUT_R_V_we1">out, 1, ap_memory, OUT_R_V, array</column>
<column name="OUT_I_V_address0">out, 10, ap_memory, OUT_I_V, array</column>
<column name="OUT_I_V_ce0">out, 1, ap_memory, OUT_I_V, array</column>
<column name="OUT_I_V_d0">out, 22, ap_memory, OUT_I_V, array</column>
<column name="OUT_I_V_q0">in, 22, ap_memory, OUT_I_V, array</column>
<column name="OUT_I_V_we0">out, 1, ap_memory, OUT_I_V, array</column>
<column name="OUT_I_V_address1">out, 10, ap_memory, OUT_I_V, array</column>
<column name="OUT_I_V_ce1">out, 1, ap_memory, OUT_I_V, array</column>
<column name="OUT_I_V_d1">out, 22, ap_memory, OUT_I_V, array</column>
<column name="OUT_I_V_q1">in, 22, ap_memory, OUT_I_V, array</column>
<column name="OUT_I_V_we1">out, 1, ap_memory, OUT_I_V, array</column>
</table>
</item>
</section>
</profile>
