{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637902110205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637902110205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 23:48:30 2021 " "Processing started: Thu Nov 25 23:48:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637902110205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637902110205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AsteroidGame -c AsteroidGame " "Command: quartus_map --read_settings_files=on --write_settings_files=off AsteroidGame -c AsteroidGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637902110205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637902110566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637902110566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizentalverticalcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file horizentalverticalcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 HorizentalVerticalControl " "Found entity 1: HorizentalVerticalControl" {  } { { "HorizentalVerticalControl.v" "" { Text "C:/MyProjects/AsteroidGame/HorizentalVerticalControl.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637902119839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637902119839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file vgacontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAControl " "Found entity 1: VGAControl" {  } { { "VGAControl.v" "" { Text "C:/MyProjects/AsteroidGame/VGAControl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637902119839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637902119839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/MyProjects/AsteroidGame/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637902119839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637902119839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawplanet.v 1 1 " "Found 1 design units, including 1 entities, in source file drawplanet.v" { { "Info" "ISGN_ENTITY_NAME" "1 DrawPlanet " "Found entity 1: DrawPlanet" {  } { { "DrawPlanet.v" "" { Text "C:/MyProjects/AsteroidGame/DrawPlanet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637902119839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637902119839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawdefense.v 1 1 " "Found 1 design units, including 1 entities, in source file drawdefense.v" { { "Info" "ISGN_ENTITY_NAME" "1 DrawDefense " "Found entity 1: DrawDefense" {  } { { "DrawDefense.v" "" { Text "C:/MyProjects/AsteroidGame/DrawDefense.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637902119886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637902119886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGAControl " "Elaborating entity \"VGAControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637902119953 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGAControl.v(48) " "Verilog HDL assignment warning at VGAControl.v(48): truncated value with size 32 to match size of target (1)" {  } { { "VGAControl.v" "" { Text "C:/MyProjects/AsteroidGame/VGAControl.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637902119953 "|VGAControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGAControl.v(49) " "Verilog HDL assignment warning at VGAControl.v(49): truncated value with size 32 to match size of target (1)" {  } { { "VGAControl.v" "" { Text "C:/MyProjects/AsteroidGame/VGAControl.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637902119953 "|VGAControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:clkDiv " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:clkDiv\"" {  } { { "VGAControl.v" "clkDiv" { Text "C:/MyProjects/AsteroidGame/VGAControl.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637902119955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HorizentalVerticalControl HorizentalVerticalControl:HVControl " "Elaborating entity \"HorizentalVerticalControl\" for hierarchy \"HorizentalVerticalControl:HVControl\"" {  } { { "VGAControl.v" "HVControl" { Text "C:/MyProjects/AsteroidGame/VGAControl.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637902119956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HorizentalVerticalControl.v(17) " "Verilog HDL assignment warning at HorizentalVerticalControl.v(17): truncated value with size 32 to match size of target (10)" {  } { { "HorizentalVerticalControl.v" "" { Text "C:/MyProjects/AsteroidGame/HorizentalVerticalControl.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637902119978 "|VGAControl|HorizentalVerticalControl:HVControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 HorizentalVerticalControl.v(26) " "Verilog HDL assignment warning at HorizentalVerticalControl.v(26): truncated value with size 32 to match size of target (10)" {  } { { "HorizentalVerticalControl.v" "" { Text "C:/MyProjects/AsteroidGame/HorizentalVerticalControl.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637902119978 "|VGAControl|HorizentalVerticalControl:HVControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DrawDefense DrawDefense:dDefense " "Elaborating entity \"DrawDefense\" for hierarchy \"DrawDefense:dDefense\"" {  } { { "VGAControl.v" "dDefense" { Text "C:/MyProjects/AsteroidGame/VGAControl.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637902119979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DrawPlanet DrawPlanet:dPlanet " "Elaborating entity \"DrawPlanet\" for hierarchy \"DrawPlanet:dPlanet\"" {  } { { "VGAControl.v" "dPlanet" { Text "C:/MyProjects/AsteroidGame/VGAControl.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637902119993 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "diff DrawPlanet.v(11) " "Verilog HDL or VHDL warning at DrawPlanet.v(11): object \"diff\" assigned a value but never read" {  } { { "DrawPlanet.v" "" { Text "C:/MyProjects/AsteroidGame/DrawPlanet.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637902119994 "|VGAControl|DrawPlanet:dPlanet"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "midSpan DrawPlanet.v(15) " "Verilog HDL Always Construct warning at DrawPlanet.v(15): variable \"midSpan\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DrawPlanet.v" "" { Text "C:/MyProjects/AsteroidGame/DrawPlanet.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637902119994 "|VGAControl|DrawPlanet:dPlanet"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "VCounter DrawPlanet.v(25) " "Verilog HDL Event Control warning at DrawPlanet.v(25): posedge or negedge of vector \"VCounter\" depends solely on its least-significant bit" {  } { { "DrawPlanet.v" "" { Text "C:/MyProjects/AsteroidGame/DrawPlanet.v" 25 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1637902119995 "|VGAControl|DrawPlanet:dPlanet"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637902120540 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637902121011 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637902121011 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637902121057 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637902121057 ""} { "Info" "ICUT_CUT_TM_LCELLS" "122 " "Implemented 122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637902121057 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637902121057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637902121057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 23:48:41 2021 " "Processing ended: Thu Nov 25 23:48:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637902121057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637902121057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637902121057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637902121057 ""}
