// Seed: 3318271541
module module_0 (
    output tri0 id_0,
    input  tri0 id_1,
    input  tri  id_2
);
  wire id_4;
  assign id_0 = 1;
  wire id_5;
  wire id_6;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri id_2,
    output supply0 id_3,
    output wand id_4,
    input uwire id_5,
    output tri1 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input uwire id_9,
    input supply1 id_10
);
  assign id_3 = (id_1);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_1
  );
  id_12(
      .id_0(id_3), .id_1(id_2)
  );
  assign id_7 = 1;
endmodule
