#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 14 07:08:25 2020
# Process ID: 5406
# Current directory: /home/eecs151/cpu/hardware
# Command line: vivado -mode batch -source scripts/sim.tcl -tclargs isa_testbench riscv-isa-tests all
# Log file: /home/eecs151/cpu/hardware/vivado.log
# Journal file: /home/eecs151/cpu/hardware/vivado.jou
#-----------------------------------------------------------
source scripts/sim.tcl
# set project_name   "z1top"
# set testbench_name [lindex $argv 0]
# set sw             [lindex $argv 1]
# set test_name      [lindex $argv 2]
# set sources_file scripts/${project_name}.tcl
# if {![file exists $sources_file]} {
#     puts "Invalid project name!"
#     exit
# }
# if {![file exists ${project_name}_proj/${project_name}_proj.xpr]} {
#     source scripts/build_project.tcl
# } else {
#     open_project ${project_name}_proj/${project_name}_proj.xpr
# }
## set project_name "z1top"
## set sources_file scripts/${project_name}.tcl
## if {![file exists $sources_file]} {
##     puts "Invalid project name!"
##     exit
## }
## create_project -force ${project_name}_proj ${project_name}_proj -part xc7z020clg400-1
## set_property board_part www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
## source $sources_file
### add_files -norecurse [glob src/riscv_core/*.v]
### add_files -norecurse [glob src/riscv_core/*.vh]
### add_files -norecurse [glob src/io_circuits/*.v]
### add_files -norecurse [glob src/riscv_core/ID/*.v]
### add_files -norecurse [glob src/riscv_core/EX/*.v]
### add_files -norecurse [glob src/riscv_core/WB/*.v]
### add_files -norecurse src/EECS151.v
### add_files -norecurse src/clk_wiz.v
### add_files -norecurse src/z1top.v
### add_files -norecurse ../software/bios151v3/bios151v3.mif
### set_property top z1top [get_filesets sources_1]
## add_files -fileset constrs_1 -norecurse constrs/pynq-z1.xdc
## update_compile_order -fileset sources_1
## check_syntax
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v' [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v' [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:2]
INFO: [HDL 9-2728] undeclared symbol reset, assumed default net type wire [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:474]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v' [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v' [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:2]
INFO: [HDL 9-2728] undeclared symbol reset, assumed default net type wire [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:474]
WARNING: [HDL 9-3756] overwriting previous definition of module 'Riscv151' [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:3]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/EX/alu.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/alu.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/alu.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/EX/alu.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/alu.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/alu.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/EX/alu_control.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/alu_control.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/alu_control.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/EX/alu_control.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/alu_control.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/alu_control.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/EX/branch_comp.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/branch_comp.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/branch_comp.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/EX/branch_comp.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/branch_comp.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/branch_comp.v:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'button_parser' [/home/eecs151/cpu/hardware/src/io_circuits/button_parser.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/ID/control_unit.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/ID/control_unit.v' [/home/eecs151/cpu/hardware/src/riscv_core/ID/control_unit.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/ID/control_unit.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/ID/control_unit.v' [/home/eecs151/cpu/hardware/src/riscv_core/ID/control_unit.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/EX/dmem_wr.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/dmem_wr.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/dmem_wr.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/EX/dmem_wr.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/dmem_wr.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/dmem_wr.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 8. [/home/eecs151/cpu/hardware/src/riscv_core/EX/ex.v:8]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/ex.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/ex.v:8]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 9. [/home/eecs151/cpu/hardware/src/riscv_core/EX/ex.v:9]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/ex.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/ex.v:9]
INFO: [HDL 9-2728] undeclared symbol mem_wdata_judge, assumed default net type wire [/home/eecs151/cpu/hardware/src/riscv_core/EX/ex.v:98]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/EX/ex_wb.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/ex_wb.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/ex_wb.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/EX/ex_wb.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/ex_wb.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/ex_wb.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/EX/forwarding_unit.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/forwarding_unit.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/forwarding_unit.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 3. [/home/eecs151/cpu/hardware/src/riscv_core/EX/forwarding_unit.v:3]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/forwarding_unit.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/forwarding_unit.v:3]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/ID/id.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/ID/id.v' [/home/eecs151/cpu/hardware/src/riscv_core/ID/id.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 3. [/home/eecs151/cpu/hardware/src/riscv_core/ID/id.v:3]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/ID/id.v' [/home/eecs151/cpu/hardware/src/riscv_core/ID/id.v:3]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/ID/id_ex.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/ID/id_ex.v' [/home/eecs151/cpu/hardware/src/riscv_core/ID/id_ex.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/ID/id_ex.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/ID/id_ex.v' [/home/eecs151/cpu/hardware/src/riscv_core/ID/id_ex.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/ID/imm_gen.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/ID/imm_gen.v' [/home/eecs151/cpu/hardware/src/riscv_core/ID/imm_gen.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/ID/imm_gen.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/ID/imm_gen.v' [/home/eecs151/cpu/hardware/src/riscv_core/ID/imm_gen.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/WB/load_type.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/WB/load_type.v' [/home/eecs151/cpu/hardware/src/riscv_core/WB/load_type.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/WB/load_type.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/WB/load_type.v' [/home/eecs151/cpu/hardware/src/riscv_core/WB/load_type.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/defines.vh" included at line 3. [/home/eecs151/cpu/hardware/src/riscv_core/mux.v:3]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/mux.v' [/home/eecs151/cpu/hardware/src/riscv_core/mux.v:3]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/Opcode.vh" included at line 4. [/home/eecs151/cpu/hardware/src/riscv_core/mux.v:4]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/mux.v' [/home/eecs151/cpu/hardware/src/riscv_core/mux.v:4]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/WB/wb.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/WB/wb.v' [/home/eecs151/cpu/hardware/src/riscv_core/WB/wb.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/WB/wb.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/WB/wb.v' [/home/eecs151/cpu/hardware/src/riscv_core/WB/wb.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v" included at line 2. [/home/eecs151/cpu/hardware/src/z1top.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/z1top.v' [/home/eecs151/cpu/hardware/src/z1top.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/io_circuits/button_parser.v" included at line 3. [/home/eecs151/cpu/hardware/src/z1top.v:3]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/z1top.v' [/home/eecs151/cpu/hardware/src/z1top.v:3]
WARNING: [HDL 9-3527] identifier 'enq_fire' is used before its declaration [/home/eecs151/cpu/hardware/src/io_circuits/fifo.v:28]
WARNING: [HDL 9-3527] identifier 'num1' is used before its declaration [/home/eecs151/cpu/hardware/src/io_circuits/fifo.v:28]
WARNING: [HDL 9-3527] identifier 'deq_fire' is used before its declaration [/home/eecs151/cpu/hardware/src/io_circuits/fifo.v:29]
## update_compile_order -fileset sources_1
# update_compile_order -fileset sources_1
# add_files -fileset sim_1 -norecurse sim/${testbench_name}.v
# if {[string match "" ${sw}]} {
#   set test_name ${testbench_name}
# } else {
#   add_files -norecurse [glob ../software/${sw}/*.mif]
# }
# set_property top ${testbench_name} [get_filesets sim_1]
# update_compile_order -fileset sim_1
# launch_simulation -step compile
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'isa_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/bios151v3.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/simple.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/lbu.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/bgeu.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/lui.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/sll.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/sw.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/slt.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/jalr.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/jal.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/blt.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/srl.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/ori.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/andi.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/lh.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/slli.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/add.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/bltu.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/xor.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/fence_i.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/beq.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/bne.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/sh.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/xori.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/sub.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/lhu.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/sltiu.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/sb.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/sra.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/slti.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/bge.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/or.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/lb.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/srai.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/auipc.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/addi.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/srli.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/lw.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/and.mif'
INFO: [SIM-utils-43] Exported '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/sltu.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj isa_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/src/EECS151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module REGISTER_CE
INFO: [VRFC 10-311] analyzing module REGISTER_R
INFO: [VRFC 10-311] analyzing module REGISTER_R_CE
INFO: [VRFC 10-311] analyzing module REGISTER_IOB
INFO: [VRFC 10-311] analyzing module ASYNC_ROM
INFO: [VRFC 10-311] analyzing module ASYNC_RAM
INFO: [VRFC 10-311] analyzing module SYNC_ROM
INFO: [VRFC 10-311] analyzing module SYNC_RAM
INFO: [VRFC 10-311] analyzing module SYNC_RAM_WBE
INFO: [VRFC 10-311] analyzing module XILINX_SYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module XILINX_SYNC_RAM_DP_WBE
INFO: [VRFC 10-311] analyzing module XILINX_ASYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module REGFILE_1W2R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Riscv151
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:474]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/src/riscv_core/EX/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/src/riscv_core/EX/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/src/riscv_core/EX/branch_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/src/riscv_core/EX/change_mem_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_mem_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/src/riscv_core/ID/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/src/riscv_core/EX/dmem_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/src/riscv_core/EX/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol mem_wdata_judge, assumed default net type wire [/home/eecs151/cpu/hardware/src/riscv_core/EX/ex.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/src/riscv_core/EX/ex_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/src/riscv_core/EX/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/src/riscv_core/ID/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/src/riscv_core/ID/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/src/riscv_core/ID/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/src/riscv_core/WB/load_type.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_type
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/src/riscv_core/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_dmem
INFO: [VRFC 10-311] analyzing module mux_pc
INFO: [VRFC 10-311] analyzing module mux_reg1
INFO: [VRFC 10-311] analyzing module mux_reg2
INFO: [VRFC 10-311] analyzing module mux_imem_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/src/io_circuits/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/src/io_circuits/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/src/riscv_core/WB/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/sim/isa_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module isa_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
# launch_simulation -step elaborate
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim'
xelab -wto e18ecc4189c249a6b67bdbaedb745df0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot isa_testbench_behav xil_defaultlib.isa_testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto e18ecc4189c249a6b67bdbaedb745df0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot isa_testbench_behav xil_defaultlib.isa_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_pc
Compiling module xil_defaultlib.REGISTER_R(N=32,INIT=32'b0111111...
Compiling module xil_defaultlib.XILINX_SYNC_RAM_DP(DWIDTH=32,AWI...
Compiling module xil_defaultlib.XILINX_SYNC_RAM_DP(DWIDTH=32,AWI...
Compiling module xil_defaultlib.mux_imem_read
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.REGFILE_1W2R(DWIDTH=32,AWIDTH=5,...
Compiling module xil_defaultlib.REGISTER_R_default
Compiling module xil_defaultlib.REGISTER_R(N=32)
Compiling module xil_defaultlib.REGISTER_R(N=5)
Compiling module xil_defaultlib.REGISTER_R(N=3)
Compiling module xil_defaultlib.REGISTER_R(N=2)
Compiling module xil_defaultlib.REGISTER_R(N=2,INIT=2'b0)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.dmem_wr
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.change_mem_wr
Compiling module xil_defaultlib.mux_reg1
Compiling module xil_defaultlib.mux_reg2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_comp
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.REGISTER_R_CE(N=8,INIT=7'b0)
Compiling module xil_defaultlib.REGISTER_R(N=32,INIT=32'b0)
Compiling module xil_defaultlib.REGISTER_R_CE(N=32,INIT=32'b0)
Compiling module xil_defaultlib.ex_wb
Compiling module xil_defaultlib.SYNC_RAM_WBE(DWIDTH=32,AWIDTH=32...
Compiling module xil_defaultlib.REGISTER_R_CE(N=32)
Compiling module xil_defaultlib.mux_dmem
Compiling module xil_defaultlib.load_type
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.REGISTER_CE(N=10)
Compiling module xil_defaultlib.REGISTER_R_CE(N=4,INIT=0)
Compiling module xil_defaultlib.REGISTER_R_CE(N=9,INIT=0)
Compiling module xil_defaultlib.uart_receiver(CLOCK_FREQ=5000000...
Compiling module xil_defaultlib.uart_transmitter(CLOCK_FREQ=5000...
Compiling module xil_defaultlib.Riscv151(RESET_PC=32'b0100000000...
Compiling module xil_defaultlib.isa_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot isa_testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/xsim.dir/isa_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/eecs151/cpu/hardware/z1top_proj/z1top_proj.sim/sim_1/behav/xsim/xsim.dir/isa_testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr 14 07:08:52 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 14 07:08:52 2020...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1789.555 ; gain = 0.000 ; free physical = 1224 ; free virtual = 3132
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1789.555 ; gain = 0.000 ; free physical = 1224 ; free virtual = 3132
# if {[string match "isa_testbench" ${testbench_name}] && [string match "all" $test_name]} {
#   set tests [list ]
#   # Full ISA test suit (except fence_i)
#   lappend tests addi
#   lappend tests add
#   lappend tests andi
#   lappend tests and
#   lappend tests auipc
#   lappend tests beq
#   lappend tests bge
#   lappend tests bgeu
#   lappend tests blt
#   lappend tests bltu
#   lappend tests bne
#   lappend tests jal
#   lappend tests jalr
#   lappend tests lb
#   lappend tests lbu
#   lappend tests lh
#   lappend tests lhu
#   lappend tests lui
#   lappend tests lw
#   lappend tests ori
#   lappend tests or
#   lappend tests sb
#   lappend tests sh
#   lappend tests simple
#   lappend tests slli
#   lappend tests sll
#   lappend tests slti
#   lappend tests sltiu
#   lappend tests slt
#   lappend tests sltu
#   lappend tests srai
#   lappend tests sra
#   lappend tests srli
#   lappend tests srl
#   lappend tests sub
#   lappend tests sw
#   lappend tests xori
#   lappend tests xor
# } else {
#   set tests [list ${test_name} ]
# }
# set num_tests [llength $tests]
# file mkdir vcd_files
# set current_dir [pwd]
# cd ${project_name}_proj/${project_name}_proj.sim/sim_1/behav/xsim
# for {set i 0} {$i < $num_tests} {incr i} {
#   xsim ${testbench_name}_behav -testplusarg MIF_FILE=[lindex $tests $i].mif
#   open_vcd [lindex $tests $i].vcd
#   log_vcd /${testbench_name}/*
#   run all
#   close_vcd
#   file copy -force [lindex $tests $i].vcd $current_dir/vcd_files
# }
WARNING: [Common 17-259] Unknown Tcl command 'xsim isa_testbench_behav -testplusarg MIF_FILE=addi.mif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                         addi.mif in        215 simulation cycles
$finish called at time : 4930 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                          add.mif in        447 simulation cycles
$finish called at time : 9570 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                         andi.mif in        171 simulation cycles
$finish called at time : 4050 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                          and.mif in        467 simulation cycles
$finish called at time : 9970 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                        auipc.mif in         28 simulation cycles
$finish called at time : 1190 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                          beq.mif in        284 simulation cycles
$finish called at time : 6310 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                          bge.mif in        311 simulation cycles
$finish called at time : 6850 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                         bgeu.mif in        336 simulation cycles
$finish called at time : 7350 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                          blt.mif in        284 simulation cycles
$finish called at time : 6310 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                         bltu.mif in        309 simulation cycles
$finish called at time : 6810 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                          bne.mif in        286 simulation cycles
$finish called at time : 6350 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                          jal.mif in         24 simulation cycles
$finish called at time : 1110 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                         jalr.mif in         94 simulation cycles
$finish called at time : 2510 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                           lb.mif in        218 simulation cycles
$finish called at time : 4990 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                          lbu.mif in        218 simulation cycles
$finish called at time : 4990 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                           lh.mif in        230 simulation cycles
$finish called at time : 5230 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                          lhu.mif in        237 simulation cycles
$finish called at time : 5370 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                          lui.mif in         32 simulation cycles
$finish called at time : 1270 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                           lw.mif in        240 simulation cycles
$finish called at time : 5430 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                          ori.mif in        178 simulation cycles
$finish called at time : 4190 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                           or.mif in        470 simulation cycles
$finish called at time : 10030 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                           sb.mif in        409 simulation cycles
$finish called at time : 8810 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                           sh.mif in        462 simulation cycles
$finish called at time : 9870 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                       simple.mif in          7 simulation cycles
$finish called at time : 770 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                         slli.mif in        214 simulation cycles
$finish called at time : 4910 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                          sll.mif in        475 simulation cycles
$finish called at time : 10130 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                         slti.mif in        210 simulation cycles
$finish called at time : 4830 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                        sltiu.mif in        210 simulation cycles
$finish called at time : 4830 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                          slt.mif in        441 simulation cycles
$finish called at time : 9450 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                         sltu.mif in        441 simulation cycles
$finish called at time : 9450 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                         srai.mif in        229 simulation cycles
$finish called at time : 5210 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                          sra.mif in        494 simulation cycles
$finish called at time : 10510 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                         srli.mif in        223 simulation cycles
$finish called at time : 5090 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                          srl.mif in        488 simulation cycles
$finish called at time : 10390 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                          sub.mif in        439 simulation cycles
$finish called at time : 9410 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                           sw.mif in        469 simulation cycles
$finish called at time : 10010 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                         xori.mif in        180 simulation cycles
$finish called at time : 4230 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
Vivado Simulator 2019.1
Time resolution is 1 ps
[PASSED] -                          xor.mif in        469 simulation cycles
$finish called at time : 10010 ns : File "/home/eecs151/cpu/hardware/sim/isa_testbench.v" Line 58
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 14 07:10:26 2020...
