/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Mar 23 11:04:07 2009
 *                 MD5 Checksum         39db7382cfc6d56476b4578f59380093
 *
 * Compiled with:  RDB Utility          unknown
 *                 RDB Parser           3.0
 *                 generate_int_id.pl   1.0
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_int_id_avd_intr2_0.h $
 * 
 * Hydra_Software_Devel/1   3/23/09 11:13a yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#include "bchp.h"
#include "bchp_avd_intr2_0.h"

#ifndef BCHP_INT_ID_AVD_INTR2_0_H__
#define BCHP_INT_ID_AVD_INTR2_0_H__

#define BCHP_INT_ID_AVD_MBOX_INTR             BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_MBOX_INTR_SHIFT)
#define BCHP_INT_ID_AVD_PFRI_INTR             BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_PFRI_INTR_SHIFT)
#define BCHP_INT_ID_AVD_RGR_BRIDGE_INTR       BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_RGR_BRIDGE_INTR_SHIFT)
#define BCHP_INT_ID_AVD_RSVD_HW_INTR          BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_RSVD_HW_INTR_SHIFT)
#define BCHP_INT_ID_AVD_SW_INTR0              BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_SW_INTR0_SHIFT)
#define BCHP_INT_ID_AVD_SW_INTR1              BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_SW_INTR1_SHIFT)
#define BCHP_INT_ID_AVD_SW_INTR10             BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_SW_INTR10_SHIFT)
#define BCHP_INT_ID_AVD_SW_INTR11             BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_SW_INTR11_SHIFT)
#define BCHP_INT_ID_AVD_SW_INTR12             BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_SW_INTR12_SHIFT)
#define BCHP_INT_ID_AVD_SW_INTR13             BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_SW_INTR13_SHIFT)
#define BCHP_INT_ID_AVD_SW_INTR14             BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_SW_INTR14_SHIFT)
#define BCHP_INT_ID_AVD_SW_INTR15             BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_SW_INTR15_SHIFT)
#define BCHP_INT_ID_AVD_SW_INTR2              BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_SW_INTR2_SHIFT)
#define BCHP_INT_ID_AVD_SW_INTR3              BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_SW_INTR3_SHIFT)
#define BCHP_INT_ID_AVD_SW_INTR4              BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_SW_INTR4_SHIFT)
#define BCHP_INT_ID_AVD_SW_INTR5              BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_SW_INTR5_SHIFT)
#define BCHP_INT_ID_AVD_SW_INTR6              BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_SW_INTR6_SHIFT)
#define BCHP_INT_ID_AVD_SW_INTR7              BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_SW_INTR7_SHIFT)
#define BCHP_INT_ID_AVD_SW_INTR8              BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_SW_INTR8_SHIFT)
#define BCHP_INT_ID_AVD_SW_INTR9              BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_SW_INTR9_SHIFT)
#define BCHP_INT_ID_AVD_WATCHDOG_INTR         BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_AVD_WATCHDOG_INTR_SHIFT)
#define BCHP_INT_ID_VICH_INST_RD_INTR         BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_VICH_INST_RD_INTR_SHIFT)
#define BCHP_INT_ID_VICH_REG_INTR             BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_VICH_REG_INTR_SHIFT)
#define BCHP_INT_ID_VICH_SCB_WR_INTR          BCHP_INT_ID_CREATE(BCHP_AVD_INTR2_0_CPU_STATUS, BCHP_AVD_INTR2_0_CPU_STATUS_VICH_SCB_WR_INTR_SHIFT)

#endif /* #ifndef BCHP_INT_ID_AVD_INTR2_0_H__ */

/* End of File */
