use crate::front::assignment::AssignmentTarget;
use crate::front::check::{TypeContainsReason, check_type_contains_type, check_type_contains_value};
use crate::front::compile::{CompileItemContext, CompileRefs};
use crate::front::diagnostic::{DiagResult, DiagnosticError};
use crate::front::domain::{DomainSignal, PortDomain, ValueDomain};
use crate::front::exit::ExitStack;
use crate::front::expression::LrValue;
use crate::front::extra::ExtraScope;
use crate::front::flow::{Flow, FlowCompile, FlowHardwareRoot, FlowRoot, HardwareProcessKind, RegisterInfo};
use crate::front::interface::ElaboratedInterfaceSignalInfo;
use crate::front::item::ElaboratedModule;
use crate::front::module_header::{
    ArenaConnectors, Connector, ConnectorInfo, ConnectorKind, ConnectorSingle, ElaboratedModuleExternalInfo,
    ElaboratedModuleHeader, ElaboratedModuleInternalInfo,
};
use crate::front::scope::{NamedValue, Scope, ScopeParent, ScopedEntry};
use crate::front::signal::{
    Interface, Polarized, PortOrWire, Signal, SignalOrVariable, WireInfo, WireInfoInInterface, WireInfoSingle,
    WireInterfaceInfo,
};
use crate::front::steps::TargetStep;
use crate::front::types::{HardwareType, NonHardwareType, Type, Typed};
use crate::front::value::{CompileValue, HardwareValue, MaybeUndefined, SimpleCompileValue, ValueCommon};
use crate::mid::cleanup::cleanup_module;
use crate::mid::cones::compute_and_check_module_cones;
use crate::mid::ir::{
    IrAssignmentTarget, IrAsyncResetInfo, IrBlock, IrClockedProcess, IrCombinatorialProcess, IrExpression,
    IrIfStatement, IrModuleChild, IrModuleExternalInstance, IrModuleInfo, IrModuleInternalInstance, IrPortConnection,
    IrSignal, IrSignalOrVariable, IrSignals, IrStatement, IrVariables, IrWireInfo,
};
use crate::syntax::ast;
use crate::syntax::ast::{
    ClockedProcess, ClockedProcessReset, CombinatorialProcess, DomainKind, ExpressionKind, ModuleInstance,
    ModuleStatement, ModuleStatementKind, PortConnection, PortDirection, ResetKind, SyncDomain, Visibility,
    WireDeclaration, WireDeclarationDomainTyKind, WireDeclarationKind,
};
use crate::syntax::parsed::AstRefModuleInternal;
use crate::syntax::pos::{HasSpan, Span, Spanned};
use crate::util::arena::Arena;
use crate::util::data::{IndexMapExt, VecExt};
use crate::util::{ResultExt, result_pair};
use indexmap::map::Entry;
use indexmap::{IndexMap, IndexSet};
use itertools::{Either, Itertools, enumerate, zip_eq};
use std::sync::Arc;

impl CompileRefs<'_, '_> {
    pub fn elaborate_module_body_new(
        self,
        ports: ElaboratedModuleHeader<AstRefModuleInternal>,
    ) -> DiagResult<IrModuleInfo> {
        let ElaboratedModuleHeader {
            elab_module: elab,
            ast_ref,
            debug_info_params,
            ports,
            port_interfaces,
            ir_ports,
            ir_ports_named,
            scope_params,
            scope_ports,
            flow_root,
            flow,
        } = ports;
        let &ast::ItemDefModuleInternal {
            span: _,
            vis: _,
            id: def_id,
            params: _,
            ports: _,
            ref body,
        } = &self.fixed.parsed[ast_ref];

        self.check_should_stop(def_id.span())?;
        let diags = self.diags;

        // rebuild scopes
        let mut ctx = CompileItemContext::new_restore(self, None, Some(elab), ports, port_interfaces);
        let flow_root = FlowRoot::restore(diags, flow_root);
        let mut flow = FlowCompile::restore_root(&flow_root, flow);
        let scope_ports = Scope::restore_from_content(ScopeParent::Frozen(scope_params), scope_ports);

        // elaborate the body
        let mut ctx_body = BodyContext {
            ir_signals: IrSignals {
                ports: ir_ports,
                ports_named: ir_ports_named,
                wires: Arena::new(),
            },
            children: vec![],
            delayed_err: Ok(()),
        };
        let mut scope_body = scope_ports.new_child(body.span);
        ctx.elaborate_extra_list(
            &mut scope_body,
            &mut flow,
            &body.inner,
            false,
            &mut |ctx, scope, flow, stmt| ctx_body.elaborate_module_statement(ctx, scope, flow, stmt),
        )?;
        ctx_body.delayed_err?;

        // infer a default type for all wires that still don't have one
        //   this causes them to actually appear in the IR output, which is useful because:
        //   * we get the "wire has no driver" warnings from the IR driver checks
        //   * they can still appear in the simulator signal list
        for (_, wire_info) in ctx.wires.iter_mut() {
            if let Ok(None) = wire_info.typed_maybe(self, &ctx.wire_interfaces) {
                wire_info.suggest_ty(
                    self,
                    &ctx.wire_interfaces,
                    &mut ctx_body.ir_signals.wires,
                    Spanned::new(wire_info.span_decl(), &HardwareType::Tuple(Arc::new(vec![]))),
                )?;
            }
        }

        // fill in debug domains for wires
        for wire_info in ctx.wires.values() {
            match wire_info {
                WireInfo::Single(wire_info) => {
                    if let Ok(Some(typed)) = &wire_info.typed {
                        let domain_str = if let Ok(Some(domain)) = &wire_info.domain {
                            domain.inner.diagnostic_string(&ctx)
                        } else {
                            "unknown".to_string()
                        };

                        ctx_body.ir_signals.wires[typed.ir].debug_info_domain = domain_str;
                    }
                }
                WireInfo::Interface(_) => {
                    // handled during interface loop
                }
            }
        }
        for intf_info in ctx.wire_interfaces.values() {
            let domain_str = if let Ok(Some(domain)) = intf_info.domain {
                domain.inner.diagnostic_string(&ctx)
            } else {
                "unknown".to_string()
            };
            for &wire_ir in &intf_info.ir_wires {
                ctx_body.ir_signals.wires[wire_ir].debug_info_domain = domain_str.clone();
            }
        }

        // finish building the ir module
        let debug_info_def_file = match self.fixed.hierarchy.file_steps(def_id.span().file) {
            None => "unknown".to_string(),
            Some(steps) => steps.join("."),
        };
        let mut module_ir = IrModuleInfo {
            signals: ctx_body.ir_signals,
            large: ctx.large,
            children: ctx_body.children,
            debug_info_def_file,
            debug_info_id: def_id.spanned_string(self.fixed.source),
            debug_info_generic_args: debug_info_params,
        };

        // cleanup
        if self.fixed.settings.do_ir_cleanup {
            cleanup_module(&mut module_ir);
        }

        // TODO
        compute_and_check_module_cones(diags, &module_ir)?;

        Ok(module_ir)
    }
}

pub struct BodyContext {
    ir_signals: IrSignals,
    children: Vec<Spanned<IrModuleChild>>,
    delayed_err: DiagResult,
}

enum ConnectionSignal {
    Signal(DomainSignal),
    Dummy(Span),
    Expression(Span),
}

impl BodyContext {
    fn elaborate_module_statement(
        &mut self,
        ctx: &mut CompileItemContext,
        scope: &mut ExtraScope,
        flow: &mut FlowCompile,
        stmt: &ModuleStatement,
    ) -> DiagResult {
        match &stmt.inner {
            ModuleStatementKind::ParseError(_) => Err(ctx
                .refs
                .diags
                .report_error_internal(stmt.span, "encountered parse error")),
            ModuleStatementKind::WireDeclaration(decl) => {
                self.elaborate_wire_declaration(ctx, scope, flow, Spanned::new(stmt.span, decl))
            }
            ModuleStatementKind::CombinatorialProcess(block) => {
                self.elaborate_combinatorial_block(ctx, scope.as_scope(), flow, Spanned::new(stmt.span, block))
            }
            ModuleStatementKind::ClockedProcess(block) => {
                self.elaborate_clocked_block(ctx, scope.as_scope(), flow, Spanned::new(stmt.span, block))
            }
            ModuleStatementKind::Instance(inst) => {
                self.elaborate_instance(ctx, scope.as_scope(), flow, Spanned::new(stmt.span, inst))
            }
        }
    }

    fn elaborate_wire_declaration(
        &mut self,
        ctx: &mut CompileItemContext,
        scope_extra: &mut ExtraScope,
        flow_parent: &mut FlowCompile,
        stmt: Spanned<&WireDeclaration>,
    ) -> DiagResult {
        let &WireDeclaration {
            vis,
            span_keyword,
            id,
            kind,
        } = stmt.inner;

        let refs = ctx.refs;
        let diags = refs.diags;
        let elab = &refs.shared.elaboration_arenas;

        let scope = scope_extra.as_scope();

        // evaluate id
        let id = ctx.eval_maybe_general_id(scope, flow_parent, id)?;
        let id_owned = id
            .as_ref()
            .map_id(|id| id.as_ref().map_inner(|s| s.as_ref().to_owned()));

        // evaluate kind: ty/value
        let named_value = match kind {
            WireDeclarationKind::Normal {
                domain_ty,
                assign_span_and_value,
            } => {
                // create wire immediately, we'll fill in the domain and type later
                let wire = ctx.wires.push(WireInfo::Single(WireInfoSingle {
                    id: id_owned,
                    domain: Ok(None),
                    typed: Ok(None),
                }));

                let (domain, ty) = match domain_ty {
                    WireDeclarationDomainTyKind::Clock { span_clock } => (
                        Some(Spanned::new(span_clock, ValueDomain::Clock)),
                        Some(Spanned::new(span_clock, HardwareType::Bool)),
                    ),
                    WireDeclarationDomainTyKind::Normal { domain, ty } => {
                        let domain = domain
                            .map(|domain| {
                                let domain = ctx.eval_domain(scope, flow_parent, domain)?;
                                Ok(domain.map_inner(ValueDomain::from_domain_kind))
                            })
                            .transpose();
                        let ty = ty
                            .map(|ty| ctx.eval_expression_as_ty_hardware(scope, flow_parent, ty, "wire"))
                            .transpose();

                        let domain = domain?;
                        let ty = ty?;

                        (domain, ty)
                    }
                };

                match assign_span_and_value {
                    None => {
                        // just set the domain and type
                        if let Some(domain) = domain {
                            ctx.wires[wire].suggest_domain(&mut ctx.wire_interfaces, domain)?;
                        }
                        if let Some(ty) = ty.as_ref() {
                            ctx.wires[wire].suggest_ty(
                                refs,
                                &ctx.wire_interfaces,
                                &mut self.ir_signals.wires,
                                ty.as_ref(),
                            )?;
                        }
                    }
                    Some((assign_span, value)) => {
                        // eval value
                        let expected_ty = ty.as_ref().map_or(Type::Any, |ty| ty.inner.as_type());

                        let flow_kind = HardwareProcessKind::WireExpression {
                            span_keyword,
                            span_init: value.span,
                        };
                        let mut flow_value =
                            FlowHardwareRoot::new(flow_parent, value.span, flow_kind, &mut self.ir_signals);
                        let value = ctx.eval_expression(scope, &mut flow_value.as_flow(), &expected_ty, value)?;
                        let (ir_vars, mut ir_block) = flow_value.finish();

                        // infer or check domain
                        let value_domain = value.as_ref().map_inner(|v| v.domain());
                        let domain = match domain {
                            None => Ok(value_domain),
                            Some(domain) => ctx
                                .check_valid_domain_crossing(
                                    assign_span,
                                    domain,
                                    value_domain,
                                    "wire declaration value",
                                )
                                .map(|()| domain),
                        };

                        // infer or check type
                        let ty = match ty {
                            None => match value.inner.ty().as_hardware_type(elab) {
                                Ok(ty) => Ok(Spanned::new(value.span, ty)),
                                Err(e) => {
                                    let _: NonHardwareType = e;
                                    let err_msg = format!(
                                        "value with type `{}` cannot be represented in hardware",
                                        value.inner.ty().value_string(elab)
                                    );
                                    let diag = DiagnosticError::new(
                                        "cannot assign non-hardware value to wire",
                                        value.span,
                                        err_msg,
                                    )
                                    .add_info(assign_span, "assignment to wire here")
                                    .report(diags);
                                    Err(diag)
                                }
                            },
                            Some(ty) => {
                                let reason = TypeContainsReason::Assignment {
                                    span_target: id.span(),
                                    span_target_ty: ty.span,
                                };
                                check_type_contains_value(diags, elab, reason, &ty.inner.as_type(), value.as_ref())
                                    .map(|()| ty)
                            }
                        };

                        let domain = domain?;
                        let ty = ty?;

                        // create the wire by suggesting the domain and ty
                        let wire_info = &mut ctx.wires[wire];
                        wire_info.suggest_domain(&mut ctx.wire_interfaces, domain)?;
                        let wire_info_typed = wire_info.suggest_ty(
                            refs,
                            &ctx.wire_interfaces,
                            &mut self.ir_signals.wires,
                            ty.as_ref(),
                        )?;

                        // append final assignment to process
                        let expr_hw = value.inner.as_ir_expression_unchecked(
                            refs,
                            &mut ctx.large,
                            value.span,
                            wire_info_typed.ty.inner,
                        )?;
                        let target = IrAssignmentTarget::simple(wire_info_typed.ir);

                        ir_block
                            .statements
                            .push(Spanned::new(stmt.span, IrStatement::Assign(target, expr_hw)));

                        // record process
                        let process = IrCombinatorialProcess {
                            variables: ir_vars,
                            block: ir_block,
                        };
                        self.children
                            .push(Spanned::new(stmt.span, IrModuleChild::CombinatorialProcess(process)));
                    }
                }

                NamedValue::Signal(Signal::Wire(wire))
            }
            WireDeclarationKind::Interface {
                domain,
                span_keyword,
                interface,
            } => {
                // eval domain and interface
                let domain = domain
                    .map(|domain| {
                        let domain = ctx.eval_domain(scope, flow_parent, domain)?;
                        Ok(domain.map_inner(ValueDomain::from_domain_kind))
                    })
                    .transpose();

                let interface = ctx
                    .eval_expression_as_compile(
                        scope,
                        flow_parent,
                        &Type::Interface,
                        interface,
                        Spanned::new(span_keyword, "wire interface"),
                    )
                    .and_then(|interface| {
                        let reason = TypeContainsReason::InterfaceWire(span_keyword);
                        check_type_contains_value(diags, elab, reason, &Type::Interface, interface.as_ref())?;

                        match interface.inner {
                            CompileValue::Simple(SimpleCompileValue::Interface(interface_inner)) => {
                                Ok(Spanned::new(interface.span, interface_inner))
                            }
                            _ => Err(diags.report_error_internal(interface.span, "expected interface")),
                        }
                    });

                let domain = domain?;
                let interface = interface?;

                // create interface wire
                let wire_interface = ctx.wire_interfaces.push(WireInterfaceInfo {
                    id: id_owned.clone(),
                    domain: Ok(domain),
                    interface,
                    // these will be filled in immediately after this
                    wires: vec![],
                    ir_wires: vec![],
                });

                // create inner wires
                let interface_info = elab.interface_info(interface.inner);
                let mut wires = vec![];
                let mut ir_wires = vec![];
                for (port_index, (port_name, port_info)) in enumerate(&interface_info.signals) {
                    let ElaboratedInterfaceSignalInfo { id, ty } = port_info;
                    let ty = ty.as_ref_ok()?;

                    let diagnostic_str = format!("{}.{}", id_owned.diagnostic_str(), port_name);
                    let ir_name = format!("{}_{}", id_owned.diagnostic_str(), port_name);

                    let wire_ir_info = IrWireInfo {
                        ty: ty.inner.as_ir(refs),
                        debug_info_id: Spanned::new(id.span, Some(ir_name)),
                        debug_info_ty: ty.inner.value_string(elab),
                        // will be filled in later during the inference checking pass
                        debug_info_domain: String::new(),
                    };
                    let wire_ir = self.ir_signals.wires.push(wire_ir_info);

                    let wire_info = WireInfoInInterface {
                        decl_span: stmt.span,
                        interface: Spanned::new(interface.span, wire_interface),
                        index: port_index,
                        diagnostic_string: diagnostic_str,
                        ir: wire_ir,
                    };
                    let wire = ctx.wires.push(WireInfo::Interface(wire_info));

                    wires.push(wire);
                    ir_wires.push(wire_ir);
                }

                let wire_interface_info = &mut ctx.wire_interfaces[wire_interface];
                wire_interface_info.wires = wires;
                wire_interface_info.ir_wires = ir_wires;

                NamedValue::Interface(Interface::Wire(wire_interface))
            }
        };

        // declare wire in the right scope
        let id_ref = id.as_ref().map_id(|id| id.as_ref().map_inner(|s| s.as_ref()));
        let entry = ScopedEntry::Named(named_value);
        match vis {
            Visibility::Public { span: _ } => scope_extra.declare_root(diags, id_ref, Ok(entry)),
            Visibility::Private => scope_extra.as_scope().declare(diags, id_ref, Ok(entry)),
        }

        Ok(())
    }

    fn elaborate_combinatorial_block(
        &mut self,
        ctx: &mut CompileItemContext,
        scope: &Scope,
        flow_parent: &mut FlowCompile,
        stmt: Spanned<&CombinatorialProcess>,
    ) -> DiagResult {
        let &CombinatorialProcess {
            span_keyword,
            ref block,
        } = stmt.inner;

        let diags = ctx.refs.diags;

        // elaborate block
        let flow_kind = HardwareProcessKind::CombinatorialProcessBody { span_keyword };
        let mut flow = FlowHardwareRoot::new(flow_parent, block.span, flow_kind, &mut self.ir_signals);

        let mut stack = ExitStack::new_root();

        let end = ctx.elaborate_block(scope, &mut flow.as_flow(), &mut stack, block)?;
        end.unwrap_normal(diags, block.span)?;
        let (ir_vars, ir_block) = flow.finish();

        // record process
        let process = IrCombinatorialProcess {
            variables: ir_vars,
            block: ir_block,
        };
        self.children
            .push(Spanned::new(span_keyword, IrModuleChild::CombinatorialProcess(process)));

        Ok(())
    }

    fn elaborate_clocked_block(
        &mut self,
        ctx: &mut CompileItemContext,
        scope: &Scope,
        flow_parent: &mut FlowCompile,
        stmt: Spanned<&ClockedProcess>,
    ) -> DiagResult {
        let &ClockedProcess {
            span_keyword,
            span_domain,
            clock,
            reset,
            ref block,
        } = stmt.inner;

        let diags = ctx.refs.diags;

        // eval domain
        let clock = ctx.eval_expression_as_domain_signal(scope, flow_parent, clock);
        let reset = reset
            .as_ref()
            .map(|reset| {
                reset
                    .as_ref()
                    .map_inner(|reset| {
                        let &ClockedProcessReset { kind, signal } = reset;
                        let signal = ctx.eval_expression_as_domain_signal(scope, flow_parent, signal)?;
                        Ok(ClockedProcessReset { kind, signal })
                    })
                    .transpose()
            })
            .transpose();
        let (clock, reset) = result_pair(clock, reset)?;

        // check reset domain
        if let Some(reset) = &reset {
            let ClockedProcessReset { kind, signal } = reset.inner;
            match kind.inner {
                // nothing to check for async resets
                // TODO check that the posedge is sync to the clock
                ResetKind::Async => {}
                // check that the reset is sync to the clock
                ResetKind::Sync => {
                    let target = clock.map_inner(|s| ValueDomain::Sync(SyncDomain { clock: s, reset: None }));

                    let source_domain = signal.inner.signal.domain(ctx, signal.span)?;
                    let source = Spanned::new(reset.span, source_domain.inner);
                    ctx.check_valid_domain_crossing(span_domain, target, source, "sync reset")?;
                }
            }
        };

        // map to domain: async reset stays, a sync reset disappears
        let domain = SyncDomain {
            clock: clock.inner,
            reset: reset.as_ref().and_then(|reset| match reset.inner.kind.inner {
                ResetKind::Async => Some(reset.inner.signal.inner),
                ResetKind::Sync => None,
            }),
        };
        let domain = Spanned::new(span_domain, domain);

        // elaborate block
        let mut registers = IndexMap::new();
        let flow_kind = HardwareProcessKind::ClockedProcessBody {
            span_keyword,
            domain,
            registers: &mut registers,
        };
        let mut flow = FlowHardwareRoot::new(flow_parent, block.span, flow_kind, &mut self.ir_signals);

        let mut stack = ExitStack::new_root();
        let end = ctx.elaborate_block(scope, &mut flow.as_flow(), &mut stack, block)?;
        end.unwrap_normal(diags, block.span)?;

        let (ir_vars, ir_block) = flow.finish();

        // record IR registers
        let registers_ir: IndexSet<IrSignal> = registers.iter().map(|(_, info)| info.ir).collect();

        // build reset structure
        let (clock_block, async_reset) = match reset {
            None => {
                // check that registers don't need reset values
                for info in registers.into_values() {
                    let RegisterInfo {
                        span: reg_span,
                        ir: _,
                        reset: reg_reset,
                    } = info;
                    match reg_reset.inner {
                        MaybeUndefined::Undefined => {
                            // no reset value is allowed
                        }
                        MaybeUndefined::Defined(_) => {
                            let diag = DiagnosticError::new(
                                "clocked block without reset cannot drive register with reset value",
                                reg_span,
                                "register with reset value declared here",
                            )
                            .add_info(clock.span, "clocked block declared without reset here")
                            .add_info(reg_reset.span, "register reset value defined here")
                            .add_footer_hint("either add a reset to the block or use `undef` as the reset value")
                            .report(diags);
                            self.delayed_err = Err(diag);
                        }
                    }
                }

                (ir_block, None)
            }
            Some(reset) => {
                let reset_ir = Spanned::new(reset.inner.signal.span, ctx.domain_signal_to_ir(reset.inner.signal)?);

                // collect resets
                let mut resets = vec![];
                for info in registers.into_values() {
                    let RegisterInfo {
                        span: reg_span,
                        ir: reg_ir,
                        reset: reg_reset,
                    } = info;
                    match reg_reset.inner {
                        MaybeUndefined::Undefined => {
                            // no reset value, do nothing
                        }
                        MaybeUndefined::Defined(reg_reset) => {
                            resets.push(Spanned::new(reg_span, (reg_ir, reg_reset)));
                        }
                    }
                }

                // build proper reset structure
                match reset.inner.kind.inner {
                    ResetKind::Async => {
                        // async reset has a dedicated structure
                        let reset_info = IrAsyncResetInfo {
                            signal: reset_ir,
                            resets,
                        };
                        (ir_block, Some(reset_info))
                    }
                    ResetKind::Sync => {
                        // sync reset just becomes assignments inside an if branch
                        let reset_statements = resets
                            .into_iter()
                            .map(|reset| {
                                let (signal, reset_value) = reset.inner;
                                let stmt = IrStatement::Assign(IrAssignmentTarget::simple(signal), reset_value);
                                Spanned::new(reset.span, stmt)
                            })
                            .collect_vec();
                        let reset_block = IrBlock {
                            statements: reset_statements,
                        };

                        let if_stmt = IrIfStatement {
                            condition: reset_ir.inner.as_expression(&mut ctx.large),
                            then_block: reset_block,
                            else_block: Some(ir_block),
                        };
                        let root_block = IrBlock {
                            statements: vec![Spanned::new(reset_ir.span, IrStatement::If(if_stmt))],
                        };
                        (root_block, None)
                    }
                }
            }
        };

        // record process
        let clock_ir = Spanned::new(clock.span, ctx.domain_signal_to_ir(clock)?);
        let process = IrClockedProcess {
            registers: registers_ir,
            variables: ir_vars,
            async_reset,
            clock_signal: clock_ir,
            clock_block,
        };
        self.children
            .push(Spanned::new(span_keyword, IrModuleChild::ClockedProcess(process)));

        Ok(())
    }

    fn elaborate_instance(
        &mut self,
        ctx: &mut CompileItemContext,
        scope: &Scope,
        flow_parent: &mut FlowCompile,
        stmt: Spanned<&ModuleInstance>,
    ) -> DiagResult {
        let refs = ctx.refs;
        let diags = refs.diags;
        let source = refs.fixed.source;

        let &ModuleInstance {
            ref name,
            span_keyword,
            module,
            ref port_connections,
        } = stmt.inner;

        // eval module
        let elaborated_module = ctx.eval_expression_as_module(scope, flow_parent, span_keyword, module)?;

        let (instance_info, connectors, def_ports_span) = match elaborated_module {
            ElaboratedModule::Internal(module) => {
                let ElaboratedModuleInternalInfo {
                    ast_ref,
                    unique: _,
                    module_ir,
                    connectors,
                } = ctx.refs.shared.elaboration_arenas.module_internal_info(module);
                (
                    ElaboratedModule::Internal(*module_ir),
                    connectors,
                    refs.fixed.parsed[*ast_ref].ports.span,
                )
            }
            ElaboratedModule::External(module) => {
                let ElaboratedModuleExternalInfo {
                    ast_ref,
                    module_name,
                    generic_args,
                    ports,
                    connectors,
                } = ctx.refs.shared.elaboration_arenas.module_external_info(module);
                (
                    ElaboratedModule::External((module_name, generic_args, ports)),
                    connectors,
                    refs.fixed.parsed[*ast_ref].ports.span,
                )
            }
        };

        // eval port connections
        let mut port_connections_eval = vec![];
        {
            // declarations are not allowed here, so no need to worry about expression scopes
            let mut scope_connections = scope.new_child(port_connections.span);
            ctx.elaborate_extra_list(
                &mut scope_connections,
                flow_parent,
                &port_connections.inner,
                true,
                &mut |_, _, _, connection| {
                    port_connections_eval.push(connection);
                    Ok(())
                },
            )?;
        }

        // check that connections are unique
        let mut id_to_connection_and_used: IndexMap<&str, (&PortConnection, bool)> = IndexMap::new();
        for connection in port_connections_eval {
            match id_to_connection_and_used.entry(connection.id.str(source)) {
                Entry::Vacant(entry) => {
                    entry.insert((connection, false));
                }
                Entry::Occupied(entry) => {
                    let (prev_connection, _) = entry.get();
                    let diag = DiagnosticError::new("duplicate connection", connection.span(), "connected again here")
                        .add_info(prev_connection.span(), "previous connection here")
                        .report(diags);
                    return Err(diag);
                }
            }
        }

        // match connectors to connections
        // TODO it's a bit weird that these are evaluated in declaration instead of connection order,
        //   but that's much more convenient for domain resolution
        let mut single_to_signal = IndexMap::new();
        let mut ir_connections = vec![];

        for (connector, connector_info) in connectors {
            let connector_id_str = connector_info.id.str(source);
            match id_to_connection_and_used.get_mut(connector_id_str) {
                Some((connection, connection_used)) => {
                    if *connection_used {
                        // this should have already been caught during module header elaboration
                        return Err(diags.report_error_internal(connection.span(), "connection used twice"));
                    }
                    *connection_used = true;

                    let connections = self.elaborate_instance_port_connection(
                        ctx,
                        scope,
                        flow_parent,
                        connectors,
                        &single_to_signal,
                        connector,
                        connection,
                    )?;

                    for (single, signal, ir_connection) in connections {
                        single_to_signal.insert_first(single, signal);
                        ir_connections.push(ir_connection);
                    }
                }
                None => {
                    let diag = DiagnosticError::new(
                        format!("missing connection for port {connector_id_str}"),
                        Span::empty_at(port_connections.span.end()),
                        "connections here",
                    )
                    .add_info(connector_info.id.span, "port declared here")
                    .report(diags);
                    return Err(diag);
                }
            }
        }

        let mut any_unused_err = Ok(());
        for (_, &(connection, used)) in id_to_connection_and_used.iter() {
            if !used {
                let diag = DiagnosticError::new(
                    "connection does not match any port",
                    connection.span(),
                    "invalid connection here",
                )
                .add_info(def_ports_span, "ports declared here")
                .report(diags);
                any_unused_err = Err(diag);
            }
        }
        any_unused_err?;

        // build instance
        let name = name.as_ref().map(|name| name.str(source).to_owned());
        let ir_instance = match instance_info {
            ElaboratedModule::Internal(module_ir) => IrModuleChild::ModuleInternalInstance(IrModuleInternalInstance {
                name,
                module: module_ir,
                port_connections: ir_connections,
            }),
            ElaboratedModule::External((module_name, generic_args, ports)) => {
                let port_connections: IndexMap<_, _> = zip_eq(ports, ir_connections)
                    .map(|((port_name, port_ty), connection)| (port_name.clone(), (port_ty.as_ir(refs), connection)))
                    .collect();

                IrModuleChild::ModuleExternalInstance(IrModuleExternalInstance {
                    name,
                    module_name: module_name.clone(),
                    generic_args: generic_args.clone(),
                    port_connections,
                })
            }
        };

        // record instance
        self.children.push(Spanned::new(stmt.span, ir_instance));
        Ok(())
    }

    fn elaborate_instance_port_connection(
        &mut self,
        ctx: &mut CompileItemContext,
        scope: &Scope,
        flow_parent: &mut FlowCompile,
        connectors: &ArenaConnectors,
        prev_single_to_signal: &IndexMap<ConnectorSingle, ConnectionSignal>,
        connector: Connector,
        connection: &PortConnection,
    ) -> DiagResult<Vec<(ConnectorSingle, ConnectionSignal, Spanned<IrPortConnection>)>> {
        let refs = ctx.refs;
        let diags = refs.diags;
        let source = refs.fixed.source;
        let elab = &refs.shared.elaboration_arenas;

        // connector, declared in the module being instantiated
        let ConnectorInfo {
            id: connector_id,
            kind: connector_kind,
        } = &connectors[connector];

        // connection, declared in the instantiation statement
        let connection_span = connection.span();
        let &PortConnection {
            id: connection_id,
            expr,
        } = &connection;
        let expr = expr.expr();

        // double-check id match
        let connector_id_str = connector_id.str(source);
        if connector_id_str != connection_id.str(source) {
            return Err(diags.report_error_internal(connection_span, "connection name mismatch"));
        }

        // replace signals that are earlier ports with their connected value
        let map_domain_kind = |domain_span: Span, domain: DomainKind<Polarized<ConnectorSingle>>| {
            Ok(match domain {
                DomainKind::Const => DomainKind::Const,
                DomainKind::Async => DomainKind::Async,
                DomainKind::Sync(sync) => DomainKind::Sync(sync.try_map_signal(|raw_port| {
                    let mapped_port = match prev_single_to_signal.get(&raw_port.signal) {
                        None => {
                            return Err(
                                diags.report_error_internal(connection_span, "failed to get signal for previous port")
                            );
                        }
                        Some(&ConnectionSignal::Dummy(dummy_span)) => {
                            let diag = DiagnosticError::new_todo(
                                "dummy port connections that are used in the domain of other ports",
                                dummy_span,
                            )
                            .add_info(domain_span, "port used in a domain here")
                            .report(diags);
                            return Err(diag);
                        }
                        Some(&ConnectionSignal::Expression(expr_span)) => {
                            let diag = DiagnosticError::new_todo(
                                "expression port connections that are used in the domain of other ports",
                                expr_span,
                            )
                            .add_info(domain_span, "port used in a domain here")
                            .report(diags);
                            return Err(diag);
                        }
                        Some(&ConnectionSignal::Signal(signal)) => Ok(signal),
                    }?;
                    Ok(Polarized {
                        signal: mapped_port.signal,
                        inverted: mapped_port.inverted ^ raw_port.inverted,
                    })
                })?),
            })
        };

        // always try to evaluate as signal for domain replacing purposes
        let signal = match &refs.get_expr(expr) {
            ExpressionKind::Dummy => ConnectionSignal::Dummy(expr.span),
            _ => {
                let mut flow_domain = flow_parent.new_child_isolated();
                match ctx.try_eval_expression_as_domain_signal(scope, &mut flow_domain, expr, |_| ()) {
                    Ok(signal) => ConnectionSignal::Signal(signal.inner),
                    Err(Either::Left(())) => ConnectionSignal::Expression(expr.span),
                    Err(Either::Right(e)) => return Err(e),
                }
            }
        };

        // evaluate the connection differently depending on the port direction
        match connector_kind.as_ref_ok()? {
            &ConnectorKind::Port {
                direction: port_dir,
                domain: port_domain,
                ty: ref port_ty,
                single: connector_single,
            } => {
                let connector_domain = port_domain
                    .map_inner(|d| match d {
                        PortDomain::Clock => Ok(ValueDomain::Clock),
                        PortDomain::Kind(kind) => {
                            Ok(ValueDomain::from_domain_kind(map_domain_kind(port_domain.span, kind)?))
                        }
                    })
                    .transpose()?;

                let ir_connection = match port_dir.inner {
                    PortDirection::Input => {
                        // better dummy port error message
                        if let ExpressionKind::Dummy = refs.get_expr(expr) {
                            let diag = DiagnosticError::new(
                                "dummy connections are only allowed for output ports",
                                expr.span,
                                "dummy connection used here",
                            )
                            .add_info(port_dir.span, "port declared as input here")
                            .report(diags);
                            return Err(diag);
                        }

                        // eval expr
                        let flow_kind = HardwareProcessKind::InstancePortConnection {
                            span_connection: connection_span,
                        };
                        let mut flow = FlowHardwareRoot::new(flow_parent, expr.span, flow_kind, &mut self.ir_signals);
                        let connection_value =
                            ctx.eval_expression(scope, &mut flow.as_flow(), &port_ty.inner.as_type(), expr)?;
                        let (ir_vars, mut ir_block) = flow.finish();

                        // check type
                        let reason = TypeContainsReason::InstancePortInput {
                            span_connection_port_id: connection_id.span,
                            span_port_ty: port_ty.span,
                        };
                        let check_ty = check_type_contains_value(
                            diags,
                            elab,
                            reason,
                            &port_ty.inner.as_type(),
                            connection_value.as_ref(),
                        );

                        // check domain
                        let target_domain = Spanned {
                            span: connection_id.span,
                            inner: connector_domain.inner,
                        };
                        let source_domain = connection_value.as_ref().map_inner(|v| v.domain());
                        let check_domain = ctx.check_valid_domain_crossing(
                            connection_span,
                            target_domain,
                            source_domain,
                            "input port connection",
                        );

                        check_ty?;
                        check_domain?;

                        // convert value to ir
                        let connection_value_ir_raw = connection_value
                            .as_ref()
                            .map_inner(|v| {
                                Ok(v.as_hardware_value_unchecked(
                                    refs,
                                    &mut ctx.large,
                                    expr.span,
                                    port_ty.inner.clone(),
                                )?
                                .expr)
                            })
                            .transpose()?;

                        // build extra wire and process if necessary
                        let connection_signal_ir = if let Some(connection_signal) =
                            try_extract_simple_port_input_signal(&ir_block, &connection_value_ir_raw.inner)
                        {
                            connection_signal
                        } else {
                            let extra_ir_wire = self.ir_signals.wires.push(IrWireInfo {
                                ty: port_ty.inner.as_ir(refs),
                                debug_info_id: connector_id.spanned_string(source).map_inner(Some),
                                debug_info_ty: port_ty.inner.clone().value_string(elab),
                                debug_info_domain: connection_value.inner.domain().diagnostic_string(ctx),
                            });

                            ir_block.statements.push(Spanned {
                                span: connection_span,
                                inner: IrStatement::Assign(
                                    IrAssignmentTarget::simple(extra_ir_wire),
                                    connection_value_ir_raw.inner,
                                ),
                            });
                            let process = IrCombinatorialProcess {
                                variables: ir_vars,
                                block: ir_block,
                            };
                            let child = IrModuleChild::CombinatorialProcess(process);
                            self.children.push(Spanned::new(connection_span, child));

                            IrSignal::Wire(extra_ir_wire)
                        };

                        IrPortConnection::Input(connection_signal_ir)
                    }
                    PortDirection::Output => {
                        match refs.get_expr(expr) {
                            ExpressionKind::Dummy => IrPortConnection::Output(None),
                            _ => {
                                let mut flow = flow_parent.new_child_compile(expr.span, "output port target");
                                let AssignmentTarget {
                                    base: target_base,
                                    steps: target_steps,
                                } = ctx.eval_expression_as_assign_target(scope, &mut flow, expr)?;

                                // double-check that the steps are compile-time, dynamic steps don't make sense for output ports
                                for step in &target_steps.steps {
                                    match &step.inner {
                                        TargetStep::Compile(_) => {}
                                        TargetStep::Hardware(_) => {
                                            // cannot happen, the expr was evaluated in a compile-time context
                                            let msg = "non-compile step in output port connection";
                                            return Err(diags.report_error_internal(step.span, msg));
                                        }
                                    }
                                }

                                // double check that the base is a signal
                                let target_base_span = target_base.span;
                                let target_base = match target_base.inner {
                                    SignalOrVariable::Signal(base) => base,
                                    SignalOrVariable::Variable(_) => {
                                        let msg = "variable in output port connection";
                                        return Err(diags.report_error_internal(expr.span, msg));
                                    }
                                };

                                // figure out base info
                                let (base_domain, base_ty, base_ir) = match target_base {
                                    Signal::Port(base) => {
                                        // port has fixed info, just get it
                                        let port_info = &ctx.ports[base];
                                        (
                                            port_info.domain.map_inner(ValueDomain::from_port_domain),
                                            port_info.ty.clone(),
                                            IrSignal::Port(port_info.ir),
                                        )
                                    }
                                    Signal::Wire(base) => {
                                        // wire info can still be suggested
                                        let wire_info = &mut ctx.wires[base];

                                        let wire_domain =
                                            wire_info.suggest_domain(&mut ctx.wire_interfaces, connector_domain);

                                        let wire_typed = if target_steps.is_empty() {
                                            wire_info.suggest_ty(
                                                refs,
                                                &ctx.wire_interfaces,
                                                &mut self.ir_signals.wires,
                                                port_ty.as_ref(),
                                            )
                                        } else {
                                            wire_info.expect_typed(refs, &ctx.wire_interfaces, target_base_span)
                                        };

                                        let wire_domain = wire_domain?;
                                        let wire_typed = wire_typed?;

                                        (wire_domain, wire_typed.ty.cloned(), IrSignal::Wire(wire_typed.ir))
                                    }
                                };

                                // check type
                                let no_vars = IrVariables::new();
                                let (target_ty, steps_ir) = target_steps.apply_to_hardware_type(
                                    refs,
                                    &mut ctx.large,
                                    &self.ir_signals,
                                    &no_vars,
                                    Spanned::new(target_base_span, &base_ty.inner),
                                )?;

                                let reason = TypeContainsReason::InstancePortOutput {
                                    span_target: expr.span,
                                    span_target_ty: base_ty.span,
                                    span_port_ty: port_ty.span,
                                };
                                let err_ty = check_type_contains_type(
                                    diags,
                                    elab,
                                    reason,
                                    &target_ty.as_type(),
                                    Spanned::new(connection_id.span, &port_ty.inner.as_type()),
                                );

                                // check domain
                                let err_domain = ctx.check_valid_domain_crossing(
                                    connection_span,
                                    base_domain,
                                    connector_domain,
                                    "output port connection",
                                );

                                err_ty?;
                                err_domain?;

                                // actually create the IR connection
                                //   if there are any steps or if we need type expansion,
                                //   create an intermediate combinatorial process
                                let connection_signal_ir = if steps_ir.is_empty() && base_ty.inner == port_ty.inner {
                                    base_ir
                                } else {
                                    // create intermediate wire, with the port type
                                    let wire_raw = self.ir_signals.wires.push(IrWireInfo {
                                        ty: port_ty.inner.as_ir(refs),
                                        debug_info_id: Spanned::new(connection_span, Some(connector_id_str.to_owned())),
                                        debug_info_ty: port_ty.inner.value_string(elab),
                                        debug_info_domain: connector_domain.inner.diagnostic_string(ctx).to_owned(),
                                    });

                                    // create type expansion expression
                                    let value_raw = HardwareValue {
                                        ty: port_ty.inner.clone(),
                                        domain: connector_domain.inner,
                                        expr: wire_raw.as_expression(),
                                    };
                                    let value_expanded = value_raw.as_ir_expression_unchecked(
                                        refs,
                                        &mut ctx.large,
                                        connection_span,
                                        &target_ty,
                                    )?;

                                    // create combinatorial process that assigns the expanded value to the real target signal
                                    let target_ir = IrAssignmentTarget {
                                        base: base_ir.into(),
                                        steps: steps_ir,
                                    };
                                    let stmt = IrStatement::Assign(target_ir, value_expanded);
                                    let process = IrCombinatorialProcess {
                                        variables: IrVariables::new(),
                                        block: IrBlock {
                                            statements: vec![Spanned::new(connection_span, stmt)],
                                        },
                                    };
                                    let child = IrModuleChild::CombinatorialProcess(process);
                                    self.children.push(Spanned::new(connection_span, child));

                                    // connect the port to the intermediate wire
                                    IrSignal::Wire(wire_raw)
                                };

                                IrPortConnection::Output(Some(connection_signal_ir))
                            }
                        }
                    }
                };

                let spanned_ir_connection = Spanned {
                    span: connection_span,
                    inner: ir_connection,
                };
                Ok(vec![(connector_single, signal, spanned_ir_connection)])
            }
            ConnectorKind::Interface {
                domain: connector_domain,
                view: connector_view,
                singles: connector_singles,
            } => {
                let connector_domain = connector_domain
                    .map_inner(|d| {
                        Ok(ValueDomain::from_domain_kind(map_domain_kind(
                            connector_domain.span,
                            d,
                        )?))
                    })
                    .transpose()?;

                // eval expr
                let mut flow_connection = flow_parent.new_child_isolated();
                let value_eval = ctx.eval_expression_as_lr(scope, &mut flow_connection, &Type::Any, expr)?;

                // expect interface
                let value_eval = match value_eval {
                    LrValue::LeftInterface(intf) => intf,
                    LrValue::LeftTarget(_) | LrValue::Right(_) => {
                        let e = DiagnosticError::new("expected interface value", expr.span, "got non-interface value")
                            .add_info(connector_id.span, "port defined as interface here")
                            .report(diags);
                        return Err(e);
                    }
                };

                // get interface details
                let (value_interface, value_domain, value_signals) = match value_eval {
                    Interface::Port(port_interface) => {
                        let info = &ctx.port_interfaces[port_interface];
                        let port_interface = info.view.map_inner(|v| v.interface);
                        let port_domain = info
                            .domain
                            .map_inner(|d| ValueDomain::from_domain_kind(d.map_signal(|s| s.map_inner(Signal::Port))));
                        let port_signals = PortOrWire::Port(&info.ports);
                        (port_interface, port_domain, port_signals)
                    }
                    Interface::Wire(wire_interface) => {
                        let info = &mut ctx.wire_interfaces[wire_interface];
                        let wire_domain = info.suggest_domain(connector_domain)?;
                        // reborrow immutably
                        let info = &ctx.wire_interfaces[wire_interface];
                        let wire_signals = PortOrWire::Wire((&info.wires, &info.ir_wires));
                        (info.interface, wire_domain, wire_signals)
                    }
                };

                // check interface match (including generics)
                if value_interface.inner != connector_view.inner.interface {
                    let diag = DiagnosticError::new("interface mismatch", expr.span, "got mismatching interface")
                        .add_info(
                            connector_view.span,
                            format!(
                                "expected interface `{}` set here",
                                SimpleCompileValue::Interface(connector_view.inner.interface).value_string(elab)
                            ),
                        )
                        .add_info(
                            value_interface.span,
                            format!(
                                "actual interface `{}` set here",
                                SimpleCompileValue::Interface(value_interface.inner).value_string(elab)
                            ),
                        )
                        .report(diags);
                    return Err(diag);
                }

                // check directions and build connections
                let interface_info = refs
                    .shared
                    .elaboration_arenas
                    .interface_info(connector_view.inner.interface);
                let view_info = &interface_info.views[connector_view.inner.view_index];

                let mut any_input = false;
                let mut any_output = false;

                let mut result_connections = vec![];

                for port_index in 0..interface_info.signals.len() {
                    let (_, connector_dir) = &view_info.port_dirs.as_ref_ok()?[port_index];

                    // check direction
                    let (value_dir, value_signal, value_ir) = match value_signals {
                        PortOrWire::Port(ports) => {
                            let port = ports[port_index];
                            let info = &ctx.ports[port];
                            (Some(info.direction), Signal::Port(port), IrSignal::Port(info.ir))
                        }
                        PortOrWire::Wire((wires, ir_wires)) => {
                            let wire = wires[port_index];
                            (None, Signal::Wire(wire), IrSignal::Wire(ir_wires[port_index]))
                        }
                    };
                    if let Some(value_dir) = value_dir
                        && connector_dir.inner != value_dir.inner
                    {
                        let diag = DiagnosticError::new(
                            format!(
                                "direction mismatch for interface port `{}`",
                                interface_info.signals[port_index].id.str(source)
                            ),
                            expr.span,
                            format!("got direction `{}`", value_dir.inner.diagnostic_string()),
                        )
                        .add_info(
                            connection_id.span,
                            format!("expected direction `{}`", connector_dir.inner.diagnostic_string()),
                        )
                        .add_info(connector_dir.span, "expected direction set here")
                        .add_info(value_dir.span, "actual direction set here")
                        .report(diags);
                        return Err(diag);
                    }
                    let dir = connector_dir.inner;

                    // build connection
                    let ir_connection = match dir {
                        PortDirection::Input => {
                            any_input = true;
                            IrPortConnection::Input(value_ir)
                        }
                        PortDirection::Output => {
                            any_output = true;
                            IrPortConnection::Output(Some(value_ir))
                        }
                    };

                    // build signal
                    let signal = ConnectionSignal::Signal(Polarized {
                        inverted: false,
                        signal: value_signal,
                    });
                    result_connections.push((
                        connector_singles[port_index],
                        signal,
                        Spanned::new(connection_span, ir_connection),
                    ))
                }

                // check domains
                let mut any_err_domain = Ok(());
                if any_input {
                    let r = ctx.check_valid_domain_crossing(
                        connection_span,
                        value_domain,
                        connector_domain,
                        "interface connection with input port",
                    );
                    any_err_domain = any_err_domain.and(r);
                }
                if any_output {
                    let r = ctx.check_valid_domain_crossing(
                        connection_span,
                        connector_domain,
                        value_domain,
                        "interface connection with output port",
                    );
                    any_err_domain = any_err_domain.and(r);
                }
                any_err_domain?;

                Ok(result_connections)
            }
        }
    }
}

fn try_extract_simple_port_input_signal(block: &IrBlock, expr: &IrExpression) -> Option<IrSignal> {
    let IrBlock { statements } = block;

    // expr signal, block empty
    if let &IrExpression::Signal(signal) = expr
        && statements.is_empty()
    {
        return Some(signal);
    }

    // expr variable, block only contains assignment of signal to that variable
    if let &IrExpression::Variable(var_expr) = expr
        && let Some(stmt) = statements.single_ref()
        && let IrStatement::Assign(
            IrAssignmentTarget {
                base: IrSignalOrVariable::Variable(var_assign),
                ref steps,
            },
            IrExpression::Signal(signal),
        ) = stmt.inner
        && steps.is_empty()
        && var_assign == var_expr
    {
        return Some(signal);
    }

    None
}
