#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000241e8a7f7e0 .scope module, "PL_CPU_mod" "PL_CPU_mod" 2 34;
 .timescale 0 0;
v00000241e8afec60_0 .net "PC", 31 0, L_00000241e8b4d450;  1 drivers
v00000241e8afff20_0 .net "cycles_consumed", 31 0, v00000241e8b009c0_0;  1 drivers
v00000241e8aff7a0_0 .var "input_clk", 0 0;
v00000241e8aff340_0 .var "rst", 0 0;
S_00000241e8a82a70 .scope module, "cpu" "CPU5STAGE" 2 39, 3 2 0, S_00000241e8a7f7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
P_00000241e8a6f890 .param/l "handler_addr" 0 3 9, C4<00000000000000000000000011111110>;
L_00000241e8a5c0a0 .functor NOR 1, v00000241e8aff7a0_0, v00000241e8afb2b0_0, C4<0>, C4<0>;
L_00000241e8b4d450 .functor BUFZ 32, v00000241e8af4670_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000241e8afb350_0 .net "EX_FLUSH", 0 0, L_00000241e8b4cf10;  1 drivers
v00000241e8afba30_0 .net "EX_INST", 31 0, v00000241e8adeb40_0;  1 drivers
v00000241e8afc4d0_0 .net "EX_Immed", 31 0, v00000241e8adf7c0_0;  1 drivers
v00000241e8afa950_0 .net "EX_PC", 31 0, v00000241e8ae0120_0;  1 drivers
v00000241e8afbcb0_0 .net "EX_PFC", 31 0, v00000241e8adedc0_0;  1 drivers
v00000241e8afbad0_0 .net "EX_memread", 0 0, v00000241e8adfb80_0;  1 drivers
v00000241e8afbdf0_0 .net "EX_memwrite", 0 0, v00000241e8ae01c0_0;  1 drivers
v00000241e8afab30_0 .net "EX_opcode", 6 0, v00000241e8adfe00_0;  1 drivers
v00000241e8afad10_0 .net "EX_rd_ind", 4 0, v00000241e8adec80_0;  1 drivers
v00000241e8afc610_0 .net "EX_regwrite", 0 0, v00000241e8adf0e0_0;  1 drivers
v00000241e8afb3f0_0 .net "EX_rs1", 31 0, v00000241e8adf360_0;  1 drivers
v00000241e8afc070_0 .net "EX_rs1_ind", 4 0, v00000241e8ad39e0_0;  1 drivers
v00000241e8afb670_0 .net "EX_rs2", 31 0, v00000241e8ae2b30_0;  1 drivers
v00000241e8afc110_0 .net "EX_rs2_ind", 4 0, v00000241e8ae17d0_0;  1 drivers
v00000241e8afc1b0_0 .net "ID_FLUSH_buf", 0 0, L_00000241e8b4cdc0;  1 drivers
v00000241e8afc250_0 .net "ID_INST", 31 0, v00000241e8af3a90_0;  1 drivers
v00000241e8afc2f0_0 .net "ID_Immed", 31 0, v00000241e8aed410_0;  1 drivers
v00000241e8afc570_0 .net "ID_PC", 31 0, v00000241e8af2190_0;  1 drivers
v00000241e8afe190_0 .net "ID_PFC", 31 0, L_00000241e8b01c80;  1 drivers
v00000241e8afd1f0_0 .net "ID_memread", 0 0, L_00000241e8b02680;  1 drivers
v00000241e8afde70_0 .net "ID_memwrite", 0 0, L_00000241e8b011e0;  1 drivers
v00000241e8afce30_0 .net "ID_opcode", 6 0, v00000241e8af4210_0;  1 drivers
v00000241e8afda10_0 .net "ID_rd_ind", 4 0, v00000241e8af1d30_0;  1 drivers
v00000241e8afd5b0_0 .net "ID_regwrite", 0 0, L_00000241e8b018c0;  1 drivers
v00000241e8afd0b0_0 .net "ID_rs1", 31 0, L_00000241e8b4cce0;  1 drivers
v00000241e8afdbf0_0 .net "ID_rs1_ind", 4 0, v00000241e8af1fb0_0;  1 drivers
v00000241e8afdc90_0 .net "ID_rs2", 31 0, L_00000241e8b4d760;  1 drivers
v00000241e8afddd0_0 .net "ID_rs2_ind", 4 0, v00000241e8af42b0_0;  1 drivers
v00000241e8afdfb0_0 .net "IF_FLUSH", 0 0, v00000241e8aed2d0_0;  1 drivers
v00000241e8afd8d0_0 .net "IF_INST", 31 0, L_00000241e8b4d060;  1 drivers
v00000241e8afdf10_0 .net "IF_pc", 31 0, v00000241e8af4670_0;  1 drivers
v00000241e8afd150_0 .net "MEM_ALU_OUT", 31 0, v00000241e8ad3190_0;  1 drivers
v00000241e8afccf0_0 .net "MEM_Data_mem_out", 31 0, L_00000241e8b4d3e0;  1 drivers
v00000241e8afd6f0_0 .net "MEM_FLUSH", 0 0, L_00000241e8b4cc00;  1 drivers
v00000241e8afd510_0 .net "MEM_INST", 31 0, v00000241e8ad3230_0;  1 drivers
v00000241e8afcc50_0 .net "MEM_PC", 31 0, v00000241e8ad1e30_0;  1 drivers
v00000241e8afdab0_0 .net "MEM_memread", 0 0, v00000241e8ad2650_0;  1 drivers
v00000241e8afd290_0 .net "MEM_memwrite", 0 0, v00000241e8ad26f0_0;  1 drivers
v00000241e8afe230_0 .net "MEM_opcode", 6 0, v00000241e8ad1ed0_0;  1 drivers
v00000241e8afd010_0 .net "MEM_rd_ind", 4 0, v00000241e8ad4160_0;  1 drivers
v00000241e8afd330_0 .net "MEM_regwrite", 0 0, v00000241e8ad4020_0;  1 drivers
v00000241e8afcd90_0 .net "MEM_rs1_ind", 4 0, v00000241e8ad3bc0_0;  1 drivers
v00000241e8afd790_0 .net "MEM_rs2", 31 0, v00000241e8ad4f20_0;  1 drivers
v00000241e8afe050_0 .net "MEM_rs2_ind", 4 0, v00000241e8ad3da0_0;  1 drivers
v00000241e8afdd30_0 .net "PC", 31 0, L_00000241e8b4d450;  alias, 1 drivers
v00000241e8afd3d0_0 .net "WB_ALU_OUT", 31 0, v00000241e8afc7f0_0;  1 drivers
v00000241e8afe0f0_0 .net "WB_Data_mem_out", 31 0, v00000241e8afc390_0;  1 drivers
v00000241e8afd470_0 .net "WB_INST", 31 0, v00000241e8afc890_0;  1 drivers
v00000241e8afcbb0_0 .net "WB_PC", 31 0, v00000241e8afa3b0_0;  1 drivers
v00000241e8afd830_0 .net "WB_memread", 0 0, v00000241e8afa770_0;  1 drivers
v00000241e8afced0_0 .net "WB_memwrite", 0 0, v00000241e8afadb0_0;  1 drivers
v00000241e8afcf70_0 .net "WB_opcode", 6 0, v00000241e8afb710_0;  1 drivers
v00000241e8afd650_0 .net "WB_rd_ind", 4 0, v00000241e8afac70_0;  1 drivers
v00000241e8afd970_0 .net "WB_regwrite", 0 0, v00000241e8afaef0_0;  1 drivers
v00000241e8afdb50_0 .net "WB_rs1_ind", 4 0, v00000241e8afb990_0;  1 drivers
v00000241e8affa20_0 .net "WB_rs2", 31 0, v00000241e8afb030_0;  1 drivers
v00000241e8aff5c0_0 .net "WB_rs2_ind", 4 0, v00000241e8afa810_0;  1 drivers
v00000241e8afeda0_0 .net "Wrong_prediction", 0 0, L_00000241e8b4d0d0;  1 drivers
L_00000241e8b03288 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000241e8aff980_0 .net/2u *"_ivl_0", 31 0, L_00000241e8b03288;  1 drivers
v00000241e8affac0_0 .net "alu_out", 31 0, v00000241e8ad3c60_0;  1 drivers
v00000241e8aff020_0 .net "alu_selA", 1 0, v00000241e8adebe0_0;  1 drivers
v00000241e8affde0_0 .net "alu_selB", 2 0, v00000241e8adfea0_0;  1 drivers
v00000241e8affc00_0 .net "clk", 0 0, L_00000241e8a5c0a0;  1 drivers
v00000241e8afeee0_0 .net "comp_selA", 1 0, v00000241e8adeaa0_0;  1 drivers
v00000241e8aff8e0_0 .net "comp_selB", 1 0, v00000241e8adf220_0;  1 drivers
v00000241e8b009c0_0 .var "cycles_consumed", 31 0;
v00000241e8b00ec0_0 .net "exception_flag", 0 0, L_00000241e8b00b00;  1 drivers
v00000241e8aff480_0 .net "forwarded_data", 31 0, v00000241e8afaa90_0;  1 drivers
v00000241e8b00740_0 .net "hlt", 0 0, v00000241e8afb2b0_0;  1 drivers
v00000241e8afeb20_0 .net "id_flush", 0 0, L_00000241e8b4d5a0;  1 drivers
v00000241e8aff520_0 .net "if_id_write", 0 0, v00000241e8aec8d0_0;  1 drivers
v00000241e8aff700_0 .net "input_clk", 0 0, v00000241e8aff7a0_0;  1 drivers
v00000241e8b00100_0 .net "pc_src", 2 0, L_00000241e8b01dc0;  1 drivers
v00000241e8aff660_0 .net "pc_write", 0 0, v00000241e8aec290_0;  1 drivers
v00000241e8b00a60_0 .net "rs2_out", 31 0, v00000241e8ad5240_0;  1 drivers
v00000241e8affd40_0 .net "rst", 0 0, v00000241e8aff340_0;  1 drivers
v00000241e8afe940_0 .net "store_rs2_forward", 1 0, v00000241e8adfae0_0;  1 drivers
v00000241e8afee40_0 .net "target_addr_adder_mux_sel", 2 0, v00000241e8adfa40_0;  1 drivers
v00000241e8affb60_0 .net "wdata_to_reg_file", 31 0, v00000241e8afc930_0;  1 drivers
L_00000241e8b00e20 .arith/sum 32, v00000241e8ae0120_0, L_00000241e8b03288;
S_00000241e8a82c00 .scope module, "EDU" "exception_detect_unit" 3 37, 4 3 0, S_00000241e8a82a70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PC";
    .port_info 1 /INPUT 7 "ID_opcode";
    .port_info 2 /OUTPUT 1 "excep_flag";
    .port_info 3 /OUTPUT 1 "id_flush";
    .port_info 4 /OUTPUT 1 "EX_FLUSH";
    .port_info 5 /OUTPUT 1 "MEM_FLUSH";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
P_00000241e8a871e0 .param/l "add" 0 5 6, C4<0100000>;
P_00000241e8a87218 .param/l "addi" 0 5 10, C4<1001000>;
P_00000241e8a87250 .param/l "addu" 0 5 6, C4<0100001>;
P_00000241e8a87288 .param/l "and_" 0 5 6, C4<0100100>;
P_00000241e8a872c0 .param/l "andi" 0 5 10, C4<1001100>;
P_00000241e8a872f8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000241e8a87330 .param/l "bne" 0 5 10, C4<1000101>;
P_00000241e8a87368 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000241e8a873a0 .param/l "j" 0 5 12, C4<1000010>;
P_00000241e8a873d8 .param/l "jal" 0 5 12, C4<1000011>;
P_00000241e8a87410 .param/l "jr" 0 5 8, C4<0001000>;
P_00000241e8a87448 .param/l "lw" 0 5 10, C4<1100011>;
P_00000241e8a87480 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000241e8a874b8 .param/l "numofinst" 0 4 11, +C4<00000000000000000000000000011000>;
P_00000241e8a874f0 .param/l "opcodes" 0 4 12, C4<010000001000100100001010001110010000100100100110001001011001101010011010011100100111000000000000101100011110101110001001000101101000010100011000010100001100010000101010>;
P_00000241e8a87528 .param/l "or_" 0 5 6, C4<0100101>;
P_00000241e8a87560 .param/l "ori" 0 5 10, C4<1001101>;
P_00000241e8a87598 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000241e8a875d0 .param/l "sll" 0 5 7, C4<0000000>;
P_00000241e8a87608 .param/l "slt" 0 5 8, C4<0101010>;
P_00000241e8a87640 .param/l "slti" 0 5 10, C4<1101010>;
P_00000241e8a87678 .param/l "srl" 0 5 7, C4<0000010>;
P_00000241e8a876b0 .param/l "sub" 0 5 6, C4<0100010>;
P_00000241e8a876e8 .param/l "subu" 0 5 6, C4<0100011>;
P_00000241e8a87720 .param/l "sw" 0 5 10, C4<1101011>;
P_00000241e8a87758 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000241e8a87790 .param/l "xori" 0 5 10, C4<1001110>;
L_00000241e8a5bb60 .functor OR 1, L_00000241e8afef80, L_00000241e8afed00, C4<0>, C4<0>;
L_00000241e8a5c180 .functor OR 1, L_00000241e8a5bb60, L_00000241e8b00420, C4<0>, C4<0>;
L_00000241e8a5b8c0 .functor OR 1, L_00000241e8a5c180, L_00000241e8affca0, C4<0>, C4<0>;
L_00000241e8a5bc40 .functor OR 1, L_00000241e8a5b8c0, L_00000241e8affe80, C4<0>, C4<0>;
L_00000241e8a5bcb0 .functor OR 1, L_00000241e8a5bc40, L_00000241e8b00f60, C4<0>, C4<0>;
L_00000241e8a2d890 .functor OR 1, L_00000241e8a5bcb0, L_00000241e8afffc0, C4<0>, C4<0>;
L_00000241e8a2e230 .functor OR 1, L_00000241e8a2d890, L_00000241e8afe9e0, C4<0>, C4<0>;
L_00000241e893b980 .functor OR 1, L_00000241e8a2e230, L_00000241e8aff840, C4<0>, C4<0>;
L_00000241e8b4c960 .functor OR 1, L_00000241e893b980, L_00000241e8b007e0, C4<0>, C4<0>;
L_00000241e8b4ca40 .functor OR 1, L_00000241e8b4c960, L_00000241e8b00060, C4<0>, C4<0>;
L_00000241e8b4cb20 .functor OR 1, L_00000241e8b4ca40, L_00000241e8b00c40, C4<0>, C4<0>;
L_00000241e8b4d140 .functor OR 1, L_00000241e8b4cb20, L_00000241e8b001a0, C4<0>, C4<0>;
L_00000241e8b4ce30 .functor OR 1, L_00000241e8b4d140, L_00000241e8b00240, C4<0>, C4<0>;
L_00000241e8b4d610 .functor OR 1, L_00000241e8b4ce30, L_00000241e8aff0c0, C4<0>, C4<0>;
L_00000241e8b4cb90 .functor OR 1, L_00000241e8b4d610, L_00000241e8aff160, C4<0>, C4<0>;
L_00000241e8b4cab0 .functor OR 1, L_00000241e8b4cb90, L_00000241e8b002e0, C4<0>, C4<0>;
L_00000241e8b4d220 .functor OR 1, L_00000241e8b4cab0, L_00000241e8afea80, C4<0>, C4<0>;
L_00000241e8b4cff0 .functor OR 1, L_00000241e8b4d220, L_00000241e8b01000, C4<0>, C4<0>;
L_00000241e8b4d300 .functor OR 1, L_00000241e8b4cff0, L_00000241e8afebc0, C4<0>, C4<0>;
L_00000241e8b4d6f0 .functor OR 1, L_00000241e8b4d300, L_00000241e8b004c0, C4<0>, C4<0>;
L_00000241e8b4d1b0 .functor OR 1, L_00000241e8b4d6f0, L_00000241e8b00380, C4<0>, C4<0>;
L_00000241e8b4d290 .functor OR 1, L_00000241e8b4d1b0, L_00000241e8b00560, C4<0>, C4<0>;
L_00000241e8b4d680 .functor OR 1, L_00000241e8b4d290, L_00000241e8aff200, C4<0>, C4<0>;
L_00000241e8b4cd50 .functor OR 1, L_00000241e8b4d680, L_00000241e8b00600, C4<0>, C4<0>;
L_00000241e8b4d5a0 .functor BUFZ 1, L_00000241e8b00b00, C4<0>, C4<0>, C4<0>;
L_00000241e8b4cf10 .functor BUFZ 1, L_00000241e8b00b00, C4<0>, C4<0>, C4<0>;
L_00000241e8b4cc00 .functor BUFZ 1, L_00000241e8b00b00, C4<0>, C4<0>, C4<0>;
v00000241e8a82170_0 .net "EX_FLUSH", 0 0, L_00000241e8b4cf10;  alias, 1 drivers
v00000241e8a813b0_0 .net "ID_PC", 31 0, v00000241e8af2190_0;  alias, 1 drivers
v00000241e8a82490_0 .net "ID_opcode", 6 0, v00000241e8af4210_0;  alias, 1 drivers
v00000241e8a820d0_0 .net "MEM_FLUSH", 0 0, L_00000241e8b4cc00;  alias, 1 drivers
L_00000241e8b028f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241e8a81450_0 .net/2u *"_ivl_0", 0 0, L_00000241e8b028f8;  1 drivers
v00000241e8a81810_0 .net *"_ivl_101", 0 0, L_00000241e8b4cab0;  1 drivers
L_00000241e8b02e08 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v00000241e8a81590_0 .net/2u *"_ivl_102", 6 0, L_00000241e8b02e08;  1 drivers
v00000241e8a81310_0 .net *"_ivl_104", 0 0, L_00000241e8afea80;  1 drivers
v00000241e8a82210_0 .net *"_ivl_107", 0 0, L_00000241e8b4d220;  1 drivers
L_00000241e8b02e50 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v00000241e8a823f0_0 .net/2u *"_ivl_108", 6 0, L_00000241e8b02e50;  1 drivers
v00000241e8a81630_0 .net *"_ivl_11", 0 0, L_00000241e8a5bb60;  1 drivers
v00000241e8a80a50_0 .net *"_ivl_110", 0 0, L_00000241e8b01000;  1 drivers
v00000241e8a816d0_0 .net *"_ivl_113", 0 0, L_00000241e8b4cff0;  1 drivers
L_00000241e8b02e98 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v00000241e8a82530_0 .net/2u *"_ivl_114", 6 0, L_00000241e8b02e98;  1 drivers
v00000241e8a822b0_0 .net *"_ivl_116", 0 0, L_00000241e8afebc0;  1 drivers
v00000241e8a814f0_0 .net *"_ivl_119", 0 0, L_00000241e8b4d300;  1 drivers
L_00000241e8b029d0 .functor BUFT 1, C4<0100001>, C4<0>, C4<0>, C4<0>;
v00000241e8a81e50_0 .net/2u *"_ivl_12", 6 0, L_00000241e8b029d0;  1 drivers
L_00000241e8b02ee0 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v00000241e8a82350_0 .net/2u *"_ivl_120", 6 0, L_00000241e8b02ee0;  1 drivers
v00000241e8a825d0_0 .net *"_ivl_122", 0 0, L_00000241e8b004c0;  1 drivers
v00000241e8a811d0_0 .net *"_ivl_125", 0 0, L_00000241e8b4d6f0;  1 drivers
L_00000241e8b02f28 .functor BUFT 1, C4<0101010>, C4<0>, C4<0>, C4<0>;
v00000241e8a818b0_0 .net/2u *"_ivl_126", 6 0, L_00000241e8b02f28;  1 drivers
v00000241e8a809b0_0 .net *"_ivl_128", 0 0, L_00000241e8b00380;  1 drivers
v00000241e8a807d0_0 .net *"_ivl_131", 0 0, L_00000241e8b4d1b0;  1 drivers
L_00000241e8b02f70 .functor BUFT 1, C4<0101011>, C4<0>, C4<0>, C4<0>;
v00000241e8a81950_0 .net/2u *"_ivl_132", 6 0, L_00000241e8b02f70;  1 drivers
v00000241e8a80730_0 .net *"_ivl_134", 0 0, L_00000241e8b00560;  1 drivers
v00000241e8a819f0_0 .net *"_ivl_137", 0 0, L_00000241e8b4d290;  1 drivers
L_00000241e8b02fb8 .functor BUFT 1, C4<1101010>, C4<0>, C4<0>, C4<0>;
v00000241e8a80ff0_0 .net/2u *"_ivl_138", 6 0, L_00000241e8b02fb8;  1 drivers
v00000241e8a81bd0_0 .net *"_ivl_14", 0 0, L_00000241e8b00420;  1 drivers
v00000241e8a81090_0 .net *"_ivl_140", 0 0, L_00000241e8aff200;  1 drivers
v00000241e8a81c70_0 .net *"_ivl_143", 0 0, L_00000241e8b4d680;  1 drivers
L_00000241e8b03000 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v00000241e8a81270_0 .net/2u *"_ivl_144", 6 0, L_00000241e8b03000;  1 drivers
v00000241e8a81db0_0 .net *"_ivl_146", 0 0, L_00000241e8b00600;  1 drivers
v00000241e8a80870_0 .net *"_ivl_149", 0 0, L_00000241e8b4cd50;  1 drivers
L_00000241e8b03048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241e8a80910_0 .net/2u *"_ivl_150", 0 0, L_00000241e8b03048;  1 drivers
L_00000241e8b03090 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000241e8a81a90_0 .net/2u *"_ivl_152", 0 0, L_00000241e8b03090;  1 drivers
v00000241e8a81b30_0 .net *"_ivl_154", 0 0, L_00000241e8b00ce0;  1 drivers
v00000241e8a81d10_0 .net *"_ivl_17", 0 0, L_00000241e8a5c180;  1 drivers
L_00000241e8b02a18 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v00000241e8a80af0_0 .net/2u *"_ivl_18", 6 0, L_00000241e8b02a18;  1 drivers
L_00000241e8b02940 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v00000241e8a81ef0_0 .net/2u *"_ivl_2", 6 0, L_00000241e8b02940;  1 drivers
v00000241e8a81f90_0 .net *"_ivl_20", 0 0, L_00000241e8affca0;  1 drivers
v00000241e8a82030_0 .net *"_ivl_23", 0 0, L_00000241e8a5b8c0;  1 drivers
L_00000241e8b02a60 .functor BUFT 1, C4<1001000>, C4<0>, C4<0>, C4<0>;
v00000241e8a80c30_0 .net/2u *"_ivl_24", 6 0, L_00000241e8b02a60;  1 drivers
v00000241e8a81130_0 .net *"_ivl_26", 0 0, L_00000241e8affe80;  1 drivers
v00000241e8a80cd0_0 .net *"_ivl_29", 0 0, L_00000241e8a5bc40;  1 drivers
L_00000241e8b02aa8 .functor BUFT 1, C4<0100100>, C4<0>, C4<0>, C4<0>;
v00000241e8a80d70_0 .net/2u *"_ivl_30", 6 0, L_00000241e8b02aa8;  1 drivers
v00000241e8a80e10_0 .net *"_ivl_32", 0 0, L_00000241e8b00f60;  1 drivers
v00000241e8a80eb0_0 .net *"_ivl_35", 0 0, L_00000241e8a5bcb0;  1 drivers
L_00000241e8b02af0 .functor BUFT 1, C4<1001100>, C4<0>, C4<0>, C4<0>;
v00000241e8a80f50_0 .net/2u *"_ivl_36", 6 0, L_00000241e8b02af0;  1 drivers
v00000241e8a34740_0 .net *"_ivl_38", 0 0, L_00000241e8afffc0;  1 drivers
v00000241e8a33a20_0 .net *"_ivl_4", 0 0, L_00000241e8afef80;  1 drivers
v00000241e8a34920_0 .net *"_ivl_41", 0 0, L_00000241e8a2d890;  1 drivers
L_00000241e8b02b38 .functor BUFT 1, C4<0100101>, C4<0>, C4<0>, C4<0>;
v00000241e8a34b00_0 .net/2u *"_ivl_42", 6 0, L_00000241e8b02b38;  1 drivers
v00000241e8a58fe0_0 .net *"_ivl_44", 0 0, L_00000241e8afe9e0;  1 drivers
v00000241e8a576e0_0 .net *"_ivl_47", 0 0, L_00000241e8a2e230;  1 drivers
L_00000241e8b02b80 .functor BUFT 1, C4<1001101>, C4<0>, C4<0>, C4<0>;
v00000241e8ad1930_0 .net/2u *"_ivl_48", 6 0, L_00000241e8b02b80;  1 drivers
v00000241e8ad3370_0 .net *"_ivl_50", 0 0, L_00000241e8aff840;  1 drivers
v00000241e8ad23d0_0 .net *"_ivl_53", 0 0, L_00000241e893b980;  1 drivers
L_00000241e8b02bc8 .functor BUFT 1, C4<0100110>, C4<0>, C4<0>, C4<0>;
v00000241e8ad1bb0_0 .net/2u *"_ivl_54", 6 0, L_00000241e8b02bc8;  1 drivers
v00000241e8ad2a10_0 .net *"_ivl_56", 0 0, L_00000241e8b007e0;  1 drivers
v00000241e8ad2ab0_0 .net *"_ivl_59", 0 0, L_00000241e8b4c960;  1 drivers
L_00000241e8b02988 .functor BUFT 1, C4<0100010>, C4<0>, C4<0>, C4<0>;
v00000241e8ad3690_0 .net/2u *"_ivl_6", 6 0, L_00000241e8b02988;  1 drivers
L_00000241e8b02c10 .functor BUFT 1, C4<1001110>, C4<0>, C4<0>, C4<0>;
v00000241e8ad2970_0 .net/2u *"_ivl_60", 6 0, L_00000241e8b02c10;  1 drivers
v00000241e8ad2b50_0 .net *"_ivl_62", 0 0, L_00000241e8b00060;  1 drivers
v00000241e8ad28d0_0 .net *"_ivl_65", 0 0, L_00000241e8b4ca40;  1 drivers
L_00000241e8b02c58 .functor BUFT 1, C4<0100111>, C4<0>, C4<0>, C4<0>;
v00000241e8ad2830_0 .net/2u *"_ivl_66", 6 0, L_00000241e8b02c58;  1 drivers
v00000241e8ad34b0_0 .net *"_ivl_68", 0 0, L_00000241e8b00c40;  1 drivers
v00000241e8ad2150_0 .net *"_ivl_71", 0 0, L_00000241e8b4cb20;  1 drivers
L_00000241e8b02ca0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000241e8ad32d0_0 .net/2u *"_ivl_72", 6 0, L_00000241e8b02ca0;  1 drivers
v00000241e8ad2d30_0 .net *"_ivl_74", 0 0, L_00000241e8b001a0;  1 drivers
v00000241e8ad1b10_0 .net *"_ivl_77", 0 0, L_00000241e8b4d140;  1 drivers
L_00000241e8b02ce8 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v00000241e8ad2bf0_0 .net/2u *"_ivl_78", 6 0, L_00000241e8b02ce8;  1 drivers
v00000241e8ad3410_0 .net *"_ivl_8", 0 0, L_00000241e8afed00;  1 drivers
v00000241e8ad3550_0 .net *"_ivl_80", 0 0, L_00000241e8b00240;  1 drivers
v00000241e8ad1c50_0 .net *"_ivl_83", 0 0, L_00000241e8b4ce30;  1 drivers
L_00000241e8b02d30 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v00000241e8ad3730_0 .net/2u *"_ivl_84", 6 0, L_00000241e8b02d30;  1 drivers
v00000241e8ad35f0_0 .net *"_ivl_86", 0 0, L_00000241e8aff0c0;  1 drivers
v00000241e8ad1a70_0 .net *"_ivl_89", 0 0, L_00000241e8b4d610;  1 drivers
L_00000241e8b02d78 .functor BUFT 1, C4<1101011>, C4<0>, C4<0>, C4<0>;
v00000241e8ad2c90_0 .net/2u *"_ivl_90", 6 0, L_00000241e8b02d78;  1 drivers
v00000241e8ad20b0_0 .net *"_ivl_92", 0 0, L_00000241e8aff160;  1 drivers
v00000241e8ad2dd0_0 .net *"_ivl_95", 0 0, L_00000241e8b4cb90;  1 drivers
L_00000241e8b02dc0 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v00000241e8ad21f0_0 .net/2u *"_ivl_96", 6 0, L_00000241e8b02dc0;  1 drivers
v00000241e8ad19d0_0 .net *"_ivl_98", 0 0, L_00000241e8b002e0;  1 drivers
v00000241e8ad1890_0 .net "clk", 0 0, L_00000241e8a5c0a0;  alias, 1 drivers
v00000241e8ad2290_0 .net "excep_flag", 0 0, L_00000241e8b00b00;  alias, 1 drivers
v00000241e8ad2e70_0 .net "id_flush", 0 0, L_00000241e8b4d5a0;  alias, 1 drivers
v00000241e8ad2f10_0 .net "rst", 0 0, v00000241e8aff340_0;  alias, 1 drivers
L_00000241e8afef80 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02940;
L_00000241e8afed00 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02988;
L_00000241e8b00420 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b029d0;
L_00000241e8affca0 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02a18;
L_00000241e8affe80 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02a60;
L_00000241e8b00f60 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02aa8;
L_00000241e8afffc0 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02af0;
L_00000241e8afe9e0 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02b38;
L_00000241e8aff840 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02b80;
L_00000241e8b007e0 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02bc8;
L_00000241e8b00060 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02c10;
L_00000241e8b00c40 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02c58;
L_00000241e8b001a0 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02ca0;
L_00000241e8b00240 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02ce8;
L_00000241e8aff0c0 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02d30;
L_00000241e8aff160 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02d78;
L_00000241e8b002e0 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02dc0;
L_00000241e8afea80 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02e08;
L_00000241e8b01000 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02e50;
L_00000241e8afebc0 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02e98;
L_00000241e8b004c0 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02ee0;
L_00000241e8b00380 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02f28;
L_00000241e8b00560 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02f70;
L_00000241e8aff200 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b02fb8;
L_00000241e8b00600 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b03000;
L_00000241e8b00ce0 .functor MUXZ 1, L_00000241e8b03090, L_00000241e8b03048, L_00000241e8b4cd50, C4<>;
L_00000241e8b00b00 .functor MUXZ 1, L_00000241e8b00ce0, L_00000241e8b028f8, v00000241e8aff340_0, C4<>;
S_00000241e89438f0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 88, 6 2 0, S_00000241e8a82a70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "EX_ALU_OUT";
    .port_info 1 /INPUT 32 "EX_rs2";
    .port_info 2 /INPUT 5 "EX_rs1_ind";
    .port_info 3 /INPUT 5 "EX_rs2_ind";
    .port_info 4 /INPUT 5 "EX_rd_ind";
    .port_info 5 /INPUT 32 "EX_PC";
    .port_info 6 /INPUT 32 "EX_INST";
    .port_info 7 /INPUT 7 "EX_opcode";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /INPUT 1 "EX_regwrite";
    .port_info 11 /INPUT 1 "EX_FLUSH";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 14 /OUTPUT 32 "MEM_rs2";
    .port_info 15 /OUTPUT 5 "MEM_rs1_ind";
    .port_info 16 /OUTPUT 5 "MEM_rs2_ind";
    .port_info 17 /OUTPUT 5 "MEM_rd_ind";
    .port_info 18 /OUTPUT 32 "MEM_PC";
    .port_info 19 /OUTPUT 32 "MEM_INST";
    .port_info 20 /OUTPUT 7 "MEM_opcode";
    .port_info 21 /OUTPUT 1 "MEM_memread";
    .port_info 22 /OUTPUT 1 "MEM_memwrite";
    .port_info 23 /OUTPUT 1 "MEM_regwrite";
    .port_info 24 /INPUT 1 "rst";
v00000241e8ad2010_0 .net "EX_ALU_OUT", 31 0, v00000241e8ad3c60_0;  alias, 1 drivers
v00000241e8ad1cf0_0 .net "EX_FLUSH", 0 0, L_00000241e8b4cf10;  alias, 1 drivers
v00000241e8ad1d90_0 .net "EX_INST", 31 0, v00000241e8adeb40_0;  alias, 1 drivers
v00000241e8ad2fb0_0 .net "EX_PC", 31 0, v00000241e8ae0120_0;  alias, 1 drivers
v00000241e8ad3050_0 .net "EX_memread", 0 0, v00000241e8adfb80_0;  alias, 1 drivers
v00000241e8ad30f0_0 .net "EX_memwrite", 0 0, v00000241e8ae01c0_0;  alias, 1 drivers
v00000241e8ad2330_0 .net "EX_opcode", 6 0, v00000241e8adfe00_0;  alias, 1 drivers
v00000241e8ad2470_0 .net "EX_rd_ind", 4 0, v00000241e8adec80_0;  alias, 1 drivers
v00000241e8ad2790_0 .net "EX_regwrite", 0 0, v00000241e8adf0e0_0;  alias, 1 drivers
v00000241e8ad2510_0 .net "EX_rs1_ind", 4 0, v00000241e8ad39e0_0;  alias, 1 drivers
v00000241e8ad25b0_0 .net "EX_rs2", 31 0, v00000241e8ad5240_0;  alias, 1 drivers
v00000241e8ad1f70_0 .net "EX_rs2_ind", 4 0, v00000241e8ae17d0_0;  alias, 1 drivers
v00000241e8ad3190_0 .var "MEM_ALU_OUT", 31 0;
v00000241e8ad3230_0 .var "MEM_INST", 31 0;
v00000241e8ad1e30_0 .var "MEM_PC", 31 0;
v00000241e8ad2650_0 .var "MEM_memread", 0 0;
v00000241e8ad26f0_0 .var "MEM_memwrite", 0 0;
v00000241e8ad1ed0_0 .var "MEM_opcode", 6 0;
v00000241e8ad4160_0 .var "MEM_rd_ind", 4 0;
v00000241e8ad4020_0 .var "MEM_regwrite", 0 0;
v00000241e8ad3bc0_0 .var "MEM_rs1_ind", 4 0;
v00000241e8ad4f20_0 .var "MEM_rs2", 31 0;
v00000241e8ad3da0_0 .var "MEM_rs2_ind", 4 0;
v00000241e8ad4a20_0 .net "clk", 0 0, L_00000241e8a5c0a0;  alias, 1 drivers
v00000241e8ad4c00_0 .net "rst", 0 0, v00000241e8aff340_0;  alias, 1 drivers
E_00000241e8a704d0/0 .event negedge, v00000241e8ad1890_0;
E_00000241e8a704d0/1 .event posedge, v00000241e8ad2f10_0;
E_00000241e8a704d0 .event/or E_00000241e8a704d0/0, E_00000241e8a704d0/1;
S_00000241e89768f0 .scope module, "ex_stage" "EX_stage" 3 79, 7 3 0, S_00000241e8a82a70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "rs1";
    .port_info 5 /INPUT 32 "imm";
    .port_info 6 /INPUT 5 "rs1_ind";
    .port_info 7 /INPUT 5 "rs2_ind";
    .port_info 8 /INPUT 2 "alu_selA";
    .port_info 9 /INPUT 3 "alu_selB";
    .port_info 10 /INPUT 2 "store_rs2_forward";
    .port_info 11 /INOUT 1 "reg_write";
    .port_info 12 /INOUT 1 "mem_read";
    .port_info 13 /INOUT 1 "mem_write";
    .port_info 14 /INPUT 32 "rs2_in";
    .port_info 15 /OUTPUT 32 "rs2_out";
    .port_info 16 /OUTPUT 32 "alu_out";
    .port_info 17 /OUTPUT 1 "Wrong_prediction";
P_00000241e8ad5860 .param/l "add" 0 5 6, C4<0100000>;
P_00000241e8ad5898 .param/l "addi" 0 5 10, C4<1001000>;
P_00000241e8ad58d0 .param/l "addu" 0 5 6, C4<0100001>;
P_00000241e8ad5908 .param/l "and_" 0 5 6, C4<0100100>;
P_00000241e8ad5940 .param/l "andi" 0 5 10, C4<1001100>;
P_00000241e8ad5978 .param/l "beq" 0 5 10, C4<1000100>;
P_00000241e8ad59b0 .param/l "bne" 0 5 10, C4<1000101>;
P_00000241e8ad59e8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000241e8ad5a20 .param/l "j" 0 5 12, C4<1000010>;
P_00000241e8ad5a58 .param/l "jal" 0 5 12, C4<1000011>;
P_00000241e8ad5a90 .param/l "jr" 0 5 8, C4<0001000>;
P_00000241e8ad5ac8 .param/l "lw" 0 5 10, C4<1100011>;
P_00000241e8ad5b00 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000241e8ad5b38 .param/l "or_" 0 5 6, C4<0100101>;
P_00000241e8ad5b70 .param/l "ori" 0 5 10, C4<1001101>;
P_00000241e8ad5ba8 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000241e8ad5be0 .param/l "sll" 0 5 7, C4<0000000>;
P_00000241e8ad5c18 .param/l "slt" 0 5 8, C4<0101010>;
P_00000241e8ad5c50 .param/l "slti" 0 5 10, C4<1101010>;
P_00000241e8ad5c88 .param/l "srl" 0 5 7, C4<0000010>;
P_00000241e8ad5cc0 .param/l "sub" 0 5 6, C4<0100010>;
P_00000241e8ad5cf8 .param/l "subu" 0 5 6, C4<0100011>;
P_00000241e8ad5d30 .param/l "sw" 0 5 10, C4<1101011>;
P_00000241e8ad5d68 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000241e8ad5da0 .param/l "xori" 0 5 10, C4<1001110>;
L_00000241e8b4d370 .functor AND 1, L_00000241e8b01e60, L_00000241e8b02040, C4<1>, C4<1>;
L_00000241e8b4cf80 .functor AND 1, L_00000241e8b02180, L_00000241e8b02220, C4<1>, C4<1>;
L_00000241e8b4d0d0 .functor OR 1, L_00000241e8b4d370, L_00000241e8b4cf80, C4<0>, C4<0>;
v00000241e8ad3b20_0 .net "CF", 0 0, v00000241e8ad38a0_0;  1 drivers
v00000241e8ad3e40_0 .net "Wrong_prediction", 0 0, L_00000241e8b4d0d0;  alias, 1 drivers
v00000241e8ad5380_0 .net "ZF", 0 0, L_00000241e8b4cea0;  1 drivers
L_00000241e8b038b8 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v00000241e8ad3f80_0 .net/2u *"_ivl_10", 6 0, L_00000241e8b038b8;  1 drivers
v00000241e8ad43e0_0 .net *"_ivl_12", 0 0, L_00000241e8b01e60;  1 drivers
v00000241e8ad5420_0 .net *"_ivl_14", 0 0, L_00000241e8b02040;  1 drivers
v00000241e8ad54c0_0 .net *"_ivl_17", 0 0, L_00000241e8b4d370;  1 drivers
L_00000241e8b03900 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v00000241e8ad4660_0 .net/2u *"_ivl_18", 6 0, L_00000241e8b03900;  1 drivers
v00000241e8ad5600_0 .net *"_ivl_20", 0 0, L_00000241e8b02180;  1 drivers
v00000241e8ad5560_0 .net *"_ivl_22", 0 0, L_00000241e8b02220;  1 drivers
v00000241e8ad56a0_0 .net *"_ivl_25", 0 0, L_00000241e8b4cf80;  1 drivers
v00000241e8adff40_0 .net "alu_op", 3 0, v00000241e8ad4840_0;  1 drivers
v00000241e8adf400_0 .net "alu_out", 31 0, v00000241e8ad3c60_0;  alias, 1 drivers
v00000241e8adffe0_0 .net "alu_selA", 1 0, v00000241e8adebe0_0;  alias, 1 drivers
v00000241e8adf040_0 .net "alu_selB", 2 0, v00000241e8adfea0_0;  alias, 1 drivers
v00000241e8adea00_0 .net "ex_haz", 31 0, v00000241e8afaa90_0;  alias, 1 drivers
v00000241e8adfcc0_0 .net "imm", 31 0, v00000241e8adf7c0_0;  alias, 1 drivers
v00000241e8ae0080_0 .net "mem_haz", 31 0, v00000241e8afc930_0;  alias, 1 drivers
v00000241e8adf680_0 .net "mem_read", 0 0, v00000241e8adfb80_0;  alias, 1 drivers
v00000241e8adefa0_0 .net "mem_write", 0 0, v00000241e8ae01c0_0;  alias, 1 drivers
v00000241e8adf4a0_0 .net "opcode", 6 0, v00000241e8adfe00_0;  alias, 1 drivers
v00000241e8adf860_0 .net "oper1", 31 0, v00000241e8ad5740_0;  1 drivers
v00000241e8ade5a0_0 .net "oper2", 31 0, v00000241e8ad5100_0;  1 drivers
v00000241e8ade780_0 .net "pc", 31 0, v00000241e8ae0120_0;  alias, 1 drivers
v00000241e8aded20_0 .net "reg_write", 0 0, v00000241e8adf0e0_0;  alias, 1 drivers
v00000241e8adf180_0 .net "rs1", 31 0, v00000241e8adf360_0;  alias, 1 drivers
v00000241e8adf540_0 .net "rs1_ind", 4 0, v00000241e8ad39e0_0;  alias, 1 drivers
v00000241e8ade3c0_0 .net "rs2_in", 31 0, v00000241e8ae2b30_0;  alias, 1 drivers
v00000241e8ade6e0_0 .net "rs2_ind", 4 0, v00000241e8ae17d0_0;  alias, 1 drivers
v00000241e8adef00_0 .net "rs2_out", 31 0, v00000241e8ad5240_0;  alias, 1 drivers
v00000241e8adfc20_0 .net "store_rs2_forward", 1 0, v00000241e8adfae0_0;  alias, 1 drivers
L_00000241e8b01e60 .cmp/eq 7, v00000241e8adfe00_0, L_00000241e8b038b8;
L_00000241e8b02040 .cmp/ne 32, v00000241e8ad5740_0, v00000241e8ad5100_0;
L_00000241e8b02180 .cmp/eq 7, v00000241e8adfe00_0, L_00000241e8b03900;
L_00000241e8b02220 .cmp/eq 32, v00000241e8ad5740_0, v00000241e8ad5100_0;
S_00000241e8976a80 .scope module, "alu" "ALU" 7 29, 8 1 0, S_00000241e89768f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000241e8a6f950 .param/l "bit_width" 0 8 3, +C4<00000000000000000000000000100000>;
L_00000241e8b4cea0 .functor NOT 1, L_00000241e8b022c0, C4<0>, C4<0>, C4<0>;
v00000241e8ad4ac0_0 .net "A", 31 0, v00000241e8ad5740_0;  alias, 1 drivers
v00000241e8ad4de0_0 .net "ALUOP", 3 0, v00000241e8ad4840_0;  alias, 1 drivers
v00000241e8ad4200_0 .net "B", 31 0, v00000241e8ad5100_0;  alias, 1 drivers
v00000241e8ad38a0_0 .var "CF", 0 0;
v00000241e8ad40c0_0 .net "ZF", 0 0, L_00000241e8b4cea0;  alias, 1 drivers
v00000241e8ad3a80_0 .net *"_ivl_1", 0 0, L_00000241e8b022c0;  1 drivers
v00000241e8ad3c60_0 .var "res", 31 0;
E_00000241e8a6ffd0 .event anyedge, v00000241e8ad4de0_0, v00000241e8ad4ac0_0, v00000241e8ad4200_0, v00000241e8ad38a0_0;
L_00000241e8b022c0 .reduce/or v00000241e8ad3c60_0;
S_00000241e89743e0 .scope module, "alu_oper" "ALU_OPER" 7 31, 9 15 0, S_00000241e89768f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000241e8ad5de0 .param/l "add" 0 5 6, C4<0100000>;
P_00000241e8ad5e18 .param/l "addi" 0 5 10, C4<1001000>;
P_00000241e8ad5e50 .param/l "addu" 0 5 6, C4<0100001>;
P_00000241e8ad5e88 .param/l "and_" 0 5 6, C4<0100100>;
P_00000241e8ad5ec0 .param/l "andi" 0 5 10, C4<1001100>;
P_00000241e8ad5ef8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000241e8ad5f30 .param/l "bne" 0 5 10, C4<1000101>;
P_00000241e8ad5f68 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000241e8ad5fa0 .param/l "j" 0 5 12, C4<1000010>;
P_00000241e8ad5fd8 .param/l "jal" 0 5 12, C4<1000011>;
P_00000241e8ad6010 .param/l "jr" 0 5 8, C4<0001000>;
P_00000241e8ad6048 .param/l "lw" 0 5 10, C4<1100011>;
P_00000241e8ad6080 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000241e8ad60b8 .param/l "or_" 0 5 6, C4<0100101>;
P_00000241e8ad60f0 .param/l "ori" 0 5 10, C4<1001101>;
P_00000241e8ad6128 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000241e8ad6160 .param/l "sll" 0 5 7, C4<0000000>;
P_00000241e8ad6198 .param/l "slt" 0 5 8, C4<0101010>;
P_00000241e8ad61d0 .param/l "slti" 0 5 10, C4<1101010>;
P_00000241e8ad6208 .param/l "srl" 0 5 7, C4<0000010>;
P_00000241e8ad6240 .param/l "sub" 0 5 6, C4<0100010>;
P_00000241e8ad6278 .param/l "subu" 0 5 6, C4<0100011>;
P_00000241e8ad62b0 .param/l "sw" 0 5 10, C4<1101011>;
P_00000241e8ad62e8 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000241e8ad6320 .param/l "xori" 0 5 10, C4<1001110>;
v00000241e8ad4840_0 .var "ALU_OP", 3 0;
v00000241e8ad4b60_0 .net "opcode", 6 0, v00000241e8adfe00_0;  alias, 1 drivers
E_00000241e8a6fd90 .event anyedge, v00000241e8ad2330_0;
S_00000241e8974570 .scope module, "alu_oper1" "MUX_4x1" 7 25, 10 1 0, S_00000241e89768f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000241e8a6f750 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v00000241e8ad5060_0 .net "ina", 31 0, v00000241e8ae0120_0;  alias, 1 drivers
v00000241e8ad4520_0 .net "inb", 31 0, v00000241e8afaa90_0;  alias, 1 drivers
v00000241e8ad4700_0 .net "inc", 31 0, v00000241e8afc930_0;  alias, 1 drivers
v00000241e8ad48e0_0 .net "ind", 31 0, v00000241e8adf360_0;  alias, 1 drivers
v00000241e8ad5740_0 .var "out", 31 0;
v00000241e8ad4ca0_0 .net "sel", 1 0, v00000241e8adebe0_0;  alias, 1 drivers
E_00000241e8a6fa10/0 .event anyedge, v00000241e8ad4ca0_0, v00000241e8ad2fb0_0, v00000241e8ad4520_0, v00000241e8ad4700_0;
E_00000241e8a6fa10/1 .event anyedge, v00000241e8ad48e0_0;
E_00000241e8a6fa10 .event/or E_00000241e8a6fa10/0, E_00000241e8a6fa10/1;
S_00000241e8973ad0 .scope module, "alu_oper2" "MUX_8x1" 7 27, 11 3 0, S_00000241e89768f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000241e8a70410 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v00000241e8ad3940_0 .net "ina", 31 0, v00000241e8adf7c0_0;  alias, 1 drivers
L_00000241e8b03750 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000241e8ad42a0_0 .net "inb", 31 0, L_00000241e8b03750;  1 drivers
v00000241e8ad4480_0 .net "inc", 31 0, v00000241e8afaa90_0;  alias, 1 drivers
v00000241e8ad3d00_0 .net "ind", 31 0, v00000241e8afc930_0;  alias, 1 drivers
v00000241e8ad45c0_0 .net "ine", 31 0, v00000241e8ae2b30_0;  alias, 1 drivers
L_00000241e8b03798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241e8ad52e0_0 .net "inf", 31 0, L_00000241e8b03798;  1 drivers
L_00000241e8b037e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241e8ad4980_0 .net "ing", 31 0, L_00000241e8b037e0;  1 drivers
L_00000241e8b03828 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241e8ad47a0_0 .net "inh", 31 0, L_00000241e8b03828;  1 drivers
v00000241e8ad5100_0 .var "out", 31 0;
v00000241e8ad4e80_0 .net "sel", 2 0, v00000241e8adfea0_0;  alias, 1 drivers
E_00000241e8a6f7d0/0 .event anyedge, v00000241e8ad4e80_0, v00000241e8ad3940_0, v00000241e8ad42a0_0, v00000241e8ad4520_0;
E_00000241e8a6f7d0/1 .event anyedge, v00000241e8ad4700_0, v00000241e8ad45c0_0, v00000241e8ad52e0_0, v00000241e8ad4980_0;
E_00000241e8a6f7d0/2 .event anyedge, v00000241e8ad47a0_0;
E_00000241e8a6f7d0 .event/or E_00000241e8a6f7d0/0, E_00000241e8a6f7d0/1, E_00000241e8a6f7d0/2;
S_00000241e8973c60 .scope module, "store_rs2_mux" "MUX_4x1" 7 35, 10 1 0, S_00000241e89768f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000241e8a6f6d0 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v00000241e8ad4d40_0 .net "ina", 31 0, v00000241e8ae2b30_0;  alias, 1 drivers
v00000241e8ad4fc0_0 .net "inb", 31 0, v00000241e8afaa90_0;  alias, 1 drivers
v00000241e8ad4340_0 .net "inc", 31 0, v00000241e8afc930_0;  alias, 1 drivers
L_00000241e8b03870 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241e8ad51a0_0 .net "ind", 31 0, L_00000241e8b03870;  1 drivers
v00000241e8ad5240_0 .var "out", 31 0;
v00000241e8ad3ee0_0 .net "sel", 1 0, v00000241e8adfae0_0;  alias, 1 drivers
E_00000241e8a6ff50/0 .event anyedge, v00000241e8ad3ee0_0, v00000241e8ad45c0_0, v00000241e8ad4520_0, v00000241e8ad4700_0;
E_00000241e8a6ff50/1 .event anyedge, v00000241e8ad51a0_0;
E_00000241e8a6ff50 .event/or E_00000241e8a6ff50/0, E_00000241e8a6ff50/1;
S_00000241e8941840 .scope module, "fu" "forward_unit" 3 39, 12 2 0, S_00000241e8a82a70;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "if_id_opcode";
    .port_info 1 /INPUT 5 "if_id_rs1";
    .port_info 2 /INPUT 5 "if_id_rs2";
    .port_info 3 /INPUT 7 "id_ex_opcode";
    .port_info 4 /INPUT 5 "id_ex_rs1";
    .port_info 5 /INPUT 5 "id_ex_rs2";
    .port_info 6 /INPUT 5 "id_ex_rd";
    .port_info 7 /INPUT 1 "id_ex_wr";
    .port_info 8 /INPUT 5 "ex_mem_rd";
    .port_info 9 /INPUT 1 "ex_mem_wr";
    .port_info 10 /INPUT 5 "mem_wb_rd";
    .port_info 11 /INPUT 1 "mem_wb_wr";
    .port_info 12 /OUTPUT 3 "sel_target_address_adder_mux_InDecodeStage";
    .port_info 13 /OUTPUT 2 "comparator_mux_selA";
    .port_info 14 /OUTPUT 2 "comparator_mux_selB";
    .port_info 15 /OUTPUT 2 "forwardA";
    .port_info 16 /OUTPUT 3 "forwardB";
    .port_info 17 /OUTPUT 2 "store_rs2_forward";
P_00000241e8ae0380 .param/l "add" 0 5 6, C4<0100000>;
P_00000241e8ae03b8 .param/l "addi" 0 5 10, C4<1001000>;
P_00000241e8ae03f0 .param/l "addu" 0 5 6, C4<0100001>;
P_00000241e8ae0428 .param/l "and_" 0 5 6, C4<0100100>;
P_00000241e8ae0460 .param/l "andi" 0 5 10, C4<1001100>;
P_00000241e8ae0498 .param/l "beq" 0 5 10, C4<1000100>;
P_00000241e8ae04d0 .param/l "bit_width" 0 12 8, +C4<00000000000000000000000000100000>;
P_00000241e8ae0508 .param/l "bne" 0 5 10, C4<1000101>;
P_00000241e8ae0540 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000241e8ae0578 .param/l "j" 0 5 12, C4<1000010>;
P_00000241e8ae05b0 .param/l "jal" 0 5 12, C4<1000011>;
P_00000241e8ae05e8 .param/l "jr" 0 5 8, C4<0001000>;
P_00000241e8ae0620 .param/l "lw" 0 5 10, C4<1100011>;
P_00000241e8ae0658 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000241e8ae0690 .param/l "or_" 0 5 6, C4<0100101>;
P_00000241e8ae06c8 .param/l "ori" 0 5 10, C4<1001101>;
P_00000241e8ae0700 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000241e8ae0738 .param/l "sll" 0 5 7, C4<0000000>;
P_00000241e8ae0770 .param/l "slt" 0 5 8, C4<0101010>;
P_00000241e8ae07a8 .param/l "slti" 0 5 10, C4<1101010>;
P_00000241e8ae07e0 .param/l "srl" 0 5 7, C4<0000010>;
P_00000241e8ae0818 .param/l "sub" 0 5 6, C4<0100010>;
P_00000241e8ae0850 .param/l "subu" 0 5 6, C4<0100011>;
P_00000241e8ae0888 .param/l "sw" 0 5 10, C4<1101011>;
P_00000241e8ae08c0 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000241e8ae08f8 .param/l "xori" 0 5 10, C4<1001110>;
v00000241e8adeaa0_0 .var "comparator_mux_selA", 1 0;
v00000241e8adf220_0 .var "comparator_mux_selB", 1 0;
v00000241e8adf900_0 .net "ex_mem_rd", 4 0, v00000241e8ad4160_0;  alias, 1 drivers
v00000241e8adf720_0 .net "ex_mem_wr", 0 0, v00000241e8ad4020_0;  alias, 1 drivers
v00000241e8adebe0_0 .var "forwardA", 1 0;
v00000241e8adfea0_0 .var "forwardB", 2 0;
v00000241e8ae0260_0 .net "id_ex_opcode", 6 0, v00000241e8adfe00_0;  alias, 1 drivers
v00000241e8adf2c0_0 .net "id_ex_rd", 4 0, v00000241e8adec80_0;  alias, 1 drivers
v00000241e8ade640_0 .net "id_ex_rs1", 4 0, v00000241e8ad39e0_0;  alias, 1 drivers
v00000241e8ade460_0 .net "id_ex_rs2", 4 0, v00000241e8ae17d0_0;  alias, 1 drivers
v00000241e8adf9a0_0 .net "id_ex_wr", 0 0, v00000241e8adf0e0_0;  alias, 1 drivers
v00000241e8adee60_0 .net "if_id_opcode", 6 0, v00000241e8af4210_0;  alias, 1 drivers
v00000241e8ade820_0 .net "if_id_rs1", 4 0, v00000241e8af1fb0_0;  alias, 1 drivers
v00000241e8adfd60_0 .net "if_id_rs2", 4 0, v00000241e8af42b0_0;  alias, 1 drivers
v00000241e8adf5e0_0 .net "mem_wb_rd", 4 0, v00000241e8afac70_0;  alias, 1 drivers
v00000241e8ade500_0 .net "mem_wb_wr", 0 0, v00000241e8afaef0_0;  alias, 1 drivers
v00000241e8adfa40_0 .var "sel_target_address_adder_mux_InDecodeStage", 2 0;
v00000241e8adfae0_0 .var "store_rs2_forward", 1 0;
E_00000241e8a70010/0 .event anyedge, v00000241e8ad2790_0, v00000241e8ad2470_0, v00000241e8ade820_0, v00000241e8ad4020_0;
E_00000241e8a70010/1 .event anyedge, v00000241e8ad4160_0, v00000241e8ade500_0, v00000241e8adf5e0_0, v00000241e8adfd60_0;
E_00000241e8a70010 .event/or E_00000241e8a70010/0, E_00000241e8a70010/1;
E_00000241e8a70050/0 .event anyedge, v00000241e8a82490_0, v00000241e8ad2790_0, v00000241e8ad2470_0, v00000241e8ade820_0;
E_00000241e8a70050/1 .event anyedge, v00000241e8ad4020_0, v00000241e8ad4160_0, v00000241e8ade500_0, v00000241e8adf5e0_0;
E_00000241e8a70050 .event/or E_00000241e8a70050/0, E_00000241e8a70050/1;
E_00000241e8a6f850/0 .event anyedge, v00000241e8ad2330_0, v00000241e8ad4020_0, v00000241e8ad4160_0, v00000241e8ad2510_0;
E_00000241e8a6f850/1 .event anyedge, v00000241e8ade500_0, v00000241e8adf5e0_0, v00000241e8ad1f70_0;
E_00000241e8a6f850 .event/or E_00000241e8a6f850/0, E_00000241e8a6f850/1;
S_00000241e89419d0 .scope module, "id_ex_buffer" "ID_EX_buffer" 3 71, 13 2 0, S_00000241e8a82a70;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "ID_opcode";
    .port_info 1 /INPUT 5 "ID_rs1_ind";
    .port_info 2 /INPUT 5 "ID_rs2_ind";
    .port_info 3 /INPUT 5 "ID_rd_ind";
    .port_info 4 /INPUT 32 "ID_PC";
    .port_info 5 /INPUT 32 "ID_INST";
    .port_info 6 /INPUT 32 "ID_Immed";
    .port_info 7 /INPUT 32 "ID_rs1";
    .port_info 8 /INPUT 32 "ID_rs2";
    .port_info 9 /INPUT 1 "ID_regwrite";
    .port_info 10 /INPUT 1 "ID_memread";
    .port_info 11 /INPUT 1 "ID_memwrite";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "ID_FLUSH";
    .port_info 14 /INPUT 32 "ID_PFC";
    .port_info 15 /OUTPUT 7 "EX_opcode";
    .port_info 16 /OUTPUT 5 "EX_rs1_ind";
    .port_info 17 /OUTPUT 5 "EX_rs2_ind";
    .port_info 18 /OUTPUT 5 "EX_rd_ind";
    .port_info 19 /OUTPUT 32 "EX_PC";
    .port_info 20 /OUTPUT 32 "EX_INST";
    .port_info 21 /OUTPUT 32 "EX_Immed";
    .port_info 22 /OUTPUT 32 "EX_rs1";
    .port_info 23 /OUTPUT 32 "EX_rs2";
    .port_info 24 /OUTPUT 1 "EX_regwrite";
    .port_info 25 /OUTPUT 1 "EX_memread";
    .port_info 26 /OUTPUT 1 "EX_memwrite";
    .port_info 27 /OUTPUT 32 "EX_PFC";
    .port_info 28 /INPUT 1 "rst";
P_00000241e8ae0940 .param/l "add" 0 5 6, C4<0100000>;
P_00000241e8ae0978 .param/l "addi" 0 5 10, C4<1001000>;
P_00000241e8ae09b0 .param/l "addu" 0 5 6, C4<0100001>;
P_00000241e8ae09e8 .param/l "and_" 0 5 6, C4<0100100>;
P_00000241e8ae0a20 .param/l "andi" 0 5 10, C4<1001100>;
P_00000241e8ae0a58 .param/l "beq" 0 5 10, C4<1000100>;
P_00000241e8ae0a90 .param/l "bne" 0 5 10, C4<1000101>;
P_00000241e8ae0ac8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000241e8ae0b00 .param/l "j" 0 5 12, C4<1000010>;
P_00000241e8ae0b38 .param/l "jal" 0 5 12, C4<1000011>;
P_00000241e8ae0b70 .param/l "jr" 0 5 8, C4<0001000>;
P_00000241e8ae0ba8 .param/l "lw" 0 5 10, C4<1100011>;
P_00000241e8ae0be0 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000241e8ae0c18 .param/l "or_" 0 5 6, C4<0100101>;
P_00000241e8ae0c50 .param/l "ori" 0 5 10, C4<1001101>;
P_00000241e8ae0c88 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000241e8ae0cc0 .param/l "sll" 0 5 7, C4<0000000>;
P_00000241e8ae0cf8 .param/l "slt" 0 5 8, C4<0101010>;
P_00000241e8ae0d30 .param/l "slti" 0 5 10, C4<1101010>;
P_00000241e8ae0d68 .param/l "srl" 0 5 7, C4<0000010>;
P_00000241e8ae0da0 .param/l "sub" 0 5 6, C4<0100010>;
P_00000241e8ae0dd8 .param/l "subu" 0 5 6, C4<0100011>;
P_00000241e8ae0e10 .param/l "sw" 0 5 10, C4<1101011>;
P_00000241e8ae0e48 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000241e8ae0e80 .param/l "xori" 0 5 10, C4<1001110>;
v00000241e8adeb40_0 .var "EX_INST", 31 0;
v00000241e8adf7c0_0 .var "EX_Immed", 31 0;
v00000241e8ae0120_0 .var "EX_PC", 31 0;
v00000241e8adedc0_0 .var "EX_PFC", 31 0;
v00000241e8adfb80_0 .var "EX_memread", 0 0;
v00000241e8ae01c0_0 .var "EX_memwrite", 0 0;
v00000241e8adfe00_0 .var "EX_opcode", 6 0;
v00000241e8adec80_0 .var "EX_rd_ind", 4 0;
v00000241e8adf0e0_0 .var "EX_regwrite", 0 0;
v00000241e8adf360_0 .var "EX_rs1", 31 0;
v00000241e8ad39e0_0 .var "EX_rs1_ind", 4 0;
v00000241e8ae2b30_0 .var "EX_rs2", 31 0;
v00000241e8ae17d0_0 .var "EX_rs2_ind", 4 0;
v00000241e8ae2d10_0 .net "ID_FLUSH", 0 0, L_00000241e8b4cdc0;  alias, 1 drivers
v00000241e8ae2db0_0 .net "ID_INST", 31 0, v00000241e8af3a90_0;  alias, 1 drivers
v00000241e8ae2090_0 .net "ID_Immed", 31 0, v00000241e8aed410_0;  alias, 1 drivers
v00000241e8ae1b90_0 .net "ID_PC", 31 0, v00000241e8af2190_0;  alias, 1 drivers
v00000241e8ae2c70_0 .net "ID_PFC", 31 0, L_00000241e8b01c80;  alias, 1 drivers
v00000241e8ae1c30_0 .net "ID_memread", 0 0, L_00000241e8b02680;  alias, 1 drivers
v00000241e8ae19b0_0 .net "ID_memwrite", 0 0, L_00000241e8b011e0;  alias, 1 drivers
v00000241e8ae1f50_0 .net "ID_opcode", 6 0, v00000241e8af4210_0;  alias, 1 drivers
v00000241e8ae1ff0_0 .net "ID_rd_ind", 4 0, v00000241e8af1d30_0;  alias, 1 drivers
v00000241e8ae1370_0 .net "ID_regwrite", 0 0, L_00000241e8b018c0;  alias, 1 drivers
v00000241e8ae1af0_0 .net "ID_rs1", 31 0, L_00000241e8b4cce0;  alias, 1 drivers
v00000241e8ae24f0_0 .net "ID_rs1_ind", 4 0, v00000241e8af1fb0_0;  alias, 1 drivers
v00000241e8ae1050_0 .net "ID_rs2", 31 0, L_00000241e8b4d760;  alias, 1 drivers
v00000241e8ae1410_0 .net "ID_rs2_ind", 4 0, v00000241e8af42b0_0;  alias, 1 drivers
v00000241e8ae1d70_0 .net "clk", 0 0, L_00000241e8a5c0a0;  alias, 1 drivers
v00000241e8ae14b0_0 .net "rst", 0 0, v00000241e8aff340_0;  alias, 1 drivers
S_00000241e8990a80 .scope module, "id_stage" "ID_stage" 3 59, 14 2 0, S_00000241e8a82a70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 32 "id_haz";
    .port_info 4 /INPUT 32 "ex_haz";
    .port_info 5 /INPUT 32 "mem_haz";
    .port_info 6 /INPUT 32 "wr_reg_data";
    .port_info 7 /INPUT 5 "rs1_ind";
    .port_info 8 /INPUT 5 "rs2_ind";
    .port_info 9 /INPUT 5 "id_ex_rd_ind";
    .port_info 10 /INPUT 5 "wr_reg_from_wb";
    .port_info 11 /INPUT 2 "comp_selA";
    .port_info 12 /INPUT 2 "comp_selB";
    .port_info 13 /INPUT 3 "target_addr_adder_mux_sel";
    .port_info 14 /INPUT 1 "id_flush";
    .port_info 15 /OUTPUT 1 "id_flush_mux_sel";
    .port_info 16 /INPUT 1 "Wrong_prediction";
    .port_info 17 /INPUT 1 "exception_flag";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "pfc";
    .port_info 20 /OUTPUT 32 "rs1";
    .port_info 21 /OUTPUT 32 "rs2";
    .port_info 22 /OUTPUT 3 "pc_src";
    .port_info 23 /OUTPUT 1 "pc_write";
    .port_info 24 /OUTPUT 1 "if_id_write";
    .port_info 25 /OUTPUT 1 "if_id_flush";
    .port_info 26 /OUTPUT 32 "imm";
    .port_info 27 /INPUT 1 "reg_write_from_wb";
    .port_info 28 /OUTPUT 1 "reg_write";
    .port_info 29 /OUTPUT 1 "mem_read";
    .port_info 30 /OUTPUT 1 "mem_write";
    .port_info 31 /INPUT 1 "rst";
P_00000241e8ae2fd0 .param/l "add" 0 5 6, C4<0100000>;
P_00000241e8ae3008 .param/l "addi" 0 5 10, C4<1001000>;
P_00000241e8ae3040 .param/l "addu" 0 5 6, C4<0100001>;
P_00000241e8ae3078 .param/l "and_" 0 5 6, C4<0100100>;
P_00000241e8ae30b0 .param/l "andi" 0 5 10, C4<1001100>;
P_00000241e8ae30e8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000241e8ae3120 .param/l "bne" 0 5 10, C4<1000101>;
P_00000241e8ae3158 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000241e8ae3190 .param/l "j" 0 5 12, C4<1000010>;
P_00000241e8ae31c8 .param/l "jal" 0 5 12, C4<1000011>;
P_00000241e8ae3200 .param/l "jr" 0 5 8, C4<0001000>;
P_00000241e8ae3238 .param/l "lw" 0 5 10, C4<1100011>;
P_00000241e8ae3270 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000241e8ae32a8 .param/l "or_" 0 5 6, C4<0100101>;
P_00000241e8ae32e0 .param/l "ori" 0 5 10, C4<1001101>;
P_00000241e8ae3318 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000241e8ae3350 .param/l "sll" 0 5 7, C4<0000000>;
P_00000241e8ae3388 .param/l "slt" 0 5 8, C4<0101010>;
P_00000241e8ae33c0 .param/l "slti" 0 5 10, C4<1101010>;
P_00000241e8ae33f8 .param/l "srl" 0 5 7, C4<0000010>;
P_00000241e8ae3430 .param/l "sub" 0 5 6, C4<0100010>;
P_00000241e8ae3468 .param/l "subu" 0 5 6, C4<0100011>;
P_00000241e8ae34a0 .param/l "sw" 0 5 10, C4<1101011>;
P_00000241e8ae34d8 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000241e8ae3510 .param/l "xori" 0 5 10, C4<1001110>;
L_00000241e8b4c9d0 .functor OR 1, L_00000241e8b024a0, L_00000241e8b01820, C4<0>, C4<0>;
L_00000241e8b4cdc0 .functor OR 1, L_00000241e8b4d5a0, v00000241e8aedeb0_0, C4<0>, C4<0>;
v00000241e8aed870_0 .net "Wrong_prediction", 0 0, L_00000241e8b4d0d0;  alias, 1 drivers
L_00000241e8b03360 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v00000241e8aed910_0 .net/2u *"_ivl_0", 6 0, L_00000241e8b03360;  1 drivers
v00000241e8aed9b0_0 .net *"_ivl_10", 31 0, L_00000241e8b020e0;  1 drivers
L_00000241e8b03708 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000241e8af3b30_0 .net/2u *"_ivl_18", 2 0, L_00000241e8b03708;  1 drivers
v00000241e8af3310_0 .net *"_ivl_2", 0 0, L_00000241e8b024a0;  1 drivers
v00000241e8af40d0_0 .net *"_ivl_20", 2 0, L_00000241e8b01b40;  1 drivers
v00000241e8af3ef0_0 .net *"_ivl_22", 2 0, L_00000241e8b01be0;  1 drivers
L_00000241e8b033a8 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v00000241e8af3130_0 .net/2u *"_ivl_4", 6 0, L_00000241e8b033a8;  1 drivers
v00000241e8af4030_0 .net *"_ivl_6", 0 0, L_00000241e8b01820;  1 drivers
v00000241e8af2c30_0 .net *"_ivl_9", 0 0, L_00000241e8b4c9d0;  1 drivers
v00000241e8af2050_0 .net "clk", 0 0, L_00000241e8a5c0a0;  alias, 1 drivers
v00000241e8af2690_0 .net "comp_oper1", 31 0, v00000241e8aecdd0_0;  1 drivers
v00000241e8af1dd0_0 .net "comp_oper2", 31 0, v00000241e8aecb50_0;  1 drivers
v00000241e8af2230_0 .net "comp_selA", 1 0, v00000241e8adeaa0_0;  alias, 1 drivers
v00000241e8af2b90_0 .net "comp_selB", 1 0, v00000241e8adf220_0;  alias, 1 drivers
v00000241e8af31d0_0 .net "ex_haz", 31 0, v00000241e8afaa90_0;  alias, 1 drivers
v00000241e8af36d0_0 .net "exception_flag", 0 0, L_00000241e8b00b00;  alias, 1 drivers
v00000241e8af3e50_0 .net "id_ex_rd_ind", 4 0, v00000241e8adec80_0;  alias, 1 drivers
v00000241e8af29b0_0 .net "id_ex_stall", 0 0, v00000241e8aedeb0_0;  1 drivers
v00000241e8af27d0_0 .net "id_flush", 0 0, L_00000241e8b4d5a0;  alias, 1 drivers
v00000241e8af2d70_0 .net "id_flush_mux_sel", 0 0, L_00000241e8b4cdc0;  alias, 1 drivers
v00000241e8af1bf0_0 .net "id_haz", 31 0, v00000241e8ad3c60_0;  alias, 1 drivers
v00000241e8af25f0_0 .net "if_id_flush", 0 0, v00000241e8aed2d0_0;  alias, 1 drivers
v00000241e8af1c90_0 .net "if_id_write", 0 0, v00000241e8aec8d0_0;  alias, 1 drivers
v00000241e8af3770_0 .net "imm", 31 0, v00000241e8aed410_0;  alias, 1 drivers
v00000241e8af3810_0 .net "inst", 31 0, v00000241e8af3a90_0;  alias, 1 drivers
v00000241e8af38b0_0 .net "mem_haz", 31 0, v00000241e8afc930_0;  alias, 1 drivers
v00000241e8af3c70_0 .net "mem_read", 0 0, L_00000241e8b02680;  alias, 1 drivers
v00000241e8af22d0_0 .net "mem_read_wire", 0 0, v00000241e8aec0b0_0;  1 drivers
v00000241e8af2730_0 .net "mem_write", 0 0, L_00000241e8b011e0;  alias, 1 drivers
v00000241e8af3d10_0 .net "mem_write_wire", 0 0, v00000241e8aedd70_0;  1 drivers
v00000241e8af20f0_0 .net "opcode", 6 0, v00000241e8af4210_0;  alias, 1 drivers
v00000241e8af3590_0 .net "pc", 31 0, v00000241e8af2190_0;  alias, 1 drivers
v00000241e8af2e10_0 .net "pc_src", 2 0, L_00000241e8b01dc0;  alias, 1 drivers
v00000241e8af2a50_0 .net "pc_write", 0 0, v00000241e8aec290_0;  alias, 1 drivers
v00000241e8af3950_0 .net "pfc", 31 0, L_00000241e8b01c80;  alias, 1 drivers
v00000241e8af39f0_0 .net "reg_write", 0 0, L_00000241e8b018c0;  alias, 1 drivers
v00000241e8af3bd0_0 .net "reg_write_from_wb", 0 0, v00000241e8afaef0_0;  alias, 1 drivers
v00000241e8af3f90_0 .net "reg_write_wire", 0 0, v00000241e8aedf50_0;  1 drivers
v00000241e8af33b0_0 .net "rs1", 31 0, L_00000241e8b4cce0;  alias, 1 drivers
v00000241e8af1f10_0 .net "rs1_ind", 4 0, v00000241e8af1fb0_0;  alias, 1 drivers
v00000241e8af2eb0_0 .net "rs2", 31 0, L_00000241e8b4d760;  alias, 1 drivers
v00000241e8af2f50_0 .net "rs2_ind", 4 0, v00000241e8af42b0_0;  alias, 1 drivers
v00000241e8af4170_0 .net "rst", 0 0, v00000241e8aff340_0;  alias, 1 drivers
v00000241e8af3db0_0 .net "target_addr_adder_mux_sel", 2 0, v00000241e8adfa40_0;  alias, 1 drivers
v00000241e8af1e70_0 .net "wr_reg_data", 31 0, v00000241e8afc930_0;  alias, 1 drivers
v00000241e8af2870_0 .net "wr_reg_from_wb", 4 0, v00000241e8afac70_0;  alias, 1 drivers
L_00000241e8b024a0 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b03360;
L_00000241e8b01820 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b033a8;
L_00000241e8b020e0 .arith/sum 32, v00000241e8af2190_0, v00000241e8aed410_0;
L_00000241e8b01c80 .functor MUXZ 32, v00000241e8aed410_0, L_00000241e8b020e0, L_00000241e8b4c9d0, C4<>;
L_00000241e8b018c0 .part L_00000241e8b01be0, 2, 1;
L_00000241e8b02680 .part L_00000241e8b01be0, 1, 1;
L_00000241e8b011e0 .part L_00000241e8b01be0, 0, 1;
L_00000241e8b01b40 .concat [ 1 1 1 0], v00000241e8aedd70_0, v00000241e8aec0b0_0, v00000241e8aedf50_0;
L_00000241e8b01be0 .functor MUXZ 3, L_00000241e8b01b40, L_00000241e8b03708, L_00000241e8b4cdc0, C4<>;
S_00000241e8923ce0 .scope module, "BR" "BranchResolver" 14 41, 15 2 0, S_00000241e8990a80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 3 "PC_src";
    .port_info 3 /INPUT 1 "exception_flag";
    .port_info 4 /INPUT 7 "opcode";
    .port_info 5 /INPUT 1 "Wrong_prediction";
    .port_info 6 /INPUT 1 "rst";
P_00000241e8aeb560 .param/l "add" 0 5 6, C4<0100000>;
P_00000241e8aeb598 .param/l "addi" 0 5 10, C4<1001000>;
P_00000241e8aeb5d0 .param/l "addu" 0 5 6, C4<0100001>;
P_00000241e8aeb608 .param/l "and_" 0 5 6, C4<0100100>;
P_00000241e8aeb640 .param/l "andi" 0 5 10, C4<1001100>;
P_00000241e8aeb678 .param/l "beq" 0 5 10, C4<1000100>;
P_00000241e8aeb6b0 .param/l "bne" 0 5 10, C4<1000101>;
P_00000241e8aeb6e8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000241e8aeb720 .param/l "j" 0 5 12, C4<1000010>;
P_00000241e8aeb758 .param/l "jal" 0 5 12, C4<1000011>;
P_00000241e8aeb790 .param/l "jr" 0 5 8, C4<0001000>;
P_00000241e8aeb7c8 .param/l "lw" 0 5 10, C4<1100011>;
P_00000241e8aeb800 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000241e8aeb838 .param/l "or_" 0 5 6, C4<0100101>;
P_00000241e8aeb870 .param/l "ori" 0 5 10, C4<1001101>;
P_00000241e8aeb8a8 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000241e8aeb8e0 .param/l "sll" 0 5 7, C4<0000000>;
P_00000241e8aeb918 .param/l "slt" 0 5 8, C4<0101010>;
P_00000241e8aeb950 .param/l "slti" 0 5 10, C4<1101010>;
P_00000241e8aeb988 .param/l "srl" 0 5 7, C4<0000010>;
P_00000241e8aeb9c0 .param/l "sub" 0 5 6, C4<0100010>;
P_00000241e8aeb9f8 .param/l "subu" 0 5 6, C4<0100011>;
P_00000241e8aeba30 .param/l "sw" 0 5 10, C4<1101011>;
P_00000241e8aeba68 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000241e8aebaa0 .param/l "xori" 0 5 10, C4<1001110>;
L_00000241e8b4d7d0 .functor OR 1, L_00000241e8b01d20, L_00000241e8b01960, C4<0>, C4<0>;
L_00000241e8b4cc70 .functor OR 1, L_00000241e8b4d7d0, L_00000241e8b01f00, C4<0>, C4<0>;
L_00000241e8b4d4c0 .functor OR 1, L_00000241e8b4cc70, L_00000241e8b013c0, C4<0>, C4<0>;
L_00000241e8b4d840 .functor OR 1, L_00000241e8b4d4c0, L_00000241e8b01500, C4<0>, C4<0>;
v00000241e8ae1cd0_0 .net "A", 31 0, v00000241e8aecdd0_0;  alias, 1 drivers
v00000241e8ae1e10_0 .net "B", 31 0, v00000241e8aecb50_0;  alias, 1 drivers
v00000241e8ae1eb0_0 .net "PC_src", 2 0, L_00000241e8b01dc0;  alias, 1 drivers
v00000241e8ae2130_0 .net "Wrong_prediction", 0 0, L_00000241e8b4d0d0;  alias, 1 drivers
L_00000241e8b033f0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000241e8ae21d0_0 .net/2u *"_ivl_0", 2 0, L_00000241e8b033f0;  1 drivers
L_00000241e8b03510 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v00000241e8ae2a90_0 .net/2u *"_ivl_10", 6 0, L_00000241e8b03510;  1 drivers
v00000241e8ae2950_0 .net *"_ivl_12", 0 0, L_00000241e8b01d20;  1 drivers
L_00000241e8b03558 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v00000241e8ae2270_0 .net/2u *"_ivl_14", 6 0, L_00000241e8b03558;  1 drivers
v00000241e8ae1190_0 .net *"_ivl_16", 0 0, L_00000241e8b01960;  1 drivers
v00000241e8ae26d0_0 .net *"_ivl_19", 0 0, L_00000241e8b4d7d0;  1 drivers
L_00000241e8b03438 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000241e8ae2bd0_0 .net/2u *"_ivl_2", 2 0, L_00000241e8b03438;  1 drivers
L_00000241e8b035a0 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v00000241e8ae29f0_0 .net/2u *"_ivl_20", 6 0, L_00000241e8b035a0;  1 drivers
v00000241e8ae0f10_0 .net *"_ivl_22", 0 0, L_00000241e8b01f00;  1 drivers
v00000241e8ae1a50_0 .net *"_ivl_25", 0 0, L_00000241e8b4cc70;  1 drivers
L_00000241e8b035e8 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v00000241e8ae2310_0 .net/2u *"_ivl_26", 6 0, L_00000241e8b035e8;  1 drivers
v00000241e8ae23b0_0 .net *"_ivl_28", 0 0, L_00000241e8b013c0;  1 drivers
v00000241e8ae0fb0_0 .net *"_ivl_31", 0 0, L_00000241e8b4d4c0;  1 drivers
L_00000241e8b03630 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v00000241e8ae2590_0 .net/2u *"_ivl_32", 6 0, L_00000241e8b03630;  1 drivers
v00000241e8ae2450_0 .net *"_ivl_34", 0 0, L_00000241e8b01500;  1 drivers
v00000241e8ae1230_0 .net *"_ivl_37", 0 0, L_00000241e8b4d840;  1 drivers
L_00000241e8b03678 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000241e8ae10f0_0 .net/2u *"_ivl_38", 2 0, L_00000241e8b03678;  1 drivers
L_00000241e8b03480 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v00000241e8ae1550_0 .net/2u *"_ivl_4", 6 0, L_00000241e8b03480;  1 drivers
L_00000241e8b036c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000241e8ae2630_0 .net/2u *"_ivl_40", 2 0, L_00000241e8b036c0;  1 drivers
v00000241e8ae2770_0 .net *"_ivl_42", 2 0, L_00000241e8b01a00;  1 drivers
v00000241e8ae2810_0 .net *"_ivl_44", 2 0, L_00000241e8b025e0;  1 drivers
v00000241e8ae1690_0 .net *"_ivl_46", 2 0, L_00000241e8b01aa0;  1 drivers
v00000241e8ae12d0_0 .net *"_ivl_6", 0 0, L_00000241e8b01fa0;  1 drivers
L_00000241e8b034c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000241e8ae15f0_0 .net/2u *"_ivl_8", 2 0, L_00000241e8b034c8;  1 drivers
v00000241e8ae28b0_0 .net "exception_flag", 0 0, L_00000241e8b00b00;  alias, 1 drivers
v00000241e8ae1730_0 .net "opcode", 6 0, v00000241e8af4210_0;  alias, 1 drivers
v00000241e8ae1870_0 .net "rst", 0 0, v00000241e8aff340_0;  alias, 1 drivers
L_00000241e8b01fa0 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b03480;
L_00000241e8b01d20 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b03510;
L_00000241e8b01960 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b03558;
L_00000241e8b01f00 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b035a0;
L_00000241e8b013c0 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b035e8;
L_00000241e8b01500 .cmp/eq 7, v00000241e8af4210_0, L_00000241e8b03630;
L_00000241e8b01a00 .functor MUXZ 3, L_00000241e8b036c0, L_00000241e8b03678, L_00000241e8b4d840, C4<>;
L_00000241e8b025e0 .functor MUXZ 3, L_00000241e8b01a00, L_00000241e8b034c8, L_00000241e8b01fa0, C4<>;
L_00000241e8b01aa0 .functor MUXZ 3, L_00000241e8b025e0, L_00000241e8b03438, L_00000241e8b4d0d0, C4<>;
L_00000241e8b01dc0 .functor MUXZ 3, L_00000241e8b01aa0, L_00000241e8b033f0, L_00000241e8b00b00, C4<>;
S_00000241e8944580 .scope module, "SDU" "StallDetectionUnit" 14 45, 16 5 0, S_00000241e8990a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 7 "if_id_opcode";
    .port_info 2 /INPUT 5 "if_id_rs1";
    .port_info 3 /INPUT 5 "if_id_rs2";
    .port_info 4 /INPUT 5 "id_ex_rd";
    .port_info 5 /OUTPUT 1 "PC_Write";
    .port_info 6 /OUTPUT 1 "if_id_Write";
    .port_info 7 /OUTPUT 1 "if_id_flush";
    .port_info 8 /OUTPUT 1 "id_ex_flush";
P_00000241e8aebae0 .param/l "add" 0 5 6, C4<0100000>;
P_00000241e8aebb18 .param/l "addi" 0 5 10, C4<1001000>;
P_00000241e8aebb50 .param/l "addu" 0 5 6, C4<0100001>;
P_00000241e8aebb88 .param/l "and_" 0 5 6, C4<0100100>;
P_00000241e8aebbc0 .param/l "andi" 0 5 10, C4<1001100>;
P_00000241e8aebbf8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000241e8aebc30 .param/l "bne" 0 5 10, C4<1000101>;
P_00000241e8aebc68 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000241e8aebca0 .param/l "j" 0 5 12, C4<1000010>;
P_00000241e8aebcd8 .param/l "jal" 0 5 12, C4<1000011>;
P_00000241e8aebd10 .param/l "jr" 0 5 8, C4<0001000>;
P_00000241e8aebd48 .param/l "lw" 0 5 10, C4<1100011>;
P_00000241e8aebd80 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000241e8aebdb8 .param/l "or_" 0 5 6, C4<0100101>;
P_00000241e8aebdf0 .param/l "ori" 0 5 10, C4<1001101>;
P_00000241e8aebe28 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000241e8aebe60 .param/l "sll" 0 5 7, C4<0000000>;
P_00000241e8aebe98 .param/l "slt" 0 5 8, C4<0101010>;
P_00000241e8aebed0 .param/l "slti" 0 5 10, C4<1101010>;
P_00000241e8aebf08 .param/l "srl" 0 5 7, C4<0000010>;
P_00000241e8aebf40 .param/l "sub" 0 5 6, C4<0100010>;
P_00000241e8aebf78 .param/l "subu" 0 5 6, C4<0100011>;
P_00000241e8aebfb0 .param/l "sw" 0 5 10, C4<1101011>;
P_00000241e8aebfe8 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000241e8aec020 .param/l "xori" 0 5 10, C4<1001110>;
v00000241e8aec290_0 .var "PC_Write", 0 0;
v00000241e8aedaf0_0 .net "Wrong_prediction", 0 0, L_00000241e8b4d0d0;  alias, 1 drivers
v00000241e8aedeb0_0 .var "id_ex_flush", 0 0;
v00000241e8aec6f0_0 .net "id_ex_rd", 4 0, v00000241e8adec80_0;  alias, 1 drivers
v00000241e8aec8d0_0 .var "if_id_Write", 0 0;
v00000241e8aed2d0_0 .var "if_id_flush", 0 0;
v00000241e8aed0f0_0 .net "if_id_opcode", 6 0, v00000241e8af4210_0;  alias, 1 drivers
v00000241e8aedc30_0 .net "if_id_rs1", 4 0, v00000241e8af1fb0_0;  alias, 1 drivers
v00000241e8aed690_0 .net "if_id_rs2", 4 0, v00000241e8af42b0_0;  alias, 1 drivers
E_00000241e8a6fdd0 .event anyedge, v00000241e8ad3e40_0, v00000241e8a82490_0;
S_00000241e8944710 .scope module, "comp_mux_oper1" "MUX_4x1" 14 38, 10 1 0, S_00000241e8990a80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000241e8a702d0 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v00000241e8aec790_0 .net "ina", 31 0, v00000241e8ad3c60_0;  alias, 1 drivers
v00000241e8aed190_0 .net "inb", 31 0, v00000241e8afaa90_0;  alias, 1 drivers
v00000241e8aedcd0_0 .net "inc", 31 0, v00000241e8afc930_0;  alias, 1 drivers
v00000241e8aecd30_0 .net "ind", 31 0, L_00000241e8b4cce0;  alias, 1 drivers
v00000241e8aecdd0_0 .var "out", 31 0;
v00000241e8aed230_0 .net "sel", 1 0, v00000241e8adeaa0_0;  alias, 1 drivers
E_00000241e8a6fed0/0 .event anyedge, v00000241e8adeaa0_0, v00000241e8ad2010_0, v00000241e8ad4520_0, v00000241e8ad4700_0;
E_00000241e8a6fed0/1 .event anyedge, v00000241e8ae1af0_0;
E_00000241e8a6fed0 .event/or E_00000241e8a6fed0/0, E_00000241e8a6fed0/1;
S_00000241e8aee3e0 .scope module, "comp_mux_oper2" "MUX_4x1" 14 39, 10 1 0, S_00000241e8990a80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000241e8a70390 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v00000241e8aedb90_0 .net "ina", 31 0, v00000241e8ad3c60_0;  alias, 1 drivers
v00000241e8aec3d0_0 .net "inb", 31 0, v00000241e8afaa90_0;  alias, 1 drivers
v00000241e8aece70_0 .net "inc", 31 0, v00000241e8afc930_0;  alias, 1 drivers
v00000241e8aeda50_0 .net "ind", 31 0, L_00000241e8b4d760;  alias, 1 drivers
v00000241e8aecb50_0 .var "out", 31 0;
v00000241e8aed370_0 .net "sel", 1 0, v00000241e8adf220_0;  alias, 1 drivers
E_00000241e8a6f8d0/0 .event anyedge, v00000241e8adf220_0, v00000241e8ad2010_0, v00000241e8ad4520_0, v00000241e8ad4700_0;
E_00000241e8a6f8d0/1 .event anyedge, v00000241e8ae1050_0;
E_00000241e8a6f8d0 .event/or E_00000241e8a6f8d0/0, E_00000241e8a6f8d0/1;
S_00000241e8aee700 .scope module, "cu" "control_unit" 14 44, 17 2 0, S_00000241e8990a80;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
P_00000241e8aef080 .param/l "add" 0 5 6, C4<0100000>;
P_00000241e8aef0b8 .param/l "addi" 0 5 10, C4<1001000>;
P_00000241e8aef0f0 .param/l "addu" 0 5 6, C4<0100001>;
P_00000241e8aef128 .param/l "and_" 0 5 6, C4<0100100>;
P_00000241e8aef160 .param/l "andi" 0 5 10, C4<1001100>;
P_00000241e8aef198 .param/l "beq" 0 5 10, C4<1000100>;
P_00000241e8aef1d0 .param/l "bne" 0 5 10, C4<1000101>;
P_00000241e8aef208 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000241e8aef240 .param/l "j" 0 5 12, C4<1000010>;
P_00000241e8aef278 .param/l "jal" 0 5 12, C4<1000011>;
P_00000241e8aef2b0 .param/l "jr" 0 5 8, C4<0001000>;
P_00000241e8aef2e8 .param/l "lw" 0 5 10, C4<1100011>;
P_00000241e8aef320 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000241e8aef358 .param/l "or_" 0 5 6, C4<0100101>;
P_00000241e8aef390 .param/l "ori" 0 5 10, C4<1001101>;
P_00000241e8aef3c8 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000241e8aef400 .param/l "sll" 0 5 7, C4<0000000>;
P_00000241e8aef438 .param/l "slt" 0 5 8, C4<0101010>;
P_00000241e8aef470 .param/l "slti" 0 5 10, C4<1101010>;
P_00000241e8aef4a8 .param/l "srl" 0 5 7, C4<0000010>;
P_00000241e8aef4e0 .param/l "sub" 0 5 6, C4<0100010>;
P_00000241e8aef518 .param/l "subu" 0 5 6, C4<0100011>;
P_00000241e8aef550 .param/l "sw" 0 5 10, C4<1101011>;
P_00000241e8aef588 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000241e8aef5c0 .param/l "xori" 0 5 10, C4<1001110>;
v00000241e8aec0b0_0 .var "memread", 0 0;
v00000241e8aedd70_0 .var "memwrite", 0 0;
v00000241e8aec970_0 .net "opcode", 6 0, v00000241e8af4210_0;  alias, 1 drivers
v00000241e8aedf50_0 .var "regwrite", 0 0;
E_00000241e8a70550 .event anyedge, v00000241e8a82490_0;
S_00000241e8aeed40 .scope module, "immed_gen" "Immed_Gen_unit" 14 30, 18 2 0, S_00000241e8990a80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000241e8aef600 .param/l "add" 0 5 6, C4<0100000>;
P_00000241e8aef638 .param/l "addi" 0 5 10, C4<1001000>;
P_00000241e8aef670 .param/l "addu" 0 5 6, C4<0100001>;
P_00000241e8aef6a8 .param/l "and_" 0 5 6, C4<0100100>;
P_00000241e8aef6e0 .param/l "andi" 0 5 10, C4<1001100>;
P_00000241e8aef718 .param/l "beq" 0 5 10, C4<1000100>;
P_00000241e8aef750 .param/l "bne" 0 5 10, C4<1000101>;
P_00000241e8aef788 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000241e8aef7c0 .param/l "j" 0 5 12, C4<1000010>;
P_00000241e8aef7f8 .param/l "jal" 0 5 12, C4<1000011>;
P_00000241e8aef830 .param/l "jr" 0 5 8, C4<0001000>;
P_00000241e8aef868 .param/l "lw" 0 5 10, C4<1100011>;
P_00000241e8aef8a0 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000241e8aef8d8 .param/l "or_" 0 5 6, C4<0100101>;
P_00000241e8aef910 .param/l "ori" 0 5 10, C4<1001101>;
P_00000241e8aef948 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000241e8aef980 .param/l "sll" 0 5 7, C4<0000000>;
P_00000241e8aef9b8 .param/l "slt" 0 5 8, C4<0101010>;
P_00000241e8aef9f0 .param/l "slti" 0 5 10, C4<1101010>;
P_00000241e8aefa28 .param/l "srl" 0 5 7, C4<0000010>;
P_00000241e8aefa60 .param/l "sub" 0 5 6, C4<0100010>;
P_00000241e8aefa98 .param/l "subu" 0 5 6, C4<0100011>;
P_00000241e8aefad0 .param/l "sw" 0 5 10, C4<1101011>;
P_00000241e8aefb08 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000241e8aefb40 .param/l "xori" 0 5 10, C4<1001110>;
v00000241e8aed410_0 .var "Immed", 31 0;
v00000241e8aec470_0 .net "Inst", 31 0, v00000241e8af3a90_0;  alias, 1 drivers
v00000241e8aed5f0_0 .net "opcode", 6 0, v00000241e8af4210_0;  alias, 1 drivers
E_00000241e8a6fad0 .event anyedge, v00000241e8a82490_0, v00000241e8ae2db0_0;
S_00000241e8aeeed0 .scope module, "reg_file" "REG_FILE" 14 28, 19 2 0, S_00000241e8990a80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_reg1";
    .port_info 1 /INPUT 5 "rd_reg2";
    .port_info 2 /INPUT 5 "wr_reg";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /OUTPUT 32 "rd_data1";
    .port_info 5 /OUTPUT 32 "rd_data2";
    .port_info 6 /INPUT 1 "reg_wr";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
P_00000241e8a6fb50 .param/l "bit_width" 0 19 3, +C4<00000000000000000000000000100000>;
L_00000241e8b4cce0 .functor BUFZ 32, L_00000241e8b00ba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000241e8b4d760 .functor BUFZ 32, L_00000241e8aff3e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000241e8aecbf0_0 .net *"_ivl_0", 31 0, L_00000241e8b00ba0;  1 drivers
v00000241e8aec510_0 .net *"_ivl_10", 6 0, L_00000241e8b010a0;  1 drivers
L_00000241e8b03318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241e8aede10_0 .net *"_ivl_13", 1 0, L_00000241e8b03318;  1 drivers
v00000241e8aec830_0 .net *"_ivl_2", 6 0, L_00000241e8b00d80;  1 drivers
L_00000241e8b032d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241e8aecf10_0 .net *"_ivl_5", 1 0, L_00000241e8b032d0;  1 drivers
v00000241e8aec1f0_0 .net *"_ivl_8", 31 0, L_00000241e8aff3e0;  1 drivers
v00000241e8aed050_0 .net "clk", 0 0, L_00000241e8a5c0a0;  alias, 1 drivers
v00000241e8aec5b0_0 .var/i "i", 31 0;
v00000241e8aeca10_0 .net "rd_data1", 31 0, L_00000241e8b4cce0;  alias, 1 drivers
v00000241e8aecab0_0 .net "rd_data2", 31 0, L_00000241e8b4d760;  alias, 1 drivers
v00000241e8aec330_0 .net "rd_reg1", 4 0, v00000241e8af1fb0_0;  alias, 1 drivers
v00000241e8aecfb0_0 .net "rd_reg2", 4 0, v00000241e8af42b0_0;  alias, 1 drivers
v00000241e8aec650 .array "reg_file", 0 31, 31 0;
v00000241e8aecc90_0 .net "reg_wr", 0 0, v00000241e8afaef0_0;  alias, 1 drivers
v00000241e8aed550_0 .net "rst", 0 0, v00000241e8aff340_0;  alias, 1 drivers
v00000241e8aed730_0 .net "wr_data", 31 0, v00000241e8afc930_0;  alias, 1 drivers
v00000241e8aed7d0_0 .net "wr_reg", 4 0, v00000241e8afac70_0;  alias, 1 drivers
E_00000241e8a70590 .event posedge, v00000241e8ad2f10_0, v00000241e8ad1890_0;
L_00000241e8b00ba0 .array/port v00000241e8aec650, L_00000241e8b00d80;
L_00000241e8b00d80 .concat [ 5 2 0 0], v00000241e8af1fb0_0, L_00000241e8b032d0;
L_00000241e8aff3e0 .array/port v00000241e8aec650, L_00000241e8b010a0;
L_00000241e8b010a0 .concat [ 5 2 0 0], v00000241e8af42b0_0, L_00000241e8b03318;
S_00000241e8aee0c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 19 44, 19 44 0, S_00000241e8aeeed0;
 .timescale 0 0;
v00000241e8aed4b0_0 .var/i "i", 31 0;
S_00000241e8aee570 .scope module, "if_id_buffer" "IF_ID_buffer" 3 56, 20 1 0, S_00000241e8a82a70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 7 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000241e8af7dc0 .param/l "add" 0 5 6, C4<0100000>;
P_00000241e8af7df8 .param/l "addi" 0 5 10, C4<1001000>;
P_00000241e8af7e30 .param/l "addu" 0 5 6, C4<0100001>;
P_00000241e8af7e68 .param/l "and_" 0 5 6, C4<0100100>;
P_00000241e8af7ea0 .param/l "andi" 0 5 10, C4<1001100>;
P_00000241e8af7ed8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000241e8af7f10 .param/l "bne" 0 5 10, C4<1000101>;
P_00000241e8af7f48 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000241e8af7f80 .param/l "j" 0 5 12, C4<1000010>;
P_00000241e8af7fb8 .param/l "jal" 0 5 12, C4<1000011>;
P_00000241e8af7ff0 .param/l "jr" 0 5 8, C4<0001000>;
P_00000241e8af8028 .param/l "lw" 0 5 10, C4<1100011>;
P_00000241e8af8060 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000241e8af8098 .param/l "or_" 0 5 6, C4<0100101>;
P_00000241e8af80d0 .param/l "ori" 0 5 10, C4<1001101>;
P_00000241e8af8108 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000241e8af8140 .param/l "sll" 0 5 7, C4<0000000>;
P_00000241e8af8178 .param/l "slt" 0 5 8, C4<0101010>;
P_00000241e8af81b0 .param/l "slti" 0 5 10, C4<1101010>;
P_00000241e8af81e8 .param/l "srl" 0 5 7, C4<0000010>;
P_00000241e8af8220 .param/l "sub" 0 5 6, C4<0100010>;
P_00000241e8af8258 .param/l "subu" 0 5 6, C4<0100011>;
P_00000241e8af8290 .param/l "sw" 0 5 10, C4<1101011>;
P_00000241e8af82c8 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000241e8af8300 .param/l "xori" 0 5 10, C4<1001110>;
v00000241e8af3a90_0 .var "ID_INST", 31 0;
v00000241e8af2190_0 .var "ID_PC", 31 0;
v00000241e8af4210_0 .var "ID_opcode", 6 0;
v00000241e8af1d30_0 .var "ID_rd_ind", 4 0;
v00000241e8af1fb0_0 .var "ID_rs1_ind", 4 0;
v00000241e8af42b0_0 .var "ID_rs2_ind", 4 0;
v00000241e8af2370_0 .net "IF_FLUSH", 0 0, v00000241e8aed2d0_0;  alias, 1 drivers
v00000241e8af3450_0 .net "IF_INST", 31 0, L_00000241e8b4d060;  alias, 1 drivers
v00000241e8af2910_0 .net "IF_PC", 31 0, v00000241e8af4670_0;  alias, 1 drivers
v00000241e8af2af0_0 .net "clk", 0 0, L_00000241e8a5c0a0;  alias, 1 drivers
v00000241e8af2ff0_0 .net "if_id_Write", 0 0, v00000241e8aec8d0_0;  alias, 1 drivers
v00000241e8af2410_0 .net "rst", 0 0, v00000241e8aff340_0;  alias, 1 drivers
S_00000241e8aee890 .scope module, "if_stage" "IF_stage" 3 51, 21 1 0, S_00000241e8a82a70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /INPUT 3 "pc_src";
    .port_info 3 /INOUT 32 "inst_mem_in";
    .port_info 4 /INPUT 1 "pc_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "inst";
    .port_info 7 /INPUT 1 "rst";
P_00000241e8a6fcd0 .param/l "handler_addr" 0 21 2, C4<00000000000000000000000011111110>;
v00000241e8af4cb0_0 .net "EX_PFC", 31 0, L_00000241e8b00e20;  1 drivers
v00000241e8af5110_0 .net "ID_PFC", 31 0, L_00000241e8b01c80;  alias, 1 drivers
v00000241e8af4ad0_0 .net "clk", 0 0, L_00000241e8a5c0a0;  alias, 1 drivers
v00000241e8af43f0_0 .net "inst", 31 0, L_00000241e8b4d060;  alias, 1 drivers
v00000241e8af4e90_0 .net "inst_mem_in", 31 0, v00000241e8af4670_0;  alias, 1 drivers
v00000241e8af4f30_0 .net "pc_next", 31 0, L_00000241e8b00920;  1 drivers
v00000241e8af5610_0 .net "pc_reg_in", 31 0, v00000241e8af5390_0;  1 drivers
v00000241e8af4fd0_0 .net "pc_src", 2 0, L_00000241e8b01dc0;  alias, 1 drivers
v00000241e8af56b0_0 .net "pc_write", 0 0, v00000241e8aec290_0;  alias, 1 drivers
v00000241e8af5750_0 .net "rst", 0 0, v00000241e8aff340_0;  alias, 1 drivers
S_00000241e8aee250 .scope module, "inst_mem" "IM" 21 20, 22 1 0, S_00000241e8aee890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000241e8a705d0 .param/l "bit_width" 0 22 3, +C4<00000000000000000000000000100000>;
L_00000241e8b4d060 .functor BUFZ 32, L_00000241e8aff2a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000241e8af3270_0 .net "Data_Out", 31 0, L_00000241e8b4d060;  alias, 1 drivers
v00000241e8af2cd0 .array "InstMem", 0 1023, 31 0;
v00000241e8af34f0_0 .net *"_ivl_0", 31 0, L_00000241e8aff2a0;  1 drivers
v00000241e8af4350_0 .net *"_ivl_3", 9 0, L_00000241e8b006a0;  1 drivers
v00000241e8af24b0_0 .net *"_ivl_4", 11 0, L_00000241e8b00880;  1 drivers
L_00000241e8b031f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241e8af2550_0 .net *"_ivl_7", 1 0, L_00000241e8b031f8;  1 drivers
v00000241e8af3630_0 .net "addr", 31 0, v00000241e8af4670_0;  alias, 1 drivers
L_00000241e8aff2a0 .array/port v00000241e8af2cd0, L_00000241e8b00880;
L_00000241e8b006a0 .part v00000241e8af4670_0, 0, 10;
L_00000241e8b00880 .concat [ 10 2 0 0], L_00000241e8b006a0, L_00000241e8b031f8;
S_00000241e8aeea20 .scope module, "new_PC" "Branch_or_Jump_TargGen" 21 22, 23 2 0, S_00000241e8aee890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "Immed";
    .port_info 2 /OUTPUT 32 "targ_addr";
P_00000241e8a6fd50 .param/l "bit_width" 0 23 3, +C4<00000000000000000000000000100000>;
L_00000241e8b03240 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000241e8af3090_0 .net "Immed", 31 0, L_00000241e8b03240;  1 drivers
v00000241e8af5070_0 .net "PC", 31 0, v00000241e8af4670_0;  alias, 1 drivers
v00000241e8af45d0_0 .net "targ_addr", 31 0, L_00000241e8b00920;  alias, 1 drivers
L_00000241e8b00920 .arith/sum 32, v00000241e8af4670_0, L_00000241e8b03240;
S_00000241e8aeebb0 .scope module, "pc_reg" "PC_register" 21 18, 24 2 0, S_00000241e8aee890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_in";
    .port_info 1 /OUTPUT 32 "addr_out";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000241e8a701d0 .param/l "initialaddr" 0 24 11, +C4<11111111111111111111111111111111>;
v00000241e8af5250_0 .net "PC_Write", 0 0, v00000241e8aec290_0;  alias, 1 drivers
v00000241e8af4df0_0 .net "addr_in", 31 0, v00000241e8af5390_0;  alias, 1 drivers
v00000241e8af4670_0 .var "addr_out", 31 0;
v00000241e8af54d0_0 .net "clk", 0 0, L_00000241e8a5c0a0;  alias, 1 drivers
v00000241e8af5570_0 .net "rst", 0 0, v00000241e8aff340_0;  alias, 1 drivers
S_00000241e8af89d0 .scope module, "pc_src_mux" "MUX_8x1" 21 16, 11 3 0, S_00000241e8aee890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000241e8a70290 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v00000241e8af59d0_0 .net "ina", 31 0, L_00000241e8b00920;  alias, 1 drivers
L_00000241e8b030d8 .functor BUFT 1, C4<00000000000000000000000011111110>, C4<0>, C4<0>, C4<0>;
v00000241e8af4a30_0 .net "inb", 31 0, L_00000241e8b030d8;  1 drivers
v00000241e8af47b0_0 .net "inc", 31 0, L_00000241e8b01c80;  alias, 1 drivers
v00000241e8af52f0_0 .net "ind", 31 0, v00000241e8af4670_0;  alias, 1 drivers
v00000241e8af5a70_0 .net "ine", 31 0, L_00000241e8b00e20;  alias, 1 drivers
L_00000241e8b03120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241e8af5890_0 .net "inf", 31 0, L_00000241e8b03120;  1 drivers
L_00000241e8b03168 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241e8af5430_0 .net "ing", 31 0, L_00000241e8b03168;  1 drivers
L_00000241e8b031b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241e8af4b70_0 .net "inh", 31 0, L_00000241e8b031b0;  1 drivers
v00000241e8af5390_0 .var "out", 31 0;
v00000241e8af57f0_0 .net "sel", 2 0, L_00000241e8b01dc0;  alias, 1 drivers
E_00000241e8a70610/0 .event anyedge, v00000241e8ae1eb0_0, v00000241e8af45d0_0, v00000241e8af4a30_0, v00000241e8ae2c70_0;
E_00000241e8a70610/1 .event anyedge, v00000241e8af2910_0, v00000241e8af5a70_0, v00000241e8af5890_0, v00000241e8af5430_0;
E_00000241e8a70610/2 .event anyedge, v00000241e8af4b70_0;
E_00000241e8a70610 .event/or E_00000241e8a70610/0, E_00000241e8a70610/1, E_00000241e8a70610/2;
S_00000241e8af8b60 .scope module, "mem_stage" "MEM_stage" 3 93, 25 3 0, S_00000241e8a82a70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "wdata";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INOUT 1 "reg_write";
    .port_info 5 /INOUT 32 "mem_out";
    .port_info 6 /OUTPUT 32 "forwarded_data";
    .port_info 7 /INPUT 1 "clk";
v00000241e8afb0d0_0 .net "addr", 31 0, v00000241e8ad3190_0;  alias, 1 drivers
v00000241e8afca70_0 .net "clk", 0 0, L_00000241e8a5c0a0;  alias, 1 drivers
v00000241e8afcb10_0 .net "forwarded_data", 31 0, v00000241e8afaa90_0;  alias, 1 drivers
v00000241e8afb530_0 .net "mem_out", 31 0, L_00000241e8b4d3e0;  alias, 1 drivers
v00000241e8afb170_0 .net "mem_read", 0 0, v00000241e8ad2650_0;  alias, 1 drivers
v00000241e8afa8b0_0 .net "mem_write", 0 0, v00000241e8ad26f0_0;  alias, 1 drivers
v00000241e8afb7b0_0 .net "reg_write", 0 0, v00000241e8ad4020_0;  alias, 1 drivers
v00000241e8afbb70_0 .net "wdata", 31 0, v00000241e8ad4f20_0;  alias, 1 drivers
S_00000241e8af9e20 .scope module, "data_mem" "DM" 25 13, 26 1 0, S_00000241e8af8b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "WR";
    .port_info 4 /INPUT 1 "clk";
P_00000241e8a70690 .param/l "bit_width" 0 26 3, +C4<00000000000000000000000000100000>;
L_00000241e8b4d3e0 .functor BUFZ 32, L_00000241e8b02360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000241e8af5930_0 .net "Data_In", 31 0, v00000241e8ad4f20_0;  alias, 1 drivers
v00000241e8af4850_0 .net "Data_Out", 31 0, L_00000241e8b4d3e0;  alias, 1 drivers
v00000241e8af4490_0 .net "WR", 0 0, v00000241e8ad26f0_0;  alias, 1 drivers
v00000241e8af4530_0 .net *"_ivl_0", 31 0, L_00000241e8b02360;  1 drivers
v00000241e8af48f0_0 .net "addr", 31 0, v00000241e8ad3190_0;  alias, 1 drivers
v00000241e8af4710_0 .net "clk", 0 0, L_00000241e8a5c0a0;  alias, 1 drivers
v00000241e8af4990 .array "data_mem", 0 1023, 31 0;
E_00000241e8a71610 .event posedge, v00000241e8ad1890_0;
L_00000241e8b02360 .array/port v00000241e8af4990, v00000241e8ad3190_0;
S_00000241e8af9330 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 26 24, 26 24 0, S_00000241e8af9e20;
 .timescale 0 0;
v00000241e8af51b0_0 .var/i "i", 31 0;
S_00000241e8af9fb0 .scope module, "forward_mux" "MUX_2x1" 25 15, 27 1 0, S_00000241e8af8b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000241e8af4c10_0 .net "ina", 31 0, v00000241e8ad3190_0;  alias, 1 drivers
v00000241e8af4d50_0 .net "inb", 31 0, L_00000241e8b4d3e0;  alias, 1 drivers
v00000241e8afaa90_0 .var "out", 31 0;
v00000241e8afbe90_0 .net "sel", 0 0, v00000241e8ad2650_0;  alias, 1 drivers
E_00000241e8a70810 .event anyedge, v00000241e8ad2650_0, v00000241e8ad3190_0, v00000241e8af4850_0;
S_00000241e8af8cf0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 100, 28 2 0, S_00000241e8a82a70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MEM_ALU_OUT";
    .port_info 1 /INPUT 32 "MEM_rs2";
    .port_info 2 /INPUT 32 "MEM_Data_mem_out";
    .port_info 3 /INPUT 5 "MEM_rs1_ind";
    .port_info 4 /INPUT 5 "MEM_rs2_ind";
    .port_info 5 /INPUT 5 "MEM_rd_ind";
    .port_info 6 /INPUT 32 "MEM_PC";
    .port_info 7 /INPUT 32 "MEM_INST";
    .port_info 8 /INPUT 7 "MEM_opcode";
    .port_info 9 /INPUT 1 "MEM_memread";
    .port_info 10 /INPUT 1 "MEM_memwrite";
    .port_info 11 /INPUT 1 "MEM_regwrite";
    .port_info 12 /INPUT 1 "MEM_FLUSH";
    .port_info 13 /INPUT 1 "clk";
    .port_info 14 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 15 /OUTPUT 32 "WB_rs2";
    .port_info 16 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 17 /OUTPUT 5 "WB_rs1_ind";
    .port_info 18 /OUTPUT 5 "WB_rs2_ind";
    .port_info 19 /OUTPUT 5 "WB_rd_ind";
    .port_info 20 /OUTPUT 32 "WB_PC";
    .port_info 21 /OUTPUT 32 "WB_INST";
    .port_info 22 /OUTPUT 7 "WB_opcode";
    .port_info 23 /OUTPUT 1 "WB_memread";
    .port_info 24 /OUTPUT 1 "WB_memwrite";
    .port_info 25 /OUTPUT 1 "WB_regwrite";
    .port_info 26 /OUTPUT 1 "hlt";
    .port_info 27 /INPUT 1 "rst";
P_00000241e8afe360 .param/l "add" 0 5 6, C4<0100000>;
P_00000241e8afe398 .param/l "addi" 0 5 10, C4<1001000>;
P_00000241e8afe3d0 .param/l "addu" 0 5 6, C4<0100001>;
P_00000241e8afe408 .param/l "and_" 0 5 6, C4<0100100>;
P_00000241e8afe440 .param/l "andi" 0 5 10, C4<1001100>;
P_00000241e8afe478 .param/l "beq" 0 5 10, C4<1000100>;
P_00000241e8afe4b0 .param/l "bne" 0 5 10, C4<1000101>;
P_00000241e8afe4e8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000241e8afe520 .param/l "j" 0 5 12, C4<1000010>;
P_00000241e8afe558 .param/l "jal" 0 5 12, C4<1000011>;
P_00000241e8afe590 .param/l "jr" 0 5 8, C4<0001000>;
P_00000241e8afe5c8 .param/l "lw" 0 5 10, C4<1100011>;
P_00000241e8afe600 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000241e8afe638 .param/l "or_" 0 5 6, C4<0100101>;
P_00000241e8afe670 .param/l "ori" 0 5 10, C4<1001101>;
P_00000241e8afe6a8 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000241e8afe6e0 .param/l "sll" 0 5 7, C4<0000000>;
P_00000241e8afe718 .param/l "slt" 0 5 8, C4<0101010>;
P_00000241e8afe750 .param/l "slti" 0 5 10, C4<1101010>;
P_00000241e8afe788 .param/l "srl" 0 5 7, C4<0000010>;
P_00000241e8afe7c0 .param/l "sub" 0 5 6, C4<0100010>;
P_00000241e8afe7f8 .param/l "subu" 0 5 6, C4<0100011>;
P_00000241e8afe830 .param/l "sw" 0 5 10, C4<1101011>;
P_00000241e8afe868 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000241e8afe8a0 .param/l "xori" 0 5 10, C4<1001110>;
v00000241e8afa9f0_0 .net "MEM_ALU_OUT", 31 0, v00000241e8ad3190_0;  alias, 1 drivers
v00000241e8afb490_0 .net "MEM_Data_mem_out", 31 0, L_00000241e8b4d3e0;  alias, 1 drivers
v00000241e8afa4f0_0 .net "MEM_FLUSH", 0 0, L_00000241e8b4cc00;  alias, 1 drivers
v00000241e8afbd50_0 .net "MEM_INST", 31 0, v00000241e8ad3230_0;  alias, 1 drivers
v00000241e8afc6b0_0 .net "MEM_PC", 31 0, v00000241e8ad1e30_0;  alias, 1 drivers
v00000241e8afabd0_0 .net "MEM_memread", 0 0, v00000241e8ad2650_0;  alias, 1 drivers
v00000241e8afb210_0 .net "MEM_memwrite", 0 0, v00000241e8ad26f0_0;  alias, 1 drivers
v00000241e8afae50_0 .net "MEM_opcode", 6 0, v00000241e8ad1ed0_0;  alias, 1 drivers
v00000241e8afbc10_0 .net "MEM_rd_ind", 4 0, v00000241e8ad4160_0;  alias, 1 drivers
v00000241e8afc9d0_0 .net "MEM_regwrite", 0 0, v00000241e8ad4020_0;  alias, 1 drivers
v00000241e8afc750_0 .net "MEM_rs1_ind", 4 0, v00000241e8ad3bc0_0;  alias, 1 drivers
v00000241e8afbfd0_0 .net "MEM_rs2", 31 0, v00000241e8ad4f20_0;  alias, 1 drivers
v00000241e8afbf30_0 .net "MEM_rs2_ind", 4 0, v00000241e8ad3da0_0;  alias, 1 drivers
v00000241e8afc7f0_0 .var "WB_ALU_OUT", 31 0;
v00000241e8afc390_0 .var "WB_Data_mem_out", 31 0;
v00000241e8afc890_0 .var "WB_INST", 31 0;
v00000241e8afa3b0_0 .var "WB_PC", 31 0;
v00000241e8afa770_0 .var "WB_memread", 0 0;
v00000241e8afadb0_0 .var "WB_memwrite", 0 0;
v00000241e8afb710_0 .var "WB_opcode", 6 0;
v00000241e8afac70_0 .var "WB_rd_ind", 4 0;
v00000241e8afaef0_0 .var "WB_regwrite", 0 0;
v00000241e8afb990_0 .var "WB_rs1_ind", 4 0;
v00000241e8afb030_0 .var "WB_rs2", 31 0;
v00000241e8afa810_0 .var "WB_rs2_ind", 4 0;
v00000241e8afc430_0 .net "clk", 0 0, L_00000241e8a5c0a0;  alias, 1 drivers
v00000241e8afb2b0_0 .var "hlt", 0 0;
v00000241e8afb8f0_0 .net "rst", 0 0, v00000241e8aff340_0;  alias, 1 drivers
E_00000241e8a70a90 .event negedge, v00000241e8ad1890_0;
S_00000241e8af86b0 .scope module, "wb_stage" "WB_stage" 3 105, 29 3 0, S_00000241e8a82a70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "wdata_to_reg_file";
v00000241e8afa450_0 .net "alu_out", 31 0, v00000241e8afc7f0_0;  alias, 1 drivers
v00000241e8afb850_0 .net "mem_out", 31 0, v00000241e8afc390_0;  alias, 1 drivers
v00000241e8afa630_0 .net "mem_read", 0 0, v00000241e8afa770_0;  alias, 1 drivers
v00000241e8afa6d0_0 .net "wdata_to_reg_file", 31 0, v00000241e8afc930_0;  alias, 1 drivers
S_00000241e8af8840 .scope module, "wb_mux" "MUX_2x1" 29 13, 27 1 0, S_00000241e8af86b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000241e8afaf90_0 .net "ina", 31 0, v00000241e8afc7f0_0;  alias, 1 drivers
v00000241e8afa590_0 .net "inb", 31 0, v00000241e8afc390_0;  alias, 1 drivers
v00000241e8afc930_0 .var "out", 31 0;
v00000241e8afb5d0_0 .net "sel", 0 0, v00000241e8afa770_0;  alias, 1 drivers
E_00000241e8a70c50 .event anyedge, v00000241e8afa770_0, v00000241e8afc7f0_0, v00000241e8afc390_0;
    .scope S_00000241e8941840;
T_0 ;
    %wait E_00000241e8a6f850;
    %load/vec4 v00000241e8ae0260_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241e8adebe0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000241e8adf720_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v00000241e8adf900_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v00000241e8adf900_0;
    %load/vec4 v00000241e8ade640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000241e8adebe0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000241e8ade500_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.9, 10;
    %load/vec4 v00000241e8adf5e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v00000241e8adf5e0_0;
    %load/vec4 v00000241e8ade640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000241e8adebe0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000241e8adebe0_0, 0;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v00000241e8ae0260_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_0.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000241e8ae0260_0;
    %cmpi/e 76, 0, 7;
    %flag_or 4, 8;
T_0.19;
    %jmp/1 T_0.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000241e8ae0260_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_0.18;
    %jmp/1 T_0.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000241e8ae0260_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_0.17;
    %jmp/1 T_0.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000241e8ae0260_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_0.16;
    %jmp/1 T_0.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000241e8ae0260_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_0.15;
    %jmp/1 T_0.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000241e8ae0260_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
T_0.14;
    %jmp/1 T_0.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000241e8ae0260_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_0.13;
    %jmp/1 T_0.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000241e8ae0260_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_0.12;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000241e8adfea0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v00000241e8ae0260_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000241e8adfea0_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v00000241e8adf720_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.25, 10;
    %load/vec4 v00000241e8adf900_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.25;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.24, 9;
    %load/vec4 v00000241e8adf900_0;
    %load/vec4 v00000241e8ade460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000241e8adfea0_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v00000241e8ade500_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.29, 10;
    %load/vec4 v00000241e8adf5e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.29;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.28, 9;
    %load/vec4 v00000241e8adf5e0_0;
    %load/vec4 v00000241e8ade460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000241e8adfea0_0, 0;
    %jmp T_0.27;
T_0.26 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000241e8adfea0_0, 0;
T_0.27 ;
T_0.23 ;
T_0.21 ;
T_0.11 ;
    %load/vec4 v00000241e8adf720_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.33, 10;
    %load/vec4 v00000241e8adf900_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.33;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.32, 9;
    %load/vec4 v00000241e8adf900_0;
    %load/vec4 v00000241e8ade460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.30, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000241e8adfae0_0, 0;
    %jmp T_0.31;
T_0.30 ;
    %load/vec4 v00000241e8ade500_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.37, 10;
    %load/vec4 v00000241e8adf5e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.37;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.36, 9;
    %load/vec4 v00000241e8adf5e0_0;
    %load/vec4 v00000241e8ade460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.34, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000241e8adfae0_0, 0;
    %jmp T_0.35;
T_0.34 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241e8adfae0_0, 0;
T_0.35 ;
T_0.31 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000241e8941840;
T_1 ;
    %wait E_00000241e8a70050;
    %load/vec4 v00000241e8adee60_0;
    %cmpi/e 8, 0, 7;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000241e8adf9a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.5, 10;
    %load/vec4 v00000241e8adf2c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v00000241e8ade820_0;
    %load/vec4 v00000241e8adf2c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000241e8adfa40_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000241e8adf720_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.9, 10;
    %load/vec4 v00000241e8adf900_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v00000241e8ade820_0;
    %load/vec4 v00000241e8adf900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000241e8adfa40_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v00000241e8ade500_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.13, 10;
    %load/vec4 v00000241e8adf5e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v00000241e8ade820_0;
    %load/vec4 v00000241e8adf5e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000241e8adfa40_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000241e8adfa40_0, 0;
T_1.11 ;
T_1.7 ;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000241e8adee60_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_1.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000241e8adee60_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_1.16;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000241e8adfa40_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000241e8adfa40_0, 0;
T_1.15 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000241e8941840;
T_2 ;
    %wait E_00000241e8a70010;
    %load/vec4 v00000241e8adf9a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.3, 10;
    %load/vec4 v00000241e8adf2c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v00000241e8ade820_0;
    %load/vec4 v00000241e8adf2c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241e8adeaa0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000241e8adf720_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.7, 10;
    %load/vec4 v00000241e8adf900_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v00000241e8ade820_0;
    %load/vec4 v00000241e8adf900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000241e8adeaa0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v00000241e8ade500_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.11, 10;
    %load/vec4 v00000241e8adf5e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v00000241e8ade820_0;
    %load/vec4 v00000241e8adf5e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000241e8adeaa0_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000241e8adeaa0_0, 0;
T_2.9 ;
T_2.5 ;
T_2.1 ;
    %load/vec4 v00000241e8adf9a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.15, 10;
    %load/vec4 v00000241e8adf2c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.14, 9;
    %load/vec4 v00000241e8adfd60_0;
    %load/vec4 v00000241e8adf2c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241e8adf220_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000241e8adf720_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.19, 10;
    %load/vec4 v00000241e8adf900_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.18, 9;
    %load/vec4 v00000241e8adfd60_0;
    %load/vec4 v00000241e8adf900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000241e8adf220_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v00000241e8ade500_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.23, 10;
    %load/vec4 v00000241e8adf5e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.22, 9;
    %load/vec4 v00000241e8adfd60_0;
    %load/vec4 v00000241e8adf5e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000241e8adf220_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000241e8adf220_0, 0;
T_2.21 ;
T_2.17 ;
T_2.13 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000241e8af89d0;
T_3 ;
    %wait E_00000241e8a70610;
    %load/vec4 v00000241e8af57f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v00000241e8af59d0_0;
    %store/vec4 v00000241e8af5390_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v00000241e8af4a30_0;
    %store/vec4 v00000241e8af5390_0, 0, 32;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v00000241e8af47b0_0;
    %store/vec4 v00000241e8af5390_0, 0, 32;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v00000241e8af52f0_0;
    %store/vec4 v00000241e8af5390_0, 0, 32;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v00000241e8af5a70_0;
    %store/vec4 v00000241e8af5390_0, 0, 32;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v00000241e8af5890_0;
    %store/vec4 v00000241e8af5390_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v00000241e8af5430_0;
    %store/vec4 v00000241e8af5390_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v00000241e8af4b70_0;
    %store/vec4 v00000241e8af5390_0, 0, 32;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000241e8aeebb0;
T_4 ;
    %wait E_00000241e8a70590;
    %load/vec4 v00000241e8af5570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000241e8af4670_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000241e8af5250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000241e8af4df0_0;
    %assign/vec4 v00000241e8af4670_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000241e8aee250;
T_5 ;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241e8af2cd0, 0, 4;
    %end;
    .thread T_5;
    .scope S_00000241e8aee570;
T_6 ;
    %wait E_00000241e8a704d0;
    %load/vec4 v00000241e8af2410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000241e8af4210_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000241e8af1fb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000241e8af42b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000241e8af1d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241e8af3a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241e8af2190_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000241e8af2ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000241e8af2370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v00000241e8af3450_0;
    %assign/vec4 v00000241e8af3a90_0, 0;
    %load/vec4 v00000241e8af2910_0;
    %assign/vec4 v00000241e8af2190_0, 0;
    %load/vec4 v00000241e8af3450_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000241e8af3450_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000241e8af4210_0, 0;
    %load/vec4 v00000241e8af3450_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000241e8af42b0_0, 0;
    %load/vec4 v00000241e8af3450_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000241e8af1d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000241e8af3450_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 7;
    %jmp/1 T_6.10, 4;
    %flag_mov 8, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000241e8af3450_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_6.10;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v00000241e8af3450_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000241e8af1fb0_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v00000241e8af3450_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000241e8af1fb0_0, 0;
T_6.9 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000241e8af3450_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000241e8af4210_0, 0;
    %load/vec4 v00000241e8af3450_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000241e8af1fb0_0, 0;
    %load/vec4 v00000241e8af3450_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000241e8af42b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000241e8af3450_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_6.11, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000241e8af1d30_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v00000241e8af3450_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000241e8af1d30_0, 0;
T_6.12 ;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000241e8af4210_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000241e8af1fb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000241e8af42b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000241e8af1d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241e8af3a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241e8af2190_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000241e8aeeed0;
T_7 ;
    %wait E_00000241e8a70590;
    %load/vec4 v00000241e8aed550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241e8aec5b0_0, 0, 32;
T_7.2 ;
    %load/vec4 v00000241e8aec5b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000241e8aec5b0_0;
    %store/vec4a v00000241e8aec650, 4, 0;
    %load/vec4 v00000241e8aec5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241e8aec5b0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000241e8aed7d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.6, 4;
    %load/vec4 v00000241e8aecc90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v00000241e8aed730_0;
    %load/vec4 v00000241e8aed7d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241e8aec650, 0, 4;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241e8aec650, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000241e8aeeed0;
T_8 ;
    %delay 20005, 0;
    %vpi_call 19 43 "$display", "Reading Register File : " {0 0 0};
    %fork t_1, S_00000241e8aee0c0;
    %jmp t_0;
    .scope S_00000241e8aee0c0;
t_1 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000241e8aed4b0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000241e8aed4b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v00000241e8aed4b0_0;
    %load/vec4a v00000241e8aec650, 4;
    %ix/getv/s 4, v00000241e8aed4b0_0;
    %load/vec4a v00000241e8aec650, 4;
    %vpi_call 19 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v00000241e8aed4b0_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v00000241e8aed4b0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000241e8aed4b0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_00000241e8aeeed0;
t_0 %join;
    %end;
    .thread T_8;
    .scope S_00000241e8aeed40;
T_9 ;
    %wait E_00000241e8a6fad0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241e8aed410_0, 0, 32;
    %load/vec4 v00000241e8aed5f0_0;
    %cmpi/e 0, 0, 7;
    %jmp/1 T_9.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000241e8aed5f0_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_9.2;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000241e8aec470_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000241e8aed410_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000241e8aed5f0_0;
    %parti/s 1, 6, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.3, 4;
    %load/vec4 v00000241e8aed5f0_0;
    %cmpi/e 76, 0, 7;
    %jmp/1 T_9.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000241e8aed5f0_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_9.8;
    %jmp/1 T_9.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000241e8aed5f0_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_9.7;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000241e8aec470_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000241e8aed410_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v00000241e8aed5f0_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_9.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000241e8aed5f0_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_9.11;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000241e8aec470_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000241e8aed410_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v00000241e8aed5f0_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_9.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000241e8aed5f0_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_9.18;
    %jmp/1 T_9.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000241e8aed5f0_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_9.17;
    %jmp/1 T_9.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000241e8aed5f0_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 8;
T_9.16;
    %jmp/1 T_9.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000241e8aed5f0_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_9.15;
    %jmp/1 T_9.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000241e8aed5f0_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_9.14;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v00000241e8aec470_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000241e8aec470_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000241e8aed410_0, 0;
T_9.12 ;
T_9.10 ;
T_9.6 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000241e8944710;
T_10 ;
    %wait E_00000241e8a6fed0;
    %load/vec4 v00000241e8aed230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v00000241e8aec790_0;
    %store/vec4 v00000241e8aecdd0_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v00000241e8aed190_0;
    %store/vec4 v00000241e8aecdd0_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v00000241e8aedcd0_0;
    %store/vec4 v00000241e8aecdd0_0, 0, 32;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v00000241e8aecd30_0;
    %store/vec4 v00000241e8aecdd0_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000241e8aee3e0;
T_11 ;
    %wait E_00000241e8a6f8d0;
    %load/vec4 v00000241e8aed370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v00000241e8aedb90_0;
    %store/vec4 v00000241e8aecb50_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v00000241e8aec3d0_0;
    %store/vec4 v00000241e8aecb50_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v00000241e8aece70_0;
    %store/vec4 v00000241e8aecb50_0, 0, 32;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v00000241e8aeda50_0;
    %store/vec4 v00000241e8aecb50_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000241e8aee700;
T_12 ;
    %wait E_00000241e8a70550;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v00000241e8aedd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241e8aec0b0_0, 0;
    %assign/vec4 v00000241e8aedf50_0, 0;
    %load/vec4 v00000241e8aec970_0;
    %cmpi/e 8, 0, 7;
    %jmp/1 T_12.5, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000241e8aec970_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 9;
T_12.5;
    %jmp/1 T_12.4, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000241e8aec970_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 9;
T_12.4;
    %jmp/1 T_12.3, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000241e8aec970_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 9;
T_12.3;
    %flag_get/vec4 4;
    %jmp/1 T_12.2, 4;
    %load/vec4 v00000241e8aec970_0;
    %pushi/vec4 66, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_12.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241e8aedf50_0, 0;
T_12.0 ;
    %load/vec4 v00000241e8aec970_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_12.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241e8aec0b0_0, 0;
T_12.6 ;
    %load/vec4 v00000241e8aec970_0;
    %cmpi/e 107, 0, 7;
    %jmp/0xz  T_12.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241e8aedd70_0, 0;
T_12.8 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000241e8944580;
T_13 ;
    %wait E_00000241e8a6fdd0;
    %load/vec4 v00000241e8aedaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241e8aec290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241e8aec8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241e8aed2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241e8aedeb0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000241e8aed0f0_0;
    %cmpi/e 8, 0, 7;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241e8aec290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241e8aec8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241e8aed2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241e8aedeb0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v00000241e8aed0f0_0;
    %cmpi/e 68, 0, 7;
    %jmp/1 T_13.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000241e8aed0f0_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_13.6;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241e8aec290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241e8aec8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241e8aed2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241e8aedeb0_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241e8aec290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241e8aec8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241e8aed2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241e8aedeb0_0, 0;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000241e89419d0;
T_14 ;
    %wait E_00000241e8a704d0;
    %load/vec4 v00000241e8ae14b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 185;
    %split/vec4 1;
    %assign/vec4 v00000241e8ae01c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241e8adfb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241e8adf0e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8ae2b30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8adf360_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8adf7c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8adeb40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8ae0120_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000241e8adec80_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000241e8ae17d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000241e8ad39e0_0, 0;
    %assign/vec4 v00000241e8adfe00_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000241e8ae2d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v00000241e8ae1f50_0;
    %assign/vec4 v00000241e8adfe00_0, 0;
    %load/vec4 v00000241e8ae24f0_0;
    %assign/vec4 v00000241e8ad39e0_0, 0;
    %load/vec4 v00000241e8ae1410_0;
    %assign/vec4 v00000241e8ae17d0_0, 0;
    %load/vec4 v00000241e8ae1ff0_0;
    %assign/vec4 v00000241e8adec80_0, 0;
    %load/vec4 v00000241e8ae1b90_0;
    %assign/vec4 v00000241e8ae0120_0, 0;
    %load/vec4 v00000241e8ae2db0_0;
    %assign/vec4 v00000241e8adeb40_0, 0;
    %load/vec4 v00000241e8ae2090_0;
    %assign/vec4 v00000241e8adf7c0_0, 0;
    %load/vec4 v00000241e8ae1af0_0;
    %assign/vec4 v00000241e8adf360_0, 0;
    %load/vec4 v00000241e8ae1050_0;
    %assign/vec4 v00000241e8ae2b30_0, 0;
    %load/vec4 v00000241e8ae1370_0;
    %assign/vec4 v00000241e8adf0e0_0, 0;
    %load/vec4 v00000241e8ae1c30_0;
    %assign/vec4 v00000241e8adfb80_0, 0;
    %load/vec4 v00000241e8ae19b0_0;
    %assign/vec4 v00000241e8ae01c0_0, 0;
    %load/vec4 v00000241e8ae2c70_0;
    %assign/vec4 v00000241e8adedc0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 217;
    %split/vec4 32;
    %assign/vec4 v00000241e8adedc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241e8ae01c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241e8adfb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241e8adf0e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8ae2b30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8adf360_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8adf7c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8adeb40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8ae0120_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000241e8adec80_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000241e8ae17d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000241e8ad39e0_0, 0;
    %assign/vec4 v00000241e8adfe00_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000241e8974570;
T_15 ;
    %wait E_00000241e8a6fa10;
    %load/vec4 v00000241e8ad4ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v00000241e8ad5060_0;
    %store/vec4 v00000241e8ad5740_0, 0, 32;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v00000241e8ad4520_0;
    %store/vec4 v00000241e8ad5740_0, 0, 32;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v00000241e8ad4700_0;
    %store/vec4 v00000241e8ad5740_0, 0, 32;
    %jmp T_15.4;
T_15.3 ;
    %load/vec4 v00000241e8ad48e0_0;
    %store/vec4 v00000241e8ad5740_0, 0, 32;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000241e8973ad0;
T_16 ;
    %wait E_00000241e8a6f7d0;
    %load/vec4 v00000241e8ad4e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %jmp T_16.8;
T_16.0 ;
    %load/vec4 v00000241e8ad3940_0;
    %store/vec4 v00000241e8ad5100_0, 0, 32;
    %jmp T_16.8;
T_16.1 ;
    %load/vec4 v00000241e8ad42a0_0;
    %store/vec4 v00000241e8ad5100_0, 0, 32;
    %jmp T_16.8;
T_16.2 ;
    %load/vec4 v00000241e8ad4480_0;
    %store/vec4 v00000241e8ad5100_0, 0, 32;
    %jmp T_16.8;
T_16.3 ;
    %load/vec4 v00000241e8ad3d00_0;
    %store/vec4 v00000241e8ad5100_0, 0, 32;
    %jmp T_16.8;
T_16.4 ;
    %load/vec4 v00000241e8ad45c0_0;
    %store/vec4 v00000241e8ad5100_0, 0, 32;
    %jmp T_16.8;
T_16.5 ;
    %load/vec4 v00000241e8ad52e0_0;
    %store/vec4 v00000241e8ad5100_0, 0, 32;
    %jmp T_16.8;
T_16.6 ;
    %load/vec4 v00000241e8ad4980_0;
    %store/vec4 v00000241e8ad5100_0, 0, 32;
    %jmp T_16.8;
T_16.7 ;
    %load/vec4 v00000241e8ad47a0_0;
    %store/vec4 v00000241e8ad5100_0, 0, 32;
    %jmp T_16.8;
T_16.8 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000241e8976a80;
T_17 ;
    %wait E_00000241e8a6ffd0;
    %load/vec4 v00000241e8ad4de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %jmp T_17.10;
T_17.0 ;
    %load/vec4 v00000241e8ad4ac0_0;
    %pad/u 33;
    %load/vec4 v00000241e8ad4200_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v00000241e8ad3c60_0, 0, 32;
    %store/vec4 v00000241e8ad38a0_0, 0, 1;
    %jmp T_17.10;
T_17.1 ;
    %load/vec4 v00000241e8ad4ac0_0;
    %pad/u 33;
    %load/vec4 v00000241e8ad4200_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v00000241e8ad3c60_0, 0, 32;
    %store/vec4 v00000241e8ad38a0_0, 0, 1;
    %jmp T_17.10;
T_17.2 ;
    %load/vec4 v00000241e8ad4ac0_0;
    %pad/u 33;
    %load/vec4 v00000241e8ad4200_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %store/vec4 v00000241e8ad3c60_0, 0, 32;
    %store/vec4 v00000241e8ad38a0_0, 0, 1;
    %jmp T_17.10;
T_17.3 ;
    %load/vec4 v00000241e8ad4ac0_0;
    %pad/u 33;
    %load/vec4 v00000241e8ad4200_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %store/vec4 v00000241e8ad3c60_0, 0, 32;
    %store/vec4 v00000241e8ad38a0_0, 0, 1;
    %jmp T_17.10;
T_17.4 ;
    %load/vec4 v00000241e8ad4ac0_0;
    %pad/u 33;
    %load/vec4 v00000241e8ad4200_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %store/vec4 v00000241e8ad3c60_0, 0, 32;
    %store/vec4 v00000241e8ad38a0_0, 0, 1;
    %jmp T_17.10;
T_17.5 ;
    %load/vec4 v00000241e8ad4ac0_0;
    %pad/u 33;
    %load/vec4 v00000241e8ad4200_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %store/vec4 v00000241e8ad3c60_0, 0, 32;
    %store/vec4 v00000241e8ad38a0_0, 0, 1;
    %jmp T_17.10;
T_17.6 ;
    %load/vec4 v00000241e8ad4200_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_17.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_17.12, 8;
T_17.11 ; End of true expr.
    %load/vec4 v00000241e8ad38a0_0;
    %load/vec4 v00000241e8ad4200_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000241e8ad4ac0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000241e8ad4200_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000241e8ad4200_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_17.12, 8;
 ; End of false expr.
    %blend;
T_17.12;
    %store/vec4 v00000241e8ad38a0_0, 0, 1;
    %load/vec4 v00000241e8ad4ac0_0;
    %ix/getv 4, v00000241e8ad4200_0;
    %shiftl 4;
    %store/vec4 v00000241e8ad3c60_0, 0, 32;
    %jmp T_17.10;
T_17.7 ;
    %load/vec4 v00000241e8ad4200_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_17.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_17.14, 8;
T_17.13 ; End of true expr.
    %load/vec4 v00000241e8ad38a0_0;
    %load/vec4 v00000241e8ad4200_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000241e8ad4ac0_0;
    %load/vec4 v00000241e8ad4200_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000241e8ad4200_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_17.14, 8;
 ; End of false expr.
    %blend;
T_17.14;
    %store/vec4 v00000241e8ad38a0_0, 0, 1;
    %load/vec4 v00000241e8ad4ac0_0;
    %ix/getv 4, v00000241e8ad4200_0;
    %shiftr 4;
    %store/vec4 v00000241e8ad3c60_0, 0, 32;
    %jmp T_17.10;
T_17.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e8ad38a0_0, 0, 1;
    %load/vec4 v00000241e8ad4ac0_0;
    %load/vec4 v00000241e8ad4200_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_17.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_17.16, 8;
T_17.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_17.16, 8;
 ; End of false expr.
    %blend;
T_17.16;
    %store/vec4 v00000241e8ad3c60_0, 0, 32;
    %jmp T_17.10;
T_17.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e8ad38a0_0, 0, 1;
    %load/vec4 v00000241e8ad4200_0;
    %load/vec4 v00000241e8ad4ac0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_17.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_17.18, 8;
T_17.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_17.18, 8;
 ; End of false expr.
    %blend;
T_17.18;
    %store/vec4 v00000241e8ad3c60_0, 0, 32;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000241e89743e0;
T_18 ;
    %wait E_00000241e8a6fd90;
    %load/vec4 v00000241e8ad4b60_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 7;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 7;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 7;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 7;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 7;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 7;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_18.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_18.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_18.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_18.19, 6;
    %dup/vec4;
    %pushi/vec4 106, 0, 7;
    %cmp/u;
    %jmp/1 T_18.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 7;
    %cmp/u;
    %jmp/1 T_18.21, 6;
    %jmp T_18.22;
T_18.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000241e8ad4840_0, 0;
    %jmp T_18.22;
T_18.22 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000241e8973c60;
T_19 ;
    %wait E_00000241e8a6ff50;
    %load/vec4 v00000241e8ad3ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v00000241e8ad4d40_0;
    %store/vec4 v00000241e8ad5240_0, 0, 32;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v00000241e8ad4fc0_0;
    %store/vec4 v00000241e8ad5240_0, 0, 32;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v00000241e8ad4340_0;
    %store/vec4 v00000241e8ad5240_0, 0, 32;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v00000241e8ad51a0_0;
    %store/vec4 v00000241e8ad5240_0, 0, 32;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000241e89438f0;
T_20 ;
    %wait E_00000241e8a704d0;
    %load/vec4 v00000241e8ad4c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v00000241e8ad4020_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241e8ad26f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241e8ad2650_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000241e8ad1ed0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000241e8ad4160_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000241e8ad3da0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000241e8ad3bc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8ad4f20_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8ad3230_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8ad1e30_0, 0;
    %assign/vec4 v00000241e8ad3190_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000241e8ad1cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v00000241e8ad2010_0;
    %assign/vec4 v00000241e8ad3190_0, 0;
    %load/vec4 v00000241e8ad25b0_0;
    %assign/vec4 v00000241e8ad4f20_0, 0;
    %load/vec4 v00000241e8ad2510_0;
    %assign/vec4 v00000241e8ad3bc0_0, 0;
    %load/vec4 v00000241e8ad1f70_0;
    %assign/vec4 v00000241e8ad3da0_0, 0;
    %load/vec4 v00000241e8ad2470_0;
    %assign/vec4 v00000241e8ad4160_0, 0;
    %load/vec4 v00000241e8ad2330_0;
    %assign/vec4 v00000241e8ad1ed0_0, 0;
    %load/vec4 v00000241e8ad3050_0;
    %assign/vec4 v00000241e8ad2650_0, 0;
    %load/vec4 v00000241e8ad30f0_0;
    %assign/vec4 v00000241e8ad26f0_0, 0;
    %load/vec4 v00000241e8ad2790_0;
    %assign/vec4 v00000241e8ad4020_0, 0;
    %load/vec4 v00000241e8ad2fb0_0;
    %assign/vec4 v00000241e8ad1e30_0, 0;
    %load/vec4 v00000241e8ad1d90_0;
    %assign/vec4 v00000241e8ad3230_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v00000241e8ad4020_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241e8ad26f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241e8ad2650_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000241e8ad1ed0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000241e8ad4160_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000241e8ad3da0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000241e8ad3bc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8ad4f20_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8ad3230_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8ad1e30_0, 0;
    %assign/vec4 v00000241e8ad3190_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000241e8af9e20;
T_21 ;
    %wait E_00000241e8a71610;
    %load/vec4 v00000241e8af4490_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v00000241e8af5930_0;
    %ix/getv 4, v00000241e8af48f0_0;
    %store/vec4a v00000241e8af4990, 4, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000241e8af9e20;
T_22 ;
    %delay 20004, 0;
    %vpi_call 26 23 "$display", "Reading Data Memory Content : " {0 0 0};
    %fork t_3, S_00000241e8af9330;
    %jmp t_2;
    .scope S_00000241e8af9330;
t_3 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v00000241e8af51b0_0, 0, 32;
T_22.0 ;
    %load/vec4 v00000241e8af51b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_22.1, 5;
    %ix/getv/s 4, v00000241e8af51b0_0;
    %load/vec4a v00000241e8af4990, 4;
    %vpi_call 26 25 "$display", "addr = %d , Mem[addr] = %d", v00000241e8af51b0_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000241e8af51b0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000241e8af51b0_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %end;
    .scope S_00000241e8af9e20;
t_2 %join;
    %end;
    .thread T_22;
    .scope S_00000241e8af9fb0;
T_23 ;
    %wait E_00000241e8a70810;
    %load/vec4 v00000241e8afbe90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %load/vec4 v00000241e8af4c10_0;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v00000241e8af4d50_0;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v00000241e8afaa90_0, 0, 32;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000241e8af8cf0;
T_24 ;
    %wait E_00000241e8a704d0;
    %load/vec4 v00000241e8afb8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v00000241e8afb2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241e8afaef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241e8afadb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241e8afa770_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000241e8afb710_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000241e8afac70_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000241e8afa810_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000241e8afb990_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8afc390_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8afb030_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8afc890_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8afa3b0_0, 0;
    %assign/vec4 v00000241e8afc7f0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v00000241e8afa4f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v00000241e8afa9f0_0;
    %assign/vec4 v00000241e8afc7f0_0, 0;
    %load/vec4 v00000241e8afbfd0_0;
    %assign/vec4 v00000241e8afb030_0, 0;
    %load/vec4 v00000241e8afb490_0;
    %assign/vec4 v00000241e8afc390_0, 0;
    %load/vec4 v00000241e8afc750_0;
    %assign/vec4 v00000241e8afb990_0, 0;
    %load/vec4 v00000241e8afbf30_0;
    %assign/vec4 v00000241e8afa810_0, 0;
    %load/vec4 v00000241e8afbc10_0;
    %assign/vec4 v00000241e8afac70_0, 0;
    %load/vec4 v00000241e8afae50_0;
    %assign/vec4 v00000241e8afb710_0, 0;
    %load/vec4 v00000241e8afabd0_0;
    %assign/vec4 v00000241e8afa770_0, 0;
    %load/vec4 v00000241e8afb210_0;
    %assign/vec4 v00000241e8afadb0_0, 0;
    %load/vec4 v00000241e8afc9d0_0;
    %assign/vec4 v00000241e8afaef0_0, 0;
    %load/vec4 v00000241e8afc6b0_0;
    %assign/vec4 v00000241e8afa3b0_0, 0;
    %load/vec4 v00000241e8afbd50_0;
    %assign/vec4 v00000241e8afc890_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v00000241e8afb2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241e8afaef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241e8afadb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241e8afa770_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000241e8afb710_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000241e8afac70_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000241e8afa810_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000241e8afb990_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8afc390_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8afb030_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8afc890_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000241e8afa3b0_0, 0;
    %assign/vec4 v00000241e8afc7f0_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_00000241e8af8cf0;
T_25 ;
    %wait E_00000241e8a70a90;
    %load/vec4 v00000241e8afae50_0;
    %cmpi/e 127, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_25.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %assign/vec4 v00000241e8afb2b0_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_00000241e8af8840;
T_26 ;
    %wait E_00000241e8a70c50;
    %load/vec4 v00000241e8afb5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %load/vec4 v00000241e8afaf90_0;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v00000241e8afa590_0;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v00000241e8afc930_0, 0, 32;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_00000241e8a82a70;
T_27 ;
    %wait E_00000241e8a704d0;
    %load/vec4 v00000241e8affd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241e8b009c0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000241e8b009c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000241e8b009c0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000241e8a7f7e0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e8aff340_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_00000241e8a7f7e0;
T_29 ;
    %delay 1, 0;
    %load/vec4 v00000241e8aff7a0_0;
    %inv;
    %assign/vec4 v00000241e8aff7a0_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_00000241e8a7f7e0;
T_30 ;
    %vpi_call 2 43 "$dumpfile", "testoutdump.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241e8aff7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241e8aff340_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241e8aff340_0, 0, 1;
    %vpi_call 2 50 "$display", "Executing..." {0 0 0};
    %delay 20001, 0;
    %load/vec4 v00000241e8afff20_0;
    %addi 1, 0, 32;
    %vpi_call 2 54 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    ".\PL_CPU_vscode_sim.v";
    "./CPU5STAGE.v";
    "./exception_detect_unit.v";
    "./opcodes.v";
    "./EX_MEM_buffer.v";
    "./EX_stage.v";
    "./ALU.v";
    "./ALU_OPER.v";
    "./MUX_4x1.v";
    "./MUX_8x1.v";
    "./forward_unit.v";
    "./ID_EX_buffer.v";
    "./ID_stage.v";
    "./BranchResolver.v";
    "./StallDetectionUnit.v";
    "./control_unit.v";
    "./Immed_Gen_unit.v";
    "./REG_FILE.v";
    "./IF_ID_buffer.v";
    "./IF_stage.v";
    "./IM.v";
    "./Branch_or_Jump_TargGen.v";
    "./PC_register.v";
    "./MEM_stage.v";
    "./DM.v";
    "./MUX_2x1.v";
    "./MEM_WB_buffer.v";
    "./WB_stage.v";
