v 4
file . "clock_divider.vhd" "eb8804e094d397ed39b12afda6495766ac6e1cc4" "20200423212536.420":
  entity clock_divider at 12( 348) + 0 on 37;
  architecture rtl of clock_divider at 21( 513) + 0 on 38;
file . "tb_clock_divider.vhd" "bcf8272bff053fc2730c68db7792224615e06c38" "20200423212538.502":
  entity tb_clock_divider at 12( 365) + 0 on 39;
  architecture behavior of tb_clock_divider at 18( 442) + 0 on 40;
