
---------- Begin Simulation Statistics ----------
final_tick                                51548150000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70120                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717480                       # Number of bytes of host memory used
host_op_rate                                   116413                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1426.13                       # Real time elapsed on the host
host_tick_rate                               36145586                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166019455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051548                       # Number of seconds simulated
sim_ticks                                 51548150000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33791557                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73521947                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     166019455                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.030963                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.030963                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  47835605                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 29607678                       # number of floating regfile writes
system.cpu.idleCycles                          196063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                17886                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5907076                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.889422                       # Inst execution rate
system.cpu.iew.exec_refs                     54888876                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16872916                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                18892534                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38033902                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                253                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1849                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             17505352                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           195889848                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38015960                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            124391                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194792383                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  54551                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3128086                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 295068                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3157365                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            577                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        10748                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7138                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 257310292                       # num instructions consuming a value
system.cpu.iew.wb_count                     191328922                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570774                       # average fanout of values written-back
system.cpu.iew.wb_producers                 146865968                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.855827                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194587621                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                321065746                       # number of integer regfile reads
system.cpu.int_regfile_writes               144550681                       # number of integer regfile writes
system.cpu.ipc                               0.969967                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.969967                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4176142      2.14%      2.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             111676510     57.29%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6313274      3.24%     62.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                100847      0.05%     62.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1448492      0.74%     63.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     63.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3132      0.00%     63.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2862078      1.47%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   72      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7658      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2869676      1.47%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 248      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2020      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781109      2.45%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386458      1.22%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              18      0.00%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347072      1.72%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26424325     13.56%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10639016      5.46%     90.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        11641019      5.97%     96.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6237579      3.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              194916777                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                39371368                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            76879562                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     37136296                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           49834654                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3663113                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018793                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  584210     15.95%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     70      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     29      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   57      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                22      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                5      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 409764     11.19%     27.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                788979     21.54%     48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1632468     44.57%     93.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           247488      6.76%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              155032380                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          419536326                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    154192626                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         175926072                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  195827718                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 194916777                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               62130                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        29870315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18986                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          56741                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5206082                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     102900238                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.894231                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.152491                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            44415796     43.16%     43.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9881368      9.60%     52.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13089621     12.72%     65.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11231728     10.92%     76.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9934084      9.65%     86.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6352082      6.17%     92.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3845783      3.74%     95.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2608669      2.54%     98.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1541107      1.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       102900238                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.890628                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2270175                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1706631                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38033902                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            17505352                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70466132                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        103096301                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       378990                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        766688                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       425178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1228                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       851383                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1228                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6478413                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4662989                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             15742                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3408632                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3399108                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.720592                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  612217                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          592033                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             582878                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9155                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1449                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        24336001                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             14991                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     99684049                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.665457                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.565002                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        50336653     50.50%     50.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19848986     19.91%     70.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8636308      8.66%     79.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3078201      3.09%     82.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3160577      3.17%     85.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1821649      1.83%     87.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1168806      1.17%     88.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2163091      2.17%     90.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9469778      9.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     99684049                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              166019455                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39264133                       # Number of memory references committed
system.cpu.commit.loads                      30740931                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         176                       # Number of memory barriers committed
system.cpu.commit.branches                    4827028                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   26165588                       # Number of committed floating point instructions.
system.cpu.commit.integer                   148225635                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                531272                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046605      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101615079     61.21%     61.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6312256      3.80%     65.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97655      0.06%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445015      0.87%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2294      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855490      1.72%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         5352      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865770      1.73%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          248      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          900      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779154      2.88%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384878      1.44%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344513      2.01%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24849866     14.97%     91.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7834725      4.72%     96.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891065      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688477      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    166019455                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9469778                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42470039                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42470039                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43807397                       # number of overall hits
system.cpu.dcache.overall_hits::total        43807397                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       529839                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         529839                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       684196                       # number of overall misses
system.cpu.dcache.overall_misses::total        684196                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34308647443                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34308647443                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34308647443                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34308647443                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     42999878                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     42999878                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44491593                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44491593                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012322                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012322                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015378                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015378                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64752.967303                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64752.967303                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50144.472407                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50144.472407                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       489862                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          113                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8690                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.370771                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    28.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172386                       # number of writebacks
system.cpu.dcache.writebacks::total            172386                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       164320                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       164320                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       164320                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       164320                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       365519                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       365519                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       422437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       422437                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24205713444                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24205713444                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28494174444                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28494174444                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008500                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008500                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009495                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009495                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66222.859671                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66222.859671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67451.890919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67451.890919                       # average overall mshr miss latency
system.cpu.dcache.replacements                 421924                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34114591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34114591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       362003                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        362003                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21991307000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21991307000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34476594                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34476594                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60748.963406                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60748.963406                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       164306                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       164306                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       197697                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       197697                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12056821000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12056821000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005734                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005734                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60986.362970                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60986.362970                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8355448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8355448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       167836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       167836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12317340443                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12317340443                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019691                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019691                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73389.144421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73389.144421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       167822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       167822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12148892444                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12148892444                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019690                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019690                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72391.536533                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72391.536533                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      1337358                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1337358                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       154357                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       154357                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      1491715                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1491715                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.103476                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.103476                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        56918                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        56918                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   4288461000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4288461000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.038156                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.038156                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75344.548298                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75344.548298                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51548150000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.691524                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44229835                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            422436                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.701860                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.691524                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999398                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999398                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89405622                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89405622                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51548150000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7683205                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              69316119                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  10921979                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14683867                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 295068                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3073289                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1673                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              198336845                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7717                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    37961366                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16873007                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5577                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        188489                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51548150000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51548150000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51548150000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           12911614                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      117850361                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6478413                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4594203                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      89684280                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  593394                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  939                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6658                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  12630974                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  9094                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          102900238                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.028074                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.201037                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 68356891     66.43%     66.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2001919      1.95%     68.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3576232      3.48%     71.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2541253      2.47%     74.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2030290      1.97%     76.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2067812      2.01%     78.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1372244      1.33%     79.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2411348      2.34%     81.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18542249     18.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            102900238                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.062838                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.143109                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     12626248                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12626248                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12626248                       # number of overall hits
system.cpu.icache.overall_hits::total        12626248                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4726                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4726                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4726                       # number of overall misses
system.cpu.icache.overall_misses::total          4726                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    280234000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    280234000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    280234000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    280234000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12630974                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12630974                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12630974                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12630974                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000374                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000374                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59296.233601                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59296.233601                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59296.233601                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59296.233601                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          906                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.684211                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3254                       # number of writebacks
system.cpu.icache.writebacks::total              3254                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          959                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          959                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          959                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          959                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3767                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3767                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3767                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3767                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    224633500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    224633500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    224633500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    224633500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000298                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000298                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000298                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000298                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59631.935227                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59631.935227                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59631.935227                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59631.935227                       # average overall mshr miss latency
system.cpu.icache.replacements                   3254                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12626248                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12626248                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4726                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4726                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    280234000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    280234000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12630974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12630974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59296.233601                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59296.233601                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          959                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          959                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    224633500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    224633500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000298                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000298                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59631.935227                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59631.935227                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51548150000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.368577                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12630015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3767                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3352.804619                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.368577                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25265715                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25265715                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51548150000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12632001                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1289                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51548150000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51548150000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51548150000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1982703                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7292954                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  109                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 577                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                8982147                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 9577                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   7896                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51548150000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 295068                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12408086                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                25672150                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3140                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  20654988                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              43866806                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              196434852                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10441                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               22048188                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1524915                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               17162392                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           249045931                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   478449570                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                324125691                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  48473874                       # Number of floating rename lookups
system.cpu.rename.committedMaps             225115857                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 23929942                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      50                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  33                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  66740224                       # count of insts added to the skid buffer
system.cpu.rob.reads                        276935512                       # The number of ROB reads
system.cpu.rob.writes                       383927466                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  166019455                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  881                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                37622                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38503                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 881                       # number of overall hits
system.l2.overall_hits::.cpu.data               37622                       # number of overall hits
system.l2.overall_hits::total                   38503                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2886                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             384815                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387701                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2886                       # number of overall misses
system.l2.overall_misses::.cpu.data            384815                       # number of overall misses
system.l2.overall_misses::total                387701                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    209460000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27442344500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27651804500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    209460000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27442344500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27651804500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3767                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           422437                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               426204                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3767                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          422437                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              426204                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.766127                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.910941                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.909661                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.766127                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.910941                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.909661                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72577.962578                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71313.084209                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71322.499813                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72577.962578                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71313.084209                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71322.499813                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              165755                       # number of writebacks
system.l2.writebacks::total                    165755                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        384815                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387701                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       384815                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387701                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    179983000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23508239750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23688222750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    179983000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23508239750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23688222750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.766127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.910941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.909661                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.766127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.910941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.909661                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62364.171864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61089.717786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61099.204671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62364.171864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61089.717786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61099.204671                       # average overall mshr miss latency
system.l2.replacements                         380178                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172386                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172386                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172386                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172386                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3252                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3252                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3252                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3252                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              2121                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2121                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          165703                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              165703                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11857363000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11857363000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        167824                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            167824                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71557.925928                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71557.925928                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       165703                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165703                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10163000750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10163000750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987362                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987362                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61332.629765                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61332.629765                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2886                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2886                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    209460000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    209460000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.766127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.766127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72577.962578                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72577.962578                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2886                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2886                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    179983000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    179983000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.766127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.766127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62364.171864                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62364.171864                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         35501                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35501                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       219112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15584981500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15584981500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       254613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        254613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.860569                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860569                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 71127.923163                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71127.923163                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       219112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13345239000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13345239000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.860569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.860569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60906.016101                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60906.016101                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51548150000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8130.199642                       # Cycle average of tags in use
system.l2.tags.total_refs                      851339                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    388370                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.192082                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.430946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        79.058861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8040.709834                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992456                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          486                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4735                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2917                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7199378                       # Number of tag accesses
system.l2.tags.data_accesses                  7199378                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51548150000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    165754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    384806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004007100500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9924                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9924                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              940847                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             156017                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      387700                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165755                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387700                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165755                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.40                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387700                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  350756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.008867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.520892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    238.597563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9886     99.62%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           22      0.22%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            9      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9924                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.699819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.669741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.021327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6594     66.44%     66.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              120      1.21%     67.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2900     29.22%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              231      2.33%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               65      0.65%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9924                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24812800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10608320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    481.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51548061000                       # Total gap between requests
system.mem_ctrls.avgGap                      93138.67                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       184704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24627584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10606656                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3583135.379252213519                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 477758833.246197938919                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 205762107.854501068592                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2886                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       384814                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       165755                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     84742250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10809261000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1258222076250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29363.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28089.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7590854.43                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       184704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     24628096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24812800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       184704                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       184704                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2886                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       384814                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         387700                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3583135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    477768766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        481351901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3583135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3583135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    205794388                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       205794388                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    205794388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3583135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    477768766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       687146289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               387692                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              165729                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24565                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23981                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24231                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10426                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3624778250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1938460000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10894003250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9349.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28099.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              326685                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             139053                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.26                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.90                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        87678                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   403.949360                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   253.413595                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   349.031426                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22512     25.68%     25.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17290     19.72%     45.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9034     10.30%     55.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         9062     10.34%     66.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5407      6.17%     72.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3596      4.10%     76.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4764      5.43%     81.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3766      4.30%     86.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12247     13.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        87678                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24812288                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10606656                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              481.341969                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              205.762108                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51548150000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       311710980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       165666930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1390307940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     429825240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4068916800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19202014080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3624372480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29192814450                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.321283                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9182463000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1721200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40644487000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       314345640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       167071080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1377812940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     435280140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4068916800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19014443610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3782326560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29160196770                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   565.688522                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9586836000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1721200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40240114000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51548150000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             221997                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165755                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213232                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165703                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165703                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        221997                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1154388                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1154388                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1154388                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35421120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     35421120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35421120                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387701                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387701    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              387701                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51548150000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           357427000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          484625000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            258379                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       338141                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3254                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          463961                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167824                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167824                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3767                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       254613                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10788                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1266799                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1277587                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       449344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     38068608                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38517952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          380178                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10608320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           806383                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001534                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039136                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 805146     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1237      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             806383                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51548150000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          601331500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5651997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         633655997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
