
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000290                       # Number of seconds simulated
sim_ticks                                   289974069                       # Number of ticks simulated
final_tick                               4971213842967                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  26683                       # Simulator instruction rate (inst/s)
host_op_rate                                    47926                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               14075456                       # Simulator tick rate (ticks/s)
host_mem_usage                                4490160                       # Number of bytes of host memory used
host_seconds                                    20.60                       # Real time elapsed on the host
sim_insts                                      549712                       # Number of instructions simulated
sim_ops                                        987348                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide        53248                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.dtb.walker          192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.itb.walker          192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.inst              128                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.data               64                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker         1984                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker          512                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst       125440                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data        69632                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total              251392                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst       125440                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total         125568                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks        52288                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total            52288                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide          832                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.dtb.walker            3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.itb.walker            3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.inst                 2                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.data                 1                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker           31                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker            8                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         1960                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data         1088                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total                 3928                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks            817                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total                 817                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide    183630213                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.dtb.walker        662128                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.itb.walker        662128                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.inst              441419                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.data              220709                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker      6841991                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker      1765675                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst    432590405                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data    240131817                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total              866946485                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::cpu.inst         441419                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst    432590405                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total         433031824                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks        180319572                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total             180319572                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks        180319572                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide    183630213                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.dtb.walker       662128                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.itb.walker       662128                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.inst             441419                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.data             220709                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker      6841991                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker      1765675                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst    432590405                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data    240131817                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total            1047266057                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                      830                       # number of replacements
testsys.iocache.tagsinuse                    8.296941                       # Cycle average of tags in use
testsys.iocache.total_refs                          0                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                      830                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                            0                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle             4971063654000                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     8.296941                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.518559                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.518559                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_misses::pc.south_bridge.ide           14                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total              14                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide          832                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total            832                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide          846                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total              846                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide          846                       # number of overall misses
testsys.iocache.overall_misses::total             846                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide       617000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total       617000                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide    145989896                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total    145989896                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide    146606896                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total    146606896                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide    146606896                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total    146606896                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide           14                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total            14                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide          832                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total          832                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide          846                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total            846                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide          846                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total           846                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total             1                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total            1                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 44071.428571                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 44071.428571                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 175468.625000                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 175468.625000                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 173294.203310                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 173294.203310                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 173294.203310                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 173294.203310                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs       908800                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                  91                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs  9986.813187                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks            817                       # number of writebacks
testsys.iocache.writebacks::total                 817                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide           14                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide          832                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total          832                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide          846                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total          846                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide          846                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total          846                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide       439200                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total       439200                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide    135968500                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total    135968500                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide    136407700                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total    136407700                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide    136407700                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total    136407700                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 31371.428571                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 31371.428571                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 163423.677885                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 163423.677885                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 161238.416076                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 161238.416076                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 161238.416076                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 161238.416076                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages           13                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes        53248                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs           13                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                          1309                       # number of replacements
testsys.l2.tagsinuse                      1340.445842                       # Cycle average of tags in use
testsys.l2.total_refs                            1931                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                          1309                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                          1.475172                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks           57.431116                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        2.508198                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        1.353730                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.inst              1.087581                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              0.875218                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    18.702154                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker     5.236685                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst    903.455959                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data    349.795201                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.014021                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000612                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000331                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.inst             0.000266                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000214                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.004566                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.001278                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.220570                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.085399                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.327257                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker         2346                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker           91                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst         1233                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data          235                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total                   3905                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks             441                       # number of Writeback hits
testsys.l2.Writeback_hits::total                  441                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data            9                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total                   9                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data           48                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total                   48                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker         2346                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker           91                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst         1233                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data          283                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                    3953                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker         2346                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker           91                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst         1233                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data          283                       # number of overall hits
testsys.l2.overall_hits::total                   3953                       # number of overall hits
testsys.l2.ReadReq_misses::cpu.dtb.walker            3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.inst                 2                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.data                 1                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker           47                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker           13                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst         2370                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data          910                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total                 3349                       # number of ReadReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data          287                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total                287                       # number of ReadExReq misses
testsys.l2.demand_misses::cpu.dtb.walker            3                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.inst                  2                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.data                  1                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.dtb.walker           47                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker           13                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst         2370                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data         1197                       # number of demand (read+write) misses
testsys.l2.demand_misses::total                  3636                       # number of demand (read+write) misses
testsys.l2.overall_misses::cpu.dtb.walker            3                       # number of overall misses
testsys.l2.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l2.overall_misses::cpu.inst                 2                       # number of overall misses
testsys.l2.overall_misses::cpu.data                 1                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.dtb.walker           47                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker           13                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst         2370                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data         1197                       # number of overall misses
testsys.l2.overall_misses::total                 3636                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker      3579120                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker       915377                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst    212831923                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data     87863869                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total      305190289                       # number of ReadReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data     29019902                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total     29019902                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker      3579120                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker       915377                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst    212831923                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data    116883771                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total       334210191                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker      3579120                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker       915377                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst    212831923                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data    116883771                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total      334210191                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::cpu.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.inst               2                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.data               1                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker         2393                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker          104                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst         3603                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data         1145                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total               7254                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks          441                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total              441                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data            9                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total               9                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data          335                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total              335                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::cpu.dtb.walker            3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.inst                2                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.data                1                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.dtb.walker         2393                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker          104                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst         3603                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data         1480                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total                7589                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::cpu.dtb.walker            3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.inst               2                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.data               1                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker         2393                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker          104                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst         3603                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data         1480                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total               7589                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.019641                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.125000                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.657785                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.794760                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.461676                       # miss rate for ReadReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.856716                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.856716                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.019641                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.125000                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.657785                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.808784                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.479115                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.019641                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.125000                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.657785                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.808784                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.479115                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 76151.489362                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 70413.615385                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 89802.499156                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 96553.702198                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 91128.781427                       # average ReadReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 101114.641115                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 101114.641115                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 76151.489362                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 70413.615385                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 89802.499156                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 97647.260652                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 91916.994224                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 76151.489362                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 70413.615385                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 89802.499156                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 97647.260652                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 91916.994224                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks                  73                       # number of writebacks
testsys.l2.writebacks::total                       73                       # number of writebacks
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker           47                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker           13                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst         2370                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data          910                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total            3340                       # number of ReadReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data          287                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total           287                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker           47                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker           13                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst         2370                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data         1197                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total             3627                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker           47                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker           13                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst         2370                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data         1197                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total            3627                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      3322496                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       843538                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    199671058                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data     82879836                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total    286716928                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     27424375                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total     27424375                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker      3322496                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker       843538                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst    199671058                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data    110304211                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total    314141303                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker      3322496                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker       843538                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst    199671058                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data    110304211                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total    314141303                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data      3183648                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total      3183648                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data      7071422                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total      7071422                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data     10255070                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total     10255070                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.019641                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.125000                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.657785                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.794760                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.460436                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.856716                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.856716                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.019641                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.125000                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.657785                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.808784                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.477929                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.019641                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.125000                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.657785                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.808784                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.477929                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 70691.404255                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 64887.538462                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 84249.391561                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 91076.742857                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 85843.391617                       # average ReadReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 95555.313589                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 95555.313589                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 70691.404255                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 64887.538462                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 84249.391561                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 92150.552214                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 86611.883926                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 70691.404255                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 64887.538462                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 84249.391561                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 92150.552214                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 86611.883926                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                             0                       # number of replacements
testsys.l3.tagsinuse                      1673.118310                       # Cycle average of tags in use
testsys.l3.total_refs                               0                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                             0                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                               nan                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks           10.548858                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        2.999955                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        2.999997                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              1.999986                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              0.999985                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker    22.596494                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker     6.967296                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst   1141.727643                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data    482.278096                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.000322                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000061                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000031                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.000690                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.000213                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.034843                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.014718                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.051060                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.dtb.walker           16                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.itb.walker            5                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst          410                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data          101                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                    532                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks              73                       # number of Writeback hits
testsys.l3.Writeback_hits::total                   73                       # number of Writeback hits
testsys.l3.ReadExReq_hits::switch_cpus.data            6                       # number of ReadExReq hits
testsys.l3.ReadExReq_hits::total                    6                       # number of ReadExReq hits
testsys.l3.demand_hits::switch_cpus.dtb.walker           16                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.itb.walker            5                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst          410                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data          107                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                     538                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.dtb.walker           16                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.itb.walker            5                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst          410                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data          107                       # number of overall hits
testsys.l3.overall_hits::total                    538                       # number of overall hits
testsys.l3.ReadReq_misses::cpu.dtb.walker            3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.inst                 2                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.data                 1                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker           31                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker            8                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         1960                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data          809                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                 2817                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data            2                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total                 2                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data          279                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total                279                       # number of ReadExReq misses
testsys.l3.demand_misses::cpu.dtb.walker            3                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.inst                  2                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.data                  1                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.dtb.walker           31                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker            8                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         1960                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data         1088                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                  3096                       # number of demand (read+write) misses
testsys.l3.overall_misses::cpu.dtb.walker            3                       # number of overall misses
testsys.l3.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l3.overall_misses::cpu.inst                 2                       # number of overall misses
testsys.l3.overall_misses::cpu.data                 1                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.dtb.walker           31                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker            8                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         1960                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data         1088                       # number of overall misses
testsys.l3.overall_misses::total                 3096                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker      2958496                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker       740838                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    186604613                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data     78323874                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total      268627821                       # number of ReadReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data     26207643                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total     26207643                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker      2958496                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker       740838                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    186604613                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data    104531517                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total       294835464                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker      2958496                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker       740838                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    186604613                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data    104531517                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total      294835464                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::cpu.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.inst               2                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.data               1                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker           47                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker           13                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst         2370                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data          910                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total               3349                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks           73                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total               73                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total               2                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data          285                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total              285                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::cpu.dtb.walker            3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.inst                2                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.data                1                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.dtb.walker           47                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker           13                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst         2370                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data         1195                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total                3634                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::cpu.dtb.walker            3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.inst               2                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.data               1                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker           47                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker           13                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst         2370                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data         1195                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total               3634                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker     0.659574                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.615385                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.827004                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.889011                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.841147                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total              1                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data     0.978947                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total        0.978947                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker     0.659574                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.615385                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.827004                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.910460                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.851954                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker     0.659574                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.615385                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.827004                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.910460                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.851954                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 95435.354839                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 92604.750000                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 95206.435204                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 96815.666255                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 95359.538871                       # average ReadReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 93934.204301                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 93934.204301                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 95435.354839                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 92604.750000                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 95206.435204                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 96076.761949                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 95231.093023                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 95435.354839                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 92604.750000                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 95206.435204                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 96076.761949                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 95231.093023                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker           31                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker            8                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         1960                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data          809                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total            2808                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data            2                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data          279                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total           279                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker           31                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker            8                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         1960                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data         1088                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total             3087                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker           31                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker            8                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         1960                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data         1088                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total            3087                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      2527420                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       628825                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst    159065443                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data     67035111                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total    229256799                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data       156800                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total       156800                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data     22230245                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total     22230245                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker      2527420                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker       628825                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst    159065443                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data     89265356                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total    251487044                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker      2527420                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker       628825                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst    159065443                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data     89265356                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total    251487044                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data      2834000                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total      2834000                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data      6326380                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total      6326380                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data      9160380                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total      9160380                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.659574                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.615385                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.827004                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.889011                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.838459                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data     0.978947                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.978947                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.659574                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.615385                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.827004                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.910460                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.849477                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.659574                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.615385                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.827004                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.910460                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.849477                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 81529.677419                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 78603.125000                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 81155.838265                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 82861.694685                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 81644.159188                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        78400                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total        78400                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 79678.297491                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 79678.297491                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 81529.677419                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 78603.125000                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 81155.838265                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 82045.363971                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 81466.486557                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 81529.677419                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 78603.125000                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 81155.838265                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 82045.363971                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 81466.486557                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                   1                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                              30                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                         18                       # Number of instructions committed
testsys.cpu.committedOps                           27                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                   27                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                          27                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                 64                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                41                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            1                       # number of memory refs
testsys.cpu.num_load_insts                          1                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                        30                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements                  3093                       # number of replacements
testsys.cpu.icache.tagsinuse               438.058265                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                   27387                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs                  3093                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  8.854510                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle          4971067032300                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::cpu.inst      0.790203                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_blocks::switch_cpus.inst   437.268062                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::cpu.inst     0.001543                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::switch_cpus.inst     0.854039                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        0.855583                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::cpu.inst           19                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst        31008                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total          31027                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::cpu.inst           19                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::switch_cpus.inst        31008                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total           31027                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::cpu.inst           19                       # number of overall hits
testsys.cpu.icache.overall_hits::switch_cpus.inst        31008                       # number of overall hits
testsys.cpu.icache.overall_hits::total          31027                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst         4260                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total         4262                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::switch_cpus.inst         4260                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total          4262                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
testsys.cpu.icache.overall_misses::switch_cpus.inst         4260                       # number of overall misses
testsys.cpu.icache.overall_misses::total         4262                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    292858802                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total    292858802                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst    292858802                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total    292858802                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst    292858802                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total    292858802                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::cpu.inst           21                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst        35268                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total        35289                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::cpu.inst           21                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::switch_cpus.inst        35268                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total        35289                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::cpu.inst           21                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst        35268                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total        35289                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::cpu.inst     0.095238                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.120789                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.120774                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::cpu.inst     0.095238                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.120789                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.120774                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::cpu.inst     0.095238                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.120789                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.120774                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 68746.197653                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 68713.937588                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 68746.197653                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 68713.937588                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 68746.197653                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 68713.937588                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          657                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total          657                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst          657                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total          657                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst          657                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total          657                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         3603                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total         3603                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst         3603                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total         3603                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst         3603                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total         3603                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    229456874                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total    229456874                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    229456874                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total    229456874                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    229456874                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total    229456874                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.102161                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.102100                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.102161                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.102100                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.102161                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.102100                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 63684.949764                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63684.949764                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 63684.949764                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 63684.949764                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 63684.949764                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 63684.949764                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements           96                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse       9.595216                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs           151                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs           96                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        1.572917                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker     0.330274                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker     9.264941                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::cpu.itb.walker     0.020642                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.579059                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.599701                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker          197                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total          197                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker          197                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total          197                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker          197                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total          197                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker          104                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total          107                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker          104                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total          107                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker          104                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total          107                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker      2241966                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total      2241966                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker      2241966                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total      2241966                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker      2241966                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total      2241966                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker          301                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total          304                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker          301                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total          304                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker          301                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total          304                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.345515                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.351974                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.345515                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.351974                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.345515                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.351974                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 21557.365385                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 20952.953271                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 21557.365385                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 20952.953271                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 21557.365385                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 20952.953271                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker          104                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker          104                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total          104                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker          104                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total          104                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      1910921                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      1910921                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker      1910921                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total      1910921                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker      1910921                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total      1910921                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.345515                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.342105                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.345515                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.342105                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.345515                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.342105                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 18374.240385                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 18374.240385                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 18374.240385                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 18374.240385                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 18374.240385                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 18374.240385                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements         2381                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      13.672411                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs           263                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs         2381                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.110458                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker     0.736030                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    12.936381                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker     0.046002                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.808524                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.854526                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker          348                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total          348                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker          348                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total          348                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker          348                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total          348                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker            3                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker         2394                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total         2397                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker            3                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker         2394                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total         2397                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker            3                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker         2394                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total         2397                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker     29424370                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total     29424370                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker     29424370                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total     29424370                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker     29424370                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total     29424370                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker         2742                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total         2745                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker            3                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker         2742                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total         2745                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker            3                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker         2742                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total         2745                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.873085                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.873224                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.873085                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.873224                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.873085                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.873224                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 12290.881370                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12275.498540                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 12290.881370                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12275.498540                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 12290.881370                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12275.498540                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker         2394                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         2394                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker         2394                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total         2394                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker         2394                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total         2394                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     22030066                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     22030066                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker     22030066                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     22030066                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker     22030066                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     22030066                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.873085                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.872131                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.873085                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.872131                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.873085                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.872131                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker  9202.199666                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9202.199666                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker  9202.199666                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9202.199666                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker  9202.199666                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9202.199666                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements                   969                       # number of replacements
testsys.cpu.dcache.tagsinuse               404.860482                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                   23840                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs                   969                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 24.602683                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle          4971152511300                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::cpu.data      0.410778                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_blocks::switch_cpus.data   404.449703                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::cpu.data     0.000802                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.789941                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.790743                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data        34653                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total          34653                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data        20733                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total         20733                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::switch_cpus.data        55386                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total           55386                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::switch_cpus.data        55386                       # number of overall hits
testsys.cpu.dcache.overall_hits::total          55386                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::cpu.data            1                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data         2334                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total         2335                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data          353                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total          353                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::cpu.data            1                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::switch_cpus.data         2687                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total          2688                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::cpu.data            1                       # number of overall misses
testsys.cpu.dcache.overall_misses::switch_cpus.data         2687                       # number of overall misses
testsys.cpu.dcache.overall_misses::total         2688                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    204369587                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total    204369587                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     32279062                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total     32279062                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data    236648649                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total    236648649                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data    236648649                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total    236648649                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::cpu.data            1                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data        36987                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total        36988                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data        21086                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total        21086                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::cpu.data            1                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::switch_cpus.data        58073                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total        58074                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::cpu.data            1                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data        58073                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total        58074                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.063103                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.063129                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.016741                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.016741                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.046269                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.046286                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.046269                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.046286                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 87561.948158                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 87524.448394                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 91442.101983                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 91442.101983                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 88071.696688                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 88038.931920                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 88071.696688                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 88038.931920                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks          441                       # number of writebacks
testsys.cpu.dcache.writebacks::total              441                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         1187                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total         1187                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           11                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data         1198                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total         1198                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data         1198                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total         1198                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         1147                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total         1147                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          342                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total          342                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data         1489                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total         1489                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data         1489                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total         1489                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     93773438                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total     93773438                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     30002047                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total     30002047                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    123775485                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total    123775485                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    123775485                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total    123775485                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data      3325087                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      3325087                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data      7340827                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total      7340827                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data     10665914                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total     10665914                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.031011                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031010                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.016219                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016219                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.025640                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.025640                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.025640                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.025640                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 81755.394943                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81755.394943                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 87725.283626                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87725.283626                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 83126.584956                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 83126.584956                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 83126.584956                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 83126.584956                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles                  824931                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups           49155                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted        49155                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect         7384                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups        35566                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits           21587                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles       195375                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts                228975                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches              49155                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches        21587                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles                70068                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles          27954                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles              1556                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles        163522                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles           21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles          385                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.CacheLines            35268                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes         4379                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes             31                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples       451185                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.967446                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.445287                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0          382827     84.85%     84.85% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1            3085      0.68%     85.53% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2            2768      0.61%     86.15% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3            3836      0.85%     87.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4            6194      1.37%     88.37% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5            4066      0.90%     89.27% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6            6324      1.40%     90.67% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7            3362      0.75%     91.42% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8           38723      8.58%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total       451185                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.059587                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.277569                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles          190612                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles       174535                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles            64007                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles         1760                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles         20258                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts        419730                       # Number of instructions handled by decode
testsys.switch_cpus.rename.SquashCycles         20258                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles          195978                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles         107462                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles        54574                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles            60326                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles        12574                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts        398808                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents          172                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents          2913                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents         7608                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents          156                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands       437422                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups       998712                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups       998622                       # Number of integer rename lookups
testsys.switch_cpus.rename.fp_rename_lookups           90                       # Number of floating rename lookups
testsys.switch_cpus.rename.CommittedMaps       284799                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps          152612                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts         1344                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts         1344                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts            36759                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads        49591                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores        30507                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads         2294                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores         1141                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded            369074                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded         2145                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued           334916                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued         1656                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined       109418                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined       156234                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved          993                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples       451185                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.742303                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.511253                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0       328924     72.90%     72.90% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1        39733      8.81%     81.71% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2        25950      5.75%     87.46% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3        19776      4.38%     91.84% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4        14851      3.29%     95.13% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5        10829      2.40%     97.53% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6         7973      1.77%     99.30% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7         2624      0.58%     99.88% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8          525      0.12%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total       451185                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu            885     50.83%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     50.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead           427     24.53%     75.36% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite          429     24.64%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass         4084      1.22%      1.22% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu       259279     77.42%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd           10      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead        44816     13.38%     92.02% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite        26727      7.98%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total        334916                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.405993                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt               1741                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.005198                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads      1125284                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes       480731                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses       319423                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads           28                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes           46                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses            9                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses        332559                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses             14                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads         5484                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads        16413                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses          125                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores         9375                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles         20258                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles          93424                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles          934                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts       371219                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts         5936                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts        49591                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts        30507                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts         1750                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents           504                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents           55                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents          152                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect         1846                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect         6635                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts         8481                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts       324861                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts        42576                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts        10055                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs               68195                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches           33797                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores             25619                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.393804                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent                320202                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count               319432                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers           208296                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers           339423                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.387223                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.613677                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts       117930                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls         1152                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts         7434                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples       431075                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.587559                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.554241                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0       346044     80.27%     80.27% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1        30343      7.04%     87.31% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2        16374      3.80%     91.11% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3        13216      3.07%     94.18% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4         8125      1.88%     96.06% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5         3434      0.80%     96.86% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6         2302      0.53%     97.39% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7         2835      0.66%     98.05% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8         8402      1.95%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total       431075                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts       133903                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps        253282                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs                 54306                       # Number of memory references committed
testsys.switch_cpus.commit.loads                33175                       # Number of loads committed
testsys.switch_cpus.commit.membars                126                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches             27947                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts                 0                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts           251235                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events         8402                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads              793683                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes             762926                       # The number of ROB writes
testsys.switch_cpus.timesIdled                   2324                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles                 373746                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.quiesceCycles                1972                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
testsys.switch_cpus.committedInsts             133903                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps               253282                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total       133903                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      6.160661                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                6.160661                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.162320                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.162320                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads          644822                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes         348500                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_reads               18                       # number of floating regfile reads
testsys.switch_cpus.fp_regfile_writes              57                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads         139848                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes          1005                       # number of misc regfile writes
drivesys.physmem.bytes_read::cpu.dtb.walker        11128                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker         6680                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst         4418744                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data          711008                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total            5147560                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst      4418744                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total       4418744                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::cpu.data       646423                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total          646423                       # Number of bytes written to this memory
drivesys.physmem.num_reads::cpu.dtb.walker         1391                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker          835                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst           552343                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data           107006                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total              661575                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::cpu.data           85493                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total              85493                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::cpu.dtb.walker     38375845                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker     23036543                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst        15238410853                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data         2451970973                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total           17751794213                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst   15238410853                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total      15238410853                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data        2229244160                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total           2229244160                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker     38375845                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker     23036543                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst       15238410853                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data        4681215133                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total          19981038373                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts                  1                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                         870802                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                    415791                       # Number of instructions committed
drivesys.cpu.committedOps                      734039                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses              732225                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses                  323                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts        60572                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                     732225                       # number of integer instructions
drivesys.cpu.num_fp_insts                         323                       # number of float instructions
drivesys.cpu.num_int_register_reads           1938041                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes           838747                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads                546                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes               270                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                      192561                       # number of memory refs
drivesys.cpu.num_load_insts                    107085                       # Number of load instructions
drivesys.cpu.num_store_insts                    85476                       # Number of store instructions
drivesys.cpu.num_idle_cycles                        0                       # Number of idle cycles
drivesys.cpu.num_busy_cycles                   870802                       # Number of busy cycles
drivesys.cpu.not_idle_fraction                      1                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                          0                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
