

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Fri Jan  9 14:27:27 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  0.762 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       48|     -|
|Register             |        -|      -|        3|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        3|       50|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done                  |   8|          2|    1|          2|
    |inverse_dScale_c5_blk_n  |   8|          2|    1|          2|
    |inverse_dScale_c6_blk_n  |   8|          2|    1|          2|
    |inverse_dScale_c7_blk_n  |   8|          2|    1|          2|
    |inverse_dScale_c_blk_n   |   8|          2|    1|          2|
    |real_start               |   8|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  48|         12|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|         entry_proc|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|         entry_proc|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|         entry_proc|  return value|
|start_full_n                      |   in|    1|  ap_ctrl_hs|         entry_proc|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|         entry_proc|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|         entry_proc|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|         entry_proc|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|         entry_proc|  return value|
|start_out                         |  out|    1|  ap_ctrl_hs|         entry_proc|  return value|
|start_write                       |  out|    1|  ap_ctrl_hs|         entry_proc|  return value|
|inverse_dScale                    |   in|   64|     ap_none|     inverse_dScale|        scalar|
|inverse_dScale_c_din              |  out|   64|     ap_fifo|   inverse_dScale_c|       pointer|
|inverse_dScale_c_num_data_valid   |   in|    3|     ap_fifo|   inverse_dScale_c|       pointer|
|inverse_dScale_c_fifo_cap         |   in|    3|     ap_fifo|   inverse_dScale_c|       pointer|
|inverse_dScale_c_full_n           |   in|    1|     ap_fifo|   inverse_dScale_c|       pointer|
|inverse_dScale_c_write            |  out|    1|     ap_fifo|   inverse_dScale_c|       pointer|
|inverse_dScale_c5_din             |  out|   64|     ap_fifo|  inverse_dScale_c5|       pointer|
|inverse_dScale_c5_num_data_valid  |   in|    3|     ap_fifo|  inverse_dScale_c5|       pointer|
|inverse_dScale_c5_fifo_cap        |   in|    3|     ap_fifo|  inverse_dScale_c5|       pointer|
|inverse_dScale_c5_full_n          |   in|    1|     ap_fifo|  inverse_dScale_c5|       pointer|
|inverse_dScale_c5_write           |  out|    1|     ap_fifo|  inverse_dScale_c5|       pointer|
|inverse_dScale_c6_din             |  out|   64|     ap_fifo|  inverse_dScale_c6|       pointer|
|inverse_dScale_c6_num_data_valid  |   in|    3|     ap_fifo|  inverse_dScale_c6|       pointer|
|inverse_dScale_c6_fifo_cap        |   in|    3|     ap_fifo|  inverse_dScale_c6|       pointer|
|inverse_dScale_c6_full_n          |   in|    1|     ap_fifo|  inverse_dScale_c6|       pointer|
|inverse_dScale_c6_write           |  out|    1|     ap_fifo|  inverse_dScale_c6|       pointer|
|inverse_dScale_c7_din             |  out|   64|     ap_fifo|  inverse_dScale_c7|       pointer|
|inverse_dScale_c7_num_data_valid  |   in|    3|     ap_fifo|  inverse_dScale_c7|       pointer|
|inverse_dScale_c7_fifo_cap        |   in|    3|     ap_fifo|  inverse_dScale_c7|       pointer|
|inverse_dScale_c7_full_n          |   in|    1|     ap_fifo|  inverse_dScale_c7|       pointer|
|inverse_dScale_c7_write           |  out|    1|     ap_fifo|  inverse_dScale_c7|       pointer|
+----------------------------------+-----+-----+------------+-------------------+--------------+

