$comment
	File created using the following command:
		vcd file projeto1.msim.vcd -direction
$end
$date
	Tue Oct 17 01:44:19 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module projeto1_vhd_vec_tst $end
$var wire 1 ! Bloco_Reg_Out [7] $end
$var wire 1 " Bloco_Reg_Out [6] $end
$var wire 1 # Bloco_Reg_Out [5] $end
$var wire 1 $ Bloco_Reg_Out [4] $end
$var wire 1 % Bloco_Reg_Out [3] $end
$var wire 1 & Bloco_Reg_Out [2] $end
$var wire 1 ' Bloco_Reg_Out [1] $end
$var wire 1 ( Bloco_Reg_Out [0] $end
$var wire 1 ) CLOCK_50 $end
$var wire 1 * FPGA_RESET_N $end
$var wire 1 + HEX0 [6] $end
$var wire 1 , HEX0 [5] $end
$var wire 1 - HEX0 [4] $end
$var wire 1 . HEX0 [3] $end
$var wire 1 / HEX0 [2] $end
$var wire 1 0 HEX0 [1] $end
$var wire 1 1 HEX0 [0] $end
$var wire 1 2 HEX1 [6] $end
$var wire 1 3 HEX1 [5] $end
$var wire 1 4 HEX1 [4] $end
$var wire 1 5 HEX1 [3] $end
$var wire 1 6 HEX1 [2] $end
$var wire 1 7 HEX1 [1] $end
$var wire 1 8 HEX1 [0] $end
$var wire 1 9 HEX2 [6] $end
$var wire 1 : HEX2 [5] $end
$var wire 1 ; HEX2 [4] $end
$var wire 1 < HEX2 [3] $end
$var wire 1 = HEX2 [2] $end
$var wire 1 > HEX2 [1] $end
$var wire 1 ? HEX2 [0] $end
$var wire 1 @ HEX3 [6] $end
$var wire 1 A HEX3 [5] $end
$var wire 1 B HEX3 [4] $end
$var wire 1 C HEX3 [3] $end
$var wire 1 D HEX3 [2] $end
$var wire 1 E HEX3 [1] $end
$var wire 1 F HEX3 [0] $end
$var wire 1 G HEX4 [6] $end
$var wire 1 H HEX4 [5] $end
$var wire 1 I HEX4 [4] $end
$var wire 1 J HEX4 [3] $end
$var wire 1 K HEX4 [2] $end
$var wire 1 L HEX4 [1] $end
$var wire 1 M HEX4 [0] $end
$var wire 1 N HEX5 [6] $end
$var wire 1 O HEX5 [5] $end
$var wire 1 P HEX5 [4] $end
$var wire 1 Q HEX5 [3] $end
$var wire 1 R HEX5 [2] $end
$var wire 1 S HEX5 [1] $end
$var wire 1 T HEX5 [0] $end
$var wire 1 U KEY [3] $end
$var wire 1 V KEY [2] $end
$var wire 1 W KEY [1] $end
$var wire 1 X KEY [0] $end
$var wire 1 Y LEDR [9] $end
$var wire 1 Z LEDR [8] $end
$var wire 1 [ LEDR [7] $end
$var wire 1 \ LEDR [6] $end
$var wire 1 ] LEDR [5] $end
$var wire 1 ^ LEDR [4] $end
$var wire 1 _ LEDR [3] $end
$var wire 1 ` LEDR [2] $end
$var wire 1 a LEDR [1] $end
$var wire 1 b LEDR [0] $end
$var wire 1 c ROM_AddressOUT [8] $end
$var wire 1 d ROM_AddressOUT [7] $end
$var wire 1 e ROM_AddressOUT [6] $end
$var wire 1 f ROM_AddressOUT [5] $end
$var wire 1 g ROM_AddressOUT [4] $end
$var wire 1 h ROM_AddressOUT [3] $end
$var wire 1 i ROM_AddressOUT [2] $end
$var wire 1 j ROM_AddressOUT [1] $end
$var wire 1 k ROM_AddressOUT [0] $end
$var wire 1 l SW [9] $end
$var wire 1 m SW [8] $end
$var wire 1 n SW [7] $end
$var wire 1 o SW [6] $end
$var wire 1 p SW [5] $end
$var wire 1 q SW [4] $end
$var wire 1 r SW [3] $end
$var wire 1 s SW [2] $end
$var wire 1 t SW [1] $end
$var wire 1 u SW [0] $end

$scope module i1 $end
$var wire 1 v gnd $end
$var wire 1 w vcc $end
$var wire 1 x unknown $end
$var wire 1 y devoe $end
$var wire 1 z devclrn $end
$var wire 1 { devpor $end
$var wire 1 | ww_devoe $end
$var wire 1 } ww_devclrn $end
$var wire 1 ~ ww_devpor $end
$var wire 1 !! ww_CLOCK_50 $end
$var wire 1 "! ww_FPGA_RESET_N $end
$var wire 1 #! ww_KEY [3] $end
$var wire 1 $! ww_KEY [2] $end
$var wire 1 %! ww_KEY [1] $end
$var wire 1 &! ww_KEY [0] $end
$var wire 1 '! ww_SW [9] $end
$var wire 1 (! ww_SW [8] $end
$var wire 1 )! ww_SW [7] $end
$var wire 1 *! ww_SW [6] $end
$var wire 1 +! ww_SW [5] $end
$var wire 1 ,! ww_SW [4] $end
$var wire 1 -! ww_SW [3] $end
$var wire 1 .! ww_SW [2] $end
$var wire 1 /! ww_SW [1] $end
$var wire 1 0! ww_SW [0] $end
$var wire 1 1! ww_LEDR [9] $end
$var wire 1 2! ww_LEDR [8] $end
$var wire 1 3! ww_LEDR [7] $end
$var wire 1 4! ww_LEDR [6] $end
$var wire 1 5! ww_LEDR [5] $end
$var wire 1 6! ww_LEDR [4] $end
$var wire 1 7! ww_LEDR [3] $end
$var wire 1 8! ww_LEDR [2] $end
$var wire 1 9! ww_LEDR [1] $end
$var wire 1 :! ww_LEDR [0] $end
$var wire 1 ;! ww_ROM_AddressOUT [8] $end
$var wire 1 <! ww_ROM_AddressOUT [7] $end
$var wire 1 =! ww_ROM_AddressOUT [6] $end
$var wire 1 >! ww_ROM_AddressOUT [5] $end
$var wire 1 ?! ww_ROM_AddressOUT [4] $end
$var wire 1 @! ww_ROM_AddressOUT [3] $end
$var wire 1 A! ww_ROM_AddressOUT [2] $end
$var wire 1 B! ww_ROM_AddressOUT [1] $end
$var wire 1 C! ww_ROM_AddressOUT [0] $end
$var wire 1 D! ww_HEX0 [6] $end
$var wire 1 E! ww_HEX0 [5] $end
$var wire 1 F! ww_HEX0 [4] $end
$var wire 1 G! ww_HEX0 [3] $end
$var wire 1 H! ww_HEX0 [2] $end
$var wire 1 I! ww_HEX0 [1] $end
$var wire 1 J! ww_HEX0 [0] $end
$var wire 1 K! ww_HEX1 [6] $end
$var wire 1 L! ww_HEX1 [5] $end
$var wire 1 M! ww_HEX1 [4] $end
$var wire 1 N! ww_HEX1 [3] $end
$var wire 1 O! ww_HEX1 [2] $end
$var wire 1 P! ww_HEX1 [1] $end
$var wire 1 Q! ww_HEX1 [0] $end
$var wire 1 R! ww_HEX2 [6] $end
$var wire 1 S! ww_HEX2 [5] $end
$var wire 1 T! ww_HEX2 [4] $end
$var wire 1 U! ww_HEX2 [3] $end
$var wire 1 V! ww_HEX2 [2] $end
$var wire 1 W! ww_HEX2 [1] $end
$var wire 1 X! ww_HEX2 [0] $end
$var wire 1 Y! ww_HEX3 [6] $end
$var wire 1 Z! ww_HEX3 [5] $end
$var wire 1 [! ww_HEX3 [4] $end
$var wire 1 \! ww_HEX3 [3] $end
$var wire 1 ]! ww_HEX3 [2] $end
$var wire 1 ^! ww_HEX3 [1] $end
$var wire 1 _! ww_HEX3 [0] $end
$var wire 1 `! ww_HEX4 [6] $end
$var wire 1 a! ww_HEX4 [5] $end
$var wire 1 b! ww_HEX4 [4] $end
$var wire 1 c! ww_HEX4 [3] $end
$var wire 1 d! ww_HEX4 [2] $end
$var wire 1 e! ww_HEX4 [1] $end
$var wire 1 f! ww_HEX4 [0] $end
$var wire 1 g! ww_HEX5 [6] $end
$var wire 1 h! ww_HEX5 [5] $end
$var wire 1 i! ww_HEX5 [4] $end
$var wire 1 j! ww_HEX5 [3] $end
$var wire 1 k! ww_HEX5 [2] $end
$var wire 1 l! ww_HEX5 [1] $end
$var wire 1 m! ww_HEX5 [0] $end
$var wire 1 n! ww_Bloco_Reg_Out [7] $end
$var wire 1 o! ww_Bloco_Reg_Out [6] $end
$var wire 1 p! ww_Bloco_Reg_Out [5] $end
$var wire 1 q! ww_Bloco_Reg_Out [4] $end
$var wire 1 r! ww_Bloco_Reg_Out [3] $end
$var wire 1 s! ww_Bloco_Reg_Out [2] $end
$var wire 1 t! ww_Bloco_Reg_Out [1] $end
$var wire 1 u! ww_Bloco_Reg_Out [0] $end
$var wire 1 v! \CLOCK_50~input_o\ $end
$var wire 1 w! \LEDR[0]~output_o\ $end
$var wire 1 x! \LEDR[1]~output_o\ $end
$var wire 1 y! \LEDR[2]~output_o\ $end
$var wire 1 z! \LEDR[3]~output_o\ $end
$var wire 1 {! \LEDR[4]~output_o\ $end
$var wire 1 |! \LEDR[5]~output_o\ $end
$var wire 1 }! \LEDR[6]~output_o\ $end
$var wire 1 ~! \LEDR[7]~output_o\ $end
$var wire 1 !" \LEDR[8]~output_o\ $end
$var wire 1 "" \LEDR[9]~output_o\ $end
$var wire 1 #" \ROM_AddressOUT[0]~output_o\ $end
$var wire 1 $" \ROM_AddressOUT[1]~output_o\ $end
$var wire 1 %" \ROM_AddressOUT[2]~output_o\ $end
$var wire 1 &" \ROM_AddressOUT[3]~output_o\ $end
$var wire 1 '" \ROM_AddressOUT[4]~output_o\ $end
$var wire 1 (" \ROM_AddressOUT[5]~output_o\ $end
$var wire 1 )" \ROM_AddressOUT[6]~output_o\ $end
$var wire 1 *" \ROM_AddressOUT[7]~output_o\ $end
$var wire 1 +" \ROM_AddressOUT[8]~output_o\ $end
$var wire 1 ," \HEX0[0]~output_o\ $end
$var wire 1 -" \HEX0[1]~output_o\ $end
$var wire 1 ." \HEX0[2]~output_o\ $end
$var wire 1 /" \HEX0[3]~output_o\ $end
$var wire 1 0" \HEX0[4]~output_o\ $end
$var wire 1 1" \HEX0[5]~output_o\ $end
$var wire 1 2" \HEX0[6]~output_o\ $end
$var wire 1 3" \HEX1[0]~output_o\ $end
$var wire 1 4" \HEX1[1]~output_o\ $end
$var wire 1 5" \HEX1[2]~output_o\ $end
$var wire 1 6" \HEX1[3]~output_o\ $end
$var wire 1 7" \HEX1[4]~output_o\ $end
$var wire 1 8" \HEX1[5]~output_o\ $end
$var wire 1 9" \HEX1[6]~output_o\ $end
$var wire 1 :" \HEX2[0]~output_o\ $end
$var wire 1 ;" \HEX2[1]~output_o\ $end
$var wire 1 <" \HEX2[2]~output_o\ $end
$var wire 1 =" \HEX2[3]~output_o\ $end
$var wire 1 >" \HEX2[4]~output_o\ $end
$var wire 1 ?" \HEX2[5]~output_o\ $end
$var wire 1 @" \HEX2[6]~output_o\ $end
$var wire 1 A" \HEX3[0]~output_o\ $end
$var wire 1 B" \HEX3[1]~output_o\ $end
$var wire 1 C" \HEX3[2]~output_o\ $end
$var wire 1 D" \HEX3[3]~output_o\ $end
$var wire 1 E" \HEX3[4]~output_o\ $end
$var wire 1 F" \HEX3[5]~output_o\ $end
$var wire 1 G" \HEX3[6]~output_o\ $end
$var wire 1 H" \HEX4[0]~output_o\ $end
$var wire 1 I" \HEX4[1]~output_o\ $end
$var wire 1 J" \HEX4[2]~output_o\ $end
$var wire 1 K" \HEX4[3]~output_o\ $end
$var wire 1 L" \HEX4[4]~output_o\ $end
$var wire 1 M" \HEX4[5]~output_o\ $end
$var wire 1 N" \HEX4[6]~output_o\ $end
$var wire 1 O" \HEX5[0]~output_o\ $end
$var wire 1 P" \HEX5[1]~output_o\ $end
$var wire 1 Q" \HEX5[2]~output_o\ $end
$var wire 1 R" \HEX5[3]~output_o\ $end
$var wire 1 S" \HEX5[4]~output_o\ $end
$var wire 1 T" \HEX5[5]~output_o\ $end
$var wire 1 U" \HEX5[6]~output_o\ $end
$var wire 1 V" \Bloco_Reg_Out[0]~output_o\ $end
$var wire 1 W" \Bloco_Reg_Out[1]~output_o\ $end
$var wire 1 X" \Bloco_Reg_Out[2]~output_o\ $end
$var wire 1 Y" \Bloco_Reg_Out[3]~output_o\ $end
$var wire 1 Z" \Bloco_Reg_Out[4]~output_o\ $end
$var wire 1 [" \Bloco_Reg_Out[5]~output_o\ $end
$var wire 1 \" \Bloco_Reg_Out[6]~output_o\ $end
$var wire 1 ]" \Bloco_Reg_Out[7]~output_o\ $end
$var wire 1 ^" \KEY[3]~input_o\ $end
$var wire 1 _" \ROM1|memROM~43_combout\ $end
$var wire 1 `" \ROM1|memROM~44_combout\ $end
$var wire 1 a" \ROM1|memROM~45_combout\ $end
$var wire 1 b" \ROM1|memROM~46_combout\ $end
$var wire 1 c" \ROM1|memROM~47_combout\ $end
$var wire 1 d" \ROM1|memROM~74_combout\ $end
$var wire 1 e" \CPU|incrementa_PC|Add0~2\ $end
$var wire 1 f" \CPU|incrementa_PC|Add0~6\ $end
$var wire 1 g" \CPU|incrementa_PC|Add0~10\ $end
$var wire 1 h" \CPU|incrementa_PC|Add0~14\ $end
$var wire 1 i" \CPU|incrementa_PC|Add0~18\ $end
$var wire 1 j" \CPU|incrementa_PC|Add0~22\ $end
$var wire 1 k" \CPU|incrementa_PC|Add0~26\ $end
$var wire 1 l" \CPU|incrementa_PC|Add0~29_sumout\ $end
$var wire 1 m" \ROM1|memROM~23_combout\ $end
$var wire 1 n" \ROM1|memROM~24_combout\ $end
$var wire 1 o" \ROM1|memROM~25_combout\ $end
$var wire 1 p" \ROM1|memROM~26_combout\ $end
$var wire 1 q" \ROM1|memROM~27_combout\ $end
$var wire 1 r" \ROM1|memROM~28_combout\ $end
$var wire 1 s" \ROM1|memROM~29_combout\ $end
$var wire 1 t" \ROM1|memROM~30_combout\ $end
$var wire 1 u" \ROM1|memROM~31_combout\ $end
$var wire 1 v" \ROM1|memROM~32_combout\ $end
$var wire 1 w" \CPU|Dec_Instruction|sinais_controle[11]~5_combout\ $end
$var wire 1 x" \CPU|Mux_Prox_PC|saida_MUX[7]~7_combout\ $end
$var wire 1 y" \ROM1|memROM~34_combout\ $end
$var wire 1 z" \ROM1|memROM~35_combout\ $end
$var wire 1 {" \ROM1|memROM~36_combout\ $end
$var wire 1 |" \ROM1|memROM~37_combout\ $end
$var wire 1 }" \ROM1|memROM~38_combout\ $end
$var wire 1 ~" \ROM1|memROM~73_combout\ $end
$var wire 1 !# \CPU|incrementa_PC|Add0~25_sumout\ $end
$var wire 1 "# \CPU|Mux_Prox_PC|saida_MUX[6]~6_combout\ $end
$var wire 1 ## \ROM1|memROM~18_combout\ $end
$var wire 1 $# \ROM1|memROM~19_combout\ $end
$var wire 1 %# \ROM1|memROM~20_combout\ $end
$var wire 1 &# \ROM1|memROM~21_combout\ $end
$var wire 1 '# \ROM1|memROM~22_combout\ $end
$var wire 1 (# \ROM1|memROM~64_combout\ $end
$var wire 1 )# \CPU|Mux_Prox_PC|Equal0~0_combout\ $end
$var wire 1 *# \ROM1|memROM~68_combout\ $end
$var wire 1 +# \ROM1|memROM~67_combout\ $end
$var wire 1 ,# \ROM1|memROM~66_combout\ $end
$var wire 1 -# \ROM1|memROM~65_combout\ $end
$var wire 1 .# \ROM1|memROM~80_combout\ $end
$var wire 1 /# \CPU|incrementa_PC|Add0~13_sumout\ $end
$var wire 1 0# \CPU|Mux_Prox_PC|saida_MUX[3]~3_combout\ $end
$var wire 1 1# \ROM1|memROM~59_combout\ $end
$var wire 1 2# \ROM1|memROM~84_combout\ $end
$var wire 1 3# \ROM1|memROM~60_combout\ $end
$var wire 1 4# \ROM1|memROM~61_combout\ $end
$var wire 1 5# \ROM1|memROM~62_combout\ $end
$var wire 1 6# \ROM1|memROM~63_combout\ $end
$var wire 1 7# \CPU|incrementa_PC|Add0~21_sumout\ $end
$var wire 1 8# \CPU|Mux_Prox_PC|saida_MUX[5]~5_combout\ $end
$var wire 1 9# \ROM1|memROM~42_combout\ $end
$var wire 1 :# \ROM1|memROM~41_combout\ $end
$var wire 1 ;# \ROM1|memROM~40_combout\ $end
$var wire 1 <# \ROM1|memROM~39_combout\ $end
$var wire 1 =# \ROM1|memROM~85_combout\ $end
$var wire 1 ># \CPU|incrementa_PC|Add0~9_sumout\ $end
$var wire 1 ?# \CPU|Mux_Prox_PC|saida_MUX[2]~2_combout\ $end
$var wire 1 @# \ROM1|memROM~53_combout\ $end
$var wire 1 A# \ROM1|memROM~54_combout\ $end
$var wire 1 B# \ROM1|memROM~55_combout\ $end
$var wire 1 C# \ROM1|memROM~56_combout\ $end
$var wire 1 D# \ROM1|memROM~57_combout\ $end
$var wire 1 E# \ROM1|memROM~58_combout\ $end
$var wire 1 F# \CPU|incrementa_PC|Add0~5_sumout\ $end
$var wire 1 G# \CPU|Mux_Prox_PC|saida_MUX[1]~1_combout\ $end
$var wire 1 H# \ROM1|memROM~6_combout\ $end
$var wire 1 I# \ROM1|memROM~7_combout\ $end
$var wire 1 J# \ROM1|memROM~8_combout\ $end
$var wire 1 K# \ROM1|memROM~9_combout\ $end
$var wire 1 L# \ROM1|memROM~10_combout\ $end
$var wire 1 M# \ROM1|memROM~11_combout\ $end
$var wire 1 N# \CPU|incrementa_PC|Add0~1_sumout\ $end
$var wire 1 O# \CPU|Mux_Prox_PC|saida_MUX[0]~0_combout\ $end
$var wire 1 P# \ROM1|memROM~12_combout\ $end
$var wire 1 Q# \ROM1|memROM~13_combout\ $end
$var wire 1 R# \ROM1|memROM~14_combout\ $end
$var wire 1 S# \ROM1|memROM~15_combout\ $end
$var wire 1 T# \ROM1|memROM~16_combout\ $end
$var wire 1 U# \ROM1|memROM~17_combout\ $end
$var wire 1 V# \ROM1|memROM~75_combout\ $end
$var wire 1 W# \ROM1|memROM~33_combout\ $end
$var wire 1 X# \CPU|Dec_Instruction|sinais_controle~2_combout\ $end
$var wire 1 Y# \CPU|Dec_Instruction|sinais_controle[4]~6_combout\ $end
$var wire 1 Z# \CPU|Dec_Instruction|Equal12~1_combout\ $end
$var wire 1 [# \CPU|Dec_Instruction|sinais_controle~1_combout\ $end
$var wire 1 \# \ROM1|memROM~0_combout\ $end
$var wire 1 ]# \ROM1|memROM~1_combout\ $end
$var wire 1 ^# \ROM1|memROM~98_combout\ $end
$var wire 1 _# \ROM1|memROM~94_combout\ $end
$var wire 1 `# \ROM1|memROM~4_combout\ $end
$var wire 1 a# \ROM1|memROM~5_combout\ $end
$var wire 1 b# \ROM1|memROM~3_combout\ $end
$var wire 1 c# \ROM1|memROM~93_combout\ $end
$var wire 1 d# \ROM1|memROM~2_combout\ $end
$var wire 1 e# \ROM1|memROM~89_combout\ $end
$var wire 1 f# \CPU|Dec_Instruction|Equal12~0_combout\ $end
$var wire 1 g# \CPU|Dec_Instruction|sinais_controle[1]~0_combout\ $end
$var wire 1 h# \DECODER1|enableSWVector~0_combout\ $end
$var wire 1 i# \DECODER1|enableSWVector~2_combout\ $end
$var wire 1 j# \DECODER1|enableSWVector~3_combout\ $end
$var wire 1 k# \ROM1|memROM~72_combout\ $end
$var wire 1 l# \ROM1|memROM~71_combout\ $end
$var wire 1 m# \ROM1|memROM~70_combout\ $end
$var wire 1 n# \ROM1|memROM~69_combout\ $end
$var wire 1 o# \ROM1|memROM~76_combout\ $end
$var wire 1 p# \RAM1|ram~695_combout\ $end
$var wire 1 q# \RAM1|process_0~0_combout\ $end
$var wire 1 r# \RAM1|process_0~1_combout\ $end
$var wire 1 s# \RAM1|ram~696_combout\ $end
$var wire 1 t# \RAM1|ram~20_q\ $end
$var wire 1 u# \RAM1|ram~697_combout\ $end
$var wire 1 v# \RAM1|ram~698_combout\ $end
$var wire 1 w# \RAM1|ram~52_q\ $end
$var wire 1 x# \RAM1|ram~727_combout\ $end
$var wire 1 y# \RAM1|ram~728_combout\ $end
$var wire 1 z# \RAM1|ram~36_q\ $end
$var wire 1 {# \RAM1|ram~729_combout\ $end
$var wire 1 |# \RAM1|ram~730_combout\ $end
$var wire 1 }# \RAM1|ram~68_q\ $end
$var wire 1 ~# \RAM1|ram~632_combout\ $end
$var wire 1 !$ \RAM1|ram~703_combout\ $end
$var wire 1 "$ \RAM1|ram~704_combout\ $end
$var wire 1 #$ \RAM1|ram~84_q\ $end
$var wire 1 $$ \RAM1|ram~705_combout\ $end
$var wire 1 %$ \RAM1|ram~706_combout\ $end
$var wire 1 &$ \RAM1|ram~116_q\ $end
$var wire 1 '$ \RAM1|ram~731_combout\ $end
$var wire 1 ($ \RAM1|ram~732_combout\ $end
$var wire 1 )$ \RAM1|ram~100_q\ $end
$var wire 1 *$ \RAM1|ram~733_combout\ $end
$var wire 1 +$ \RAM1|ram~734_combout\ $end
$var wire 1 ,$ \RAM1|ram~132_q\ $end
$var wire 1 -$ \RAM1|ram~633_combout\ $end
$var wire 1 .$ \RAM1|ram~699_combout\ $end
$var wire 1 /$ \RAM1|ram~700_combout\ $end
$var wire 1 0$ \RAM1|ram~148_q\ $end
$var wire 1 1$ \RAM1|ram~701_combout\ $end
$var wire 1 2$ \RAM1|ram~702_combout\ $end
$var wire 1 3$ \RAM1|ram~180_q\ $end
$var wire 1 4$ \RAM1|ram~735_combout\ $end
$var wire 1 5$ \RAM1|ram~736_combout\ $end
$var wire 1 6$ \RAM1|ram~164_q\ $end
$var wire 1 7$ \RAM1|ram~737_combout\ $end
$var wire 1 8$ \RAM1|ram~738_combout\ $end
$var wire 1 9$ \RAM1|ram~196_q\ $end
$var wire 1 :$ \RAM1|ram~634_combout\ $end
$var wire 1 ;$ \RAM1|ram~707_combout\ $end
$var wire 1 <$ \RAM1|ram~708_combout\ $end
$var wire 1 =$ \RAM1|ram~212_q\ $end
$var wire 1 >$ \RAM1|ram~709_combout\ $end
$var wire 1 ?$ \RAM1|ram~710_combout\ $end
$var wire 1 @$ \RAM1|ram~244_q\ $end
$var wire 1 A$ \RAM1|ram~739_combout\ $end
$var wire 1 B$ \RAM1|ram~740_combout\ $end
$var wire 1 C$ \RAM1|ram~228_q\ $end
$var wire 1 D$ \RAM1|ram~741_combout\ $end
$var wire 1 E$ \RAM1|ram~742_combout\ $end
$var wire 1 F$ \RAM1|ram~260_q\ $end
$var wire 1 G$ \RAM1|ram~635_combout\ $end
$var wire 1 H$ \RAM1|ram~636_combout\ $end
$var wire 1 I$ \RAM1|ram~759_combout\ $end
$var wire 1 J$ \RAM1|ram~760_combout\ $end
$var wire 1 K$ \RAM1|ram~276_q\ $end
$var wire 1 L$ \RAM1|ram~767_combout\ $end
$var wire 1 M$ \RAM1|ram~768_combout\ $end
$var wire 1 N$ \RAM1|ram~308_q\ $end
$var wire 1 O$ \RAM1|ram~775_combout\ $end
$var wire 1 P$ \RAM1|ram~776_combout\ $end
$var wire 1 Q$ \RAM1|ram~340_q\ $end
$var wire 1 R$ \RAM1|ram~783_combout\ $end
$var wire 1 S$ \RAM1|ram~784_combout\ $end
$var wire 1 T$ \RAM1|ram~372_q\ $end
$var wire 1 U$ \RAM1|ram~637_combout\ $end
$var wire 1 V$ \RAM1|ram~761_combout\ $end
$var wire 1 W$ \RAM1|ram~762_combout\ $end
$var wire 1 X$ \RAM1|ram~404_q\ $end
$var wire 1 Y$ \RAM1|ram~769_combout\ $end
$var wire 1 Z$ \RAM1|ram~770_combout\ $end
$var wire 1 [$ \RAM1|ram~436_q\ $end
$var wire 1 \$ \RAM1|ram~777_combout\ $end
$var wire 1 ]$ \RAM1|ram~778_combout\ $end
$var wire 1 ^$ \RAM1|ram~468_q\ $end
$var wire 1 _$ \RAM1|ram~785_combout\ $end
$var wire 1 `$ \RAM1|ram~786_combout\ $end
$var wire 1 a$ \RAM1|ram~500_q\ $end
$var wire 1 b$ \RAM1|ram~638_combout\ $end
$var wire 1 c$ \RAM1|ram~791_combout\ $end
$var wire 1 d$ \RAM1|ram~792_combout\ $end
$var wire 1 e$ \RAM1|ram~292_q\ $end
$var wire 1 f$ \RAM1|ram~793_combout\ $end
$var wire 1 g$ \RAM1|ram~794_combout\ $end
$var wire 1 h$ \RAM1|ram~324_q\ $end
$var wire 1 i$ \RAM1|ram~795_combout\ $end
$var wire 1 j$ \RAM1|ram~796_combout\ $end
$var wire 1 k$ \RAM1|ram~356_q\ $end
$var wire 1 l$ \RAM1|ram~797_combout\ $end
$var wire 1 m$ \RAM1|ram~798_combout\ $end
$var wire 1 n$ \RAM1|ram~388_q\ $end
$var wire 1 o$ \RAM1|ram~639_combout\ $end
$var wire 1 p$ \RAM1|ram~799_combout\ $end
$var wire 1 q$ \RAM1|ram~800_combout\ $end
$var wire 1 r$ \RAM1|ram~420_q\ $end
$var wire 1 s$ \RAM1|ram~801_combout\ $end
$var wire 1 t$ \RAM1|ram~802_combout\ $end
$var wire 1 u$ \RAM1|ram~452_q\ $end
$var wire 1 v$ \RAM1|ram~803_combout\ $end
$var wire 1 w$ \RAM1|ram~804_combout\ $end
$var wire 1 x$ \RAM1|ram~484_q\ $end
$var wire 1 y$ \RAM1|ram~805_combout\ $end
$var wire 1 z$ \RAM1|ram~806_combout\ $end
$var wire 1 {$ \RAM1|ram~516_q\ $end
$var wire 1 |$ \RAM1|ram~640_combout\ $end
$var wire 1 }$ \RAM1|ram~641_combout\ $end
$var wire 1 ~$ \RAM1|ram~711_combout\ $end
$var wire 1 !% \RAM1|ram~712_combout\ $end
$var wire 1 "% \RAM1|ram~28_q\ $end
$var wire 1 #% \RAM1|ram~713_combout\ $end
$var wire 1 $% \RAM1|ram~714_combout\ $end
$var wire 1 %% \RAM1|ram~60_q\ $end
$var wire 1 &% \RAM1|ram~715_combout\ $end
$var wire 1 '% \RAM1|ram~716_combout\ $end
$var wire 1 (% \RAM1|ram~156_q\ $end
$var wire 1 )% \RAM1|ram~717_combout\ $end
$var wire 1 *% \RAM1|ram~718_combout\ $end
$var wire 1 +% \RAM1|ram~188_q\ $end
$var wire 1 ,% \RAM1|ram~642_combout\ $end
$var wire 1 -% \RAM1|ram~719_combout\ $end
$var wire 1 .% \RAM1|ram~720_combout\ $end
$var wire 1 /% \RAM1|ram~92_q\ $end
$var wire 1 0% \RAM1|ram~721_combout\ $end
$var wire 1 1% \RAM1|ram~722_combout\ $end
$var wire 1 2% \RAM1|ram~124_q\ $end
$var wire 1 3% \RAM1|ram~723_combout\ $end
$var wire 1 4% \RAM1|ram~724_combout\ $end
$var wire 1 5% \RAM1|ram~220_q\ $end
$var wire 1 6% \RAM1|ram~725_combout\ $end
$var wire 1 7% \RAM1|ram~726_combout\ $end
$var wire 1 8% \RAM1|ram~252_q\ $end
$var wire 1 9% \RAM1|ram~643_combout\ $end
$var wire 1 :% \RAM1|ram~743_combout\ $end
$var wire 1 ;% \RAM1|ram~744_combout\ $end
$var wire 1 <% \RAM1|ram~44_q\ $end
$var wire 1 =% \RAM1|ram~745_combout\ $end
$var wire 1 >% \RAM1|ram~746_combout\ $end
$var wire 1 ?% \RAM1|ram~76_q\ $end
$var wire 1 @% \RAM1|ram~751_combout\ $end
$var wire 1 A% \RAM1|ram~752_combout\ $end
$var wire 1 B% \RAM1|ram~172_q\ $end
$var wire 1 C% \RAM1|ram~753_combout\ $end
$var wire 1 D% \RAM1|ram~754_combout\ $end
$var wire 1 E% \RAM1|ram~204_q\ $end
$var wire 1 F% \RAM1|ram~644_combout\ $end
$var wire 1 G% \RAM1|ram~747_combout\ $end
$var wire 1 H% \RAM1|ram~748_combout\ $end
$var wire 1 I% \RAM1|ram~108_q\ $end
$var wire 1 J% \RAM1|ram~749_combout\ $end
$var wire 1 K% \RAM1|ram~750_combout\ $end
$var wire 1 L% \RAM1|ram~140_q\ $end
$var wire 1 M% \RAM1|ram~755_combout\ $end
$var wire 1 N% \RAM1|ram~756_combout\ $end
$var wire 1 O% \RAM1|ram~236_q\ $end
$var wire 1 P% \RAM1|ram~757_combout\ $end
$var wire 1 Q% \RAM1|ram~758_combout\ $end
$var wire 1 R% \RAM1|ram~268_q\ $end
$var wire 1 S% \RAM1|ram~645_combout\ $end
$var wire 1 T% \RAM1|ram~646_combout\ $end
$var wire 1 U% \RAM1|ram~763_combout\ $end
$var wire 1 V% \RAM1|ram~764_combout\ $end
$var wire 1 W% \RAM1|ram~284_q\ $end
$var wire 1 X% \RAM1|ram~771_combout\ $end
$var wire 1 Y% \RAM1|ram~772_combout\ $end
$var wire 1 Z% \RAM1|ram~316_q\ $end
$var wire 1 [% \RAM1|ram~807_combout\ $end
$var wire 1 \% \RAM1|ram~808_combout\ $end
$var wire 1 ]% \RAM1|ram~300_q\ $end
$var wire 1 ^% \RAM1|ram~809_combout\ $end
$var wire 1 _% \RAM1|ram~810_combout\ $end
$var wire 1 `% \RAM1|ram~332_q\ $end
$var wire 1 a% \RAM1|ram~647_combout\ $end
$var wire 1 b% \RAM1|ram~779_combout\ $end
$var wire 1 c% \RAM1|ram~780_combout\ $end
$var wire 1 d% \RAM1|ram~348_q\ $end
$var wire 1 e% \RAM1|ram~787_combout\ $end
$var wire 1 f% \RAM1|ram~788_combout\ $end
$var wire 1 g% \RAM1|ram~380_q\ $end
$var wire 1 h% \RAM1|ram~811_combout\ $end
$var wire 1 i% \RAM1|ram~812_combout\ $end
$var wire 1 j% \RAM1|ram~364_q\ $end
$var wire 1 k% \RAM1|ram~813_combout\ $end
$var wire 1 l% \RAM1|ram~814_combout\ $end
$var wire 1 m% \RAM1|ram~396_q\ $end
$var wire 1 n% \RAM1|ram~648_combout\ $end
$var wire 1 o% \RAM1|ram~765_combout\ $end
$var wire 1 p% \RAM1|ram~766_combout\ $end
$var wire 1 q% \RAM1|ram~412_q\ $end
$var wire 1 r% \RAM1|ram~773_combout\ $end
$var wire 1 s% \RAM1|ram~774_combout\ $end
$var wire 1 t% \RAM1|ram~444_q\ $end
$var wire 1 u% \RAM1|ram~815_combout\ $end
$var wire 1 v% \RAM1|ram~816_combout\ $end
$var wire 1 w% \RAM1|ram~428_q\ $end
$var wire 1 x% \RAM1|ram~817_combout\ $end
$var wire 1 y% \RAM1|ram~818_combout\ $end
$var wire 1 z% \RAM1|ram~460_q\ $end
$var wire 1 {% \RAM1|ram~649_combout\ $end
$var wire 1 |% \RAM1|ram~781_combout\ $end
$var wire 1 }% \RAM1|ram~782_combout\ $end
$var wire 1 ~% \RAM1|ram~476_q\ $end
$var wire 1 !& \RAM1|ram~789_combout\ $end
$var wire 1 "& \RAM1|ram~790_combout\ $end
$var wire 1 #& \RAM1|ram~508_q\ $end
$var wire 1 $& \RAM1|ram~819_combout\ $end
$var wire 1 %& \RAM1|ram~820_combout\ $end
$var wire 1 && \RAM1|ram~492_q\ $end
$var wire 1 '& \RAM1|ram~821_combout\ $end
$var wire 1 (& \RAM1|ram~822_combout\ $end
$var wire 1 )& \RAM1|ram~524_q\ $end
$var wire 1 *& \RAM1|ram~650_combout\ $end
$var wire 1 +& \RAM1|ram~651_combout\ $end
$var wire 1 ,& \RAM1|ram~652_combout\ $end
$var wire 1 -& \SW[5]~input_o\ $end
$var wire 1 .& \CPU|Bloco_Reg|enableReg1~0_combout\ $end
$var wire 1 /& \CPU|Bloco_Reg|enableReg2~0_combout\ $end
$var wire 1 0& \CPU|Dec_Instruction|sinais_controle[4]~3_combout\ $end
$var wire 1 1& \CPU|Dec_Instruction|sinais_controle[5]~4_combout\ $end
$var wire 1 2& \CPU|Bloco_Reg|enableReg0~0_combout\ $end
$var wire 1 3& \CPU|Bloco_Reg|enableReg2~combout\ $end
$var wire 1 4& \CPU|ULA|Equal3~0_combout\ $end
$var wire 1 5& \CPU|ULA|saida[5]~10_combout\ $end
$var wire 1 6& \CPU|ULA|saida[5]~11_combout\ $end
$var wire 1 7& \CPU|Bloco_Reg|enableReg1~combout\ $end
$var wire 1 8& \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[5]~5_combout\ $end
$var wire 1 9& \CPU|Mux_EntradaB_ULA|saida_MUX[5]~7_combout\ $end
$var wire 1 :& \RAM1|ram~19_q\ $end
$var wire 1 ;& \RAM1|ram~35_q\ $end
$var wire 1 <& \RAM1|ram~27_q\ $end
$var wire 1 =& \RAM1|ram~43_q\ $end
$var wire 1 >& \RAM1|ram~611_combout\ $end
$var wire 1 ?& \RAM1|ram~147_q\ $end
$var wire 1 @& \RAM1|ram~163_q\ $end
$var wire 1 A& \RAM1|ram~155_q\ $end
$var wire 1 B& \RAM1|ram~171_q\ $end
$var wire 1 C& \RAM1|ram~612_combout\ $end
$var wire 1 D& \RAM1|ram~83_q\ $end
$var wire 1 E& \RAM1|ram~99_q\ $end
$var wire 1 F& \RAM1|ram~91_q\ $end
$var wire 1 G& \RAM1|ram~107_q\ $end
$var wire 1 H& \RAM1|ram~613_combout\ $end
$var wire 1 I& \RAM1|ram~211_q\ $end
$var wire 1 J& \RAM1|ram~227_q\ $end
$var wire 1 K& \RAM1|ram~219_q\ $end
$var wire 1 L& \RAM1|ram~235_q\ $end
$var wire 1 M& \RAM1|ram~614_combout\ $end
$var wire 1 N& \RAM1|ram~615_combout\ $end
$var wire 1 O& \RAM1|ram~275_q\ $end
$var wire 1 P& \RAM1|ram~291_q\ $end
$var wire 1 Q& \RAM1|ram~403_q\ $end
$var wire 1 R& \RAM1|ram~419_q\ $end
$var wire 1 S& \RAM1|ram~616_combout\ $end
$var wire 1 T& \RAM1|ram~339_q\ $end
$var wire 1 U& \RAM1|ram~355_q\ $end
$var wire 1 V& \RAM1|ram~467_q\ $end
$var wire 1 W& \RAM1|ram~483_q\ $end
$var wire 1 X& \RAM1|ram~617_combout\ $end
$var wire 1 Y& \RAM1|ram~283_q\ $end
$var wire 1 Z& \RAM1|ram~299_q\ $end
$var wire 1 [& \RAM1|ram~411_q\ $end
$var wire 1 \& \RAM1|ram~427_q\ $end
$var wire 1 ]& \RAM1|ram~618_combout\ $end
$var wire 1 ^& \RAM1|ram~347_q\ $end
$var wire 1 _& \RAM1|ram~363_q\ $end
$var wire 1 `& \RAM1|ram~475_q\ $end
$var wire 1 a& \RAM1|ram~491_q\ $end
$var wire 1 b& \RAM1|ram~619_combout\ $end
$var wire 1 c& \RAM1|ram~620_combout\ $end
$var wire 1 d& \RAM1|ram~51_q\ $end
$var wire 1 e& \RAM1|ram~67_q\ $end
$var wire 1 f& \RAM1|ram~115_q\ $end
$var wire 1 g& \RAM1|ram~131_q\ $end
$var wire 1 h& \RAM1|ram~621_combout\ $end
$var wire 1 i& \RAM1|ram~179_q\ $end
$var wire 1 j& \RAM1|ram~195_q\ $end
$var wire 1 k& \RAM1|ram~243_q\ $end
$var wire 1 l& \RAM1|ram~259_q\ $end
$var wire 1 m& \RAM1|ram~622_combout\ $end
$var wire 1 n& \RAM1|ram~59_q\ $end
$var wire 1 o& \RAM1|ram~75_q\ $end
$var wire 1 p& \RAM1|ram~123_q\ $end
$var wire 1 q& \RAM1|ram~139_q\ $end
$var wire 1 r& \RAM1|ram~623_combout\ $end
$var wire 1 s& \RAM1|ram~187_q\ $end
$var wire 1 t& \RAM1|ram~203_q\ $end
$var wire 1 u& \RAM1|ram~251_q\ $end
$var wire 1 v& \RAM1|ram~267_q\ $end
$var wire 1 w& \RAM1|ram~624_combout\ $end
$var wire 1 x& \RAM1|ram~625_combout\ $end
$var wire 1 y& \RAM1|ram~307_q\ $end
$var wire 1 z& \RAM1|ram~323_q\ $end
$var wire 1 {& \RAM1|ram~315_q\ $end
$var wire 1 |& \RAM1|ram~331_q\ $end
$var wire 1 }& \RAM1|ram~626_combout\ $end
$var wire 1 ~& \RAM1|ram~435_q\ $end
$var wire 1 !' \RAM1|ram~451_q\ $end
$var wire 1 "' \RAM1|ram~443_q\ $end
$var wire 1 #' \RAM1|ram~459_q\ $end
$var wire 1 $' \RAM1|ram~627_combout\ $end
$var wire 1 %' \RAM1|ram~371_q\ $end
$var wire 1 &' \RAM1|ram~387_q\ $end
$var wire 1 '' \RAM1|ram~379_q\ $end
$var wire 1 (' \RAM1|ram~395_q\ $end
$var wire 1 )' \RAM1|ram~628_combout\ $end
$var wire 1 *' \RAM1|ram~499_q\ $end
$var wire 1 +' \RAM1|ram~515_q\ $end
$var wire 1 ,' \RAM1|ram~507_q\ $end
$var wire 1 -' \RAM1|ram~523_q\ $end
$var wire 1 .' \RAM1|ram~629_combout\ $end
$var wire 1 /' \RAM1|ram~630_combout\ $end
$var wire 1 0' \RAM1|ram~631_combout\ $end
$var wire 1 1' \SW[4]~input_o\ $end
$var wire 1 2' \CPU|Mux_EntradaB_ULA|saida_MUX[4]~6_combout\ $end
$var wire 1 3' \RAM1|ram~18_q\ $end
$var wire 1 4' \RAM1|ram~82_q\ $end
$var wire 1 5' \RAM1|ram~26_q\ $end
$var wire 1 6' \RAM1|ram~90_q\ $end
$var wire 1 7' \RAM1|ram~590_combout\ $end
$var wire 1 8' \RAM1|ram~50_q\ $end
$var wire 1 9' \RAM1|ram~114_q\ $end
$var wire 1 :' \RAM1|ram~58_q\ $end
$var wire 1 ;' \RAM1|ram~122_q\ $end
$var wire 1 <' \RAM1|ram~591_combout\ $end
$var wire 1 =' \RAM1|ram~146_q\ $end
$var wire 1 >' \RAM1|ram~210_q\ $end
$var wire 1 ?' \RAM1|ram~154_q\ $end
$var wire 1 @' \RAM1|ram~218_q\ $end
$var wire 1 A' \RAM1|ram~592_combout\ $end
$var wire 1 B' \RAM1|ram~178_q\ $end
$var wire 1 C' \RAM1|ram~242_q\ $end
$var wire 1 D' \RAM1|ram~186_q\ $end
$var wire 1 E' \RAM1|ram~250_q\ $end
$var wire 1 F' \RAM1|ram~593_combout\ $end
$var wire 1 G' \RAM1|ram~594_combout\ $end
$var wire 1 H' \RAM1|ram~274_q\ $end
$var wire 1 I' \RAM1|ram~402_q\ $end
$var wire 1 J' \RAM1|ram~282_q\ $end
$var wire 1 K' \RAM1|ram~410_q\ $end
$var wire 1 L' \RAM1|ram~595_combout\ $end
$var wire 1 M' \RAM1|ram~306_q\ $end
$var wire 1 N' \RAM1|ram~434_q\ $end
$var wire 1 O' \RAM1|ram~314_q\ $end
$var wire 1 P' \RAM1|ram~442_q\ $end
$var wire 1 Q' \RAM1|ram~596_combout\ $end
$var wire 1 R' \RAM1|ram~338_q\ $end
$var wire 1 S' \RAM1|ram~466_q\ $end
$var wire 1 T' \RAM1|ram~346_q\ $end
$var wire 1 U' \RAM1|ram~474_q\ $end
$var wire 1 V' \RAM1|ram~597_combout\ $end
$var wire 1 W' \RAM1|ram~370_q\ $end
$var wire 1 X' \RAM1|ram~498_q\ $end
$var wire 1 Y' \RAM1|ram~378_q\ $end
$var wire 1 Z' \RAM1|ram~506_q\ $end
$var wire 1 [' \RAM1|ram~598_combout\ $end
$var wire 1 \' \RAM1|ram~599_combout\ $end
$var wire 1 ]' \RAM1|ram~34_q\ $end
$var wire 1 ^' \RAM1|ram~66_q\ $end
$var wire 1 _' \RAM1|ram~42_q\ $end
$var wire 1 `' \RAM1|ram~74_q\ $end
$var wire 1 a' \RAM1|ram~600_combout\ $end
$var wire 1 b' \RAM1|ram~98_q\ $end
$var wire 1 c' \RAM1|ram~130_q\ $end
$var wire 1 d' \RAM1|ram~106_q\ $end
$var wire 1 e' \RAM1|ram~138_q\ $end
$var wire 1 f' \RAM1|ram~601_combout\ $end
$var wire 1 g' \RAM1|ram~162_q\ $end
$var wire 1 h' \RAM1|ram~194_q\ $end
$var wire 1 i' \RAM1|ram~170_q\ $end
$var wire 1 j' \RAM1|ram~202_q\ $end
$var wire 1 k' \RAM1|ram~602_combout\ $end
$var wire 1 l' \RAM1|ram~226_q\ $end
$var wire 1 m' \RAM1|ram~258_q\ $end
$var wire 1 n' \RAM1|ram~234_q\ $end
$var wire 1 o' \RAM1|ram~266_q\ $end
$var wire 1 p' \RAM1|ram~603_combout\ $end
$var wire 1 q' \RAM1|ram~604_combout\ $end
$var wire 1 r' \RAM1|ram~290_q\ $end
$var wire 1 s' \RAM1|ram~322_q\ $end
$var wire 1 t' \RAM1|ram~354_q\ $end
$var wire 1 u' \RAM1|ram~386_q\ $end
$var wire 1 v' \RAM1|ram~605_combout\ $end
$var wire 1 w' \RAM1|ram~418_q\ $end
$var wire 1 x' \RAM1|ram~450_q\ $end
$var wire 1 y' \RAM1|ram~482_q\ $end
$var wire 1 z' \RAM1|ram~514_q\ $end
$var wire 1 {' \RAM1|ram~606_combout\ $end
$var wire 1 |' \RAM1|ram~298_q\ $end
$var wire 1 }' \RAM1|ram~330_q\ $end
$var wire 1 ~' \RAM1|ram~362_q\ $end
$var wire 1 !( \RAM1|ram~394_q\ $end
$var wire 1 "( \RAM1|ram~607_combout\ $end
$var wire 1 #( \RAM1|ram~426_q\ $end
$var wire 1 $( \RAM1|ram~458_q\ $end
$var wire 1 %( \RAM1|ram~490_q\ $end
$var wire 1 &( \RAM1|ram~522_q\ $end
$var wire 1 '( \RAM1|ram~608_combout\ $end
$var wire 1 (( \RAM1|ram~609_combout\ $end
$var wire 1 )( \RAM1|ram~610_combout\ $end
$var wire 1 *( \SW[3]~input_o\ $end
$var wire 1 +( \CPU|Mux_EntradaB_ULA|saida_MUX[3]~5_combout\ $end
$var wire 1 ,( \RAM1|ram~15_q\ $end
$var wire 1 -( \RAM1|ram~47_q\ $end
$var wire 1 .( \RAM1|ram~143_q\ $end
$var wire 1 /( \RAM1|ram~175_q\ $end
$var wire 1 0( \RAM1|ram~527_combout\ $end
$var wire 1 1( \RAM1|ram~79_q\ $end
$var wire 1 2( \RAM1|ram~111_q\ $end
$var wire 1 3( \RAM1|ram~207_q\ $end
$var wire 1 4( \RAM1|ram~239_q\ $end
$var wire 1 5( \RAM1|ram~528_combout\ $end
$var wire 1 6( \RAM1|ram~23_q\ $end
$var wire 1 7( \RAM1|ram~55_q\ $end
$var wire 1 8( \RAM1|ram~151_q\ $end
$var wire 1 9( \RAM1|ram~183_q\ $end
$var wire 1 :( \RAM1|ram~529_combout\ $end
$var wire 1 ;( \RAM1|ram~87_q\ $end
$var wire 1 <( \RAM1|ram~119_q\ $end
$var wire 1 =( \RAM1|ram~215_q\ $end
$var wire 1 >( \RAM1|ram~247_q\ $end
$var wire 1 ?( \RAM1|ram~530_combout\ $end
$var wire 1 @( \RAM1|ram~531_combout\ $end
$var wire 1 A( \RAM1|ram~31_q\ $end
$var wire 1 B( \RAM1|ram~63_q\ $end
$var wire 1 C( \RAM1|ram~95_q\ $end
$var wire 1 D( \RAM1|ram~127_q\ $end
$var wire 1 E( \RAM1|ram~532_combout\ $end
$var wire 1 F( \RAM1|ram~159_q\ $end
$var wire 1 G( \RAM1|ram~191_q\ $end
$var wire 1 H( \RAM1|ram~223_q\ $end
$var wire 1 I( \RAM1|ram~255_q\ $end
$var wire 1 J( \RAM1|ram~533_combout\ $end
$var wire 1 K( \RAM1|ram~39_q\ $end
$var wire 1 L( \RAM1|ram~71_q\ $end
$var wire 1 M( \RAM1|ram~103_q\ $end
$var wire 1 N( \RAM1|ram~135_q\ $end
$var wire 1 O( \RAM1|ram~534_combout\ $end
$var wire 1 P( \RAM1|ram~167_q\ $end
$var wire 1 Q( \RAM1|ram~199_q\ $end
$var wire 1 R( \RAM1|ram~231_q\ $end
$var wire 1 S( \RAM1|ram~263_q\ $end
$var wire 1 T( \RAM1|ram~535_combout\ $end
$var wire 1 U( \RAM1|ram~536_combout\ $end
$var wire 1 V( \RAM1|ram~271_q\ $end
$var wire 1 W( \RAM1|ram~399_q\ $end
$var wire 1 X( \RAM1|ram~279_q\ $end
$var wire 1 Y( \RAM1|ram~407_q\ $end
$var wire 1 Z( \RAM1|ram~537_combout\ $end
$var wire 1 [( \RAM1|ram~303_q\ $end
$var wire 1 \( \RAM1|ram~431_q\ $end
$var wire 1 ]( \RAM1|ram~311_q\ $end
$var wire 1 ^( \RAM1|ram~439_q\ $end
$var wire 1 _( \RAM1|ram~538_combout\ $end
$var wire 1 `( \RAM1|ram~335_q\ $end
$var wire 1 a( \RAM1|ram~463_q\ $end
$var wire 1 b( \RAM1|ram~343_q\ $end
$var wire 1 c( \RAM1|ram~471_q\ $end
$var wire 1 d( \RAM1|ram~539_combout\ $end
$var wire 1 e( \RAM1|ram~367_q\ $end
$var wire 1 f( \RAM1|ram~495_q\ $end
$var wire 1 g( \RAM1|ram~375_q\ $end
$var wire 1 h( \RAM1|ram~503_q\ $end
$var wire 1 i( \RAM1|ram~540_combout\ $end
$var wire 1 j( \RAM1|ram~541_combout\ $end
$var wire 1 k( \RAM1|ram~287_q\ $end
$var wire 1 l( \RAM1|ram~319_q\ $end
$var wire 1 m( \RAM1|ram~351_q\ $end
$var wire 1 n( \RAM1|ram~383_q\ $end
$var wire 1 o( \RAM1|ram~542_combout\ $end
$var wire 1 p( \RAM1|ram~415_q\ $end
$var wire 1 q( \RAM1|ram~447_q\ $end
$var wire 1 r( \RAM1|ram~479_q\ $end
$var wire 1 s( \RAM1|ram~511_q\ $end
$var wire 1 t( \RAM1|ram~543_combout\ $end
$var wire 1 u( \RAM1|ram~295_q\ $end
$var wire 1 v( \RAM1|ram~327_q\ $end
$var wire 1 w( \RAM1|ram~359_q\ $end
$var wire 1 x( \RAM1|ram~391_q\ $end
$var wire 1 y( \RAM1|ram~544_combout\ $end
$var wire 1 z( \RAM1|ram~423_q\ $end
$var wire 1 {( \RAM1|ram~455_q\ $end
$var wire 1 |( \RAM1|ram~487_q\ $end
$var wire 1 }( \RAM1|ram~519_q\ $end
$var wire 1 ~( \RAM1|ram~545_combout\ $end
$var wire 1 !) \RAM1|ram~546_combout\ $end
$var wire 1 ") \RAM1|ram~547_combout\ $end
$var wire 1 #) \Data_In[0]~0_combout\ $end
$var wire 1 $) \SW[0]~input_o\ $end
$var wire 1 %) \Data_In[0]~1_combout\ $end
$var wire 1 &) \DECODER1|enableSWVector~1_combout\ $end
$var wire 1 ') \KEY[2]~input_o\ $end
$var wire 1 () \KEY[0]~input_o\ $end
$var wire 1 )) \KEY[1]~input_o\ $end
$var wire 1 *) \Data_In[0]~8_combout\ $end
$var wire 1 +) \SW[8]~input_o\ $end
$var wire 1 ,) \SW[9]~input_o\ $end
$var wire 1 -) \Data_In[0]~4_combout\ $end
$var wire 1 .) \FPGA_RESET_N~input_o\ $end
$var wire 1 /) \Data_In[0]~6_combout\ $end
$var wire 1 0) \Data_In[0]~9_combout\ $end
$var wire 1 1) \CPU|Mux_EntradaB_ULA|saida_MUX[0]~0_combout\ $end
$var wire 1 2) \CPU|ULA|Add0~34_cout\ $end
$var wire 1 3) \CPU|ULA|Add0~2\ $end
$var wire 1 4) \CPU|ULA|Add0~5_sumout\ $end
$var wire 1 5) \SW[1]~input_o\ $end
$var wire 1 6) \CPU|ULA|saida[1]~2_combout\ $end
$var wire 1 7) \CPU|ULA|saida[1]~3_combout\ $end
$var wire 1 8) \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[1]~1_combout\ $end
$var wire 1 9) \RAM1|ram~16_q\ $end
$var wire 1 :) \RAM1|ram~32_q\ $end
$var wire 1 ;) \RAM1|ram~24_q\ $end
$var wire 1 <) \RAM1|ram~40_q\ $end
$var wire 1 =) \RAM1|ram~548_combout\ $end
$var wire 1 >) \RAM1|ram~80_q\ $end
$var wire 1 ?) \RAM1|ram~96_q\ $end
$var wire 1 @) \RAM1|ram~88_q\ $end
$var wire 1 A) \RAM1|ram~104_q\ $end
$var wire 1 B) \RAM1|ram~549_combout\ $end
$var wire 1 C) \RAM1|ram~144_q\ $end
$var wire 1 D) \RAM1|ram~160_q\ $end
$var wire 1 E) \RAM1|ram~152_q\ $end
$var wire 1 F) \RAM1|ram~168_q\ $end
$var wire 1 G) \RAM1|ram~550_combout\ $end
$var wire 1 H) \RAM1|ram~208_q\ $end
$var wire 1 I) \RAM1|ram~224_q\ $end
$var wire 1 J) \RAM1|ram~216_q\ $end
$var wire 1 K) \RAM1|ram~232_q\ $end
$var wire 1 L) \RAM1|ram~551_combout\ $end
$var wire 1 M) \RAM1|ram~552_combout\ $end
$var wire 1 N) \RAM1|ram~272_q\ $end
$var wire 1 O) \RAM1|ram~288_q\ $end
$var wire 1 P) \RAM1|ram~336_q\ $end
$var wire 1 Q) \RAM1|ram~352_q\ $end
$var wire 1 R) \RAM1|ram~553_combout\ $end
$var wire 1 S) \RAM1|ram~400_q\ $end
$var wire 1 T) \RAM1|ram~416_q\ $end
$var wire 1 U) \RAM1|ram~464_q\ $end
$var wire 1 V) \RAM1|ram~480_q\ $end
$var wire 1 W) \RAM1|ram~554_combout\ $end
$var wire 1 X) \RAM1|ram~280_q\ $end
$var wire 1 Y) \RAM1|ram~296_q\ $end
$var wire 1 Z) \RAM1|ram~344_q\ $end
$var wire 1 [) \RAM1|ram~360_q\ $end
$var wire 1 \) \RAM1|ram~555_combout\ $end
$var wire 1 ]) \RAM1|ram~408_q\ $end
$var wire 1 ^) \RAM1|ram~424_q\ $end
$var wire 1 _) \RAM1|ram~472_q\ $end
$var wire 1 `) \RAM1|ram~488_q\ $end
$var wire 1 a) \RAM1|ram~556_combout\ $end
$var wire 1 b) \RAM1|ram~557_combout\ $end
$var wire 1 c) \RAM1|ram~48_q\ $end
$var wire 1 d) \RAM1|ram~64_q\ $end
$var wire 1 e) \RAM1|ram~176_q\ $end
$var wire 1 f) \RAM1|ram~192_q\ $end
$var wire 1 g) \RAM1|ram~558_combout\ $end
$var wire 1 h) \RAM1|ram~112_q\ $end
$var wire 1 i) \RAM1|ram~128_q\ $end
$var wire 1 j) \RAM1|ram~240_q\ $end
$var wire 1 k) \RAM1|ram~256_q\ $end
$var wire 1 l) \RAM1|ram~559_combout\ $end
$var wire 1 m) \RAM1|ram~56_q\ $end
$var wire 1 n) \RAM1|ram~72_q\ $end
$var wire 1 o) \RAM1|ram~184_q\ $end
$var wire 1 p) \RAM1|ram~200_q\ $end
$var wire 1 q) \RAM1|ram~560_combout\ $end
$var wire 1 r) \RAM1|ram~120_q\ $end
$var wire 1 s) \RAM1|ram~136_q\ $end
$var wire 1 t) \RAM1|ram~248_q\ $end
$var wire 1 u) \RAM1|ram~264_q\ $end
$var wire 1 v) \RAM1|ram~561_combout\ $end
$var wire 1 w) \RAM1|ram~562_combout\ $end
$var wire 1 x) \RAM1|ram~304_q\ $end
$var wire 1 y) \RAM1|ram~320_q\ $end
$var wire 1 z) \RAM1|ram~312_q\ $end
$var wire 1 {) \RAM1|ram~328_q\ $end
$var wire 1 |) \RAM1|ram~563_combout\ $end
$var wire 1 }) \RAM1|ram~368_q\ $end
$var wire 1 ~) \RAM1|ram~384_q\ $end
$var wire 1 !* \RAM1|ram~376_q\ $end
$var wire 1 "* \RAM1|ram~392_q\ $end
$var wire 1 #* \RAM1|ram~564_combout\ $end
$var wire 1 $* \RAM1|ram~432_q\ $end
$var wire 1 %* \RAM1|ram~448_q\ $end
$var wire 1 &* \RAM1|ram~440_q\ $end
$var wire 1 '* \RAM1|ram~456_q\ $end
$var wire 1 (* \RAM1|ram~565_combout\ $end
$var wire 1 )* \RAM1|ram~496_q\ $end
$var wire 1 ** \RAM1|ram~512_q\ $end
$var wire 1 +* \RAM1|ram~504_q\ $end
$var wire 1 ,* \RAM1|ram~520_q\ $end
$var wire 1 -* \RAM1|ram~566_combout\ $end
$var wire 1 .* \RAM1|ram~567_combout\ $end
$var wire 1 /* \RAM1|ram~568_combout\ $end
$var wire 1 0* \CPU|Mux_EntradaB_ULA|saida_MUX[1]~1_combout\ $end
$var wire 1 1* \CPU|ULA|Add0~6\ $end
$var wire 1 2* \CPU|ULA|Add0~9_sumout\ $end
$var wire 1 3* \SW[2]~input_o\ $end
$var wire 1 4* \CPU|ULA|saida[2]~4_combout\ $end
$var wire 1 5* \CPU|ULA|saida[2]~5_combout\ $end
$var wire 1 6* \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[2]~2_combout\ $end
$var wire 1 7* \RAM1|ram~17_q\ $end
$var wire 1 8* \RAM1|ram~49_q\ $end
$var wire 1 9* \RAM1|ram~33_q\ $end
$var wire 1 :* \RAM1|ram~65_q\ $end
$var wire 1 ;* \RAM1|ram~569_combout\ $end
$var wire 1 <* \RAM1|ram~81_q\ $end
$var wire 1 =* \RAM1|ram~113_q\ $end
$var wire 1 >* \RAM1|ram~97_q\ $end
$var wire 1 ?* \RAM1|ram~129_q\ $end
$var wire 1 @* \RAM1|ram~570_combout\ $end
$var wire 1 A* \RAM1|ram~145_q\ $end
$var wire 1 B* \RAM1|ram~177_q\ $end
$var wire 1 C* \RAM1|ram~161_q\ $end
$var wire 1 D* \RAM1|ram~193_q\ $end
$var wire 1 E* \RAM1|ram~571_combout\ $end
$var wire 1 F* \RAM1|ram~209_q\ $end
$var wire 1 G* \RAM1|ram~241_q\ $end
$var wire 1 H* \RAM1|ram~225_q\ $end
$var wire 1 I* \RAM1|ram~257_q\ $end
$var wire 1 J* \RAM1|ram~572_combout\ $end
$var wire 1 K* \RAM1|ram~573_combout\ $end
$var wire 1 L* \RAM1|ram~273_q\ $end
$var wire 1 M* \RAM1|ram~337_q\ $end
$var wire 1 N* \RAM1|ram~289_q\ $end
$var wire 1 O* \RAM1|ram~353_q\ $end
$var wire 1 P* \RAM1|ram~574_combout\ $end
$var wire 1 Q* \RAM1|ram~305_q\ $end
$var wire 1 R* \RAM1|ram~369_q\ $end
$var wire 1 S* \RAM1|ram~321_q\ $end
$var wire 1 T* \RAM1|ram~385_q\ $end
$var wire 1 U* \RAM1|ram~575_combout\ $end
$var wire 1 V* \RAM1|ram~401_q\ $end
$var wire 1 W* \RAM1|ram~465_q\ $end
$var wire 1 X* \RAM1|ram~417_q\ $end
$var wire 1 Y* \RAM1|ram~481_q\ $end
$var wire 1 Z* \RAM1|ram~576_combout\ $end
$var wire 1 [* \RAM1|ram~433_q\ $end
$var wire 1 \* \RAM1|ram~497_q\ $end
$var wire 1 ]* \RAM1|ram~449_q\ $end
$var wire 1 ^* \RAM1|ram~513_q\ $end
$var wire 1 _* \RAM1|ram~577_combout\ $end
$var wire 1 `* \RAM1|ram~578_combout\ $end
$var wire 1 a* \RAM1|ram~25_q\ $end
$var wire 1 b* \RAM1|ram~57_q\ $end
$var wire 1 c* \RAM1|ram~153_q\ $end
$var wire 1 d* \RAM1|ram~185_q\ $end
$var wire 1 e* \RAM1|ram~579_combout\ $end
$var wire 1 f* \RAM1|ram~89_q\ $end
$var wire 1 g* \RAM1|ram~121_q\ $end
$var wire 1 h* \RAM1|ram~217_q\ $end
$var wire 1 i* \RAM1|ram~249_q\ $end
$var wire 1 j* \RAM1|ram~580_combout\ $end
$var wire 1 k* \RAM1|ram~41_q\ $end
$var wire 1 l* \RAM1|ram~73_q\ $end
$var wire 1 m* \RAM1|ram~169_q\ $end
$var wire 1 n* \RAM1|ram~201_q\ $end
$var wire 1 o* \RAM1|ram~581_combout\ $end
$var wire 1 p* \RAM1|ram~105_q\ $end
$var wire 1 q* \RAM1|ram~137_q\ $end
$var wire 1 r* \RAM1|ram~233_q\ $end
$var wire 1 s* \RAM1|ram~265_q\ $end
$var wire 1 t* \RAM1|ram~582_combout\ $end
$var wire 1 u* \RAM1|ram~583_combout\ $end
$var wire 1 v* \RAM1|ram~281_q\ $end
$var wire 1 w* \RAM1|ram~313_q\ $end
$var wire 1 x* \RAM1|ram~409_q\ $end
$var wire 1 y* \RAM1|ram~441_q\ $end
$var wire 1 z* \RAM1|ram~584_combout\ $end
$var wire 1 {* \RAM1|ram~345_q\ $end
$var wire 1 |* \RAM1|ram~377_q\ $end
$var wire 1 }* \RAM1|ram~473_q\ $end
$var wire 1 ~* \RAM1|ram~505_q\ $end
$var wire 1 !+ \RAM1|ram~585_combout\ $end
$var wire 1 "+ \RAM1|ram~297_q\ $end
$var wire 1 #+ \RAM1|ram~329_q\ $end
$var wire 1 $+ \RAM1|ram~425_q\ $end
$var wire 1 %+ \RAM1|ram~457_q\ $end
$var wire 1 &+ \RAM1|ram~586_combout\ $end
$var wire 1 '+ \RAM1|ram~361_q\ $end
$var wire 1 (+ \RAM1|ram~393_q\ $end
$var wire 1 )+ \RAM1|ram~489_q\ $end
$var wire 1 *+ \RAM1|ram~521_q\ $end
$var wire 1 ++ \RAM1|ram~587_combout\ $end
$var wire 1 ,+ \RAM1|ram~588_combout\ $end
$var wire 1 -+ \RAM1|ram~589_combout\ $end
$var wire 1 .+ \CPU|Mux_EntradaB_ULA|saida_MUX[2]~4_combout\ $end
$var wire 1 /+ \CPU|ULA|Add0~10\ $end
$var wire 1 0+ \CPU|ULA|Add0~13_sumout\ $end
$var wire 1 1+ \CPU|ULA|saida[3]~6_combout\ $end
$var wire 1 2+ \CPU|ULA|saida[3]~7_combout\ $end
$var wire 1 3+ \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[3]~3_combout\ $end
$var wire 1 4+ \CPU|ULA|Add0~14\ $end
$var wire 1 5+ \CPU|ULA|Add0~17_sumout\ $end
$var wire 1 6+ \CPU|ULA|saida[4]~8_combout\ $end
$var wire 1 7+ \CPU|ULA|saida[4]~9_combout\ $end
$var wire 1 8+ \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[4]~4_combout\ $end
$var wire 1 9+ \CPU|ULA|Add0~18\ $end
$var wire 1 :+ \CPU|ULA|Add0~21_sumout\ $end
$var wire 1 ;+ \RAM1|ram~21_q\ $end
$var wire 1 <+ \RAM1|ram~277_q\ $end
$var wire 1 =+ \RAM1|ram~29_q\ $end
$var wire 1 >+ \RAM1|ram~285_q\ $end
$var wire 1 ?+ \RAM1|ram~653_combout\ $end
$var wire 1 @+ \RAM1|ram~53_q\ $end
$var wire 1 A+ \RAM1|ram~309_q\ $end
$var wire 1 B+ \RAM1|ram~61_q\ $end
$var wire 1 C+ \RAM1|ram~317_q\ $end
$var wire 1 D+ \RAM1|ram~654_combout\ $end
$var wire 1 E+ \RAM1|ram~37_q\ $end
$var wire 1 F+ \RAM1|ram~293_q\ $end
$var wire 1 G+ \RAM1|ram~45_q\ $end
$var wire 1 H+ \RAM1|ram~301_q\ $end
$var wire 1 I+ \RAM1|ram~655_combout\ $end
$var wire 1 J+ \RAM1|ram~69_q\ $end
$var wire 1 K+ \RAM1|ram~325_q\ $end
$var wire 1 L+ \RAM1|ram~77_q\ $end
$var wire 1 M+ \RAM1|ram~333_q\ $end
$var wire 1 N+ \RAM1|ram~656_combout\ $end
$var wire 1 O+ \RAM1|ram~657_combout\ $end
$var wire 1 P+ \RAM1|ram~149_q\ $end
$var wire 1 Q+ \RAM1|ram~405_q\ $end
$var wire 1 R+ \RAM1|ram~157_q\ $end
$var wire 1 S+ \RAM1|ram~413_q\ $end
$var wire 1 T+ \RAM1|ram~658_combout\ $end
$var wire 1 U+ \RAM1|ram~181_q\ $end
$var wire 1 V+ \RAM1|ram~437_q\ $end
$var wire 1 W+ \RAM1|ram~189_q\ $end
$var wire 1 X+ \RAM1|ram~445_q\ $end
$var wire 1 Y+ \RAM1|ram~659_combout\ $end
$var wire 1 Z+ \RAM1|ram~165_q\ $end
$var wire 1 [+ \RAM1|ram~421_q\ $end
$var wire 1 \+ \RAM1|ram~173_q\ $end
$var wire 1 ]+ \RAM1|ram~429_q\ $end
$var wire 1 ^+ \RAM1|ram~660_combout\ $end
$var wire 1 _+ \RAM1|ram~197_q\ $end
$var wire 1 `+ \RAM1|ram~453_q\ $end
$var wire 1 a+ \RAM1|ram~205_q\ $end
$var wire 1 b+ \RAM1|ram~461_q\ $end
$var wire 1 c+ \RAM1|ram~661_combout\ $end
$var wire 1 d+ \RAM1|ram~662_combout\ $end
$var wire 1 e+ \RAM1|ram~85_q\ $end
$var wire 1 f+ \RAM1|ram~341_q\ $end
$var wire 1 g+ \RAM1|ram~93_q\ $end
$var wire 1 h+ \RAM1|ram~349_q\ $end
$var wire 1 i+ \RAM1|ram~663_combout\ $end
$var wire 1 j+ \RAM1|ram~117_q\ $end
$var wire 1 k+ \RAM1|ram~373_q\ $end
$var wire 1 l+ \RAM1|ram~125_q\ $end
$var wire 1 m+ \RAM1|ram~381_q\ $end
$var wire 1 n+ \RAM1|ram~664_combout\ $end
$var wire 1 o+ \RAM1|ram~101_q\ $end
$var wire 1 p+ \RAM1|ram~357_q\ $end
$var wire 1 q+ \RAM1|ram~109_q\ $end
$var wire 1 r+ \RAM1|ram~365_q\ $end
$var wire 1 s+ \RAM1|ram~665_combout\ $end
$var wire 1 t+ \RAM1|ram~133_q\ $end
$var wire 1 u+ \RAM1|ram~389_q\ $end
$var wire 1 v+ \RAM1|ram~141_q\ $end
$var wire 1 w+ \RAM1|ram~397_q\ $end
$var wire 1 x+ \RAM1|ram~666_combout\ $end
$var wire 1 y+ \RAM1|ram~667_combout\ $end
$var wire 1 z+ \RAM1|ram~213_q\ $end
$var wire 1 {+ \RAM1|ram~469_q\ $end
$var wire 1 |+ \RAM1|ram~229_q\ $end
$var wire 1 }+ \RAM1|ram~485_q\ $end
$var wire 1 ~+ \RAM1|ram~668_combout\ $end
$var wire 1 !, \RAM1|ram~245_q\ $end
$var wire 1 ", \RAM1|ram~501_q\ $end
$var wire 1 #, \RAM1|ram~261_q\ $end
$var wire 1 $, \RAM1|ram~517_q\ $end
$var wire 1 %, \RAM1|ram~669_combout\ $end
$var wire 1 &, \RAM1|ram~221_q\ $end
$var wire 1 ', \RAM1|ram~477_q\ $end
$var wire 1 (, \RAM1|ram~237_q\ $end
$var wire 1 ), \RAM1|ram~493_q\ $end
$var wire 1 *, \RAM1|ram~670_combout\ $end
$var wire 1 +, \RAM1|ram~253_q\ $end
$var wire 1 ,, \RAM1|ram~509_q\ $end
$var wire 1 -, \RAM1|ram~269_q\ $end
$var wire 1 ., \RAM1|ram~525_q\ $end
$var wire 1 /, \RAM1|ram~671_combout\ $end
$var wire 1 0, \RAM1|ram~672_combout\ $end
$var wire 1 1, \RAM1|ram~673_combout\ $end
$var wire 1 2, \SW[6]~input_o\ $end
$var wire 1 3, \CPU|ULA|saida[6]~12_combout\ $end
$var wire 1 4, \CPU|ULA|saida[6]~13_combout\ $end
$var wire 1 5, \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[6]~6_combout\ $end
$var wire 1 6, \CPU|Mux_EntradaB_ULA|saida_MUX[6]~2_combout\ $end
$var wire 1 7, \CPU|ULA|Add0~22\ $end
$var wire 1 8, \CPU|ULA|Add0~25_sumout\ $end
$var wire 1 9, \RAM1|ram~22_q\ $end
$var wire 1 :, \RAM1|ram~278_q\ $end
$var wire 1 ;, \RAM1|ram~150_q\ $end
$var wire 1 <, \RAM1|ram~406_q\ $end
$var wire 1 =, \RAM1|ram~674_combout\ $end
$var wire 1 >, \RAM1|ram~86_q\ $end
$var wire 1 ?, \RAM1|ram~342_q\ $end
$var wire 1 @, \RAM1|ram~214_q\ $end
$var wire 1 A, \RAM1|ram~470_q\ $end
$var wire 1 B, \RAM1|ram~675_combout\ $end
$var wire 1 C, \RAM1|ram~30_q\ $end
$var wire 1 D, \RAM1|ram~286_q\ $end
$var wire 1 E, \RAM1|ram~158_q\ $end
$var wire 1 F, \RAM1|ram~414_q\ $end
$var wire 1 G, \RAM1|ram~676_combout\ $end
$var wire 1 H, \RAM1|ram~94_q\ $end
$var wire 1 I, \RAM1|ram~350_q\ $end
$var wire 1 J, \RAM1|ram~222_q\ $end
$var wire 1 K, \RAM1|ram~478_q\ $end
$var wire 1 L, \RAM1|ram~677_combout\ $end
$var wire 1 M, \RAM1|ram~678_combout\ $end
$var wire 1 N, \RAM1|ram~54_q\ $end
$var wire 1 O, \RAM1|ram~310_q\ $end
$var wire 1 P, \RAM1|ram~182_q\ $end
$var wire 1 Q, \RAM1|ram~438_q\ $end
$var wire 1 R, \RAM1|ram~679_combout\ $end
$var wire 1 S, \RAM1|ram~118_q\ $end
$var wire 1 T, \RAM1|ram~374_q\ $end
$var wire 1 U, \RAM1|ram~246_q\ $end
$var wire 1 V, \RAM1|ram~502_q\ $end
$var wire 1 W, \RAM1|ram~680_combout\ $end
$var wire 1 X, \RAM1|ram~62_q\ $end
$var wire 1 Y, \RAM1|ram~318_q\ $end
$var wire 1 Z, \RAM1|ram~190_q\ $end
$var wire 1 [, \RAM1|ram~446_q\ $end
$var wire 1 \, \RAM1|ram~681_combout\ $end
$var wire 1 ], \RAM1|ram~126_q\ $end
$var wire 1 ^, \RAM1|ram~382_q\ $end
$var wire 1 _, \RAM1|ram~254_q\ $end
$var wire 1 `, \RAM1|ram~510_q\ $end
$var wire 1 a, \RAM1|ram~682_combout\ $end
$var wire 1 b, \RAM1|ram~683_combout\ $end
$var wire 1 c, \RAM1|ram~38_q\ $end
$var wire 1 d, \RAM1|ram~294_q\ $end
$var wire 1 e, \RAM1|ram~102_q\ $end
$var wire 1 f, \RAM1|ram~358_q\ $end
$var wire 1 g, \RAM1|ram~684_combout\ $end
$var wire 1 h, \RAM1|ram~166_q\ $end
$var wire 1 i, \RAM1|ram~422_q\ $end
$var wire 1 j, \RAM1|ram~230_q\ $end
$var wire 1 k, \RAM1|ram~486_q\ $end
$var wire 1 l, \RAM1|ram~685_combout\ $end
$var wire 1 m, \RAM1|ram~46_q\ $end
$var wire 1 n, \RAM1|ram~302_q\ $end
$var wire 1 o, \RAM1|ram~110_q\ $end
$var wire 1 p, \RAM1|ram~366_q\ $end
$var wire 1 q, \RAM1|ram~686_combout\ $end
$var wire 1 r, \RAM1|ram~174_q\ $end
$var wire 1 s, \RAM1|ram~430_q\ $end
$var wire 1 t, \RAM1|ram~238_q\ $end
$var wire 1 u, \RAM1|ram~494_q\ $end
$var wire 1 v, \RAM1|ram~687_combout\ $end
$var wire 1 w, \RAM1|ram~688_combout\ $end
$var wire 1 x, \RAM1|ram~70_q\ $end
$var wire 1 y, \RAM1|ram~326_q\ $end
$var wire 1 z, \RAM1|ram~134_q\ $end
$var wire 1 {, \RAM1|ram~390_q\ $end
$var wire 1 |, \RAM1|ram~689_combout\ $end
$var wire 1 }, \RAM1|ram~198_q\ $end
$var wire 1 ~, \RAM1|ram~454_q\ $end
$var wire 1 !- \RAM1|ram~262_q\ $end
$var wire 1 "- \RAM1|ram~518_q\ $end
$var wire 1 #- \RAM1|ram~690_combout\ $end
$var wire 1 $- \RAM1|ram~78_q\ $end
$var wire 1 %- \RAM1|ram~334_q\ $end
$var wire 1 &- \RAM1|ram~142_q\ $end
$var wire 1 '- \RAM1|ram~398_q\ $end
$var wire 1 (- \RAM1|ram~691_combout\ $end
$var wire 1 )- \RAM1|ram~206_q\ $end
$var wire 1 *- \RAM1|ram~462_q\ $end
$var wire 1 +- \RAM1|ram~270_q\ $end
$var wire 1 ,- \RAM1|ram~526_q\ $end
$var wire 1 -- \RAM1|ram~692_combout\ $end
$var wire 1 .- \RAM1|ram~693_combout\ $end
$var wire 1 /- \RAM1|ram~694_combout\ $end
$var wire 1 0- \SW[7]~input_o\ $end
$var wire 1 1- \CPU|ULA|saida[7]~14_combout\ $end
$var wire 1 2- \CPU|ULA|saida[7]~15_combout\ $end
$var wire 1 3- \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[7]~7_combout\ $end
$var wire 1 4- \CPU|Mux_EntradaB_ULA|saida_MUX[7]~3_combout\ $end
$var wire 1 5- \CPU|ULA|Add0~26\ $end
$var wire 1 6- \CPU|ULA|Add0~29_sumout\ $end
$var wire 1 7- \CPU|Flag_Equal|DOUT~0_combout\ $end
$var wire 1 8- \CPU|ULA|Add0~1_sumout\ $end
$var wire 1 9- \CPU|Flag_Equal|DOUT~1_combout\ $end
$var wire 1 :- \CPU|Flag_Equal|DOUT~2_combout\ $end
$var wire 1 ;- \CPU|Flag_Equal|DOUT~3_combout\ $end
$var wire 1 <- \CPU|Flag_Equal|DOUT~q\ $end
$var wire 1 =- \CPU|Mux_Prox_PC|Equal1~0_combout\ $end
$var wire 1 >- \CPU|incrementa_PC|Add0~17_sumout\ $end
$var wire 1 ?- \CPU|Mux_Prox_PC|saida_MUX[4]~4_combout\ $end
$var wire 1 @- \ROM1|memROM~48_combout\ $end
$var wire 1 A- \ROM1|memROM~49_combout\ $end
$var wire 1 B- \ROM1|memROM~50_combout\ $end
$var wire 1 C- \ROM1|memROM~51_combout\ $end
$var wire 1 D- \ROM1|memROM~52_combout\ $end
$var wire 1 E- \CPU|incrementa_PC|Add0~30\ $end
$var wire 1 F- \CPU|incrementa_PC|Add0~33_sumout\ $end
$var wire 1 G- \CPU|Mux_Prox_PC|saida_MUX[8]~8_combout\ $end
$var wire 1 H- \Data_In[0]~2_combout\ $end
$var wire 1 I- \Data_In[0]~3_combout\ $end
$var wire 1 J- \Data_In[0]~5_combout\ $end
$var wire 1 K- \Data_In[0]~7_combout\ $end
$var wire 1 L- \CPU|ULA|saida[0]~0_combout\ $end
$var wire 1 M- \CPU|ULA|saida[0]~1_combout\ $end
$var wire 1 N- \CPU|Bloco_Reg|MUX_DOUT|saida_MUX[0]~0_combout\ $end
$var wire 1 O- \DECODER1|enableHEX0~0_combout\ $end
$var wire 1 P- \DECODER1|enableLedVector~0_combout\ $end
$var wire 1 Q- \DECODER1|enableHEX0~1_combout\ $end
$var wire 1 R- \FlipFlop8|DOUT~0_combout\ $end
$var wire 1 S- \FlipFlop8|DOUT~q\ $end
$var wire 1 T- \FlipFlop9|DOUT~0_combout\ $end
$var wire 1 U- \FlipFlop9|DOUT~q\ $end
$var wire 1 V- \DECODER1|enableHEX0~2_combout\ $end
$var wire 1 W- \HexDisplay0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 X- \HexDisplay0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 Y- \HexDisplay0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 Z- \HexDisplay0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 [- \HexDisplay0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 \- \HexDisplay0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 ]- \HexDisplay0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 ^- \DECODER1|enableHEX1~0_combout\ $end
$var wire 1 _- \HexDisplay1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 `- \HexDisplay1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 a- \HexDisplay1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 b- \HexDisplay1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 c- \HexDisplay1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 d- \HexDisplay1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 e- \HexDisplay1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 f- \DECODER1|enableHEX2~0_combout\ $end
$var wire 1 g- \HexDisplay2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 h- \HexDisplay2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 i- \HexDisplay2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 j- \HexDisplay2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 k- \HexDisplay2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 l- \HexDisplay2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 m- \HexDisplay2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 n- \DECODER1|enableHEX3~0_combout\ $end
$var wire 1 o- \HexDisplay3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 p- \HexDisplay3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 q- \HexDisplay3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 r- \HexDisplay3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 s- \HexDisplay3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 t- \HexDisplay3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 u- \HexDisplay3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 v- \HexDisplay4|rascSaida7seg[0]~0_combout\ $end
$var wire 1 w- \HexDisplay4|rascSaida7seg[1]~1_combout\ $end
$var wire 1 x- \HexDisplay4|rascSaida7seg[2]~2_combout\ $end
$var wire 1 y- \HexDisplay4|rascSaida7seg[3]~3_combout\ $end
$var wire 1 z- \HexDisplay4|rascSaida7seg[4]~4_combout\ $end
$var wire 1 {- \HexDisplay4|rascSaida7seg[5]~5_combout\ $end
$var wire 1 |- \HexDisplay4|rascSaida7seg[6]~6_combout\ $end
$var wire 1 }- \HexDisplay5|rascSaida7seg[0]~0_combout\ $end
$var wire 1 ~- \HexDisplay5|rascSaida7seg[1]~1_combout\ $end
$var wire 1 !. \HexDisplay5|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ". \HexDisplay5|rascSaida7seg[3]~3_combout\ $end
$var wire 1 #. \HexDisplay5|rascSaida7seg[4]~4_combout\ $end
$var wire 1 $. \HexDisplay5|rascSaida7seg[5]~5_combout\ $end
$var wire 1 %. \HexDisplay5|rascSaida7seg[6]~6_combout\ $end
$var wire 1 &. \RegisterHEX3|DOUT\ [3] $end
$var wire 1 '. \RegisterHEX3|DOUT\ [2] $end
$var wire 1 (. \RegisterHEX3|DOUT\ [1] $end
$var wire 1 ). \RegisterHEX3|DOUT\ [0] $end
$var wire 1 *. \RegisterHEX1|DOUT\ [3] $end
$var wire 1 +. \RegisterHEX1|DOUT\ [2] $end
$var wire 1 ,. \RegisterHEX1|DOUT\ [1] $end
$var wire 1 -. \RegisterHEX1|DOUT\ [0] $end
$var wire 1 .. \RegisterHEX2|DOUT\ [3] $end
$var wire 1 /. \RegisterHEX2|DOUT\ [2] $end
$var wire 1 0. \RegisterHEX2|DOUT\ [1] $end
$var wire 1 1. \RegisterHEX2|DOUT\ [0] $end
$var wire 1 2. \CPU|PC|DOUT\ [8] $end
$var wire 1 3. \CPU|PC|DOUT\ [7] $end
$var wire 1 4. \CPU|PC|DOUT\ [6] $end
$var wire 1 5. \CPU|PC|DOUT\ [5] $end
$var wire 1 6. \CPU|PC|DOUT\ [4] $end
$var wire 1 7. \CPU|PC|DOUT\ [3] $end
$var wire 1 8. \CPU|PC|DOUT\ [2] $end
$var wire 1 9. \CPU|PC|DOUT\ [1] $end
$var wire 1 :. \CPU|PC|DOUT\ [0] $end
$var wire 1 ;. \CPU|Bloco_Reg|REG1|DOUT\ [7] $end
$var wire 1 <. \CPU|Bloco_Reg|REG1|DOUT\ [6] $end
$var wire 1 =. \CPU|Bloco_Reg|REG1|DOUT\ [5] $end
$var wire 1 >. \CPU|Bloco_Reg|REG1|DOUT\ [4] $end
$var wire 1 ?. \CPU|Bloco_Reg|REG1|DOUT\ [3] $end
$var wire 1 @. \CPU|Bloco_Reg|REG1|DOUT\ [2] $end
$var wire 1 A. \CPU|Bloco_Reg|REG1|DOUT\ [1] $end
$var wire 1 B. \CPU|Bloco_Reg|REG1|DOUT\ [0] $end
$var wire 1 C. \CPU|Reg_Retorno|DOUT\ [8] $end
$var wire 1 D. \CPU|Reg_Retorno|DOUT\ [7] $end
$var wire 1 E. \CPU|Reg_Retorno|DOUT\ [6] $end
$var wire 1 F. \CPU|Reg_Retorno|DOUT\ [5] $end
$var wire 1 G. \CPU|Reg_Retorno|DOUT\ [4] $end
$var wire 1 H. \CPU|Reg_Retorno|DOUT\ [3] $end
$var wire 1 I. \CPU|Reg_Retorno|DOUT\ [2] $end
$var wire 1 J. \CPU|Reg_Retorno|DOUT\ [1] $end
$var wire 1 K. \CPU|Reg_Retorno|DOUT\ [0] $end
$var wire 1 L. \RegisterVector|DOUT\ [7] $end
$var wire 1 M. \RegisterVector|DOUT\ [6] $end
$var wire 1 N. \RegisterVector|DOUT\ [5] $end
$var wire 1 O. \RegisterVector|DOUT\ [4] $end
$var wire 1 P. \RegisterVector|DOUT\ [3] $end
$var wire 1 Q. \RegisterVector|DOUT\ [2] $end
$var wire 1 R. \RegisterVector|DOUT\ [1] $end
$var wire 1 S. \RegisterVector|DOUT\ [0] $end
$var wire 1 T. \RegisterHEX0|DOUT\ [3] $end
$var wire 1 U. \RegisterHEX0|DOUT\ [2] $end
$var wire 1 V. \RegisterHEX0|DOUT\ [1] $end
$var wire 1 W. \RegisterHEX0|DOUT\ [0] $end
$var wire 1 X. \CPU|Bloco_Reg|REG0|DOUT\ [7] $end
$var wire 1 Y. \CPU|Bloco_Reg|REG0|DOUT\ [6] $end
$var wire 1 Z. \CPU|Bloco_Reg|REG0|DOUT\ [5] $end
$var wire 1 [. \CPU|Bloco_Reg|REG0|DOUT\ [4] $end
$var wire 1 \. \CPU|Bloco_Reg|REG0|DOUT\ [3] $end
$var wire 1 ]. \CPU|Bloco_Reg|REG0|DOUT\ [2] $end
$var wire 1 ^. \CPU|Bloco_Reg|REG0|DOUT\ [1] $end
$var wire 1 _. \CPU|Bloco_Reg|REG0|DOUT\ [0] $end
$var wire 1 `. \CPU|Bloco_Reg|REG2|DOUT\ [7] $end
$var wire 1 a. \CPU|Bloco_Reg|REG2|DOUT\ [6] $end
$var wire 1 b. \CPU|Bloco_Reg|REG2|DOUT\ [5] $end
$var wire 1 c. \CPU|Bloco_Reg|REG2|DOUT\ [4] $end
$var wire 1 d. \CPU|Bloco_Reg|REG2|DOUT\ [3] $end
$var wire 1 e. \CPU|Bloco_Reg|REG2|DOUT\ [2] $end
$var wire 1 f. \CPU|Bloco_Reg|REG2|DOUT\ [1] $end
$var wire 1 g. \CPU|Bloco_Reg|REG2|DOUT\ [0] $end
$var wire 1 h. \RAM1|ALT_INV_ram~241_q\ $end
$var wire 1 i. \RAM1|ALT_INV_ram~209_q\ $end
$var wire 1 j. \RAM1|ALT_INV_ram~571_combout\ $end
$var wire 1 k. \RAM1|ALT_INV_ram~193_q\ $end
$var wire 1 l. \RAM1|ALT_INV_ram~161_q\ $end
$var wire 1 m. \RAM1|ALT_INV_ram~177_q\ $end
$var wire 1 n. \RAM1|ALT_INV_ram~145_q\ $end
$var wire 1 o. \RAM1|ALT_INV_ram~570_combout\ $end
$var wire 1 p. \RAM1|ALT_INV_ram~129_q\ $end
$var wire 1 q. \RAM1|ALT_INV_ram~97_q\ $end
$var wire 1 r. \RAM1|ALT_INV_ram~113_q\ $end
$var wire 1 s. \RAM1|ALT_INV_ram~81_q\ $end
$var wire 1 t. \RAM1|ALT_INV_ram~569_combout\ $end
$var wire 1 u. \RAM1|ALT_INV_ram~65_q\ $end
$var wire 1 v. \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 w. \RAM1|ALT_INV_ram~49_q\ $end
$var wire 1 x. \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 y. \CPU|ULA|ALT_INV_saida[1]~2_combout\ $end
$var wire 1 z. \RAM1|ALT_INV_ram~568_combout\ $end
$var wire 1 {. \RAM1|ALT_INV_ram~567_combout\ $end
$var wire 1 |. \RAM1|ALT_INV_ram~566_combout\ $end
$var wire 1 }. \RAM1|ALT_INV_ram~520_q\ $end
$var wire 1 ~. \RAM1|ALT_INV_ram~504_q\ $end
$var wire 1 !/ \RAM1|ALT_INV_ram~512_q\ $end
$var wire 1 "/ \RAM1|ALT_INV_ram~496_q\ $end
$var wire 1 #/ \RAM1|ALT_INV_ram~565_combout\ $end
$var wire 1 $/ \RAM1|ALT_INV_ram~456_q\ $end
$var wire 1 %/ \RAM1|ALT_INV_ram~440_q\ $end
$var wire 1 &/ \RAM1|ALT_INV_ram~448_q\ $end
$var wire 1 '/ \RAM1|ALT_INV_ram~432_q\ $end
$var wire 1 (/ \RAM1|ALT_INV_ram~564_combout\ $end
$var wire 1 )/ \RAM1|ALT_INV_ram~392_q\ $end
$var wire 1 */ \RAM1|ALT_INV_ram~376_q\ $end
$var wire 1 +/ \RAM1|ALT_INV_ram~384_q\ $end
$var wire 1 ,/ \RAM1|ALT_INV_ram~368_q\ $end
$var wire 1 -/ \RAM1|ALT_INV_ram~563_combout\ $end
$var wire 1 ./ \RAM1|ALT_INV_ram~328_q\ $end
$var wire 1 // \RAM1|ALT_INV_ram~312_q\ $end
$var wire 1 0/ \RAM1|ALT_INV_ram~320_q\ $end
$var wire 1 1/ \RAM1|ALT_INV_ram~304_q\ $end
$var wire 1 2/ \RAM1|ALT_INV_ram~562_combout\ $end
$var wire 1 3/ \RAM1|ALT_INV_ram~561_combout\ $end
$var wire 1 4/ \RAM1|ALT_INV_ram~264_q\ $end
$var wire 1 5/ \RAM1|ALT_INV_ram~248_q\ $end
$var wire 1 6/ \RAM1|ALT_INV_ram~136_q\ $end
$var wire 1 7/ \RAM1|ALT_INV_ram~120_q\ $end
$var wire 1 8/ \RAM1|ALT_INV_ram~560_combout\ $end
$var wire 1 9/ \RAM1|ALT_INV_ram~200_q\ $end
$var wire 1 :/ \RAM1|ALT_INV_ram~184_q\ $end
$var wire 1 ;/ \RAM1|ALT_INV_ram~72_q\ $end
$var wire 1 </ \RAM1|ALT_INV_ram~56_q\ $end
$var wire 1 =/ \RAM1|ALT_INV_ram~559_combout\ $end
$var wire 1 >/ \RAM1|ALT_INV_ram~256_q\ $end
$var wire 1 ?/ \RAM1|ALT_INV_ram~240_q\ $end
$var wire 1 @/ \RAM1|ALT_INV_ram~128_q\ $end
$var wire 1 A/ \RAM1|ALT_INV_ram~112_q\ $end
$var wire 1 B/ \RAM1|ALT_INV_ram~558_combout\ $end
$var wire 1 C/ \RAM1|ALT_INV_ram~192_q\ $end
$var wire 1 D/ \RAM1|ALT_INV_ram~176_q\ $end
$var wire 1 E/ \RAM1|ALT_INV_ram~64_q\ $end
$var wire 1 F/ \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 G/ \RAM1|ALT_INV_ram~557_combout\ $end
$var wire 1 H/ \RAM1|ALT_INV_ram~556_combout\ $end
$var wire 1 I/ \RAM1|ALT_INV_ram~488_q\ $end
$var wire 1 J/ \RAM1|ALT_INV_ram~472_q\ $end
$var wire 1 K/ \RAM1|ALT_INV_ram~424_q\ $end
$var wire 1 L/ \RAM1|ALT_INV_ram~408_q\ $end
$var wire 1 M/ \RAM1|ALT_INV_ram~555_combout\ $end
$var wire 1 N/ \RAM1|ALT_INV_ram~360_q\ $end
$var wire 1 O/ \RAM1|ALT_INV_ram~344_q\ $end
$var wire 1 P/ \RAM1|ALT_INV_ram~296_q\ $end
$var wire 1 Q/ \RAM1|ALT_INV_ram~280_q\ $end
$var wire 1 R/ \RAM1|ALT_INV_ram~554_combout\ $end
$var wire 1 S/ \RAM1|ALT_INV_ram~480_q\ $end
$var wire 1 T/ \RAM1|ALT_INV_ram~464_q\ $end
$var wire 1 U/ \RAM1|ALT_INV_ram~416_q\ $end
$var wire 1 V/ \RAM1|ALT_INV_ram~400_q\ $end
$var wire 1 W/ \RAM1|ALT_INV_ram~553_combout\ $end
$var wire 1 X/ \RAM1|ALT_INV_ram~352_q\ $end
$var wire 1 Y/ \RAM1|ALT_INV_ram~336_q\ $end
$var wire 1 Z/ \RAM1|ALT_INV_ram~288_q\ $end
$var wire 1 [/ \RAM1|ALT_INV_ram~272_q\ $end
$var wire 1 \/ \RAM1|ALT_INV_ram~552_combout\ $end
$var wire 1 ]/ \RAM1|ALT_INV_ram~551_combout\ $end
$var wire 1 ^/ \RAM1|ALT_INV_ram~232_q\ $end
$var wire 1 _/ \RAM1|ALT_INV_ram~216_q\ $end
$var wire 1 `/ \RAM1|ALT_INV_ram~224_q\ $end
$var wire 1 a/ \RAM1|ALT_INV_ram~208_q\ $end
$var wire 1 b/ \RAM1|ALT_INV_ram~550_combout\ $end
$var wire 1 c/ \RAM1|ALT_INV_ram~168_q\ $end
$var wire 1 d/ \RAM1|ALT_INV_ram~152_q\ $end
$var wire 1 e/ \RAM1|ALT_INV_ram~160_q\ $end
$var wire 1 f/ \RAM1|ALT_INV_ram~144_q\ $end
$var wire 1 g/ \RAM1|ALT_INV_ram~549_combout\ $end
$var wire 1 h/ \RAM1|ALT_INV_ram~104_q\ $end
$var wire 1 i/ \RAM1|ALT_INV_ram~88_q\ $end
$var wire 1 j/ \RAM1|ALT_INV_ram~96_q\ $end
$var wire 1 k/ \RAM1|ALT_INV_ram~80_q\ $end
$var wire 1 l/ \RAM1|ALT_INV_ram~548_combout\ $end
$var wire 1 m/ \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 n/ \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 o/ \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 p/ \RAM1|ALT_INV_ram~16_q\ $end
$var wire 1 q/ \DECODER1|ALT_INV_enableSWVector~3_combout\ $end
$var wire 1 r/ \CPU|Dec_Instruction|ALT_INV_sinais_controle[5]~4_combout\ $end
$var wire 1 s/ \CPU|ULA|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 t/ \CPU|Dec_Instruction|ALT_INV_sinais_controle~2_combout\ $end
$var wire 1 u/ \CPU|Dec_Instruction|ALT_INV_sinais_controle~1_combout\ $end
$var wire 1 v/ \ROM1|ALT_INV_memROM~75_combout\ $end
$var wire 1 w/ \CPU|Bloco_Reg|ALT_INV_enableReg2~0_combout\ $end
$var wire 1 x/ \CPU|Bloco_Reg|ALT_INV_enableReg1~0_combout\ $end
$var wire 1 y/ \ALT_INV_Data_In[0]~7_combout\ $end
$var wire 1 z/ \ALT_INV_Data_In[0]~6_combout\ $end
$var wire 1 {/ \ALT_INV_Data_In[0]~5_combout\ $end
$var wire 1 |/ \ALT_INV_Data_In[0]~4_combout\ $end
$var wire 1 }/ \ALT_INV_Data_In[0]~3_combout\ $end
$var wire 1 ~/ \ALT_INV_Data_In[0]~2_combout\ $end
$var wire 1 !0 \ALT_INV_Data_In[0]~1_combout\ $end
$var wire 1 "0 \DECODER1|ALT_INV_enableSWVector~2_combout\ $end
$var wire 1 #0 \DECODER1|ALT_INV_enableSWVector~1_combout\ $end
$var wire 1 $0 \DECODER1|ALT_INV_enableSWVector~0_combout\ $end
$var wire 1 %0 \ALT_INV_Data_In[0]~0_combout\ $end
$var wire 1 &0 \CPU|Dec_Instruction|ALT_INV_sinais_controle[1]~0_combout\ $end
$var wire 1 '0 \RAM1|ALT_INV_ram~547_combout\ $end
$var wire 1 (0 \RAM1|ALT_INV_ram~546_combout\ $end
$var wire 1 )0 \RAM1|ALT_INV_ram~545_combout\ $end
$var wire 1 *0 \RAM1|ALT_INV_ram~519_q\ $end
$var wire 1 +0 \RAM1|ALT_INV_ram~487_q\ $end
$var wire 1 ,0 \RAM1|ALT_INV_ram~455_q\ $end
$var wire 1 -0 \RAM1|ALT_INV_ram~423_q\ $end
$var wire 1 .0 \RAM1|ALT_INV_ram~544_combout\ $end
$var wire 1 /0 \RAM1|ALT_INV_ram~391_q\ $end
$var wire 1 00 \RAM1|ALT_INV_ram~359_q\ $end
$var wire 1 10 \RAM1|ALT_INV_ram~327_q\ $end
$var wire 1 20 \RAM1|ALT_INV_ram~295_q\ $end
$var wire 1 30 \RAM1|ALT_INV_ram~543_combout\ $end
$var wire 1 40 \RAM1|ALT_INV_ram~511_q\ $end
$var wire 1 50 \RAM1|ALT_INV_ram~479_q\ $end
$var wire 1 60 \RAM1|ALT_INV_ram~447_q\ $end
$var wire 1 70 \RAM1|ALT_INV_ram~415_q\ $end
$var wire 1 80 \RAM1|ALT_INV_ram~542_combout\ $end
$var wire 1 90 \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 :0 \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 ;0 \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 <0 \CPU|ULA|ALT_INV_saida[3]~6_combout\ $end
$var wire 1 =0 \RAM1|ALT_INV_ram~610_combout\ $end
$var wire 1 >0 \RAM1|ALT_INV_ram~609_combout\ $end
$var wire 1 ?0 \RAM1|ALT_INV_ram~608_combout\ $end
$var wire 1 @0 \RAM1|ALT_INV_ram~522_q\ $end
$var wire 1 A0 \RAM1|ALT_INV_ram~490_q\ $end
$var wire 1 B0 \RAM1|ALT_INV_ram~458_q\ $end
$var wire 1 C0 \RAM1|ALT_INV_ram~426_q\ $end
$var wire 1 D0 \RAM1|ALT_INV_ram~607_combout\ $end
$var wire 1 E0 \RAM1|ALT_INV_ram~394_q\ $end
$var wire 1 F0 \RAM1|ALT_INV_ram~362_q\ $end
$var wire 1 G0 \RAM1|ALT_INV_ram~330_q\ $end
$var wire 1 H0 \RAM1|ALT_INV_ram~298_q\ $end
$var wire 1 I0 \RAM1|ALT_INV_ram~606_combout\ $end
$var wire 1 J0 \RAM1|ALT_INV_ram~514_q\ $end
$var wire 1 K0 \RAM1|ALT_INV_ram~482_q\ $end
$var wire 1 L0 \RAM1|ALT_INV_ram~450_q\ $end
$var wire 1 M0 \RAM1|ALT_INV_ram~418_q\ $end
$var wire 1 N0 \RAM1|ALT_INV_ram~605_combout\ $end
$var wire 1 O0 \RAM1|ALT_INV_ram~386_q\ $end
$var wire 1 P0 \RAM1|ALT_INV_ram~354_q\ $end
$var wire 1 Q0 \RAM1|ALT_INV_ram~322_q\ $end
$var wire 1 R0 \RAM1|ALT_INV_ram~290_q\ $end
$var wire 1 S0 \RAM1|ALT_INV_ram~604_combout\ $end
$var wire 1 T0 \RAM1|ALT_INV_ram~603_combout\ $end
$var wire 1 U0 \RAM1|ALT_INV_ram~266_q\ $end
$var wire 1 V0 \RAM1|ALT_INV_ram~234_q\ $end
$var wire 1 W0 \RAM1|ALT_INV_ram~258_q\ $end
$var wire 1 X0 \RAM1|ALT_INV_ram~226_q\ $end
$var wire 1 Y0 \RAM1|ALT_INV_ram~602_combout\ $end
$var wire 1 Z0 \RAM1|ALT_INV_ram~202_q\ $end
$var wire 1 [0 \RAM1|ALT_INV_ram~170_q\ $end
$var wire 1 \0 \RAM1|ALT_INV_ram~194_q\ $end
$var wire 1 ]0 \RAM1|ALT_INV_ram~162_q\ $end
$var wire 1 ^0 \RAM1|ALT_INV_ram~601_combout\ $end
$var wire 1 _0 \RAM1|ALT_INV_ram~138_q\ $end
$var wire 1 `0 \RAM1|ALT_INV_ram~106_q\ $end
$var wire 1 a0 \RAM1|ALT_INV_ram~130_q\ $end
$var wire 1 b0 \RAM1|ALT_INV_ram~98_q\ $end
$var wire 1 c0 \RAM1|ALT_INV_ram~600_combout\ $end
$var wire 1 d0 \RAM1|ALT_INV_ram~74_q\ $end
$var wire 1 e0 \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 f0 \RAM1|ALT_INV_ram~66_q\ $end
$var wire 1 g0 \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 h0 \RAM1|ALT_INV_ram~599_combout\ $end
$var wire 1 i0 \RAM1|ALT_INV_ram~598_combout\ $end
$var wire 1 j0 \RAM1|ALT_INV_ram~506_q\ $end
$var wire 1 k0 \RAM1|ALT_INV_ram~378_q\ $end
$var wire 1 l0 \RAM1|ALT_INV_ram~498_q\ $end
$var wire 1 m0 \RAM1|ALT_INV_ram~370_q\ $end
$var wire 1 n0 \RAM1|ALT_INV_ram~597_combout\ $end
$var wire 1 o0 \RAM1|ALT_INV_ram~474_q\ $end
$var wire 1 p0 \RAM1|ALT_INV_ram~346_q\ $end
$var wire 1 q0 \RAM1|ALT_INV_ram~466_q\ $end
$var wire 1 r0 \RAM1|ALT_INV_ram~338_q\ $end
$var wire 1 s0 \RAM1|ALT_INV_ram~596_combout\ $end
$var wire 1 t0 \RAM1|ALT_INV_ram~442_q\ $end
$var wire 1 u0 \RAM1|ALT_INV_ram~314_q\ $end
$var wire 1 v0 \RAM1|ALT_INV_ram~434_q\ $end
$var wire 1 w0 \RAM1|ALT_INV_ram~306_q\ $end
$var wire 1 x0 \RAM1|ALT_INV_ram~595_combout\ $end
$var wire 1 y0 \RAM1|ALT_INV_ram~410_q\ $end
$var wire 1 z0 \RAM1|ALT_INV_ram~282_q\ $end
$var wire 1 {0 \RAM1|ALT_INV_ram~402_q\ $end
$var wire 1 |0 \RAM1|ALT_INV_ram~274_q\ $end
$var wire 1 }0 \RAM1|ALT_INV_ram~594_combout\ $end
$var wire 1 ~0 \RAM1|ALT_INV_ram~593_combout\ $end
$var wire 1 !1 \RAM1|ALT_INV_ram~250_q\ $end
$var wire 1 "1 \RAM1|ALT_INV_ram~186_q\ $end
$var wire 1 #1 \RAM1|ALT_INV_ram~242_q\ $end
$var wire 1 $1 \RAM1|ALT_INV_ram~178_q\ $end
$var wire 1 %1 \RAM1|ALT_INV_ram~592_combout\ $end
$var wire 1 &1 \RAM1|ALT_INV_ram~218_q\ $end
$var wire 1 '1 \RAM1|ALT_INV_ram~154_q\ $end
$var wire 1 (1 \RAM1|ALT_INV_ram~210_q\ $end
$var wire 1 )1 \RAM1|ALT_INV_ram~146_q\ $end
$var wire 1 *1 \RAM1|ALT_INV_ram~591_combout\ $end
$var wire 1 +1 \RAM1|ALT_INV_ram~122_q\ $end
$var wire 1 ,1 \RAM1|ALT_INV_ram~58_q\ $end
$var wire 1 -1 \RAM1|ALT_INV_ram~114_q\ $end
$var wire 1 .1 \RAM1|ALT_INV_ram~50_q\ $end
$var wire 1 /1 \RAM1|ALT_INV_ram~590_combout\ $end
$var wire 1 01 \RAM1|ALT_INV_ram~90_q\ $end
$var wire 1 11 \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 21 \RAM1|ALT_INV_ram~82_q\ $end
$var wire 1 31 \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 41 \CPU|ULA|ALT_INV_saida[2]~4_combout\ $end
$var wire 1 51 \RAM1|ALT_INV_ram~589_combout\ $end
$var wire 1 61 \RAM1|ALT_INV_ram~588_combout\ $end
$var wire 1 71 \RAM1|ALT_INV_ram~587_combout\ $end
$var wire 1 81 \RAM1|ALT_INV_ram~521_q\ $end
$var wire 1 91 \RAM1|ALT_INV_ram~489_q\ $end
$var wire 1 :1 \RAM1|ALT_INV_ram~393_q\ $end
$var wire 1 ;1 \RAM1|ALT_INV_ram~361_q\ $end
$var wire 1 <1 \RAM1|ALT_INV_ram~586_combout\ $end
$var wire 1 =1 \RAM1|ALT_INV_ram~457_q\ $end
$var wire 1 >1 \RAM1|ALT_INV_ram~425_q\ $end
$var wire 1 ?1 \RAM1|ALT_INV_ram~329_q\ $end
$var wire 1 @1 \RAM1|ALT_INV_ram~297_q\ $end
$var wire 1 A1 \RAM1|ALT_INV_ram~585_combout\ $end
$var wire 1 B1 \RAM1|ALT_INV_ram~505_q\ $end
$var wire 1 C1 \RAM1|ALT_INV_ram~473_q\ $end
$var wire 1 D1 \RAM1|ALT_INV_ram~377_q\ $end
$var wire 1 E1 \RAM1|ALT_INV_ram~345_q\ $end
$var wire 1 F1 \RAM1|ALT_INV_ram~584_combout\ $end
$var wire 1 G1 \RAM1|ALT_INV_ram~441_q\ $end
$var wire 1 H1 \RAM1|ALT_INV_ram~409_q\ $end
$var wire 1 I1 \RAM1|ALT_INV_ram~313_q\ $end
$var wire 1 J1 \RAM1|ALT_INV_ram~281_q\ $end
$var wire 1 K1 \RAM1|ALT_INV_ram~583_combout\ $end
$var wire 1 L1 \RAM1|ALT_INV_ram~582_combout\ $end
$var wire 1 M1 \RAM1|ALT_INV_ram~265_q\ $end
$var wire 1 N1 \RAM1|ALT_INV_ram~233_q\ $end
$var wire 1 O1 \RAM1|ALT_INV_ram~137_q\ $end
$var wire 1 P1 \RAM1|ALT_INV_ram~105_q\ $end
$var wire 1 Q1 \RAM1|ALT_INV_ram~581_combout\ $end
$var wire 1 R1 \RAM1|ALT_INV_ram~201_q\ $end
$var wire 1 S1 \RAM1|ALT_INV_ram~169_q\ $end
$var wire 1 T1 \RAM1|ALT_INV_ram~73_q\ $end
$var wire 1 U1 \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 V1 \RAM1|ALT_INV_ram~580_combout\ $end
$var wire 1 W1 \RAM1|ALT_INV_ram~249_q\ $end
$var wire 1 X1 \RAM1|ALT_INV_ram~217_q\ $end
$var wire 1 Y1 \RAM1|ALT_INV_ram~121_q\ $end
$var wire 1 Z1 \RAM1|ALT_INV_ram~89_q\ $end
$var wire 1 [1 \RAM1|ALT_INV_ram~579_combout\ $end
$var wire 1 \1 \RAM1|ALT_INV_ram~185_q\ $end
$var wire 1 ]1 \RAM1|ALT_INV_ram~153_q\ $end
$var wire 1 ^1 \RAM1|ALT_INV_ram~57_q\ $end
$var wire 1 _1 \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 `1 \RAM1|ALT_INV_ram~578_combout\ $end
$var wire 1 a1 \RAM1|ALT_INV_ram~577_combout\ $end
$var wire 1 b1 \RAM1|ALT_INV_ram~513_q\ $end
$var wire 1 c1 \RAM1|ALT_INV_ram~449_q\ $end
$var wire 1 d1 \RAM1|ALT_INV_ram~497_q\ $end
$var wire 1 e1 \RAM1|ALT_INV_ram~433_q\ $end
$var wire 1 f1 \RAM1|ALT_INV_ram~576_combout\ $end
$var wire 1 g1 \RAM1|ALT_INV_ram~481_q\ $end
$var wire 1 h1 \RAM1|ALT_INV_ram~417_q\ $end
$var wire 1 i1 \RAM1|ALT_INV_ram~465_q\ $end
$var wire 1 j1 \RAM1|ALT_INV_ram~401_q\ $end
$var wire 1 k1 \RAM1|ALT_INV_ram~575_combout\ $end
$var wire 1 l1 \RAM1|ALT_INV_ram~385_q\ $end
$var wire 1 m1 \RAM1|ALT_INV_ram~321_q\ $end
$var wire 1 n1 \RAM1|ALT_INV_ram~369_q\ $end
$var wire 1 o1 \RAM1|ALT_INV_ram~305_q\ $end
$var wire 1 p1 \RAM1|ALT_INV_ram~574_combout\ $end
$var wire 1 q1 \RAM1|ALT_INV_ram~353_q\ $end
$var wire 1 r1 \RAM1|ALT_INV_ram~289_q\ $end
$var wire 1 s1 \RAM1|ALT_INV_ram~337_q\ $end
$var wire 1 t1 \RAM1|ALT_INV_ram~273_q\ $end
$var wire 1 u1 \RAM1|ALT_INV_ram~573_combout\ $end
$var wire 1 v1 \RAM1|ALT_INV_ram~572_combout\ $end
$var wire 1 w1 \RAM1|ALT_INV_ram~257_q\ $end
$var wire 1 x1 \RAM1|ALT_INV_ram~225_q\ $end
$var wire 1 y1 \RAM1|ALT_INV_ram~649_combout\ $end
$var wire 1 z1 \RAM1|ALT_INV_ram~460_q\ $end
$var wire 1 {1 \RAM1|ALT_INV_ram~428_q\ $end
$var wire 1 |1 \RAM1|ALT_INV_ram~444_q\ $end
$var wire 1 }1 \RAM1|ALT_INV_ram~412_q\ $end
$var wire 1 ~1 \RAM1|ALT_INV_ram~648_combout\ $end
$var wire 1 !2 \RAM1|ALT_INV_ram~396_q\ $end
$var wire 1 "2 \RAM1|ALT_INV_ram~364_q\ $end
$var wire 1 #2 \RAM1|ALT_INV_ram~380_q\ $end
$var wire 1 $2 \RAM1|ALT_INV_ram~348_q\ $end
$var wire 1 %2 \RAM1|ALT_INV_ram~647_combout\ $end
$var wire 1 &2 \RAM1|ALT_INV_ram~332_q\ $end
$var wire 1 '2 \RAM1|ALT_INV_ram~300_q\ $end
$var wire 1 (2 \RAM1|ALT_INV_ram~316_q\ $end
$var wire 1 )2 \RAM1|ALT_INV_ram~284_q\ $end
$var wire 1 *2 \RAM1|ALT_INV_ram~646_combout\ $end
$var wire 1 +2 \RAM1|ALT_INV_ram~645_combout\ $end
$var wire 1 ,2 \RAM1|ALT_INV_ram~268_q\ $end
$var wire 1 -2 \RAM1|ALT_INV_ram~236_q\ $end
$var wire 1 .2 \RAM1|ALT_INV_ram~140_q\ $end
$var wire 1 /2 \RAM1|ALT_INV_ram~108_q\ $end
$var wire 1 02 \RAM1|ALT_INV_ram~644_combout\ $end
$var wire 1 12 \RAM1|ALT_INV_ram~204_q\ $end
$var wire 1 22 \RAM1|ALT_INV_ram~172_q\ $end
$var wire 1 32 \RAM1|ALT_INV_ram~76_q\ $end
$var wire 1 42 \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 52 \RAM1|ALT_INV_ram~643_combout\ $end
$var wire 1 62 \RAM1|ALT_INV_ram~252_q\ $end
$var wire 1 72 \RAM1|ALT_INV_ram~220_q\ $end
$var wire 1 82 \RAM1|ALT_INV_ram~124_q\ $end
$var wire 1 92 \RAM1|ALT_INV_ram~92_q\ $end
$var wire 1 :2 \RAM1|ALT_INV_ram~642_combout\ $end
$var wire 1 ;2 \RAM1|ALT_INV_ram~188_q\ $end
$var wire 1 <2 \RAM1|ALT_INV_ram~156_q\ $end
$var wire 1 =2 \RAM1|ALT_INV_ram~60_q\ $end
$var wire 1 >2 \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 ?2 \RAM1|ALT_INV_ram~641_combout\ $end
$var wire 1 @2 \RAM1|ALT_INV_ram~640_combout\ $end
$var wire 1 A2 \RAM1|ALT_INV_ram~516_q\ $end
$var wire 1 B2 \RAM1|ALT_INV_ram~484_q\ $end
$var wire 1 C2 \RAM1|ALT_INV_ram~452_q\ $end
$var wire 1 D2 \RAM1|ALT_INV_ram~420_q\ $end
$var wire 1 E2 \RAM1|ALT_INV_ram~639_combout\ $end
$var wire 1 F2 \RAM1|ALT_INV_ram~388_q\ $end
$var wire 1 G2 \RAM1|ALT_INV_ram~356_q\ $end
$var wire 1 H2 \RAM1|ALT_INV_ram~324_q\ $end
$var wire 1 I2 \RAM1|ALT_INV_ram~292_q\ $end
$var wire 1 J2 \RAM1|ALT_INV_ram~638_combout\ $end
$var wire 1 K2 \RAM1|ALT_INV_ram~500_q\ $end
$var wire 1 L2 \RAM1|ALT_INV_ram~468_q\ $end
$var wire 1 M2 \RAM1|ALT_INV_ram~436_q\ $end
$var wire 1 N2 \RAM1|ALT_INV_ram~404_q\ $end
$var wire 1 O2 \RAM1|ALT_INV_ram~637_combout\ $end
$var wire 1 P2 \RAM1|ALT_INV_ram~372_q\ $end
$var wire 1 Q2 \RAM1|ALT_INV_ram~340_q\ $end
$var wire 1 R2 \RAM1|ALT_INV_ram~308_q\ $end
$var wire 1 S2 \RAM1|ALT_INV_ram~276_q\ $end
$var wire 1 T2 \RAM1|ALT_INV_ram~636_combout\ $end
$var wire 1 U2 \RAM1|ALT_INV_ram~635_combout\ $end
$var wire 1 V2 \RAM1|ALT_INV_ram~260_q\ $end
$var wire 1 W2 \RAM1|ALT_INV_ram~228_q\ $end
$var wire 1 X2 \RAM1|ALT_INV_ram~244_q\ $end
$var wire 1 Y2 \RAM1|ALT_INV_ram~212_q\ $end
$var wire 1 Z2 \RAM1|ALT_INV_ram~634_combout\ $end
$var wire 1 [2 \RAM1|ALT_INV_ram~196_q\ $end
$var wire 1 \2 \RAM1|ALT_INV_ram~164_q\ $end
$var wire 1 ]2 \RAM1|ALT_INV_ram~180_q\ $end
$var wire 1 ^2 \RAM1|ALT_INV_ram~148_q\ $end
$var wire 1 _2 \RAM1|ALT_INV_ram~633_combout\ $end
$var wire 1 `2 \RAM1|ALT_INV_ram~132_q\ $end
$var wire 1 a2 \RAM1|ALT_INV_ram~100_q\ $end
$var wire 1 b2 \RAM1|ALT_INV_ram~116_q\ $end
$var wire 1 c2 \RAM1|ALT_INV_ram~84_q\ $end
$var wire 1 d2 \RAM1|ALT_INV_ram~632_combout\ $end
$var wire 1 e2 \RAM1|ALT_INV_ram~68_q\ $end
$var wire 1 f2 \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 g2 \RAM1|ALT_INV_ram~52_q\ $end
$var wire 1 h2 \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 i2 \CPU|ULA|ALT_INV_saida[4]~8_combout\ $end
$var wire 1 j2 \RAM1|ALT_INV_ram~631_combout\ $end
$var wire 1 k2 \RAM1|ALT_INV_ram~630_combout\ $end
$var wire 1 l2 \RAM1|ALT_INV_ram~629_combout\ $end
$var wire 1 m2 \RAM1|ALT_INV_ram~523_q\ $end
$var wire 1 n2 \RAM1|ALT_INV_ram~507_q\ $end
$var wire 1 o2 \RAM1|ALT_INV_ram~515_q\ $end
$var wire 1 p2 \RAM1|ALT_INV_ram~499_q\ $end
$var wire 1 q2 \RAM1|ALT_INV_ram~628_combout\ $end
$var wire 1 r2 \RAM1|ALT_INV_ram~395_q\ $end
$var wire 1 s2 \RAM1|ALT_INV_ram~379_q\ $end
$var wire 1 t2 \RAM1|ALT_INV_ram~387_q\ $end
$var wire 1 u2 \RAM1|ALT_INV_ram~371_q\ $end
$var wire 1 v2 \RAM1|ALT_INV_ram~627_combout\ $end
$var wire 1 w2 \RAM1|ALT_INV_ram~459_q\ $end
$var wire 1 x2 \RAM1|ALT_INV_ram~443_q\ $end
$var wire 1 y2 \RAM1|ALT_INV_ram~451_q\ $end
$var wire 1 z2 \RAM1|ALT_INV_ram~435_q\ $end
$var wire 1 {2 \RAM1|ALT_INV_ram~626_combout\ $end
$var wire 1 |2 \RAM1|ALT_INV_ram~331_q\ $end
$var wire 1 }2 \RAM1|ALT_INV_ram~315_q\ $end
$var wire 1 ~2 \RAM1|ALT_INV_ram~323_q\ $end
$var wire 1 !3 \RAM1|ALT_INV_ram~307_q\ $end
$var wire 1 "3 \RAM1|ALT_INV_ram~625_combout\ $end
$var wire 1 #3 \RAM1|ALT_INV_ram~624_combout\ $end
$var wire 1 $3 \RAM1|ALT_INV_ram~267_q\ $end
$var wire 1 %3 \RAM1|ALT_INV_ram~251_q\ $end
$var wire 1 &3 \RAM1|ALT_INV_ram~203_q\ $end
$var wire 1 '3 \RAM1|ALT_INV_ram~187_q\ $end
$var wire 1 (3 \RAM1|ALT_INV_ram~623_combout\ $end
$var wire 1 )3 \RAM1|ALT_INV_ram~139_q\ $end
$var wire 1 *3 \RAM1|ALT_INV_ram~123_q\ $end
$var wire 1 +3 \RAM1|ALT_INV_ram~75_q\ $end
$var wire 1 ,3 \RAM1|ALT_INV_ram~59_q\ $end
$var wire 1 -3 \RAM1|ALT_INV_ram~622_combout\ $end
$var wire 1 .3 \RAM1|ALT_INV_ram~259_q\ $end
$var wire 1 /3 \RAM1|ALT_INV_ram~243_q\ $end
$var wire 1 03 \RAM1|ALT_INV_ram~195_q\ $end
$var wire 1 13 \RAM1|ALT_INV_ram~179_q\ $end
$var wire 1 23 \RAM1|ALT_INV_ram~621_combout\ $end
$var wire 1 33 \RAM1|ALT_INV_ram~131_q\ $end
$var wire 1 43 \RAM1|ALT_INV_ram~115_q\ $end
$var wire 1 53 \RAM1|ALT_INV_ram~67_q\ $end
$var wire 1 63 \RAM1|ALT_INV_ram~51_q\ $end
$var wire 1 73 \RAM1|ALT_INV_ram~620_combout\ $end
$var wire 1 83 \RAM1|ALT_INV_ram~619_combout\ $end
$var wire 1 93 \RAM1|ALT_INV_ram~491_q\ $end
$var wire 1 :3 \RAM1|ALT_INV_ram~475_q\ $end
$var wire 1 ;3 \RAM1|ALT_INV_ram~363_q\ $end
$var wire 1 <3 \RAM1|ALT_INV_ram~347_q\ $end
$var wire 1 =3 \RAM1|ALT_INV_ram~618_combout\ $end
$var wire 1 >3 \RAM1|ALT_INV_ram~427_q\ $end
$var wire 1 ?3 \RAM1|ALT_INV_ram~411_q\ $end
$var wire 1 @3 \RAM1|ALT_INV_ram~299_q\ $end
$var wire 1 A3 \RAM1|ALT_INV_ram~283_q\ $end
$var wire 1 B3 \RAM1|ALT_INV_ram~617_combout\ $end
$var wire 1 C3 \RAM1|ALT_INV_ram~483_q\ $end
$var wire 1 D3 \RAM1|ALT_INV_ram~467_q\ $end
$var wire 1 E3 \RAM1|ALT_INV_ram~355_q\ $end
$var wire 1 F3 \RAM1|ALT_INV_ram~339_q\ $end
$var wire 1 G3 \RAM1|ALT_INV_ram~616_combout\ $end
$var wire 1 H3 \RAM1|ALT_INV_ram~419_q\ $end
$var wire 1 I3 \RAM1|ALT_INV_ram~403_q\ $end
$var wire 1 J3 \RAM1|ALT_INV_ram~291_q\ $end
$var wire 1 K3 \RAM1|ALT_INV_ram~275_q\ $end
$var wire 1 L3 \RAM1|ALT_INV_ram~615_combout\ $end
$var wire 1 M3 \RAM1|ALT_INV_ram~614_combout\ $end
$var wire 1 N3 \RAM1|ALT_INV_ram~235_q\ $end
$var wire 1 O3 \RAM1|ALT_INV_ram~219_q\ $end
$var wire 1 P3 \RAM1|ALT_INV_ram~227_q\ $end
$var wire 1 Q3 \RAM1|ALT_INV_ram~211_q\ $end
$var wire 1 R3 \RAM1|ALT_INV_ram~613_combout\ $end
$var wire 1 S3 \RAM1|ALT_INV_ram~107_q\ $end
$var wire 1 T3 \RAM1|ALT_INV_ram~91_q\ $end
$var wire 1 U3 \RAM1|ALT_INV_ram~99_q\ $end
$var wire 1 V3 \RAM1|ALT_INV_ram~83_q\ $end
$var wire 1 W3 \RAM1|ALT_INV_ram~612_combout\ $end
$var wire 1 X3 \RAM1|ALT_INV_ram~171_q\ $end
$var wire 1 Y3 \RAM1|ALT_INV_ram~155_q\ $end
$var wire 1 Z3 \RAM1|ALT_INV_ram~163_q\ $end
$var wire 1 [3 \RAM1|ALT_INV_ram~147_q\ $end
$var wire 1 \3 \RAM1|ALT_INV_ram~611_combout\ $end
$var wire 1 ]3 \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 ^3 \RAM1|ALT_INV_ram~390_q\ $end
$var wire 1 _3 \RAM1|ALT_INV_ram~134_q\ $end
$var wire 1 `3 \RAM1|ALT_INV_ram~326_q\ $end
$var wire 1 a3 \RAM1|ALT_INV_ram~70_q\ $end
$var wire 1 b3 \RAM1|ALT_INV_ram~688_combout\ $end
$var wire 1 c3 \RAM1|ALT_INV_ram~687_combout\ $end
$var wire 1 d3 \RAM1|ALT_INV_ram~494_q\ $end
$var wire 1 e3 \RAM1|ALT_INV_ram~238_q\ $end
$var wire 1 f3 \RAM1|ALT_INV_ram~430_q\ $end
$var wire 1 g3 \RAM1|ALT_INV_ram~174_q\ $end
$var wire 1 h3 \RAM1|ALT_INV_ram~686_combout\ $end
$var wire 1 i3 \RAM1|ALT_INV_ram~366_q\ $end
$var wire 1 j3 \RAM1|ALT_INV_ram~110_q\ $end
$var wire 1 k3 \RAM1|ALT_INV_ram~302_q\ $end
$var wire 1 l3 \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 m3 \RAM1|ALT_INV_ram~685_combout\ $end
$var wire 1 n3 \RAM1|ALT_INV_ram~486_q\ $end
$var wire 1 o3 \RAM1|ALT_INV_ram~230_q\ $end
$var wire 1 p3 \RAM1|ALT_INV_ram~422_q\ $end
$var wire 1 q3 \RAM1|ALT_INV_ram~166_q\ $end
$var wire 1 r3 \RAM1|ALT_INV_ram~684_combout\ $end
$var wire 1 s3 \RAM1|ALT_INV_ram~358_q\ $end
$var wire 1 t3 \RAM1|ALT_INV_ram~102_q\ $end
$var wire 1 u3 \RAM1|ALT_INV_ram~294_q\ $end
$var wire 1 v3 \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 w3 \RAM1|ALT_INV_ram~683_combout\ $end
$var wire 1 x3 \RAM1|ALT_INV_ram~682_combout\ $end
$var wire 1 y3 \RAM1|ALT_INV_ram~510_q\ $end
$var wire 1 z3 \RAM1|ALT_INV_ram~254_q\ $end
$var wire 1 {3 \RAM1|ALT_INV_ram~382_q\ $end
$var wire 1 |3 \RAM1|ALT_INV_ram~126_q\ $end
$var wire 1 }3 \RAM1|ALT_INV_ram~681_combout\ $end
$var wire 1 ~3 \RAM1|ALT_INV_ram~446_q\ $end
$var wire 1 !4 \RAM1|ALT_INV_ram~190_q\ $end
$var wire 1 "4 \RAM1|ALT_INV_ram~318_q\ $end
$var wire 1 #4 \RAM1|ALT_INV_ram~62_q\ $end
$var wire 1 $4 \RAM1|ALT_INV_ram~680_combout\ $end
$var wire 1 %4 \RAM1|ALT_INV_ram~502_q\ $end
$var wire 1 &4 \RAM1|ALT_INV_ram~246_q\ $end
$var wire 1 '4 \RAM1|ALT_INV_ram~374_q\ $end
$var wire 1 (4 \RAM1|ALT_INV_ram~118_q\ $end
$var wire 1 )4 \RAM1|ALT_INV_ram~679_combout\ $end
$var wire 1 *4 \RAM1|ALT_INV_ram~438_q\ $end
$var wire 1 +4 \RAM1|ALT_INV_ram~182_q\ $end
$var wire 1 ,4 \RAM1|ALT_INV_ram~310_q\ $end
$var wire 1 -4 \RAM1|ALT_INV_ram~54_q\ $end
$var wire 1 .4 \RAM1|ALT_INV_ram~678_combout\ $end
$var wire 1 /4 \RAM1|ALT_INV_ram~677_combout\ $end
$var wire 1 04 \RAM1|ALT_INV_ram~478_q\ $end
$var wire 1 14 \RAM1|ALT_INV_ram~222_q\ $end
$var wire 1 24 \RAM1|ALT_INV_ram~350_q\ $end
$var wire 1 34 \RAM1|ALT_INV_ram~94_q\ $end
$var wire 1 44 \RAM1|ALT_INV_ram~676_combout\ $end
$var wire 1 54 \RAM1|ALT_INV_ram~414_q\ $end
$var wire 1 64 \RAM1|ALT_INV_ram~158_q\ $end
$var wire 1 74 \RAM1|ALT_INV_ram~286_q\ $end
$var wire 1 84 \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 94 \RAM1|ALT_INV_ram~675_combout\ $end
$var wire 1 :4 \RAM1|ALT_INV_ram~470_q\ $end
$var wire 1 ;4 \RAM1|ALT_INV_ram~214_q\ $end
$var wire 1 <4 \RAM1|ALT_INV_ram~342_q\ $end
$var wire 1 =4 \RAM1|ALT_INV_ram~86_q\ $end
$var wire 1 >4 \RAM1|ALT_INV_ram~674_combout\ $end
$var wire 1 ?4 \RAM1|ALT_INV_ram~406_q\ $end
$var wire 1 @4 \RAM1|ALT_INV_ram~150_q\ $end
$var wire 1 A4 \RAM1|ALT_INV_ram~278_q\ $end
$var wire 1 B4 \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 C4 \CPU|ULA|ALT_INV_saida[6]~12_combout\ $end
$var wire 1 D4 \RAM1|ALT_INV_ram~673_combout\ $end
$var wire 1 E4 \RAM1|ALT_INV_ram~672_combout\ $end
$var wire 1 F4 \RAM1|ALT_INV_ram~671_combout\ $end
$var wire 1 G4 \RAM1|ALT_INV_ram~525_q\ $end
$var wire 1 H4 \RAM1|ALT_INV_ram~269_q\ $end
$var wire 1 I4 \RAM1|ALT_INV_ram~509_q\ $end
$var wire 1 J4 \RAM1|ALT_INV_ram~253_q\ $end
$var wire 1 K4 \RAM1|ALT_INV_ram~670_combout\ $end
$var wire 1 L4 \RAM1|ALT_INV_ram~493_q\ $end
$var wire 1 M4 \RAM1|ALT_INV_ram~237_q\ $end
$var wire 1 N4 \RAM1|ALT_INV_ram~477_q\ $end
$var wire 1 O4 \RAM1|ALT_INV_ram~221_q\ $end
$var wire 1 P4 \RAM1|ALT_INV_ram~669_combout\ $end
$var wire 1 Q4 \RAM1|ALT_INV_ram~517_q\ $end
$var wire 1 R4 \RAM1|ALT_INV_ram~261_q\ $end
$var wire 1 S4 \RAM1|ALT_INV_ram~501_q\ $end
$var wire 1 T4 \RAM1|ALT_INV_ram~245_q\ $end
$var wire 1 U4 \RAM1|ALT_INV_ram~668_combout\ $end
$var wire 1 V4 \RAM1|ALT_INV_ram~485_q\ $end
$var wire 1 W4 \RAM1|ALT_INV_ram~229_q\ $end
$var wire 1 X4 \RAM1|ALT_INV_ram~469_q\ $end
$var wire 1 Y4 \RAM1|ALT_INV_ram~213_q\ $end
$var wire 1 Z4 \RAM1|ALT_INV_ram~667_combout\ $end
$var wire 1 [4 \RAM1|ALT_INV_ram~666_combout\ $end
$var wire 1 \4 \RAM1|ALT_INV_ram~397_q\ $end
$var wire 1 ]4 \RAM1|ALT_INV_ram~141_q\ $end
$var wire 1 ^4 \RAM1|ALT_INV_ram~389_q\ $end
$var wire 1 _4 \RAM1|ALT_INV_ram~133_q\ $end
$var wire 1 `4 \RAM1|ALT_INV_ram~665_combout\ $end
$var wire 1 a4 \RAM1|ALT_INV_ram~365_q\ $end
$var wire 1 b4 \RAM1|ALT_INV_ram~109_q\ $end
$var wire 1 c4 \RAM1|ALT_INV_ram~357_q\ $end
$var wire 1 d4 \RAM1|ALT_INV_ram~101_q\ $end
$var wire 1 e4 \RAM1|ALT_INV_ram~664_combout\ $end
$var wire 1 f4 \RAM1|ALT_INV_ram~381_q\ $end
$var wire 1 g4 \RAM1|ALT_INV_ram~125_q\ $end
$var wire 1 h4 \RAM1|ALT_INV_ram~373_q\ $end
$var wire 1 i4 \RAM1|ALT_INV_ram~117_q\ $end
$var wire 1 j4 \RAM1|ALT_INV_ram~663_combout\ $end
$var wire 1 k4 \RAM1|ALT_INV_ram~349_q\ $end
$var wire 1 l4 \RAM1|ALT_INV_ram~93_q\ $end
$var wire 1 m4 \RAM1|ALT_INV_ram~341_q\ $end
$var wire 1 n4 \RAM1|ALT_INV_ram~85_q\ $end
$var wire 1 o4 \RAM1|ALT_INV_ram~662_combout\ $end
$var wire 1 p4 \RAM1|ALT_INV_ram~661_combout\ $end
$var wire 1 q4 \RAM1|ALT_INV_ram~461_q\ $end
$var wire 1 r4 \RAM1|ALT_INV_ram~205_q\ $end
$var wire 1 s4 \RAM1|ALT_INV_ram~453_q\ $end
$var wire 1 t4 \RAM1|ALT_INV_ram~197_q\ $end
$var wire 1 u4 \RAM1|ALT_INV_ram~660_combout\ $end
$var wire 1 v4 \RAM1|ALT_INV_ram~429_q\ $end
$var wire 1 w4 \RAM1|ALT_INV_ram~173_q\ $end
$var wire 1 x4 \RAM1|ALT_INV_ram~421_q\ $end
$var wire 1 y4 \RAM1|ALT_INV_ram~165_q\ $end
$var wire 1 z4 \RAM1|ALT_INV_ram~659_combout\ $end
$var wire 1 {4 \RAM1|ALT_INV_ram~445_q\ $end
$var wire 1 |4 \RAM1|ALT_INV_ram~189_q\ $end
$var wire 1 }4 \RAM1|ALT_INV_ram~437_q\ $end
$var wire 1 ~4 \RAM1|ALT_INV_ram~181_q\ $end
$var wire 1 !5 \RAM1|ALT_INV_ram~658_combout\ $end
$var wire 1 "5 \RAM1|ALT_INV_ram~413_q\ $end
$var wire 1 #5 \RAM1|ALT_INV_ram~157_q\ $end
$var wire 1 $5 \RAM1|ALT_INV_ram~405_q\ $end
$var wire 1 %5 \RAM1|ALT_INV_ram~149_q\ $end
$var wire 1 &5 \RAM1|ALT_INV_ram~657_combout\ $end
$var wire 1 '5 \RAM1|ALT_INV_ram~656_combout\ $end
$var wire 1 (5 \RAM1|ALT_INV_ram~333_q\ $end
$var wire 1 )5 \RAM1|ALT_INV_ram~77_q\ $end
$var wire 1 *5 \RAM1|ALT_INV_ram~325_q\ $end
$var wire 1 +5 \RAM1|ALT_INV_ram~69_q\ $end
$var wire 1 ,5 \RAM1|ALT_INV_ram~655_combout\ $end
$var wire 1 -5 \RAM1|ALT_INV_ram~301_q\ $end
$var wire 1 .5 \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 /5 \RAM1|ALT_INV_ram~293_q\ $end
$var wire 1 05 \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 15 \RAM1|ALT_INV_ram~654_combout\ $end
$var wire 1 25 \RAM1|ALT_INV_ram~317_q\ $end
$var wire 1 35 \RAM1|ALT_INV_ram~61_q\ $end
$var wire 1 45 \RAM1|ALT_INV_ram~309_q\ $end
$var wire 1 55 \RAM1|ALT_INV_ram~53_q\ $end
$var wire 1 65 \RAM1|ALT_INV_ram~653_combout\ $end
$var wire 1 75 \RAM1|ALT_INV_ram~285_q\ $end
$var wire 1 85 \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 95 \RAM1|ALT_INV_ram~277_q\ $end
$var wire 1 :5 \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 ;5 \CPU|ULA|ALT_INV_saida[5]~10_combout\ $end
$var wire 1 <5 \RAM1|ALT_INV_ram~652_combout\ $end
$var wire 1 =5 \RAM1|ALT_INV_ram~651_combout\ $end
$var wire 1 >5 \RAM1|ALT_INV_ram~650_combout\ $end
$var wire 1 ?5 \RAM1|ALT_INV_ram~524_q\ $end
$var wire 1 @5 \RAM1|ALT_INV_ram~492_q\ $end
$var wire 1 A5 \RAM1|ALT_INV_ram~508_q\ $end
$var wire 1 B5 \RAM1|ALT_INV_ram~476_q\ $end
$var wire 1 C5 \RAM1|ALT_INV_ram~769_combout\ $end
$var wire 1 D5 \RAM1|ALT_INV_ram~767_combout\ $end
$var wire 1 E5 \RAM1|ALT_INV_ram~765_combout\ $end
$var wire 1 F5 \RAM1|ALT_INV_ram~763_combout\ $end
$var wire 1 G5 \RAM1|ALT_INV_ram~761_combout\ $end
$var wire 1 H5 \RAM1|ALT_INV_ram~759_combout\ $end
$var wire 1 I5 \RAM1|ALT_INV_ram~757_combout\ $end
$var wire 1 J5 \RAM1|ALT_INV_ram~755_combout\ $end
$var wire 1 K5 \RAM1|ALT_INV_ram~753_combout\ $end
$var wire 1 L5 \RAM1|ALT_INV_ram~751_combout\ $end
$var wire 1 M5 \RAM1|ALT_INV_ram~749_combout\ $end
$var wire 1 N5 \RAM1|ALT_INV_ram~747_combout\ $end
$var wire 1 O5 \RAM1|ALT_INV_ram~745_combout\ $end
$var wire 1 P5 \RAM1|ALT_INV_ram~743_combout\ $end
$var wire 1 Q5 \RAM1|ALT_INV_ram~741_combout\ $end
$var wire 1 R5 \RAM1|ALT_INV_ram~739_combout\ $end
$var wire 1 S5 \RAM1|ALT_INV_ram~737_combout\ $end
$var wire 1 T5 \RAM1|ALT_INV_ram~735_combout\ $end
$var wire 1 U5 \RAM1|ALT_INV_ram~733_combout\ $end
$var wire 1 V5 \RAM1|ALT_INV_ram~731_combout\ $end
$var wire 1 W5 \RAM1|ALT_INV_ram~729_combout\ $end
$var wire 1 X5 \RAM1|ALT_INV_ram~727_combout\ $end
$var wire 1 Y5 \RAM1|ALT_INV_ram~725_combout\ $end
$var wire 1 Z5 \RAM1|ALT_INV_ram~723_combout\ $end
$var wire 1 [5 \RAM1|ALT_INV_ram~721_combout\ $end
$var wire 1 \5 \RAM1|ALT_INV_ram~719_combout\ $end
$var wire 1 ]5 \RAM1|ALT_INV_ram~717_combout\ $end
$var wire 1 ^5 \RAM1|ALT_INV_ram~715_combout\ $end
$var wire 1 _5 \RAM1|ALT_INV_ram~713_combout\ $end
$var wire 1 `5 \RAM1|ALT_INV_ram~711_combout\ $end
$var wire 1 a5 \RAM1|ALT_INV_ram~709_combout\ $end
$var wire 1 b5 \RAM1|ALT_INV_ram~707_combout\ $end
$var wire 1 c5 \RAM1|ALT_INV_ram~705_combout\ $end
$var wire 1 d5 \RAM1|ALT_INV_ram~703_combout\ $end
$var wire 1 e5 \RAM1|ALT_INV_ram~701_combout\ $end
$var wire 1 f5 \RAM1|ALT_INV_ram~699_combout\ $end
$var wire 1 g5 \RAM1|ALT_INV_ram~697_combout\ $end
$var wire 1 h5 \RAM1|ALT_INV_process_0~1_combout\ $end
$var wire 1 i5 \RAM1|ALT_INV_ram~695_combout\ $end
$var wire 1 j5 \CPU|Dec_Instruction|ALT_INV_sinais_controle[4]~6_combout\ $end
$var wire 1 k5 \CPU|Dec_Instruction|ALT_INV_Equal12~1_combout\ $end
$var wire 1 l5 \CPU|Mux_EntradaB_ULA|ALT_INV_saida_MUX[7]~3_combout\ $end
$var wire 1 m5 \CPU|Mux_EntradaB_ULA|ALT_INV_saida_MUX[6]~2_combout\ $end
$var wire 1 n5 \CPU|Mux_EntradaB_ULA|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 o5 \CPU|Mux_EntradaB_ULA|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 p5 \ALT_INV_Data_In[0]~9_combout\ $end
$var wire 1 q5 \ALT_INV_Data_In[0]~8_combout\ $end
$var wire 1 r5 \CPU|Flag_Equal|ALT_INV_DOUT~2_combout\ $end
$var wire 1 s5 \CPU|Flag_Equal|ALT_INV_DOUT~1_combout\ $end
$var wire 1 t5 \CPU|Flag_Equal|ALT_INV_DOUT~0_combout\ $end
$var wire 1 u5 \CPU|ULA|ALT_INV_saida[7]~14_combout\ $end
$var wire 1 v5 \RAM1|ALT_INV_ram~694_combout\ $end
$var wire 1 w5 \RAM1|ALT_INV_ram~693_combout\ $end
$var wire 1 x5 \RAM1|ALT_INV_ram~692_combout\ $end
$var wire 1 y5 \RAM1|ALT_INV_ram~526_q\ $end
$var wire 1 z5 \RAM1|ALT_INV_ram~270_q\ $end
$var wire 1 {5 \RAM1|ALT_INV_ram~462_q\ $end
$var wire 1 |5 \RAM1|ALT_INV_ram~206_q\ $end
$var wire 1 }5 \RAM1|ALT_INV_ram~691_combout\ $end
$var wire 1 ~5 \RAM1|ALT_INV_ram~398_q\ $end
$var wire 1 !6 \RAM1|ALT_INV_ram~142_q\ $end
$var wire 1 "6 \RAM1|ALT_INV_ram~334_q\ $end
$var wire 1 #6 \RAM1|ALT_INV_ram~78_q\ $end
$var wire 1 $6 \RAM1|ALT_INV_ram~690_combout\ $end
$var wire 1 %6 \RAM1|ALT_INV_ram~518_q\ $end
$var wire 1 &6 \RAM1|ALT_INV_ram~262_q\ $end
$var wire 1 '6 \RAM1|ALT_INV_ram~454_q\ $end
$var wire 1 (6 \RAM1|ALT_INV_ram~198_q\ $end
$var wire 1 )6 \RAM1|ALT_INV_ram~689_combout\ $end
$var wire 1 *6 \ROM1|ALT_INV_memROM~98_combout\ $end
$var wire 1 +6 \ROM1|ALT_INV_memROM~93_combout\ $end
$var wire 1 ,6 \ROM1|ALT_INV_memROM~84_combout\ $end
$var wire 1 -6 \CPU|ULA|ALT_INV_Equal3~0_combout\ $end
$var wire 1 .6 \CPU|Mux_EntradaB_ULA|ALT_INV_saida_MUX[5]~7_combout\ $end
$var wire 1 /6 \CPU|Mux_EntradaB_ULA|ALT_INV_saida_MUX[4]~6_combout\ $end
$var wire 1 06 \CPU|Mux_EntradaB_ULA|ALT_INV_saida_MUX[3]~5_combout\ $end
$var wire 1 16 \CPU|Mux_EntradaB_ULA|ALT_INV_saida_MUX[2]~4_combout\ $end
$var wire 1 26 \RAM1|ALT_INV_ram~821_combout\ $end
$var wire 1 36 \RAM1|ALT_INV_ram~819_combout\ $end
$var wire 1 46 \RAM1|ALT_INV_ram~817_combout\ $end
$var wire 1 56 \RAM1|ALT_INV_ram~815_combout\ $end
$var wire 1 66 \RAM1|ALT_INV_ram~813_combout\ $end
$var wire 1 76 \RAM1|ALT_INV_ram~811_combout\ $end
$var wire 1 86 \RAM1|ALT_INV_ram~809_combout\ $end
$var wire 1 96 \RAM1|ALT_INV_ram~807_combout\ $end
$var wire 1 :6 \RAM1|ALT_INV_ram~805_combout\ $end
$var wire 1 ;6 \RAM1|ALT_INV_ram~803_combout\ $end
$var wire 1 <6 \RAM1|ALT_INV_ram~801_combout\ $end
$var wire 1 =6 \RAM1|ALT_INV_ram~799_combout\ $end
$var wire 1 >6 \RAM1|ALT_INV_ram~797_combout\ $end
$var wire 1 ?6 \RAM1|ALT_INV_ram~795_combout\ $end
$var wire 1 @6 \RAM1|ALT_INV_ram~793_combout\ $end
$var wire 1 A6 \RAM1|ALT_INV_ram~791_combout\ $end
$var wire 1 B6 \RAM1|ALT_INV_ram~789_combout\ $end
$var wire 1 C6 \RAM1|ALT_INV_ram~787_combout\ $end
$var wire 1 D6 \RAM1|ALT_INV_ram~785_combout\ $end
$var wire 1 E6 \RAM1|ALT_INV_ram~783_combout\ $end
$var wire 1 F6 \RAM1|ALT_INV_ram~781_combout\ $end
$var wire 1 G6 \RAM1|ALT_INV_ram~779_combout\ $end
$var wire 1 H6 \RAM1|ALT_INV_ram~777_combout\ $end
$var wire 1 I6 \RAM1|ALT_INV_ram~775_combout\ $end
$var wire 1 J6 \RAM1|ALT_INV_ram~773_combout\ $end
$var wire 1 K6 \RAM1|ALT_INV_ram~771_combout\ $end
$var wire 1 L6 \ALT_INV_SW[7]~input_o\ $end
$var wire 1 M6 \ALT_INV_SW[6]~input_o\ $end
$var wire 1 N6 \ALT_INV_SW[5]~input_o\ $end
$var wire 1 O6 \ALT_INV_SW[4]~input_o\ $end
$var wire 1 P6 \ALT_INV_SW[3]~input_o\ $end
$var wire 1 Q6 \ALT_INV_SW[2]~input_o\ $end
$var wire 1 R6 \ALT_INV_SW[1]~input_o\ $end
$var wire 1 S6 \ALT_INV_FPGA_RESET_N~input_o\ $end
$var wire 1 T6 \ALT_INV_SW[9]~input_o\ $end
$var wire 1 U6 \ALT_INV_SW[8]~input_o\ $end
$var wire 1 V6 \ALT_INV_KEY[1]~input_o\ $end
$var wire 1 W6 \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 X6 \ALT_INV_KEY[2]~input_o\ $end
$var wire 1 Y6 \ALT_INV_SW[0]~input_o\ $end
$var wire 1 Z6 \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 [6 \RAM1|ALT_INV_ram~383_q\ $end
$var wire 1 \6 \RAM1|ALT_INV_ram~351_q\ $end
$var wire 1 ]6 \RAM1|ALT_INV_ram~319_q\ $end
$var wire 1 ^6 \RAM1|ALT_INV_ram~287_q\ $end
$var wire 1 _6 \RAM1|ALT_INV_ram~541_combout\ $end
$var wire 1 `6 \RAM1|ALT_INV_ram~540_combout\ $end
$var wire 1 a6 \RAM1|ALT_INV_ram~503_q\ $end
$var wire 1 b6 \RAM1|ALT_INV_ram~375_q\ $end
$var wire 1 c6 \RAM1|ALT_INV_ram~495_q\ $end
$var wire 1 d6 \RAM1|ALT_INV_ram~367_q\ $end
$var wire 1 e6 \RAM1|ALT_INV_ram~539_combout\ $end
$var wire 1 f6 \RAM1|ALT_INV_ram~471_q\ $end
$var wire 1 g6 \RAM1|ALT_INV_ram~343_q\ $end
$var wire 1 h6 \RAM1|ALT_INV_ram~463_q\ $end
$var wire 1 i6 \RAM1|ALT_INV_ram~335_q\ $end
$var wire 1 j6 \RAM1|ALT_INV_ram~538_combout\ $end
$var wire 1 k6 \RAM1|ALT_INV_ram~439_q\ $end
$var wire 1 l6 \RAM1|ALT_INV_ram~311_q\ $end
$var wire 1 m6 \RAM1|ALT_INV_ram~431_q\ $end
$var wire 1 n6 \RAM1|ALT_INV_ram~303_q\ $end
$var wire 1 o6 \RAM1|ALT_INV_ram~537_combout\ $end
$var wire 1 p6 \RAM1|ALT_INV_ram~407_q\ $end
$var wire 1 q6 \RAM1|ALT_INV_ram~279_q\ $end
$var wire 1 r6 \RAM1|ALT_INV_ram~399_q\ $end
$var wire 1 s6 \RAM1|ALT_INV_ram~271_q\ $end
$var wire 1 t6 \RAM1|ALT_INV_ram~536_combout\ $end
$var wire 1 u6 \RAM1|ALT_INV_ram~535_combout\ $end
$var wire 1 v6 \RAM1|ALT_INV_ram~263_q\ $end
$var wire 1 w6 \RAM1|ALT_INV_ram~231_q\ $end
$var wire 1 x6 \RAM1|ALT_INV_ram~199_q\ $end
$var wire 1 y6 \RAM1|ALT_INV_ram~167_q\ $end
$var wire 1 z6 \RAM1|ALT_INV_ram~534_combout\ $end
$var wire 1 {6 \RAM1|ALT_INV_ram~135_q\ $end
$var wire 1 |6 \RAM1|ALT_INV_ram~103_q\ $end
$var wire 1 }6 \RAM1|ALT_INV_ram~71_q\ $end
$var wire 1 ~6 \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 !7 \RAM1|ALT_INV_ram~533_combout\ $end
$var wire 1 "7 \RAM1|ALT_INV_ram~255_q\ $end
$var wire 1 #7 \RAM1|ALT_INV_ram~223_q\ $end
$var wire 1 $7 \RAM1|ALT_INV_ram~191_q\ $end
$var wire 1 %7 \RAM1|ALT_INV_ram~159_q\ $end
$var wire 1 &7 \RAM1|ALT_INV_ram~532_combout\ $end
$var wire 1 '7 \RAM1|ALT_INV_ram~127_q\ $end
$var wire 1 (7 \RAM1|ALT_INV_ram~95_q\ $end
$var wire 1 )7 \RAM1|ALT_INV_ram~63_q\ $end
$var wire 1 *7 \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 +7 \RAM1|ALT_INV_ram~531_combout\ $end
$var wire 1 ,7 \RAM1|ALT_INV_ram~530_combout\ $end
$var wire 1 -7 \RAM1|ALT_INV_ram~247_q\ $end
$var wire 1 .7 \RAM1|ALT_INV_ram~215_q\ $end
$var wire 1 /7 \RAM1|ALT_INV_ram~119_q\ $end
$var wire 1 07 \RAM1|ALT_INV_ram~87_q\ $end
$var wire 1 17 \RAM1|ALT_INV_ram~529_combout\ $end
$var wire 1 27 \RAM1|ALT_INV_ram~183_q\ $end
$var wire 1 37 \RAM1|ALT_INV_ram~151_q\ $end
$var wire 1 47 \RAM1|ALT_INV_ram~55_q\ $end
$var wire 1 57 \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 67 \RAM1|ALT_INV_ram~528_combout\ $end
$var wire 1 77 \RAM1|ALT_INV_ram~239_q\ $end
$var wire 1 87 \RAM1|ALT_INV_ram~207_q\ $end
$var wire 1 97 \RAM1|ALT_INV_ram~111_q\ $end
$var wire 1 :7 \RAM1|ALT_INV_ram~79_q\ $end
$var wire 1 ;7 \RAM1|ALT_INV_ram~527_combout\ $end
$var wire 1 <7 \RAM1|ALT_INV_ram~175_q\ $end
$var wire 1 =7 \RAM1|ALT_INV_ram~143_q\ $end
$var wire 1 >7 \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 ?7 \RAM1|ALT_INV_ram~15_q\ $end
$var wire 1 @7 \CPU|Dec_Instruction|ALT_INV_Equal12~0_combout\ $end
$var wire 1 A7 \CPU|Reg_Retorno|ALT_INV_DOUT\ [8] $end
$var wire 1 B7 \CPU|Reg_Retorno|ALT_INV_DOUT\ [7] $end
$var wire 1 C7 \CPU|Reg_Retorno|ALT_INV_DOUT\ [6] $end
$var wire 1 D7 \CPU|Reg_Retorno|ALT_INV_DOUT\ [5] $end
$var wire 1 E7 \CPU|Reg_Retorno|ALT_INV_DOUT\ [4] $end
$var wire 1 F7 \CPU|Reg_Retorno|ALT_INV_DOUT\ [3] $end
$var wire 1 G7 \CPU|Reg_Retorno|ALT_INV_DOUT\ [2] $end
$var wire 1 H7 \CPU|Reg_Retorno|ALT_INV_DOUT\ [1] $end
$var wire 1 I7 \CPU|Reg_Retorno|ALT_INV_DOUT\ [0] $end
$var wire 1 J7 \ROM1|ALT_INV_memROM~74_combout\ $end
$var wire 1 K7 \ROM1|ALT_INV_memROM~73_combout\ $end
$var wire 1 L7 \ROM1|ALT_INV_memROM~72_combout\ $end
$var wire 1 M7 \ROM1|ALT_INV_memROM~71_combout\ $end
$var wire 1 N7 \ROM1|ALT_INV_memROM~70_combout\ $end
$var wire 1 O7 \ROM1|ALT_INV_memROM~69_combout\ $end
$var wire 1 P7 \ROM1|ALT_INV_memROM~68_combout\ $end
$var wire 1 Q7 \ROM1|ALT_INV_memROM~67_combout\ $end
$var wire 1 R7 \ROM1|ALT_INV_memROM~66_combout\ $end
$var wire 1 S7 \ROM1|ALT_INV_memROM~65_combout\ $end
$var wire 1 T7 \CPU|Mux_Prox_PC|ALT_INV_Equal0~0_combout\ $end
$var wire 1 U7 \ROM1|ALT_INV_memROM~64_combout\ $end
$var wire 1 V7 \CPU|Mux_Prox_PC|ALT_INV_Equal1~0_combout\ $end
$var wire 1 W7 \CPU|Flag_Equal|ALT_INV_DOUT~q\ $end
$var wire 1 X7 \DECODER1|ALT_INV_enableHEX0~1_combout\ $end
$var wire 1 Y7 \ROM1|ALT_INV_memROM~63_combout\ $end
$var wire 1 Z7 \ROM1|ALT_INV_memROM~62_combout\ $end
$var wire 1 [7 \ROM1|ALT_INV_memROM~61_combout\ $end
$var wire 1 \7 \ROM1|ALT_INV_memROM~60_combout\ $end
$var wire 1 ]7 \ROM1|ALT_INV_memROM~59_combout\ $end
$var wire 1 ^7 \ROM1|ALT_INV_memROM~58_combout\ $end
$var wire 1 _7 \ROM1|ALT_INV_memROM~57_combout\ $end
$var wire 1 `7 \ROM1|ALT_INV_memROM~56_combout\ $end
$var wire 1 a7 \ROM1|ALT_INV_memROM~55_combout\ $end
$var wire 1 b7 \ROM1|ALT_INV_memROM~54_combout\ $end
$var wire 1 c7 \ROM1|ALT_INV_memROM~53_combout\ $end
$var wire 1 d7 \DECODER1|ALT_INV_enableHEX0~0_combout\ $end
$var wire 1 e7 \ROM1|ALT_INV_memROM~52_combout\ $end
$var wire 1 f7 \ROM1|ALT_INV_memROM~51_combout\ $end
$var wire 1 g7 \ROM1|ALT_INV_memROM~50_combout\ $end
$var wire 1 h7 \ROM1|ALT_INV_memROM~49_combout\ $end
$var wire 1 i7 \ROM1|ALT_INV_memROM~48_combout\ $end
$var wire 1 j7 \ROM1|ALT_INV_memROM~47_combout\ $end
$var wire 1 k7 \ROM1|ALT_INV_memROM~46_combout\ $end
$var wire 1 l7 \ROM1|ALT_INV_memROM~45_combout\ $end
$var wire 1 m7 \ROM1|ALT_INV_memROM~44_combout\ $end
$var wire 1 n7 \ROM1|ALT_INV_memROM~43_combout\ $end
$var wire 1 o7 \ROM1|ALT_INV_memROM~42_combout\ $end
$var wire 1 p7 \ROM1|ALT_INV_memROM~41_combout\ $end
$var wire 1 q7 \ROM1|ALT_INV_memROM~40_combout\ $end
$var wire 1 r7 \ROM1|ALT_INV_memROM~39_combout\ $end
$var wire 1 s7 \ROM1|ALT_INV_memROM~38_combout\ $end
$var wire 1 t7 \ROM1|ALT_INV_memROM~37_combout\ $end
$var wire 1 u7 \ROM1|ALT_INV_memROM~36_combout\ $end
$var wire 1 v7 \ROM1|ALT_INV_memROM~35_combout\ $end
$var wire 1 w7 \ROM1|ALT_INV_memROM~34_combout\ $end
$var wire 1 x7 \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 y7 \ROM1|ALT_INV_memROM~33_combout\ $end
$var wire 1 z7 \ROM1|ALT_INV_memROM~32_combout\ $end
$var wire 1 {7 \ROM1|ALT_INV_memROM~31_combout\ $end
$var wire 1 |7 \ROM1|ALT_INV_memROM~30_combout\ $end
$var wire 1 }7 \ROM1|ALT_INV_memROM~29_combout\ $end
$var wire 1 ~7 \ROM1|ALT_INV_memROM~28_combout\ $end
$var wire 1 !8 \ROM1|ALT_INV_memROM~27_combout\ $end
$var wire 1 "8 \ROM1|ALT_INV_memROM~26_combout\ $end
$var wire 1 #8 \ROM1|ALT_INV_memROM~25_combout\ $end
$var wire 1 $8 \ROM1|ALT_INV_memROM~24_combout\ $end
$var wire 1 %8 \ROM1|ALT_INV_memROM~23_combout\ $end
$var wire 1 &8 \ROM1|ALT_INV_memROM~22_combout\ $end
$var wire 1 '8 \ROM1|ALT_INV_memROM~21_combout\ $end
$var wire 1 (8 \ROM1|ALT_INV_memROM~20_combout\ $end
$var wire 1 )8 \ROM1|ALT_INV_memROM~19_combout\ $end
$var wire 1 *8 \ROM1|ALT_INV_memROM~18_combout\ $end
$var wire 1 +8 \ROM1|ALT_INV_memROM~17_combout\ $end
$var wire 1 ,8 \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 -8 \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 .8 \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 /8 \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 08 \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 18 \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 28 \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 38 \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 48 \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 58 \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 68 \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 78 \CPU|Bloco_Reg|MUX_DOUT|ALT_INV_saida_MUX[7]~7_combout\ $end
$var wire 1 88 \CPU|Bloco_Reg|MUX_DOUT|ALT_INV_saida_MUX[6]~6_combout\ $end
$var wire 1 98 \CPU|Bloco_Reg|MUX_DOUT|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 :8 \CPU|Bloco_Reg|MUX_DOUT|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 ;8 \CPU|Bloco_Reg|MUX_DOUT|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 <8 \CPU|Bloco_Reg|MUX_DOUT|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 =8 \CPU|Bloco_Reg|MUX_DOUT|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 >8 \CPU|Bloco_Reg|MUX_DOUT|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ?8 \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 @8 \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 A8 \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 B8 \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 C8 \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 D8 \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 E8 \RegisterHEX3|ALT_INV_DOUT\ [3] $end
$var wire 1 F8 \RegisterHEX3|ALT_INV_DOUT\ [2] $end
$var wire 1 G8 \RegisterHEX3|ALT_INV_DOUT\ [1] $end
$var wire 1 H8 \RegisterHEX3|ALT_INV_DOUT\ [0] $end
$var wire 1 I8 \RegisterHEX2|ALT_INV_DOUT\ [3] $end
$var wire 1 J8 \RegisterHEX2|ALT_INV_DOUT\ [2] $end
$var wire 1 K8 \RegisterHEX2|ALT_INV_DOUT\ [1] $end
$var wire 1 L8 \RegisterHEX2|ALT_INV_DOUT\ [0] $end
$var wire 1 M8 \RegisterHEX1|ALT_INV_DOUT\ [3] $end
$var wire 1 N8 \RegisterHEX1|ALT_INV_DOUT\ [2] $end
$var wire 1 O8 \RegisterHEX1|ALT_INV_DOUT\ [1] $end
$var wire 1 P8 \RegisterHEX1|ALT_INV_DOUT\ [0] $end
$var wire 1 Q8 \RegisterHEX0|ALT_INV_DOUT\ [3] $end
$var wire 1 R8 \RegisterHEX0|ALT_INV_DOUT\ [2] $end
$var wire 1 S8 \RegisterHEX0|ALT_INV_DOUT\ [1] $end
$var wire 1 T8 \RegisterHEX0|ALT_INV_DOUT\ [0] $end
$var wire 1 U8 \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 V8 \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 W8 \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 X8 \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 Y8 \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 Z8 \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 [8 \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 \8 \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 ]8 \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 ^8 \FlipFlop9|ALT_INV_DOUT~q\ $end
$var wire 1 _8 \FlipFlop8|ALT_INV_DOUT~q\ $end
$var wire 1 `8 \ROM1|ALT_INV_memROM~94_combout\ $end
$var wire 1 a8 \ROM1|ALT_INV_memROM~89_combout\ $end
$var wire 1 b8 \ROM1|ALT_INV_memROM~85_combout\ $end
$var wire 1 c8 \ROM1|ALT_INV_memROM~80_combout\ $end
$var wire 1 d8 \ROM1|ALT_INV_memROM~76_combout\ $end
$var wire 1 e8 \CPU|ULA|ALT_INV_Add0~29_sumout\ $end
$var wire 1 f8 \CPU|ULA|ALT_INV_Add0~25_sumout\ $end
$var wire 1 g8 \CPU|ULA|ALT_INV_Add0~21_sumout\ $end
$var wire 1 h8 \CPU|ULA|ALT_INV_Add0~17_sumout\ $end
$var wire 1 i8 \CPU|ULA|ALT_INV_Add0~13_sumout\ $end
$var wire 1 j8 \CPU|ULA|ALT_INV_Add0~9_sumout\ $end
$var wire 1 k8 \CPU|ULA|ALT_INV_Add0~5_sumout\ $end
$var wire 1 l8 \CPU|ULA|ALT_INV_Add0~1_sumout\ $end
$var wire 1 m8 \CPU|incrementa_PC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 n8 \CPU|incrementa_PC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 o8 \CPU|incrementa_PC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 p8 \CPU|incrementa_PC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 q8 \CPU|incrementa_PC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 r8 \CPU|incrementa_PC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 s8 \CPU|incrementa_PC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 t8 \CPU|incrementa_PC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 u8 \CPU|incrementa_PC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 v8 \CPU|Bloco_Reg|REG2|ALT_INV_DOUT\ [7] $end
$var wire 1 w8 \CPU|Bloco_Reg|REG2|ALT_INV_DOUT\ [6] $end
$var wire 1 x8 \CPU|Bloco_Reg|REG2|ALT_INV_DOUT\ [5] $end
$var wire 1 y8 \CPU|Bloco_Reg|REG2|ALT_INV_DOUT\ [4] $end
$var wire 1 z8 \CPU|Bloco_Reg|REG2|ALT_INV_DOUT\ [3] $end
$var wire 1 {8 \CPU|Bloco_Reg|REG2|ALT_INV_DOUT\ [2] $end
$var wire 1 |8 \CPU|Bloco_Reg|REG2|ALT_INV_DOUT\ [1] $end
$var wire 1 }8 \CPU|Bloco_Reg|REG2|ALT_INV_DOUT\ [0] $end
$var wire 1 ~8 \CPU|Bloco_Reg|REG0|ALT_INV_DOUT\ [7] $end
$var wire 1 !9 \CPU|Bloco_Reg|REG0|ALT_INV_DOUT\ [6] $end
$var wire 1 "9 \CPU|Bloco_Reg|REG0|ALT_INV_DOUT\ [5] $end
$var wire 1 #9 \CPU|Bloco_Reg|REG0|ALT_INV_DOUT\ [4] $end
$var wire 1 $9 \CPU|Bloco_Reg|REG0|ALT_INV_DOUT\ [3] $end
$var wire 1 %9 \CPU|Bloco_Reg|REG0|ALT_INV_DOUT\ [2] $end
$var wire 1 &9 \CPU|Bloco_Reg|REG0|ALT_INV_DOUT\ [1] $end
$var wire 1 '9 \CPU|Bloco_Reg|REG0|ALT_INV_DOUT\ [0] $end
$var wire 1 (9 \CPU|Bloco_Reg|REG1|ALT_INV_DOUT\ [7] $end
$var wire 1 )9 \CPU|Bloco_Reg|REG1|ALT_INV_DOUT\ [6] $end
$var wire 1 *9 \CPU|Bloco_Reg|REG1|ALT_INV_DOUT\ [5] $end
$var wire 1 +9 \CPU|Bloco_Reg|REG1|ALT_INV_DOUT\ [4] $end
$var wire 1 ,9 \CPU|Bloco_Reg|REG1|ALT_INV_DOUT\ [3] $end
$var wire 1 -9 \CPU|Bloco_Reg|REG1|ALT_INV_DOUT\ [2] $end
$var wire 1 .9 \CPU|Bloco_Reg|REG1|ALT_INV_DOUT\ [1] $end
$var wire 1 /9 \CPU|Bloco_Reg|REG1|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1U
xV
0W
0X
1#!
x$!
0%!
0&!
x'!
x(!
x)!
x*!
x+!
x,!
x-!
x.!
x/!
x0!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
1D!
0E!
0F!
0G!
0H!
0I!
0J!
1K!
0L!
0M!
0N!
0O!
0P!
0Q!
1R!
0S!
0T!
0U!
0V!
0W!
0X!
1Y!
0Z!
0[!
0\!
0]!
0^!
0_!
1`!
0a!
0b!
0c!
0d!
0e!
0f!
1g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0&.
0'.
0(.
0).
0*.
0+.
0,.
0-.
0..
0/.
00.
01.
02.
03.
04.
05.
06.
07.
08.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0G.
0H.
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
0e.
0f.
0g.
1A7
1B7
1C7
1D7
1E7
1F7
1G7
1H7
1I7
1E8
1F8
1G8
1H8
1I8
1J8
1K8
1L8
1M8
1N8
1O8
1P8
1Q8
1R8
1S8
1T8
1U8
1V8
1W8
1X8
1Y8
1Z8
1[8
1\8
1]8
1v8
1w8
1x8
1y8
1z8
1{8
1|8
1}8
1~8
1!9
1"9
1#9
1$9
1%9
1&9
1'9
1(9
1)9
1*9
1+9
1,9
1-9
1.9
1/9
0!
0"
0#
0$
0%
0&
0'
0(
1+
0,
0-
0.
0/
00
01
12
03
04
05
06
07
08
19
0:
0;
0<
0=
0>
0?
1@
0A
0B
0C
0D
0E
0F
1G
0H
0I
0J
0K
0L
0M
1N
0O
0P
0Q
0R
0S
0T
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
xl
xm
xn
xo
xp
xq
xr
xs
xt
xu
x)
x*
0v
1w
xx
1y
1z
1{
1|
1}
1~
x!!
x"!
xv!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
12"
03"
04"
05"
06"
07"
08"
19"
0:"
0;"
0<"
0="
0>"
0?"
1@"
0A"
0B"
0C"
0D"
0E"
0F"
1G"
0H"
0I"
0J"
0K"
0L"
0M"
1N"
0O"
0P"
0Q"
0R"
0S"
0T"
1U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
1^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
1r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
1z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
14#
05#
06#
07#
08#
19#
0:#
1;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
1C#
0D#
0E#
0F#
0G#
0H#
1I#
1J#
1K#
0L#
0M#
1N#
1O#
0P#
0Q#
0R#
0S#
1T#
1U#
0V#
0W#
1X#
1Y#
0Z#
0[#
0\#
0]#
1^#
0_#
1`#
0a#
0b#
0c#
0d#
0e#
1f#
0g#
0h#
1i#
0j#
1k#
0l#
0m#
0n#
0o#
1p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
x-&
0.&
0/&
10&
01&
12&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
x1'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
x*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
x$)
0%)
0&)
x')
0()
0))
1*)
x+)
x,)
0-)
x.)
0/)
00)
01)
12)
13)
04)
x5)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
11*
02*
x3*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
1/+
00+
01+
02+
03+
14+
05+
06+
07+
08+
19+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
01,
x2,
03,
04,
05,
06,
17,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
x0-
01-
02-
03-
04-
15-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
xH-
1I-
0J-
1K-
0L-
0M-
0N-
0O-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
1]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
1e-
0f-
0g-
0h-
0i-
0j-
0k-
0l-
1m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
1u-
0v-
0w-
0x-
0y-
0z-
0{-
1|-
0}-
0~-
0!.
0".
0#.
0$.
1%.
1h.
1i.
1j.
1k.
1l.
1m.
1n.
1o.
1p.
1q.
1r.
1s.
1t.
1u.
1v.
1w.
1x.
1y.
1z.
1{.
1|.
1}.
1~.
1!/
1"/
1#/
1$/
1%/
1&/
1'/
1(/
1)/
1*/
1+/
1,/
1-/
1./
1//
10/
11/
12/
13/
14/
15/
16/
17/
18/
19/
1:/
1;/
1</
1=/
1>/
1?/
1@/
1A/
1B/
1C/
1D/
1E/
1F/
1G/
1H/
1I/
1J/
1K/
1L/
1M/
1N/
1O/
1P/
1Q/
1R/
1S/
1T/
1U/
1V/
1W/
1X/
1Y/
1Z/
1[/
1\/
1]/
1^/
1_/
1`/
1a/
1b/
1c/
1d/
1e/
1f/
1g/
1h/
1i/
1j/
1k/
1l/
1m/
1n/
1o/
1p/
1q/
1r/
1s/
0t/
1u/
1v/
1w/
1x/
0y/
1z/
1{/
1|/
0}/
x~/
1!0
0"0
1#0
1$0
1%0
1&0
1'0
1(0
1)0
1*0
1+0
1,0
1-0
1.0
1/0
100
110
120
130
140
150
160
170
180
190
1:0
1;0
1<0
1=0
1>0
1?0
1@0
1A0
1B0
1C0
1D0
1E0
1F0
1G0
1H0
1I0
1J0
1K0
1L0
1M0
1N0
1O0
1P0
1Q0
1R0
1S0
1T0
1U0
1V0
1W0
1X0
1Y0
1Z0
1[0
1\0
1]0
1^0
1_0
1`0
1a0
1b0
1c0
1d0
1e0
1f0
1g0
1h0
1i0
1j0
1k0
1l0
1m0
1n0
1o0
1p0
1q0
1r0
1s0
1t0
1u0
1v0
1w0
1x0
1y0
1z0
1{0
1|0
1}0
1~0
1!1
1"1
1#1
1$1
1%1
1&1
1'1
1(1
1)1
1*1
1+1
1,1
1-1
1.1
1/1
101
111
121
131
141
151
161
171
181
191
1:1
1;1
1<1
1=1
1>1
1?1
1@1
1A1
1B1
1C1
1D1
1E1
1F1
1G1
1H1
1I1
1J1
1K1
1L1
1M1
1N1
1O1
1P1
1Q1
1R1
1S1
1T1
1U1
1V1
1W1
1X1
1Y1
1Z1
1[1
1\1
1]1
1^1
1_1
1`1
1a1
1b1
1c1
1d1
1e1
1f1
1g1
1h1
1i1
1j1
1k1
1l1
1m1
1n1
1o1
1p1
1q1
1r1
1s1
1t1
1u1
1v1
1w1
1x1
1y1
1z1
1{1
1|1
1}1
1~1
1!2
1"2
1#2
1$2
1%2
1&2
1'2
1(2
1)2
1*2
1+2
1,2
1-2
1.2
1/2
102
112
122
132
142
152
162
172
182
192
1:2
1;2
1<2
1=2
1>2
1?2
1@2
1A2
1B2
1C2
1D2
1E2
1F2
1G2
1H2
1I2
1J2
1K2
1L2
1M2
1N2
1O2
1P2
1Q2
1R2
1S2
1T2
1U2
1V2
1W2
1X2
1Y2
1Z2
1[2
1\2
1]2
1^2
1_2
1`2
1a2
1b2
1c2
1d2
1e2
1f2
1g2
1h2
1i2
1j2
1k2
1l2
1m2
1n2
1o2
1p2
1q2
1r2
1s2
1t2
1u2
1v2
1w2
1x2
1y2
1z2
1{2
1|2
1}2
1~2
1!3
1"3
1#3
1$3
1%3
1&3
1'3
1(3
1)3
1*3
1+3
1,3
1-3
1.3
1/3
103
113
123
133
143
153
163
173
183
193
1:3
1;3
1<3
1=3
1>3
1?3
1@3
1A3
1B3
1C3
1D3
1E3
1F3
1G3
1H3
1I3
1J3
1K3
1L3
1M3
1N3
1O3
1P3
1Q3
1R3
1S3
1T3
1U3
1V3
1W3
1X3
1Y3
1Z3
1[3
1\3
1]3
1^3
1_3
1`3
1a3
1b3
1c3
1d3
1e3
1f3
1g3
1h3
1i3
1j3
1k3
1l3
1m3
1n3
1o3
1p3
1q3
1r3
1s3
1t3
1u3
1v3
1w3
1x3
1y3
1z3
1{3
1|3
1}3
1~3
1!4
1"4
1#4
1$4
1%4
1&4
1'4
1(4
1)4
1*4
1+4
1,4
1-4
1.4
1/4
104
114
124
134
144
154
164
174
184
194
1:4
1;4
1<4
1=4
1>4
1?4
1@4
1A4
1B4
1C4
1D4
1E4
1F4
1G4
1H4
1I4
1J4
1K4
1L4
1M4
1N4
1O4
1P4
1Q4
1R4
1S4
1T4
1U4
1V4
1W4
1X4
1Y4
1Z4
1[4
1\4
1]4
1^4
1_4
1`4
1a4
1b4
1c4
1d4
1e4
1f4
1g4
1h4
1i4
1j4
1k4
1l4
1m4
1n4
1o4
1p4
1q4
1r4
1s4
1t4
1u4
1v4
1w4
1x4
1y4
1z4
1{4
1|4
1}4
1~4
1!5
1"5
1#5
1$5
1%5
1&5
1'5
1(5
1)5
1*5
1+5
1,5
1-5
1.5
1/5
105
115
125
135
145
155
165
175
185
195
1:5
1;5
1<5
1=5
1>5
1?5
1@5
1A5
1B5
1C5
1D5
1E5
1F5
1G5
1H5
1I5
1J5
1K5
1L5
1M5
1N5
1O5
1P5
1Q5
1R5
1S5
1T5
1U5
1V5
1W5
1X5
1Y5
1Z5
1[5
1\5
1]5
1^5
1_5
1`5
1a5
1b5
1c5
1d5
1e5
1f5
1g5
1h5
0i5
0j5
1k5
1l5
1m5
1n5
1o5
1p5
0q5
1r5
1s5
1t5
1u5
1v5
1w5
1x5
1y5
1z5
1{5
1|5
1}5
1~5
1!6
1"6
1#6
1$6
1%6
1&6
1'6
1(6
1)6
0*6
1+6
1,6
1-6
1.6
1/6
106
116
126
136
146
156
166
176
186
196
1:6
1;6
1<6
1=6
1>6
1?6
1@6
1A6
1B6
1C6
1D6
1E6
1F6
1G6
1H6
1I6
1J6
1K6
xL6
xM6
xN6
xO6
xP6
xQ6
xR6
xS6
xT6
xU6
1V6
1W6
xX6
xY6
0Z6
1[6
1\6
1]6
1^6
1_6
1`6
1a6
1b6
1c6
1d6
1e6
1f6
1g6
1h6
1i6
1j6
1k6
1l6
1m6
1n6
1o6
1p6
1q6
1r6
1s6
1t6
1u6
1v6
1w6
1x6
1y6
1z6
1{6
1|6
1}6
1~6
1!7
1"7
1#7
1$7
1%7
1&7
1'7
1(7
1)7
1*7
1+7
1,7
1-7
1.7
1/7
107
117
127
137
147
157
167
177
187
197
1:7
1;7
1<7
1=7
1>7
1?7
0@7
1J7
1K7
0L7
1M7
1N7
1O7
1P7
1Q7
1R7
1S7
1T7
1U7
1V7
1W7
1X7
1Y7
1Z7
0[7
1\7
1]7
1^7
1_7
0`7
1a7
1b7
1c7
1d7
1e7
1f7
1g7
1h7
1i7
1j7
1k7
1l7
1m7
1n7
0o7
1p7
0q7
1r7
1s7
1t7
1u7
0v7
1w7
1x7
1y7
1z7
1{7
1|7
1}7
0~7
1!8
1"8
1#8
1$8
1%8
1&8
1'8
1(8
1)8
1*8
0+8
0,8
1-8
1.8
1/8
108
118
128
038
048
058
168
178
188
198
1:8
1;8
1<8
1=8
1>8
1?8
0@8
1A8
1B8
1C8
1D8
1^8
1_8
1`8
1a8
1b8
1c8
1d8
1e8
1f8
1g8
1h8
1i8
1j8
1k8
1l8
1m8
1n8
1o8
1p8
1q8
1r8
1s8
1t8
0u8
$end
#10000
0U
0#!
0^"
1Z6
#20000
1U
1#!
1^"
0Z6
1:.
0]8
1_"
0N#
1e"
1n"
1o"
0r"
1t"
1u"
1y"
0z"
1$#
1,#
1-#
11#
04#
09#
0;#
1<#
1@#
1B#
0C#
1H#
0I#
0J#
1S#
0k#
1n#
1@-
1v-
1y-
1z-
1{-
0i7
0O7
1L7
0-8
148
158
068
1`7
0a7
0c7
0r7
1q7
1o7
1[7
0]7
0S7
0R7
0)8
1v7
0w7
0{7
0|7
1~7
0#8
0$8
1u8
0n7
1#"
1F#
1c"
0O#
1v"
1}"
15#
1D#
1L#
1D-
0t8
1C!
1.#
1=#
1o#
0e7
028
0_7
0Z7
0s7
0z7
0j7
1k
1M"
1L"
1K"
1H"
1G#
0d8
0b8
0c8
1d"
1W#
1~"
16#
1E#
0i#
x-)
1M#
0H-
1a!
1b!
1c!
1f!
1+(
12+
15*
1.+
0p#
1>$
12'
17+
1~/
018
x|/
1"0
0^7
0Y7
0K7
0y7
0J7
1M
1J
1I
1H
0/6
0a5
1i5
016
006
12-
14-
0X#
0f#
1q#
14,
16,
16&
19&
17)
10*
0>$
1'&
0*)
0-)
11)
1M-
10+
04+
12*
0/+
15+
09+
0o5
1|/
1q5
026
1a5
0n5
0.6
0m5
0x7
1@7
1t/
0l5
0h8
0j8
0i8
16-
0Y#
00&
11&
06&
09&
02'
0+(
01)
07)
00*
05*
0.+
02+
07+
04,
06,
02-
04-
0M-
18,
05-
14)
01*
18-
03)
07,
00+
05+
1h8
1i8
0l8
0k8
0f8
1l5
1m5
116
1n5
1o5
106
1/6
1.6
0r/
1j5
0e8
08,
04)
02*
06-
02&
1:+
15+
10+
08-
13)
14)
12*
18,
16-
1e8
1j8
1k8
1f8
0e8
0f8
0j8
0k8
1l8
0i8
0h8
0g8
04)
11*
1k8
02*
1/+
1j8
00+
14+
1i8
05+
19+
1h8
0:+
17,
1g8
08,
15-
1f8
06-
1e8
#30000
0U
0#!
0^"
1Z6
1*)
1H-
0~/
0q5
1J-
0{/
#40000
1U
1#!
1^"
0Z6
19.
0:.
0*)
0H-
1]8
0\8
1~/
1q5
0F#
1f"
1N#
0e"
0n"
1s"
0t"
0u"
0$#
0,#
13#
1:#
0B#
0H#
1I#
0K#
1Q#
1R#
0^#
0`#
1k#
1l#
0v-
1x-
0y-
0z-
0|-
0J-
0M7
0L7
1@8
1*6
0.8
0/8
138
058
168
1a7
0p7
0\7
1R7
1)8
1{7
1|7
0}7
1$8
0u8
1t8
0#"
1$"
1F#
0f"
1>#
1{/
0G#
1O#
0L#
0s8
0t8
0C!
1B!
0>#
128
0k
1j
0N"
0L"
0K"
1J"
0H"
1G#
1?#
1s8
0M#
xH-
0`!
0b!
0c!
1d!
0f!
0?#
x~/
118
0M
1K
0J
0I
0G
1y$
0'&
x*)
x-)
xJ-
x{/
x|/
xq5
126
0:6
#50000
0U
0#!
0^"
1Z6
#60000
1U
1#!
1^"
0Z6
1:.
0]8
0_"
1`"
0N#
1e"
0y"
1*#
0-#
01#
03#
0:#
1;#
0<#
0@#
0I#
0R#
0S#
1\#
1^#
0k#
0l#
0n#
0@-
1B-
0x-
1z-
0g7
1i7
1O7
1M7
1L7
0*6
0D8
1-8
1.8
158
1c7
1r7
0q7
1p7
1\7
1]7
1S7
0P7
1w7
1u8
0m7
1n7
1#"
0F#
1f"
0c"
0O#
0}"
05#
0D#
0D-
1t8
1C!
0.#
0=#
0o#
1>#
1e7
1_7
1Z7
1s7
1j7
1k
1L"
0J"
0G#
0s8
1d8
1b8
1c8
0d"
0~"
06#
0E#
0-)
1b!
0d!
1i#
1c$
0y$
1?#
1|/
1^7
1Y7
1K7
1J7
0K
1I
1:6
0A6
0"0
1r#
1p#
0c$
1*)
0J-
1{/
0q5
1A6
0i5
0h5
1s#
#70000
0U
0#!
0^"
1Z6
#80000
1U
1#!
1^"
0Z6
18.
09.
0:.
1]8
1\8
0[8
0>#
1g"
1F#
0f"
0`"
1N#
0e"
0o"
0s"
1u"
1z"
1$#
1&#
0*#
11#
12#
13#
1K#
1R#
0^#
1l#
1@-
0B-
1v-
1y-
0{-
1g7
0i7
0M7
1*6
0.8
038
0\7
0,6
0]7
1P7
0'8
0)8
0v7
0{7
1}7
1#8
0u8
1m7
0t8
1s8
0#"
0$"
1%"
0F#
1>#
0g"
1/#
0?#
1G#
1O#
15#
1D-
0r8
0s8
1t8
0C!
0B!
1A!
0/#
0e7
0Z7
0k
0j
1i
0M"
1K"
1H"
0G#
1?#
10#
1r8
16#
0i#
0r#
1O-
0a!
1c!
1f!
00#
0d7
1h5
1"0
0Y7
1M
1J
0H
0p#
1I$
1J-
0s#
1Q-
1V-
0X7
0{/
0H5
1i5
#90000
0U
0#!
0^"
1Z6
#100000
1U
1#!
1^"
0Z6
1:.
0]8
0N#
1e"
1p"
1t"
0u"
1y"
0z"
0$#
0&#
01#
02#
03#
14#
0;#
1H#
0K#
0Q#
0R#
1k#
0l#
0@-
0v-
1w-
0y-
1i7
1M7
0L7
1.8
1/8
138
068
1q7
0[7
1\7
1,6
1]7
1'8
1)8
1v7
0w7
1{7
0|7
0"8
1u8
1#"
1F#
0O#
05#
1L#
0D-
0t8
1C!
1e7
028
1Z7
1k
0K"
1I"
0H"
1G#
06#
1i#
1M#
0H-
1r#
0O-
0c!
1e!
0f!
1d7
0h5
1~/
018
0"0
1Y7
0M
1L
0J
0i#
0I$
1~$
x-)
0J-
1J$
0Q-
0V-
1X7
1{/
x|/
0`5
1H5
1"0
0J$
1!%
xJ-
x{/
#110000
0U
0#!
0^"
1Z6
1H-
0~/
#120000
1U
1#!
1^"
0Z6
19.
0:.
0H-
1]8
0\8
1~/
0F#
1f"
1N#
0e"
0p"
0t"
1u"
1&#
11#
13#
04#
1B#
1J#
1Q#
1S#
0\#
1^#
1`#
0k#
1@-
1B-
0z-
0g7
0i7
1L7
0@8
0*6
1D8
0-8
0/8
048
0a7
1[7
0\7
0]7
0'8
0{7
1|7
1"8
0u8
1t8
0#"
1$"
1F#
0f"
0>#
1g"
0G#
1O#
15#
1D-
1s8
0t8
0C!
1B!
1/#
1>#
0g"
0e7
0Z7
0k
1j
0L"
1G#
0?#
0s8
0r8
16#
0r#
1O-
0/#
0b!
10#
1?#
1r8
0d7
1h5
0Y7
0I
0~$
1U%
1J-
0!%
1Q-
1^-
00#
0X7
0{/
0F5
1`5
#130000
0U
0#!
0^"
1Z6
1H-
0~/
#140000
1U
1#!
1^"
0Z6
1:.
0H-
0]8
1~/
0N#
1e"
1s"
0u"
0y"
0&#
01#
03#
1@#
0B#
0H#
1k#
0@-
0B-
0w-
1y-
1z-
1{-
1|-
1g7
1i7
0L7
168
1a7
0c7
1\7
1]7
1'8
1w7
1{7
0}7
1u8
1#"
0F#
1f"
0O#
05#
1D#
0L#
0D-
1t8
1C!
0>#
1g"
1e7
128
0_7
1Z7
1k
1N"
1M"
1L"
1K"
0I"
0G#
1s8
06#
1E#
0-)
0M#
xH-
1r#
0O-
1/#
1`!
1a!
1b!
1c!
0e!
0?#
0r8
1d7
0h5
x~/
118
1|/
0^7
1Y7
0L
1J
1I
1H
1G
1x#
0U%
x*)
x-)
0J-
1V%
0Q-
0^-
10#
1X7
1{/
x|/
xq5
1F5
0X5
1y#
0V%
xJ-
x{/
#150000
0U
0#!
0^"
1Z6
#160000
1U
1#!
1^"
0Z6
17.
08.
09.
0:.
1]8
1\8
1[8
0Z8
0/#
1h"
1>#
0g"
1F#
0f"
1N#
0e"
1t"
1|"
11#
1C#
1I#
0J#
0Q#
0S#
0k#
1@-
0y-
0z-
0{-
0|-
0i7
1L7
1-8
1/8
148
058
0`7
0]7
0t7
0|7
0u8
0t8
0s8
1r8
0#"
0$"
0%"
1&"
0F#
0>#
1/#
0h"
1>-
00#
1?#
1G#
1O#
15#
1D-
0q8
0r8
1s8
1t8
0C!
0B!
0A!
1@!
0>-
0e7
0Z7
0k
0j
0i
1h
0N"
0M"
0L"
0K"
0G#
0?#
10#
1?-
1q8
16#
0r#
1O-
0`!
0a!
0b!
0c!
0?-
0d7
1h5
0Y7
0J
0I
0H
0G
0x#
1c$
0y#
1Q-
1f-
0X7
0A6
1X5
#170000
0U
0#!
0^"
1Z6
#180000
1U
1#!
1^"
0Z6
1:.
0]8
1`"
1a"
0N#
1e"
0s"
0t"
1u"
1z"
0|"
1$#
1+#
01#
1:#
1;#
1A#
0C#
1H#
1J#
1R#
0`#
0@-
1z-
1i7
1@8
0.8
048
068
1`7
0b7
0q7
0p7
1]7
0Q7
0)8
1t7
0v7
0{7
1|7
1}7
1u8
0l7
0m7
1#"
1F#
0O#
05#
1L#
0D-
0t8
1C!
1e7
028
1Z7
1k
1L"
1G#
06#
1M#
0H-
1r#
0O-
1b!
1d7
0h5
1~/
018
1Y7
1I
0c$
1:%
0*)
0-)
1d$
0Q-
0f-
1X7
1|/
1q5
0P5
1A6
0d$
1;%
0J-
1{/
#190000
0U
0#!
0^"
1Z6
1*)
1H-
0~/
0q5
#200000
1U
1#!
1^"
0Z6
19.
0:.
0*)
0H-
1]8
0\8
1~/
1q5
0F#
1f"
0`"
0a"
1N#
0e"
1n"
0u"
0z"
0$#
1,#
11#
14#
0:#
0I#
0J#
1K#
0R#
1k#
1@-
1B-
1y-
0z-
0g7
0i7
0L7
1.8
038
148
158
1p7
0[7
0]7
0R7
1)8
1v7
1{7
0$8
0u8
1l7
1m7
1t8
0#"
1$"
1F#
0f"
1>#
0G#
1O#
15#
1D-
0s8
0t8
0C!
1B!
0>#
0e7
0Z7
0k
1j
0L"
1K"
1G#
1?#
1s8
16#
0r#
1O-
0b!
1c!
0?#
0d7
1h5
0Y7
1J
0I
0:%
1[%
0;%
1Q-
1n-
0X7
096
1P5
#210000
0U
0#!
0^"
1Z6
1*)
1H-
0~/
0q5
1J-
0{/
#220000
1U
1#!
1^"
0Z6
1:.
0*)
0H-
0]8
1~/
1q5
0N#
1e"
0n"
1o"
1s"
1u"
0+#
01#
13#
04#
19#
0;#
1<#
0@#
0A#
0H#
1J#
1Q#
1R#
1S#
0^#
0k#
1l#
0@-
0B-
1v-
1w-
0y-
0J-
1g7
1i7
0M7
1L7
1*6
0-8
0.8
0/8
048
168
1b7
1c7
0r7
1q7
0o7
1[7
0\7
1]7
1Q7
0{7
0}7
0#8
1$8
1u8
1#"
0F#
1f"
1{/
0O#
05#
0D#
0L#
0D-
1t8
1C!
1=#
1>#
1e7
128
1_7
1Z7
1k
0K"
1I"
1H"
0G#
0s8
0b8
06#
0E#
x-)
0M#
xH-
1r#
0O-
0c!
1e!
1f!
0[%
1^%
1?#
1d7
0h5
x~/
118
x|/
1^7
1Y7
1M
1L
0J
086
196
1u#
0^%
1*)
0-)
xJ-
1\%
0Q-
0n-
0\%
1_%
1X7
x{/
1|/
0q5
186
0g5
1v#
0_%
0J-
1{/
#230000
0U
0#!
0^"
1Z6
#240000
1U
1#!
1^"
0Z6
18.
09.
0:.
1]8
1\8
0[8
0>#
1g"
1F#
0f"
1N#
0e"
0o"
1t"
0u"
1|"
1$#
1&#
0,#
11#
03#
1;#
1I#
0J#
0K#
0R#
1^#
1k#
0l#
1@-
0v-
1x-
1|-
0i7
1M7
0L7
0*6
1.8
138
148
058
0q7
1\7
0]7
1R7
0'8
0)8
0t7
1{7
0|7
1#8
0u8
0t8
1s8
0#"
0$"
1%"
0F#
1>#
0g"
0/#
1h"
0?#
1G#
1O#
15#
1D-
1r8
0s8
1t8
0C!
0B!
1A!
1>-
1/#
0h"
0e7
0Z7
0k
0j
1i
1N"
1J"
0H"
0G#
1?#
00#
0r8
0q8
16#
x/)
0r#
0>-
1`!
1d!
0f!
1?-
10#
1q8
1h5
xz/
0Y7
0M
1K
1G
0u#
1L$
1J-
0v#
0?-
0{/
0D5
1g5
#250000
0U
0#!
0^"
1Z6
#260000
1U
1#!
1^"
0Z6
1:.
0]8
0N#
1e"
0s"
0t"
1z"
0|"
0$#
0&#
01#
12#
13#
0;#
1H#
0I#
1J#
0S#
0^#
1`#
0k#
0@-
1B-
1v-
0w-
0x-
1{-
0|-
0g7
1i7
1L7
0@8
1*6
1-8
048
158
068
1q7
0\7
0,6
1]7
1'8
1)8
1t7
0v7
1|7
1}7
1u8
1#"
1F#
0O#
05#
1L#
0D-
0t8
1C!
1e7
028
1Z7
1k
0N"
1M"
0J"
0I"
1H"
1G#
06#
0/)
1M#
0H-
1r#
0`!
1a!
0d!
0e!
1f!
0h5
1~/
018
1z/
1Y7
1M
0L
0K
1H
0G
0L$
1#%
x-)
0J-
1M$
1{/
x|/
0_5
1D5
0M$
1$%
xJ-
x{/
#270000
0U
0#!
0^"
1Z6
1H-
0~/
#280000
1U
1#!
1^"
0Z6
19.
0:.
0H-
1]8
0\8
1~/
0F#
1f"
1N#
0e"
1u"
0z"
1&#
11#
02#
03#
09#
1B#
1K#
0Q#
1@-
0B-
0v-
1w-
1x-
0{-
1g7
0i7
1/8
038
0a7
1o7
1\7
1,6
0]7
0'8
1v7
0{7
0u8
1t8
0#"
1$"
1F#
0f"
0>#
1g"
0G#
1O#
15#
1D-
1s8
0t8
0C!
1B!
0/#
1h"
1>#
0g"
0e7
0Z7
0k
1j
0M"
1J"
1I"
0H"
1G#
0?#
0s8
1r8
16#
0r#
1/#
0h"
1>-
0a!
1d!
1e!
0f!
00#
1?#
0q8
0r8
1h5
0Y7
0M
1L
1K
0H
0>-
0#%
1X%
1J-
0$%
10#
1?-
1q8
0{/
0K6
1_5
0?-
#290000
0U
0#!
0^"
1Z6
1H-
0~/
#300000
1U
1#!
1^"
0Z6
1:.
0H-
0]8
1~/
0N#
1e"
1o"
1t"
0u"
0&#
1+#
1-#
14#
1@#
1A#
0B#
1C#
0J#
0K#
1Q#
1^#
1k#
1n#
0@-
1y-
1i7
0O7
0L7
0*6
0/8
138
148
0`7
1a7
0b7
0c7
0[7
0S7
0Q7
1'8
1{7
0|7
0#8
1u8
1#"
0F#
1f"
0O#
1D#
0D-
1t8
1C!
1.#
1o#
0>#
1g"
1e7
0_7
1k
1K"
0G#
1s8
0d8
0c8
1E#
0-)
1r#
0/#
1h"
1c!
0X%
1!&
0?#
1r8
0h5
1|/
0^7
1J
1>-
0B6
1K6
0!&
1'&
0*)
0J-
1Y%
00#
0q8
0Y%
1"&
1{/
1q5
026
1B6
1?-
0"&
1(&
#310000
0U
0#!
0^"
1Z6
1*)
1H-
0~/
0q5
1J-
0{/
#320000
1U
1#!
1^"
0Z6
07.
08.
09.
0:.
16.
0*)
0H-
0Y8
1]8
1\8
1[8
1Z8
1~/
1q5
1/#
0h"
1>#
0g"
1F#
0f"
1N#
0e"
0@#
0A#
0w-
0x-
0y-
1|-
1a"
0>-
1i"
0o"
1s"
0t"
1u"
1$#
0+#
0-#
01#
04#
1:#
0<#
0D#
1I#
1R#
1S#
0`#
0n#
1@-
1}-
1".
1#.
1$.
0J-
0i7
1O7
1@8
0-8
0.8
058
1_7
1r7
0p7
1[7
1]7
1S7
1Q7
0)8
0{7
1|7
0}7
1#8
1q8
0l7
1b7
1c7
0u8
0t8
0s8
0r8
1'"
0#"
0$"
0%"
0&"
17#
0F#
0>#
0/#
1>-
0i"
1{/
10#
1?#
1G#
1O#
0?-
05#
0E#
x-)
1D-
0q8
1r8
1s8
1t8
0p8
1?!
0C!
0B!
0A!
0@!
0.#
0=#
0o#
07#
0e7
x|/
1^7
1Z7
0k
0j
0i
0h
1g
1T"
1S"
1R"
1O"
1N"
0K"
0J"
0I"
18#
0G#
0?#
00#
1?-
1p8
1d8
1b8
1c8
06#
1!&
0'&
1*)
1J-
0r#
1h!
1i!
1j!
1m!
1`!
0c!
0d!
0e!
1O-
1U%
0!&
08#
1h5
0{/
0q5
126
0B6
1Y7
1T
1Q
1P
1O
0L
0K
0J
1G
1B6
0F5
0d7
1~$
0U%
xJ-
0(&
1Q-
x{/
1F5
0`5
0X7
#330000
0U
0#!
0^"
1Z6
1H-
0~/
#340000
1U
1#!
1^"
0Z6
1:.
0H-
0]8
1~/
0a"
0N#
1e"
0u"
0$#
1&#
0:#
1@#
1B#
0C#
0H#
0I#
0Q#
0R#
0^#
1B-
1v-
1y-
1z-
1{-
0g7
1*6
1.8
1/8
158
168
1`7
0a7
0c7
1p7
0'8
1)8
1{7
1u8
1l7
1#"
1F#
0O#
1D#
0L#
0t8
1C!
128
0_7
1k
1M"
1L"
1K"
1H"
1G#
1E#
0-)
0M#
xH-
1a!
1b!
1c!
1f!
x~/
118
1|/
0^7
1M
1J
1I
1H
1x#
0~$
x*)
x-)
0J-
1{/
x|/
xq5
1`5
0X5
xJ-
x{/
#350000
0U
0#!
0^"
1Z6
#360000
1U
1#!
1^"
0Z6
19.
0:.
1]8
0\8
0F#
1f"
1N#
0e"
1r"
0s"
1z"
1$#
0&#
13#
1:#
1;#
0B#
1I#
1P#
1R#
0S#
0k#
1l#
0@-
0B-
0v-
1x-
0y-
0z-
0|-
1g7
1i7
0M7
1L7
1-8
0.8
008
058
1a7
0q7
0p7
0\7
1'8
0)8
0v7
1}7
0~7
0u8
1t8
0#"
1$"
1F#
0f"
1>#
0G#
1O#
0v"
0D#
0T#
0D-
0s8
0t8
0C!
1B!
0>#
1e7
1,8
1_7
1z7
0k
1j
0N"
0L"
0K"
1J"
0H"
1G#
1?#
1s8
0W#
0E#
1i#
0-)
0U#
1r#
0O-
0`!
0b!
0c!
1d!
0f!
0?#
1d7
0h5
1+8
1|/
0"0
1^7
1y7
0M
1K
0J
0I
0G
1p#
0x#
1*)
0J-
1Z#
0q#
1y#
0Q-
1X7
1x7
0k5
1{/
0q5
1X5
0i5
1s#
0y#
0r#
1h5
0s#
#370000
0U
0#!
0^"
1Z6
#380000
1U
1#!
1^"
0Z6
1:.
0]8
0N#
1e"
1n"
1t"
0z"
0$#
1&#
1,#
03#
0:#
0;#
0@#
0I#
1K#
0R#
1S#
1\#
1c#
0l#
0x-
1z-
1M7
0+6
0D8
0-8
1.8
038
158
1c7
1q7
1p7
1\7
0R7
0'8
1)8
1v7
0|7
0$8
1u8
1#"
0F#
1f"
0O#
1t8
1C!
1>#
1k
1L"
0J"
0G#
0s8
1b!
0d!
1?#
0K
1I
#390000
0U
0#!
0^"
1Z6
#400000
1U
1#!
1^"
0Z6
18.
09.
0:.
1]8
1\8
0[8
0>#
1g"
1F#
0f"
1N#
0e"
0n"
1s"
0t"
1u"
1%#
0&#
0,#
13#
14#
1I#
1J#
1Q#
1`#
1k#
1m#
1B-
1v-
1y-
0{-
0g7
0N7
0L7
0@8
0/8
048
058
0[7
0\7
1R7
1'8
0(8
0{7
1|7
0}7
1$8
0u8
0t8
1s8
0#"
0$"
1%"
0F#
1>#
0g"
1/#
0?#
1G#
1O#
0r8
0s8
1t8
0C!
0B!
1A!
0/#
0k
0j
1i
0M"
1K"
1H"
0G#
1?#
10#
1r8
0a!
1c!
1f!
00#
1M
1J
0H
#410000
0U
0#!
0^"
1Z6
#420000
1U
1#!
1^"
0Z6
1:.
0]8
0N#
1e"
0%#
03#
04#
0I#
0k#
0m#
0B-
1C-
0v-
1w-
0y-
0f7
1g7
1N7
1L7
158
1[7
1\7
1(8
1u8
1#"
1F#
0O#
0t8
1C!
1k
0K"
1I"
0H"
1G#
0c!
1e!
0f!
0M
1L
0J
#430000
0U
0#!
0^"
1Z6
#440000
1U
1#!
1^"
0Z6
19.
0:.
1]8
0\8
0F#
1f"
1N#
0e"
1p"
0s"
1t"
0u"
1z"
12#
1B#
0J#
0K#
0P#
0S#
0\#
0c#
0C-
0z-
1f7
1+6
1D8
1-8
108
138
148
0a7
0,6
0v7
1{7
0|7
1}7
0"8
0u8
1t8
0#"
1$"
1F#
0f"
0>#
1g"
0G#
1O#
1D#
1T#
1s8
0t8
0C!
1B!
1/#
1>#
0g"
0,8
0_7
0k
1j
0L"
1G#
0?#
0s8
0r8
1E#
0i#
x-)
1U#
0/#
0b!
10#
1?#
1r8
0+8
x|/
1"0
0^7
0I
0p#
1x#
x*)
xJ-
1X#
0Z#
1f#
00#
0@7
1k5
0t/
x{/
xq5
0X5
1i5
1Y#
10&
01&
17)
10*
0n5
1r/
0j5
12&
14)
01*
0k8
12*
0/+
0j8
10+
04+
0i8
15+
09+
0h8
1:+
07,
0g8
18,
05-
0f8
16-
0e8
#450000
0U
0#!
0^"
1Z6
#460000
1U
1#!
1^"
0Z6
1:.
1^.
0&9
0]8
1a"
1b"
0N#
1e"
0p"
0t"
0z"
1$#
02#
1@#
0B#
1J#
1P#
0Q#
1R#
0`#
1l#
0w-
1y-
1z-
1{-
1|-
18)
0=8
0M7
1@8
0.8
1/8
008
048
1a7
0c7
1,6
0)8
1v7
1|7
1"8
1u8
0k7
0l7
1#"
0F#
1f"
0O#
0D#
0T#
04)
11*
1t8
1C!
0>#
1g"
1k8
1,8
1_7
1k
1W"
1N"
1M"
1L"
1K"
0I"
0G#
02*
1/+
1s8
0E#
1i#
0-)
0U#
1/#
1j8
1t!
1`!
1a!
1b!
1c!
0e!
0?#
00+
14+
0r8
1+8
1|/
0"0
1^7
1'
0L
1J
1I
1H
1G
1i8
1p#
0x#
1*)
07)
00*
0J-
0X#
1Z#
0f#
00&
11&
10#
05+
19+
1h8
0r/
1@7
0k5
1t/
1{/
1n5
0q5
1X5
0i5
0:+
17,
0Y#
14)
02&
1g8
08,
15-
0k8
1j5
1f8
06-
1e8
#470000
0U
0#!
0^"
1Z6
#480000
1U
1#!
1^"
0Z6
17.
08.
09.
0:.
1]8
1\8
1[8
0Z8
0/#
1h"
1>#
0g"
1F#
0f"
0a"
1N#
0e"
1m"
1o"
1s"
1+#
19#
1C#
1H#
0J#
1Q#
0R#
0l#
1B-
0y-
0z-
0{-
0|-
0g7
1M7
1.8
0/8
148
068
0`7
0o7
0Q7
0}7
0#8
0%8
0u8
1l7
0t8
0s8
1r8
0#"
0$"
0%"
1&"
0F#
0>#
1/#
0h"
0>-
1i"
00#
1?#
1G#
1O#
1q"
1L#
1q8
0r8
1s8
1t8
0C!
0B!
0A!
1@!
17#
1>-
0i"
028
0!8
0k
0j
0i
1h
0N"
0M"
0L"
0K"
0G#
0?#
10#
0?-
0q8
0p8
1(#
1g#
1M#
0H-
07#
0`!
0a!
0b!
0c!
18#
1?-
1p8
1~/
018
0&0
0U7
0J
0I
0H
0G
0Z#
19-
1#)
0i#
0p#
1~$
x-)
08#
x|/
0`5
1i5
1"0
0%0
0s5
1k5
xJ-
x{/
#490000
0U
0#!
0^"
1Z6
1H-
0~/
#500000
1U
1#!
1^"
0Z6
1:.
0H-
0]8
1~/
0b"
0N#
1e"
0o"
0$#
1&#
1-#
11#
13#
09#
1:#
1;#
1A#
0C#
0H#
1I#
1J#
0P#
0Q#
1R#
1l#
0B-
1z-
1g7
0M7
0.8
1/8
108
048
058
168
1`7
0b7
0q7
0p7
1o7
0\7
0]7
0S7
0'8
1)8
1#8
1u8
1k7
1#"
1F#
0O#
15#
0L#
1T#
0t8
1C!
1.#
0,8
128
0Z7
1k
1L"
1G#
0c8
16#
0M#
xH-
1w"
1U#
0g#
1b!
0~$
1-%
1&0
0+8
x~/
118
0Y7
1I
0\5
1`5
1O$
0-%
0-)
1J-
09-
0#)
1%0
1s5
0{/
1|/
1\5
0I6
#510000
0U
0#!
0^"
1Z6
#520000
1U
1#!
1^"
0Z6
1H.
1J.
19.
0:.
1G.
0E7
1]8
0\8
0H7
0F7
0F#
1f"
1N#
0e"
0r"
0s"
1t"
1y"
1{"
1$#
0&#
0+#
03#
0:#
0;#
1H#
0I#
0J#
1P#
1Q#
0R#
0l#
1y-
0z-
1M7
1.8
0/8
008
148
158
068
1q7
1p7
1\7
1Q7
1'8
0)8
0u7
0w7
0|7
1}7
1~7
0u8
1t8
0#"
1$"
1F#
0f"
1>#
0G#
1O#
1v"
1}"
1L#
0T#
0s8
0t8
0C!
1B!
0>#
1,8
028
0s7
0z7
0k
1j
0L"
1K"
1G#
1?#
1s8
1W#
1~"
1M#
0H-
0U#
1=-
0b!
1c!
0?#
0V7
1+8
1~/
018
0K7
0y7
1J
0I
0O$
1b%
x-)
1"#
18#
0G#
0?-
x|/
0G6
1I6
#530000
0U
0#!
0^"
1Z6
1H-
0~/
#540000
1U
1#!
1^"
0Z6
14.
15.
09.
1K.
1:.
06.
0H-
1Y8
0]8
0I7
1\8
0X8
0W8
1~/
1!#
0v"
05#
0L#
1T#
17#
0q"
0}"
0.#
0F#
0N#
1e"
0@#
0A#
1d#
0y-
1z-
0>-
0m"
0t"
0y"
0$#
1%#
1+#
0-#
1:#
1D#
0P#
0Q#
1R#
1n#
1@-
0}-
1~-
0".
0#.
0$.
0%.
0i7
0O7
0.8
1/8
108
0_7
0p7
1S7
0Q7
0(8
1)8
1w7
1|7
1%8
1q8
0B8
1b7
1c7
1u8
1t8
1c8
1s7
1!8
0p8
0,8
128
1Z7
1z7
0o8
0'"
1#"
0$"
1("
1)"
1F#
0W#
06#
0M#
xH-
1U#
0w"
0(#
0=-
0~"
00#
1U%
0b%
0D#
1E#
0-)
0T#
0t8
0?!
1C!
0B!
1>!
1=!
1,8
1|/
0^7
1_7
1G6
0F5
1K7
1V7
1U7
0+8
x~/
118
1Y7
1y7
1k
0j
0g
1f
1e
0U"
0T"
0S"
0R"
1P"
0O"
1L"
0K"
1f#
1X#
10#
0O#
0E#
1i#
1G#
1x#
0U%
x*)
0J-
0U#
0g!
0h!
0i!
0j!
1l!
0m!
1b!
0c!
1+8
1{/
xq5
1F5
0X5
0"0
1^7
0t/
0@7
0T
1S
0Q
0P
0O
0N
0J
1I
1p#
0x#
1*)
0X#
1Y#
1Z#
0f#
1@7
0k5
0j5
1t/
0q5
1X5
0i5
0Y#
1j5
#550000
0U
0#!
0^"
1Z6
#560000
1U
1#!
1^"
0Z6
19.
0:.
1]8
0\8
0F#
1f"
1N#
0e"
1n"
1s"
0{"
1##
0%#
1,#
1@#
1J#
1P#
0d#
0@-
1y-
0z-
1i7
1B8
008
048
0c7
0R7
1(8
0*8
1u7
0}7
0$8
0u8
1t8
0#"
1$"
1F#
0f"
1>#
0G#
1O#
1v"
0s8
0t8
0C!
1B!
0>#
0z7
0k
1j
0L"
1K"
1G#
1?#
1s8
1W#
1g#
0b!
1c!
0?#
0&0
0y7
1J
0I
1Y#
0Z#
10&
01&
1#)
0%0
1r/
1k5
0j5
12&
#570000
0U
0#!
0^"
1Z6
#580000
1U
1#!
1^"
0Z6
1:.
0^.
1&9
0]8
1a"
0N#
1e"
0n"
1o"
1r"
1y"
0##
1%#
0+#
01#
12#
1<#
1C#
0J#
1Q#
0n#
1A-
1v-
1w-
0y-
08)
1=8
0h7
1O7
0/8
148
0`7
0r7
0,6
1]7
1Q7
0(8
1*8
0w7
0~7
0#8
1$8
1u8
0l7
1#"
0F#
1f"
0O#
15#
1T#
1D-
04)
1t8
1C!
1>#
1k8
0e7
0,8
0Z7
1k
0W"
0K"
1I"
1H"
0G#
0s8
16#
0i#
1U#
0g#
0#)
1O-
0t!
0c!
1e!
1f!
1?#
0d7
1%0
1&0
0+8
1"0
0Y7
0'
1M
1L
0J
0p#
1I$
1J-
0Y#
1q#
00&
11&
0r/
0x7
1j5
0{/
0H5
1i5
1Q-
1V-
02&
0X7
#590000
0U
0#!
0^"
1Z6
#600000
1U
1#!
1^"
0Z6
18.
09.
0:.
1]8
1\8
0[8
0>#
1g"
1F#
0f"
1N#
0e"
0o"
0r"
0y"
1##
0%#
0,#
11#
02#
0<#
1B#
0C#
0H#
1I#
1J#
0P#
0Q#
1b#
1d#
0A-
0v-
1x-
1|-
1h7
0B8
0A8
1/8
108
048
058
168
1`7
0a7
1r7
1,6
0]7
1R7
1(8
0*8
1w7
1~7
1#8
0u8
0t8
1s8
0#"
0$"
1%"
0F#
1>#
0g"
0/#
1h"
0?#
1G#
1O#
05#
1L#
0T#
1e#
0D-
1r8
0s8
1t8
0C!
0B!
1A!
1>-
1/#
0h"
1e7
0a8
1,8
028
1Z7
0k
0j
1i
1N"
1J"
0H"
0G#
1?#
00#
0r8
0q8
06#
1i#
1M#
0H-
0U#
1g#
1.&
1r#
0O-
0>-
1`!
1d!
0f!
1?-
10#
1q8
1d7
0h5
0x/
0&0
1+8
1~/
018
0"0
1Y7
0M
1K
1G
0i#
0I$
1~$
x-)
0J-
1Y#
0q#
10&
01&
1#)
1J$
0Q-
0V-
0?-
1X7
0%0
1r/
1x7
0j5
1{/
x|/
0`5
1H5
1"0
0J$
1!%
xJ-
0r#
17&
1h5
x{/
0!%
#610000
0U
0#!
0^"
1Z6
1H-
0~/
#620000
1U
1#!
1^"
0Z6
1:.
0H-
0]8
1~/
0a"
0N#
1e"
1{"
0##
1$#
1%#
01#
12#
13#
0:#
1<#
0@#
0B#
1P#
1Q#
1l#
1A-
1v-
0w-
0x-
1{-
0|-
0h7
0M7
0/8
008
1a7
1c7
0r7
1p7
0\7
0,6
1]7
0(8
0)8
1*8
0u7
1u8
1l7
1#"
1F#
0O#
15#
1T#
1D-
0t8
1C!
0e7
0,8
0Z7
1k
0N"
1M"
0J"
0I"
1H"
1G#
16#
1U#
0g#
0#)
1O-
0`!
1a!
0d!
0e!
1f!
0d7
1%0
1&0
0+8
0Y7
1M
0L
0K
1H
0G
0~$
1U%
1J-
0Y#
1q#
00&
11&
0r/
0x7
1j5
0{/
0F5
1`5
1Q-
1^-
07&
0X7
#630000
0U
0#!
0^"
1Z6
1H-
0~/
#640000
1U
1#!
1^"
0Z6
19.
0:.
0H-
1]8
0\8
1~/
0F#
1f"
1N#
0e"
1r"
0{"
0$#
0%#
02#
03#
1:#
0<#
1A#
1H#
0I#
0Q#
1^#
0b#
0d#
0l#
0A-
1B-
0v-
1w-
1x-
0{-
0g7
1h7
1M7
1B8
1A8
0*6
1/8
158
068
0b7
1r7
0p7
1\7
1,6
1(8
1)8
1u7
0~7
0u8
1t8
0#"
1$"
1F#
0f"
0>#
1g"
0G#
1O#
05#
1D#
0L#
0T#
0e#
0D-
1s8
0t8
0C!
1B!
1_#
0/#
1h"
1>#
0g"
1e7
1a8
1,8
128
0_7
1Z7
0k
1j
0M"
1J"
1I"
0H"
1G#
0?#
0s8
1r8
0`8
06#
1E#
0-)
0M#
xH-
0U#
1g#
0.&
1r#
0O-
1/#
0h"
1>-
0a!
1d!
1e!
0f!
1/&
00#
1?#
0q8
0r8
1d7
0h5
1x/
0&0
1+8
x~/
118
1|/
0^7
1Y7
0M
1L
1K
0H
0>-
0w/
1x#
0U%
x*)
x-)
0J-
1Y#
0q#
10&
01&
1#)
1V%
0Q-
0^-
10#
1?-
1q8
1X7
0%0
1r/
1x7
0j5
1{/
x|/
xq5
1F5
0X5
0?-
1y#
0V%
xJ-
0r#
13&
1h5
x{/
0y#
#650000
0U
0#!
0^"
1Z6
#660000
1U
1#!
1^"
0Z6
1:.
0]8
0N#
1e"
1o"
1y"
1+#
1-#
12#
0H#
0J#
1Q#
1A-
1y-
0h7
0/8
148
168
0,6
0S7
0Q7
0w7
0#8
1u8
1#"
0F#
1f"
0O#
15#
1T#
1D-
1t8
1C!
0>#
1g"
0e7
0,8
0Z7
1k
1K"
0G#
1s8
16#
1U#
0g#
0#)
1O-
0/#
1h"
1c!
0?#
1r8
0d7
1%0
1&0
0+8
0Y7
1J
1>-
0x#
1c$
0Y#
1q#
00&
11&
00#
0q8
0r/
0x7
1j5
0A6
1X5
1?-
1Q-
1f-
03&
0X7
#670000
0U
0#!
0^"
1Z6
#680000
1U
1#!
1^"
0Z6
07.
08.
09.
0:.
16.
0Y8
1]8
1\8
1[8
1Z8
1/#
0h"
1>#
0g"
1F#
0f"
1N#
0e"
0A#
1B#
1C#
1d#
0w-
0x-
0y-
1|-
1a"
0>-
1i"
0o"
0r"
1t"
0y"
1{"
0+#
0-#
11#
02#
0:#
0D#
1H#
1I#
0P#
0Q#
0R#
1n#
0A-
0B-
0~-
1".
1#.
1$.
1%.
1g7
1h7
0O7
1.8
1/8
108
058
068
1_7
1p7
1,6
0]7
1S7
1Q7
0u7
1w7
0|7
1~7
1#8
1q8
0l7
0B8
0`7
0a7
1b7
0u8
0t8
0s8
0r8
1'"
0#"
0$"
0%"
0&"
07#
1j"
0F#
0>#
0/#
1>-
0i"
10#
1?#
1G#
1O#
1D#
0?-
05#
0E#
0-)
1L#
0T#
0D-
0q8
1r8
1s8
1t8
1p8
1?!
0C!
0B!
0A!
0@!
1e#
17#
0j"
0!#
1k"
1e7
1,8
028
1|/
1^7
1Z7
0_7
0k
0j
0i
0h
1g
1U"
1T"
1S"
1R"
0P"
1N"
0K"
0J"
0I"
08#
0G#
0?#
00#
1?-
1o8
0p8
0a8
1E#
x-)
06#
1I$
0c$
1*)
1V-
0f-
1J-
1M#
0H-
0U#
1g#
1r#
0O-
1l"
1!#
0k"
1g!
1h!
1i!
1j!
0l!
1`!
0c!
0d!
0e!
0/&
18#
0"#
0o8
0n8
1d7
0h5
0&0
1+8
1~/
018
0{/
0q5
1A6
0H5
1Y7
x|/
0^7
0S
1Q
1P
1O
1N
0L
0K
0J
1G
0l"
1w/
0I$
1:%
0*)
0-)
xJ-
1Y#
0q#
10&
01&
1#)
1J$
0Q-
0V-
1x"
1"#
1n8
1X7
0%0
1r/
1x7
0j5
x{/
1|/
1q5
0P5
1H5
0x"
0J$
1;%
0J-
0r#
1h5
1{/
0;%
#690000
0U
0#!
0^"
1Z6
1*)
1H-
0~/
0q5
#700000
1U
1#!
1^"
0Z6
1:.
0*)
0H-
0]8
1~/
1q5
0N#
1e"
0{"
01#
12#
1:#
1<#
1@#
0B#
0H#
1Q#
0n#
1A-
1v-
1y-
1z-
1{-
0h7
1O7
0/8
168
1a7
0c7
0r7
0p7
0,6
1]7
1u7
1u8
1#"
1F#
0O#
15#
1T#
1D-
0t8
1C!
0e7
0,8
0Z7
1k
1M"
1L"
1K"
1H"
1G#
16#
1U#
0g#
0#)
1O-
1a!
1b!
1c!
1f!
0d7
1%0
1&0
0+8
0Y7
1M
1J
1I
1H
0:%
1[%
0Y#
1q#
00&
11&
0r/
0x7
1j5
096
1P5
1Q-
1n-
0X7
#710000
0U
0#!
0^"
1Z6
1*)
1H-
0~/
0q5
1J-
0{/
#720000
1U
1#!
1^"
0Z6
19.
0:.
0*)
0H-
1]8
0\8
1~/
1q5
0F#
1f"
0a"
1N#
0e"
1r"
1{"
1##
11#
02#
0:#
1;#
0<#
0@#
1A#
0C#
0I#
0Q#
0^#
0d#
0A-
0v-
1x-
0y-
0z-
0|-
0J-
1h7
1B8
1*6
1/8
158
1`7
0b7
1c7
1r7
0q7
1p7
1,6
0]7
0*8
0u7
0~7
0u8
1l7
1t8
0#"
1$"
1F#
0f"
1>#
1{/
0G#
1O#
05#
1=#
0D#
0L#
0T#
0D-
0s8
0t8
0C!
1B!
0_#
0e#
0>#
1e7
1,8
128
1_7
0b8
1Z7
0k
1j
0N"
0L"
0K"
1J"
0H"
1G#
1?#
1s8
1a8
1`8
06#
0[%
1^%
0E#
x-)
0M#
xH-
0U#
1g#
1r#
0O-
0`!
0b!
0c!
1d!
0f!
0?#
1d7
0h5
0&0
1+8
x~/
118
x|/
1^7
086
196
1Y7
0M
1K
0J
0I
0G
1u#
0^%
1*)
0-)
xJ-
1Y#
0q#
10&
01&
1#)
1_%
0Q-
0n-
1X7
0%0
1r/
1x7
0j5
x{/
1|/
0q5
186
0g5
1v#
0_%
0J-
0r#
12&
1h5
1{/
0v#
#730000
0U
0#!
0^"
1Z6
#740000
1U
1#!
1^"
0Z6
1:.
0]8
0N#
1e"
1n"
0{"
0##
1%#
1,#
01#
12#
1@#
1B#
1P#
1Q#
1\#
1`#
1A-
0x-
1z-
0h7
0@8
0D8
0/8
008
0a7
0c7
0,6
1]7
0R7
0(8
1*8
1u7
0$8
1u8
1#"
0F#
1f"
0O#
15#
1T#
1D-
1t8
1C!
1>#
0e7
0,8
0Z7
1k
1L"
0J"
0G#
0s8
16#
x/)
1U#
0g#
0#)
1b!
0d!
1?#
1%0
1&0
0+8
xz/
0Y7
0K
1I
0u#
1L$
1J-
0Y#
1q#
00&
11&
0r/
0x7
1j5
0{/
0D5
1g5
02&
#750000
0U
0#!
0^"
1Z6
#760000
1U
1#!
1^"
0Z6
18.
09.
0:.
1]8
1\8
0[8
0>#
1g"
1F#
0f"
1N#
0e"
0n"
1{"
1##
0%#
0,#
02#
1:#
1<#
0@#
0A#
1I#
0P#
0Q#
1d#
0A-
1v-
1y-
0{-
1h7
0B8
1/8
108
058
1b7
1c7
0r7
0p7
1,6
1R7
1(8
0*8
0u7
1$8
0u8
0t8
1s8
0#"
0$"
1%"
0F#
1>#
0g"
1/#
0?#
1G#
1O#
05#
1L#
0T#
0D-
0r8
0s8
1t8
0C!
0B!
1A!
1e#
0/#
1e7
1,8
028
1Z7
0k
0j
1i
0M"
1K"
1H"
0G#
1?#
10#
1r8
0a8
06#
0/)
1M#
0H-
0U#
1g#
1r#
0a!
1c!
1f!
1.&
00#
0h5
0&0
1+8
1~/
018
1z/
1Y7
1M
1J
0H
0x/
0L$
1#%
x-)
0J-
1Y#
0q#
10&
01&
1#)
1M$
0%0
1r/
1x7
0j5
1{/
x|/
0_5
1D5
0M$
1$%
xJ-
0r#
17&
1h5
x{/
0$%
#770000
0U
0#!
0^"
1Z6
1H-
0~/
#780000
1U
1#!
1^"
0Z6
1:.
0H-
0]8
1~/
0N#
1e"
0r"
0t"
0{"
0##
1%#
12#
0:#
0B#
1Q#
1A-
0v-
1w-
0y-
0h7
0/8
1a7
1p7
0,6
0(8
1*8
1u7
1|7
1~7
1u8
1#"
1F#
0O#
15#
1T#
1D-
0t8
1C!
0e7
0,8
0Z7
1k
0K"
1I"
0H"
1G#
16#
1U#
0g#
0#)
0c!
1e!
0f!
1%0
1&0
0+8
0Y7
0M
1L
0J
0#%
1X%
1J-
0Y#
1q#
00&
11&
0r/
0x7
1j5
0{/
0K6
1_5
07&
#790000
0U
0#!
0^"
1Z6
1H-
0~/
#800000
1U
1#!
1^"
0Z6
19.
0:.
0H-
1]8
0\8
1~/
0F#
1f"
1N#
0e"
1p"
0s"
1t"
1{"
1##
1$#
0%#
02#
13#
0;#
1H#
0I#
1J#
1P#
0Q#
0\#
0`#
0d#
1l#
0A-
0z-
1h7
0M7
1B8
1@8
1D8
1/8
008
048
158
068
1q7
0\7
1,6
1(8
0)8
0*8
0u7
0|7
1}7
0"8
0u8
1t8
0#"
1$"
1F#
0f"
0>#
1g"
0G#
1O#
1q"
0v"
1'#
05#
0=#
0L#
0T#
0D-
1s8
0t8
0C!
1B!
0e#
1/#
1>#
0g"
1e7
1,8
128
1b8
1Z7
0&8
1z7
0!8
0k
1j
0L"
1G#
0?#
0s8
0r8
1a8
1(#
0W#
1V#
0q#
06#
1U%
0X%
0M#
xH-
0U#
1r#
0/#
0b!
0.&
10#
1?#
1r8
0h5
1+8
x~/
118
1K6
0F5
1Y7
1x7
0v/
1y7
0U7
0I
1x/
1)#
0r#
1i#
1p#
0U%
0-)
xJ-
1V%
00#
x{/
1|/
1F5
0i5
0"0
1h5
0T7
0"#
10#
08#
0?#
0V%
0J-
1{/
#810000
0U
0#!
0^"
1Z6
#820000
1U
1#!
1^"
0Z6
04.
17.
05.
08.
1:.
0]8
1[8
1X8
0Z8
1W8
0!#
1v"
1L#
1/#
07#
0q"
0'#
1=#
1}-
0>#
0N#
1e"
0p"
0t"
1y"
1z"
0{"
0##
0$#
1&#
1*#
11#
1;#
0<#
1I#
1`#
1c#
0l#
1@-
1B-
1v-
0g7
0i7
1M7
0+6
0@8
058
1r7
0q7
0]7
0P7
0'8
1)8
1*8
1u7
0v7
0w7
1|7
1"8
1u8
1s8
0b8
1&8
1!8
1p8
0r8
028
0z7
1o8
1#"
0%"
0("
1&"
0)"
0F#
1f"
1W#
1M#
0H-
0(#
0)#
0V#
1g#
0i#
0p#
1u#
1}"
15#
1e#
1D-
1t8
1C!
0A!
0>!
1@!
0=!
0=#
1>#
0e7
0a8
0Z7
0s7
0g5
1i5
1"0
0&0
1v/
1T7
1U7
1~/
018
0y7
1k
0i
1h
0f
0e
1H"
1O"
0s8
1b8
0u#
1#%
x-)
0G#
0O#
1Y#
10&
01&
1~"
16#
1.&
1h#
1f!
1m!
1~$
0#%
1?#
0$0
0x/
0Y7
0K7
1r/
0j5
x|/
0_5
1g5
1M
1T
1_5
0`5
0~$
1U%
1J-
17&
1&)
0#0
0{/
0F5
1`5
10)
0K-
1y/
0p5
11)
1M-
0o5
18-
03)
0l8
14)
01*
0k8
12*
0/+
0j8
10+
04+
0i8
15+
09+
0h8
1:+
07,
0g8
18,
05-
0f8
16-
0e8
#830000
0U
0#!
0^"
1Z6
1H-
0~/
#840000
1U
1#!
1^"
0Z6
18.
09.
0:.
1B.
0H-
0/9
1]8
1\8
0[8
1~/
0>#
1g"
0}"
1F#
0f"
1b"
1N#
0e"
1m"
1n"
0y"
0z"
1%#
0&#
0*#
1,#
01#
03#
19#
0;#
0I#
0@-
0B-
0v-
1x-
1|-
1N-
0>8
1g7
1i7
158
1q7
0o7
1\7
1]7
0R7
1P7
1'8
0(8
1v7
1w7
0$8
0%8
0u8
0k7
0t8
1s7
1s8
0#"
0$"
1%"
0F#
1>#
0g"
0/#
1h"
0?#
0~"
0h#
1O-
1G#
1O#
1q"
1'#
05#
0D-
08-
13)
1r8
0s8
1t8
0C!
0B!
1A!
0>-
1i"
1/#
0h"
1l8
1e7
1Z7
0&8
0!8
0d7
1$0
1K7
0k
0j
1i
1V"
1N"
1J"
0H"
0G#
1?#
00#
04)
11*
0r8
1q8
0&)
1(#
1V#
14&
06#
1#)
0O-
1>-
0i"
17#
1k8
1u!
1`!
1d!
0f!
0?-
10#
02*
1/+
0p8
0q8
1d7
0%0
1Y7
0-6
0v/
0U7
1#0
1(
0M
1K
1G
07#
1j8
1K-
1X#
0Y#
1[#
00&
11&
15&
16)
14*
11+
16+
13,
11-
1~$
0U%
00)
xJ-
1?-
18#
00+
14+
1p8
1i8
x{/
1p5
1F5
0`5
0u5
0C4
0i2
0<0
041
0y.
0;5
0r/
0u/
1j5
0t/
0y/
08#
05+
19+
0M-
1Y#
10&
01&
02)
18-
14)
01*
12*
0/+
10+
04+
15+
09+
0:+
08,
06-
07&
01)
1h8
1:+
1o5
1e8
1f8
1g8
0h8
0i8
0j8
0k8
0l8
1r/
0j5
0:+
05+
00+
02*
08-
0g8
12)
04)
11*
12*
10+
15+
1:+
18,
16-
17&
1l8
1j8
1i8
1h8
1g8
0e8
0f8
0g8
0h8
0i8
0j8
1k8
02*
1/+
18-
0l8
1j8
00+
14+
1i8
05+
19+
1h8
0:+
17,
1g8
08,
15-
1f8
06-
1e8
#850000
0U
0#!
0^"
1Z6
1H-
0~/
#860000
1U
1#!
1^"
0Z6
1:.
0B.
0H-
1/9
0]8
1~/
0N#
1e"
0n"
1r"
1s"
1t"
0%#
1*#
0,#
12#
0J#
1Q#
1v-
0w-
0x-
1{-
0|-
1L-
0N-
1>8
0s/
0/8
148
0,6
1R7
0P7
1(8
0|7
0}7
0~7
1$8
1u8
1#"
1F#
0O#
0v"
0'#
08-
0t8
1C!
1l8
1&8
1z7
1k
0V"
0N"
1M"
0J"
0I"
1H"
1G#
0W#
0V#
04&
0u!
0`!
1a!
0d!
0e!
1f!
1-6
1v/
1y7
0(
1M
0L
0K
1H
0G
0X#
0[#
05&
06)
04*
01+
06+
03,
01-
0L-
1s/
1u5
1C4
1i2
1<0
141
1y.
1;5
1u/
1t/
0Y#
00&
11&
19-
0s5
0r/
1j5
07&
1:-
0r5
1;-
#870000
0U
0#!
0^"
1Z6
1H-
0~/
#880000
1U
1#!
1^"
0Z6
19.
0:.
1<-
0H-
0W7
1]8
0\8
1~/
0F#
1f"
1a"
0b"
1N#
0e"
0t"
1y"
1{"
0*#
1-#
11#
02#
09#
1B#
0H#
1I#
0P#
1R#
0`#
0c#
1l#
1n#
0v-
1w-
1x-
0{-
0O7
0M7
1+6
1@8
0.8
108
058
168
0a7
1o7
1,6
0]7
0S7
1P7
0u7
0w7
1|7
0u8
1k7
0l7
1t8
0#"
1$"
1F#
0f"
0>#
1g"
0G#
1O#
1}"
15#
1D#
0L#
1T#
0e#
1s8
0t8
0C!
1B!
1.#
1o#
0/#
1h"
1>#
0g"
1a8
0,8
128
0_7
0Z7
0s7
0k
1j
0M"
1J"
1I"
0H"
1G#
0?#
0s8
1r8
0d8
0c8
1~"
16#
1E#
0-)
0M#
xH-
1w"
1U#
0g#
1=-
0.&
1/#
0h"
0>-
1i"
0a!
1d!
1e!
0f!
0~$
13%
00#
1?#
1q8
0r8
1x/
0V7
1&0
0+8
x~/
118
1|/
0^7
0Y7
0K7
0M
1L
1K
0H
17#
1>-
0i"
0Z5
1`5
1v$
03%
x*)
x-)
17-
09-
0#)
1"#
18#
0?#
0O#
10#
0q8
0p8
07#
1%0
1s5
0t5
x|/
xq5
1Z5
0;6
1p8
0:-
1r5
#890000
0U
0#!
0^"
1Z6
#900000
1U
1#!
1^"
0Z6
14.
15.
1I.
08.
1[8
0G7
0X8
0W8
1!#
1v"
0y"
0{"
05#
1L#
0o#
17#
0q"
0.#
0D#
0}-
0a"
0>#
0r"
0s"
0}"
1##
01#
1@#
0B#
1H#
0I#
1J#
0Q#
0R#
0l#
0n#
0w-
0x-
1y-
1O7
1M7
1.8
1/8
048
158
068
1a7
0c7
1]7
0*8
1s7
1}7
1~7
1s8
1l7
1_7
1c8
1!8
0p8
1d8
028
1Z7
1u7
1w7
0z7
0o8
0%"
1("
1)"
1W#
06#
1M#
0H-
0?-
0w"
0(#
1f#
0=-
00#
1c$
0v$
0E#
1i#
0-)
0v"
0~"
0L#
0T#
0A!
1>!
1=!
1,8
128
1K7
1z7
1|/
0"0
1^7
1;6
0A6
1V7
0@7
1U7
1~/
018
1Y7
0y7
0i
1f
1e
1K"
0J"
0I"
0O"
0f#
1q#
0i#
x-)
11)
1M-
10#
1O#
1?-
0c$
1~$
1*)
0J-
0W#
0M#
xH-
0U#
1c!
0d!
0e!
0m!
1+8
x~/
118
1y7
1{/
0q5
0`5
1A6
0o5
x|/
1"0
0x7
1@7
0L
0K
1J
0T
1r#
18-
03)
1i#
1p#
0~$
0-)
01)
0M-
xJ-
1Z#
0q#
1x7
0k5
x{/
1o5
1|/
1`5
0i5
0"0
0l8
0h5
14)
01*
1s#
0J-
08-
13)
0r#
0k8
12*
0/+
1h5
1l8
1{/
04)
11*
0j8
0s#
10+
04+
1k8
02*
1/+
0i8
15+
09+
1j8
00+
14+
0h8
1:+
07,
1i8
05+
19+
0g8
18,
05-
1h8
0:+
17,
0f8
16-
1g8
08,
15-
0e8
1f8
06-
1e8
#910000
0U
0#!
0^"
1Z6
#920000
1U
1#!
1^"
0Z6
1:.
0]8
1`"
0N#
1e"
0m"
1r"
1s"
1t"
1z"
1{"
1|"
0##
1%#
1*#
0-#
11#
12#
13#
1;#
1C#
0H#
0J#
1Q#
1l#
1m#
1A-
1v-
1w-
0y-
0h7
0N7
0M7
0/8
148
168
0`7
0q7
0\7
0,6
0]7
1S7
0P7
0(8
1*8
0t7
0u7
0v7
0|7
0}7
0~7
1%8
1u8
0m7
1#"
0F#
1f"
1c"
0O#
1v"
1}"
1.#
15#
1=#
1D#
1T#
1o#
1D-
1t8
1C!
1>#
0e7
0d8
0,8
0_7
0b8
0Z7
0c8
0s7
0z7
0j7
1k
0K"
1I"
1H"
0G#
0s8
1d"
1W#
1~"
16#
1E#
0i#
x-)
1U#
0p#
1>$
0c!
1e!
1f!
1?#
0a5
1i5
0+8
x|/
1"0
0^7
0Y7
0K7
0y7
0J7
1M
1L
0J
0>$
1y$
x*)
xJ-
0Z#
1q#
0x7
1k5
x{/
xq5
0:6
1a5
#930000
0U
0#!
0^"
1Z6
#940000
1U
1#!
1^"
0Z6
18.
09.
0:.
1]8
1\8
0[8
0>#
1g"
1F#
0f"
0`"
1N#
0e"
1m"
1n"
0t"
0z"
0{"
1##
0%#
0*#
1,#
01#
02#
0;#
1B#
0C#
1P#
0Q#
1R#
1d#
0m#
0v-
1x-
1|-
1N7
0B8
0.8
1/8
008
1`7
0a7
1q7
1,6
1]7
0R7
1P7
1(8
0*8
1u7
1v7
1|7
0$8
0%8
0u8
1m7
0t8
1s8
0#"
0$"
1%"
0F#
1>#
0g"
0/#
1h"
0?#
1G#
0c"
1O#
0.#
05#
0=#
0D#
0T#
0o#
1r8
0s8
1t8
0C!
0B!
1A!
0>-
1i"
1/#
0h"
1d8
1,8
1_7
1b8
1Z7
1c8
1j7
0k
0j
1i
1N"
1J"
0H"
0G#
1?#
00#
0r8
1q8
0d"
1h#
06#
0E#
1i#
0-)
0U#
1g#
1c$
0y$
1>-
0i"
07#
1j"
1`!
1d!
0f!
0?-
10#
1p8
0q8
1:6
0A6
0&0
1+8
1|/
0"0
1^7
1Y7
0$0
1J7
0M
1K
1G
0!#
1k"
17#
0j"
1p#
0c$
1*)
0J-
1Y#
0q#
10&
01&
1j#
x%)
1&)
1?-
08#
0p8
1o8
1!#
0k"
1l"
0#0
x!0
0q/
1r/
1x7
0j5
1{/
0q5
1A6
0i5
0"#
18#
0n8
0o8
12&
x6&
x9&
x2'
x+(
x7)
x0*
x5*
x.+
x2+
x7+
x4,
x6,
x2-
x4-
x1)
xK-
0l"
1"#
1x"
1n8
xy/
xo5
xl5
xm5
x16
xn5
x06
x/6
x.6
x:+
x7,
x5+
x9+
x0+
x4+
x4)
x1*
x2*
x/+
x8,
x5-
x6-
x8-
x3)
xM-
0x"
xl8
xe8
xf8
xj8
xk8
xi8
xh8
xg8
#950000
0U
0#!
0^"
1Z6
#960000
1U
1#!
1^"
0Z6
1:.
xZ.
x^.
x].
x\.
x[.
xY.
xX.
x_.
x'9
x~8
x!9
x#9
x$9
x%9
x&9
x"9
0]8
0N#
1e"
0n"
1t"
1{"
0|"
0##
1%#
1*#
0,#
12#
03#
0@#
0B#
1I#
0P#
1Q#
1m#
0A-
1v-
0w-
0x-
1{-
0|-
x8&
x8)
x6*
x3+
x8+
x5,
x3-
xN-
x>8
x78
x88
x:8
x;8
x<8
x=8
x98
1h7
0N7
0/8
108
058
1a7
1c7
1\7
0,6
1R7
0P7
0(8
1*8
1t7
0u7
0|7
1$8
1u8
1#"
1F#
0O#
0}"
1.#
15#
1L#
1T#
1o#
0D-
0t8
1C!
1e7
0d8
0,8
028
0Z7
0c8
1s7
1k
xV"
x]"
x\"
xZ"
xY"
xX"
xW"
x["
0N"
1M"
0J"
0I"
1H"
1G#
0~"
16#
0i#
1M#
0H-
1U#
0g#
0p#
1;$
0h#
xu!
xn!
xo!
xq!
xr!
xs!
xt!
xp!
0`!
1a!
0d!
0e!
1f!
1$0
0b5
1i5
1&0
0+8
1~/
018
1"0
0Y7
1K7
x(
x'
x&
x%
x$
x#
x"
x!
1M
0L
0K
1H
0G
10)
0;$
1|%
x-)
1J-
0Y#
1q#
00&
11&
0j#
0%)
0&)
1#0
1!0
1q/
0r/
0x7
1j5
0{/
x|/
0F6
1b5
0p5
1r#
02&
06&
09&
02'
0+(
07)
00*
05*
0.+
02+
07+
04,
06,
02-
04-
11)
00)
1K-
0y/
1p5
0o5
1l5
1m5
116
1n5
106
1/6
1.6
0h5
1}%
01)
0M-
1o5
13)
11*
1/+
14+
19+
17,
15-
#970000
0U
0#!
0^"
1Z6
1H-
0~/
#980000
1U
1#!
1^"
0Z6
19.
0:.
x~%
x`&
xU'
xc(
x_)
x}*
x',
xK,
0H-
x04
xN4
xC1
xJ/
xf6
xo0
x:3
xB5
1]8
0\8
1~/
0F#
1f"
1N#
0e"
0r"
0s"
0{"
1##
1$#
0%#
0*#
1-#
02#
1<#
1A#
1H#
0I#
0Q#
0R#
0d#
0l#
0m#
0v-
1w-
1x-
0{-
x*&
xb&
xV'
xd(
xa)
x!+
x*,
xL,
x/4
xK4
xA1
xH/
xe6
xn0
x83
x>5
1N7
1M7
1B8
1.8
1/8
158
068
0b7
0r7
1,6
0S7
1P7
1(8
0)8
0*8
1u7
1}7
1~7
0u8
1t8
0#"
1$"
1F#
0f"
0>#
1g"
0G#
1O#
0v"
0.#
05#
0L#
0T#
0o#
x+&
xc&
x\'
xj(
xb)
x,+
x0,
xM,
1s8
0t8
0C!
1B!
0/#
1h"
1>#
0g"
x.4
xE4
x61
xG/
x_6
xh0
x73
x=5
1d8
1,8
128
1Z7
1c8
1z7
0k
1j
0M"
1J"
1I"
0H"
1G#
0?#
0s8
1r8
0W#
0c&
0\'
0j(
0a)
0,+
0M,
06#
0M#
xH-
0U#
1U%
0|%
0+&
0b&
0V'
0d(
0b)
0!+
0L,
x,&
x0'
x)(
x")
x/*
x-+
x/-
1/#
0h"
0>-
1i"
0a!
1d!
1e!
0f!
00#
1?#
1q8
0r8
xv5
x51
xz.
x'0
x=0
xj2
x<5
1/4
1A1
1G/
1e6
1n0
183
1=5
1F6
0F5
1+8
x~/
118
1Y7
1.4
161
1H/
1_6
1h0
173
1y7
0M
1L
1K
0H
07#
1j"
1>-
0i"
0/-
00'
0)(
0")
0*,
1i#
1p#
0U%
0-)
0-+
00,
xJ-
1Z#
0q#
1V%
0}%
0,&
0/*
x6&
x9&
x2'
x7+
x+(
x2+
x7)
x0*
x5*
x.+
x2-
x4-
10#
0?-
0q8
1p8
17#
0j"
0!#
1k"
xl5
x16
xn5
x06
x/6
x.6
1z.
1<5
1x7
0k5
x{/
1E4
151
1|/
1F5
0i5
0"0
1K4
1'0
1=0
1j2
1v5
08#
1?-
1o8
0p8
02-
04-
02'
07+
0+(
02+
1s#
0V%
0J-
05*
0.+
0r#
06&
09&
07)
00*
x7,
x9+
x4+
x1*
x/+
1l"
1!#
0k"
18#
0"#
0o8
0n8
1n5
1.6
1h5
116
1{/
106
1/6
1l5
0l"
x5-
0s#
11*
1x"
1"#
1n8
0x"
1/+
14+
19+
17,
15-
#990000
0U
0#!
0^"
1Z6
#1000000
1U
1#!
1^"
0Z6
1:.
0]8
0N#
1e"
1s"
0t"
1z"
1{"
1|"
0##
0$#
1%#
0-#
12#
0H#
1I#
1P#
1]#
1b#
1A-
1y-
0h7
0A8
0C8
008
058
168
0,6
1S7
0(8
1)8
1*8
0t7
0u7
0v7
1|7
0}7
1u8
1#"
0F#
1f"
0O#
1v"
1}"
15#
1L#
1e#
1D-
1t8
1C!
0>#
1g"
0e7
0a8
028
0Z7
0s7
0z7
1k
1K"
0G#
1s8
1W#
1g#
1~"
16#
0i#
1M#
0H-
1.&
08&
08)
06*
03+
08+
05,
03-
0N-
1h#
0/#
1h"
1c!
0?#
1r8
0$0
1>8
178
188
1:8
1;8
1<8
1=8
198
0x/
1~/
018
1"0
0Y7
0K7
0&0
0y7
1J
0>-
1i"
1Y#
0Z#
10&
01&
x*,
0p#
1U%
x-)
1J-
0:+
04)
02*
00+
05+
08,
06-
08-
1&)
00#
1q8
07#
1j"
0#0
1l8
1e8
1f8
1h8
1i8
1j8
1k8
1g8
0{/
x|/
0F5
1i5
xK4
1r/
1k5
0j5
0V"
0]"
0\"
0Z"
0Y"
0X"
0W"
0["
0?-
1p8
17&
x0,
10)
0K-
0!#
1k"
0u!
0n!
0o!
0q!
0r!
0s!
0t!
0p!
08#
1o8
1y/
0p5
xE4
0(
0'
0&
0%
0$
0#
0"
0!
1l"
11)
1M-
0"#
0n8
0o5
1x"
18-
03)
0l8
14)
01*
0k8
12*
0/+
0j8
10+
04+
0i8
15+
09+
0h8
1:+
07,
0g8
18,
05-
0f8
16-
0e8
#1010000
0U
0#!
0^"
1Z6
1H-
0~/
#1020000
1U
1#!
1^"
0Z6
13.
04.
07.
05.
08.
09.
0:.
06.
1B.
0H-
0/9
1Y8
1]8
1\8
1[8
1X8
1Z8
1W8
0V8
1~/
0l"
1E-
1!#
0k"
05#
0L#
0D-
1/#
0h"
17#
0j"
1q"
1>#
0g"
0}"
1F#
0f"
1N#
0e"
0w-
0x-
0y-
1|-
1>-
0i"
1n"
1r"
0s"
0z"
0{"
0|"
1##
0%#
1+#
1,#
02#
14#
19#
1;#
0<#
1J#
1K#
0P#
0]#
1^#
1`#
0b#
0e#
1k#
0A-
0".
0#.
0$.
0%.
1N-
0>8
1h7
0L7
1a8
1A8
0@8
0*6
1C8
108
038
048
1r7
0q7
0o7
0[7
1,6
0R7
0Q7
1(8
0*8
1t7
1u7
1v7
1}7
0~7
0$8
0q8
0u8
0t8
1s7
0s8
0!8
0p8
0r8
1e7
128
1Z7
0o8
1n8
0'"
0#"
0$"
0%"
0("
0&"
0)"
1*"
07#
0F#
0>#
0/#
0!#
0>-
1l"
0E-
1F-
0x"
1"#
06#
0M#
xH-
10#
18#
1w"
1(#
0g#
1=-
1?#
0~"
0h#
1G#
1O#
1?-
1'#
1L#
1a#
0.&
12&
x8&
x8)
x6*
x3+
x8+
x5,
x3-
xN-
08-
13)
0m8
0n8
1q8
1o8
1r8
1s8
1t8
1p8
0?!
0C!
0B!
0A!
0>!
0@!
0=!
1<!
0F-
1l8
x>8
x78
x88
x:8
x;8
x<8
x=8
x98
1x/
0?8
028
0&8
1$0
1K7
0V7
1&0
0U7
x~/
118
1Y7
0k
0j
0i
0h
0g
0f
0e
1d
1V"
0U"
0T"
0S"
0R"
1N"
0K"
0J"
0I"
08#
0G#
0?#
00#
0"#
0?-
1x"
1G-
04)
11*
1m8
x0)
0*,
1i#
1p#
0U%
0-)
00,
xJ-
0Y#
00&
11&
0x"
0O#
0G-
0&)
0w"
1V#
1g#
14&
0=-
1M#
0H-
1e#
07&
x:+
x7,
x4)
x2*
x/+
x0+
x4+
x5+
x9+
x8,
x5-
x6-
x8-
x3)
1k8
1u!
0g!
0h!
0i!
0j!
1`!
0c!
0d!
0e!
1/+
xl8
xe8
xf8
xh8
xi8
xj8
xk8
xg8
0a8
1~/
018
1V7
0-6
0&0
0v/
1#0
0r/
1j5
x{/
1E4
1|/
1F5
0i5
0"0
1K4
xp5
1(
0Q
0P
0O
0N
0L
0K
0J
1G
xV"
x]"
x\"
xZ"
xY"
xX"
xW"
x["
x1*
00)
1K-
1X#
1[#
1#)
x5&
x6)
x4*
x1+
x6+
x3,
x1-
xL-
1x"
1O#
0i#
0p#
1~$
x-)
x1)
0J-
1.&
02&
08&
08)
06*
03+
08+
05,
03-
1N-
14+
xu!
xn!
xo!
xq!
xr!
xs!
xt!
xp!
x/+
0>8
178
188
1:8
1;8
1<8
1=8
198
0x/
1{/
xo5
x|/
0`5
1i5
1"0
xs/
xu5
xC4
xi2
x<0
x41
xy.
x;5
0%0
0u/
0t/
0y/
1p5
x(
x'
x&
x%
x$
x#
x"
x!
19+
1Y#
10&
01&
02)
01)
0M-
xJ-
15&
16)
14*
11+
16+
13,
11-
0L-
07,
01*
0/+
15+
09+
05-
13)
04+
1:+
0h8
1s/
0u5
0C4
0i2
0<0
041
0y.
0;5
x{/
1o5
1r/
0j5
1V"
0]"
0\"
0Z"
0Y"
0X"
0W"
0["
05+
14)
06-
0:+
00+
02*
08,
x3)
0g8
12)
04)
11*
12*
10+
15+
1:+
18,
16-
17&
08-
13)
1f8
1j8
1i8
1g8
1e8
0k8
1h8
1u!
0n!
0o!
0q!
0r!
0s!
0t!
0p!
x4)
x1*
1l8
0e8
0f8
0g8
0h8
0i8
0j8
1k8
1(
0'
0&
0%
0$
0#
0"
0!
04)
11*
02*
1/+
18-
xk8
x2*
x/+
0l8
1j8
1k8
00+
14+
02*
1/+
xj8
x0+
x4+
1j8
1i8
00+
14+
05+
19+
xi8
x5+
x9+
1h8
1i8
0:+
17,
05+
19+
xh8
x:+
x7,
1h8
1g8
0:+
17,
08,
15-
xg8
x8,
x5-
1f8
1g8
06-
08,
15-
xf8
x6-
1f8
1e8
06-
xe8
1e8
#1030000
0U
0#!
0^"
1Z6
1H-
0~/
#1040000
1U
1#!
1^"
0Z6
1:.
0B.
0H-
1/9
0]8
1~/
1_"
0N#
1e"
0n"
1o"
0r"
1t"
1u"
0##
1$#
1%#
0+#
0,#
11#
04#
09#
0;#
1<#
0A#
1H#
0I#
0J#
1S#
0k#
1n#
1@-
1v-
1y-
1z-
1{-
1L-
0N-
1>8
0s/
0i7
0O7
1L7
0-8
148
158
068
1b7
0r7
1q7
1o7
1[7
0]7
1R7
1Q7
0(8
0)8
1*8
0{7
0|7
1~7
0#8
1$8
1u8
0n7
1#"
1F#
0O#
0v"
0'#
0L#
08-
0t8
1C!
1l8
128
1&8
1z7
1k
0V"
1M"
1L"
1K"
1H"
1G#
0W#
0V#
04&
0M#
xH-
0u!
1a!
1b!
1c!
1f!
x~/
118
1-6
1v/
1y7
0(
1M
1J
1I
1H
0X#
0[#
07-
05&
06)
04*
01+
06+
03,
01-
0L-
1i#
1p#
0~$
0-)
1|/
1`5
0i5
0"0
1s/
1u5
1C4
1i2
1<0
141
1y.
1;5
1t5
1u/
1t/
0Y#
00&
11&
19-
0;-
0J-
1{/
0s5
0r/
1j5
07&
1:-
0r5
1;-
#1050000
0U
0#!
0^"
1Z6
#1060000
1U
1#!
1^"
0Z6
19.
0:.
1]8
0\8
0F#
1f"
1N#
0e"
0m"
0o"
1s"
0t"
0u"
1y"
1{"
1##
0$#
0%#
1-#
13#
1:#
1@#
0H#
1I#
0K#
1Q#
1R#
0^#
0`#
1k#
1l#
0v-
1x-
0y-
0z-
0|-
0M7
0L7
1@8
1*6
0.8
0/8
138
058
168
0c7
0p7
0\7
0S7
1(8
1)8
0*8
0u7
0w7
1{7
1|7
0}7
1#8
1%8
0u8
1t8
0#"
1$"
1F#
0f"
1>#
0G#
1O#
0q"
1v"
1}"
1'#
15#
1=#
1D#
1T#
0a#
1o#
0s8
0t8
0C!
1B!
1.#
0>#
0d8
1?8
0,8
0_7
0b8
0Z7
0&8
0s7
0z7
1!8
0k
1j
0N"
0L"
0K"
1J"
0H"
1G#
1?#
1s8
0c8
0(#
1W#
1~"
1V#
16#
0*&
1E#
0i#
x-)
1U#
0g#
1=-
0e#
0p#
11$
xb&
0`!
0b!
0c!
1d!
0f!
01$
1>$
x+&
xa)
0?#
x83
0e5
1i5
1a8
0V7
1&0
0+8
x|/
1"0
0^7
1>5
0Y7
0v/
0K7
0y7
1U7
0M
1K
0J
0I
0G
xH/
x=5
0a5
1e5
xL,
0+&
0>$
1y$
0b&
x*)
0a)
xJ-
17-
09-
0#)
0x"
1"#
10#
18#
1?#
0O#
1?-
0.&
x8&
x8)
x6*
x3+
x8+
x5,
x3-
xN-
x>8
x78
x88
x:8
x;8
x<8
x=8
x98
1x/
1%0
1s5
0t5
x{/
1H/
xq5
183
0:6
1a5
1=5
x/4
0:-
x:+
x4)
x2*
x0+
x5+
x8,
x6-
x8-
xl8
xe8
xf8
xh8
xi8
xj8
xk8
xg8
1r5
xV"
x]"
x\"
xZ"
xY"
xX"
xW"
x["
xu!
xn!
xo!
xq!
xr!
xs!
xt!
xp!
x(
x'
x&
x%
x$
x#
x"
x!
#1070000
0U
0#!
0^"
1Z6
#1080000
1U
1#!
1^"
0Z6
03.
14.
17.
15.
18.
16.
0Y8
0[8
0X8
0Z8
0W8
1V8
0l"
1!#
05#
1L#
0o#
1/#
17#
0'#
0.#
0=#
1>#
0}"
0@#
1A#
1w-
0{-
0_"
1>-
1m"
0s"
1t"
0y"
0{"
1$#
01#
03#
0:#
0D#
1H#
0I#
0Q#
0R#
0S#
0k#
0l#
0n#
0@-
1".
1#.
1$.
1%.
1i7
1O7
1M7
1L7
1-8
1.8
1/8
158
068
1_7
1p7
1\7
1]7
0)8
1u7
1w7
0|7
1}7
0%8
0q8
1n7
0b7
1c7
1s7
0s8
1b8
1c8
1&8
0p8
0r8
1d8
028
1Z7
0o8
1n8
1'"
1%"
1("
1&"
1)"
0*"
06#
1M#
0H-
0L,
0V#
1q#
0=-
00#
1c$
0y$
0?#
0~"
0?-
0v"
0E#
1i#
0-)
0L#
0T#
1?!
1A!
1>!
1@!
1=!
0<!
1,8
128
1|/
0"0
1^7
1z7
1K7
1:6
0A6
1V7
0x7
1v/
1/4
1~/
018
1Y7
1i
1h
1g
1f
1e
0d
1U"
1T"
1S"
1R"
0M"
1I"
0i#
x-)
10#
1?#
1O#
1?-
1r#
0W#
0c$
1~$
x*&
1*)
0J-
0M#
xH-
0U#
1g!
1h!
1i!
1j!
0a!
1e!
1+8
x~/
118
1{/
0q5
x>5
0`5
1A6
1y7
0h5
x|/
1"0
1Q
1P
1O
1N
1L
0H
1!%
1i#
1p#
0~$
0-)
xJ-
1Z#
0q#
1x7
0k5
x{/
1|/
1`5
0i5
0"0
1s#
0!%
0J-
0r#
1h5
1{/
0s#
#1090000
0U
0#!
0^"
1Z6
#1100000
1U
1#!
1^"
0Z6
1:.
0]8
0N#
1e"
1s"
0t"
1z"
1{"
1|"
0##
0$#
1%#
0-#
12#
0H#
1I#
1P#
1]#
1b#
1A-
1y-
0h7
0A8
0C8
008
058
168
0,6
1S7
0(8
1)8
1*8
0t7
0u7
0v7
1|7
0}7
1u8
1#"
0F#
1f"
0O#
1v"
1}"
15#
1L#
1e#
1D-
1t8
1C!
0>#
1g"
0e7
0a8
028
0Z7
0s7
0z7
1k
1K"
0G#
1s8
1W#
1g#
1~"
16#
0i#
1M#
0H-
1.&
08&
08)
06*
03+
08+
05,
03-
0N-
1h#
0/#
1h"
1c!
0?#
1r8
0$0
1>8
178
188
1:8
1;8
1<8
1=8
198
0x/
1~/
018
1"0
0Y7
0K7
0&0
0y7
1J
0>-
1i"
1Y#
0Z#
10&
01&
x*,
0p#
1U%
x-)
1J-
0:+
04)
02*
00+
05+
08,
06-
08-
1&)
00#
1q8
07#
1j"
0#0
1l8
1e8
1f8
1h8
1i8
1j8
1k8
1g8
0{/
x|/
0F5
1i5
xK4
1r/
1k5
0j5
0V"
0]"
0\"
0Z"
0Y"
0X"
0W"
0["
0?-
1p8
17&
x0,
10)
0K-
0!#
1k"
0u!
0n!
0o!
0q!
0r!
0s!
0t!
0p!
08#
1o8
1y/
0p5
xE4
0(
0'
0&
0%
0$
0#
0"
0!
1l"
11)
1M-
0"#
0n8
0o5
1x"
18-
03)
0l8
14)
01*
0k8
12*
0/+
0j8
10+
04+
0i8
15+
09+
0h8
1:+
07,
0g8
18,
05-
0f8
16-
0e8
#1110000
0U
0#!
0^"
1Z6
1H-
0~/
#1120000
1U
1#!
1^"
0Z6
13.
04.
07.
05.
08.
09.
0:.
06.
1B.
0H-
0/9
1Y8
1]8
1\8
1[8
1X8
1Z8
1W8
0V8
1~/
0l"
1E-
1!#
0k"
05#
0L#
0D-
1/#
0h"
17#
0j"
1q"
1>#
0g"
0}"
1F#
0f"
1N#
0e"
0w-
0x-
0y-
1|-
1>-
0i"
1n"
1r"
0s"
0z"
0{"
0|"
1##
0%#
1+#
1,#
02#
14#
19#
1;#
0<#
1J#
1K#
0P#
0]#
1^#
1`#
0b#
0e#
1k#
0A-
0".
0#.
0$.
0%.
1N-
0>8
1h7
0L7
1a8
1A8
0@8
0*6
1C8
108
038
048
1r7
0q7
0o7
0[7
1,6
0R7
0Q7
1(8
0*8
1t7
1u7
1v7
1}7
0~7
0$8
0q8
0u8
0t8
1s7
0s8
0!8
0p8
0r8
1e7
128
1Z7
0o8
1n8
0'"
0#"
0$"
0%"
0("
0&"
0)"
1*"
07#
0F#
0>#
0/#
0!#
0>-
1l"
0E-
1F-
0x"
1"#
06#
0M#
xH-
10#
18#
1w"
1(#
0g#
1=-
1?#
0~"
0h#
1G#
1O#
1?-
1'#
1L#
1a#
0.&
12&
x8&
x8)
x6*
x3+
x8+
x5,
x3-
xN-
08-
13)
0m8
0n8
1q8
1o8
1r8
1s8
1t8
1p8
0?!
0C!
0B!
0A!
0>!
0@!
0=!
1<!
0F-
1l8
x>8
x78
x88
x:8
x;8
x<8
x=8
x98
1x/
0?8
028
0&8
1$0
1K7
0V7
1&0
0U7
x~/
118
1Y7
0k
0j
0i
0h
0g
0f
0e
1d
1V"
0U"
0T"
0S"
0R"
1N"
0K"
0J"
0I"
08#
0G#
0?#
00#
0"#
0?-
1x"
1G-
04)
11*
1m8
x0)
0*,
1i#
1p#
0U%
0-)
00,
xJ-
0Y#
00&
11&
0x"
0O#
0G-
0&)
0w"
1V#
1g#
14&
0=-
1M#
0H-
1e#
07&
x:+
x7,
x4)
x2*
x/+
x0+
x4+
x5+
x9+
x8,
x5-
x6-
x8-
x3)
1k8
1u!
0g!
0h!
0i!
0j!
1`!
0c!
0d!
0e!
1/+
xl8
xe8
xf8
xh8
xi8
xj8
xk8
xg8
0a8
1~/
018
1V7
0-6
0&0
0v/
1#0
0r/
1j5
x{/
1E4
1|/
1F5
0i5
0"0
1K4
xp5
1(
0Q
0P
0O
0N
0L
0K
0J
1G
xV"
x]"
x\"
xZ"
xY"
xX"
xW"
x["
x1*
00)
1K-
1X#
1[#
1#)
x5&
x6)
x4*
x1+
x6+
x3,
x1-
xL-
1x"
1O#
0i#
0p#
1~$
x-)
x1)
0J-
1.&
02&
08&
08)
06*
03+
08+
05,
03-
1N-
14+
xu!
xn!
xo!
xq!
xr!
xs!
xt!
xp!
x/+
0>8
178
188
1:8
1;8
1<8
1=8
198
0x/
1{/
xo5
x|/
0`5
1i5
1"0
xs/
xu5
xC4
xi2
x<0
x41
xy.
x;5
0%0
0u/
0t/
0y/
1p5
x(
x'
x&
x%
x$
x#
x"
x!
19+
1Y#
10&
01&
02)
01)
0M-
xJ-
15&
16)
14*
11+
16+
13,
11-
0L-
07,
01*
0/+
15+
09+
05-
13)
04+
1:+
0h8
1s/
0u5
0C4
0i2
0<0
041
0y.
0;5
x{/
1o5
1r/
0j5
1V"
0]"
0\"
0Z"
0Y"
0X"
0W"
0["
05+
14)
06-
0:+
00+
02*
08,
x3)
0g8
12)
04)
11*
12*
10+
15+
1:+
18,
16-
17&
08-
13)
1f8
1j8
1i8
1g8
1e8
0k8
1h8
1u!
0n!
0o!
0q!
0r!
0s!
0t!
0p!
x4)
x1*
1l8
0e8
0f8
0g8
0h8
0i8
0j8
1k8
1(
0'
0&
0%
0$
0#
0"
0!
04)
11*
02*
1/+
18-
xk8
x2*
x/+
0l8
1j8
1k8
00+
14+
02*
1/+
xj8
x0+
x4+
1j8
1i8
00+
14+
05+
19+
xi8
x5+
x9+
1h8
1i8
0:+
17,
05+
19+
xh8
x:+
x7,
1h8
1g8
0:+
17,
08,
15-
xg8
x8,
x5-
1f8
1g8
06-
08,
15-
xf8
x6-
1f8
1e8
06-
xe8
1e8
#1130000
0U
0#!
0^"
1Z6
1H-
0~/
#1140000
1U
1#!
1^"
0Z6
1:.
0B.
0H-
1/9
0]8
1~/
1_"
0N#
1e"
0n"
1o"
0r"
1t"
1u"
0##
1$#
1%#
0+#
0,#
11#
04#
09#
0;#
1<#
0A#
1H#
0I#
0J#
1S#
0k#
1n#
1@-
1v-
1y-
1z-
1{-
1L-
0N-
1>8
0s/
0i7
0O7
1L7
0-8
148
158
068
1b7
0r7
1q7
1o7
1[7
0]7
1R7
1Q7
0(8
0)8
1*8
0{7
0|7
1~7
0#8
1$8
1u8
0n7
1#"
1F#
0O#
0v"
0'#
0L#
08-
0t8
1C!
1l8
128
1&8
1z7
1k
0V"
1M"
1L"
1K"
1H"
1G#
0W#
0V#
04&
0M#
xH-
0u!
1a!
1b!
1c!
1f!
x~/
118
1-6
1v/
1y7
0(
1M
1J
1I
1H
0X#
0[#
07-
05&
06)
04*
01+
06+
03,
01-
0L-
1i#
1p#
0~$
0-)
1|/
1`5
0i5
0"0
1s/
1u5
1C4
1i2
1<0
141
1y.
1;5
1t5
1u/
1t/
0Y#
00&
11&
19-
0;-
0J-
1{/
0s5
0r/
1j5
07&
1:-
0r5
1;-
#1150000
0U
0#!
0^"
1Z6
#1160000
1U
1#!
1^"
0Z6
19.
0:.
1]8
0\8
0F#
1f"
1N#
0e"
0m"
0o"
1s"
0t"
0u"
1y"
1{"
1##
0$#
0%#
1-#
13#
1:#
1@#
0H#
1I#
0K#
1Q#
1R#
0^#
0`#
1k#
1l#
0v-
1x-
0y-
0z-
0|-
0M7
0L7
1@8
1*6
0.8
0/8
138
058
168
0c7
0p7
0\7
0S7
1(8
1)8
0*8
0u7
0w7
1{7
1|7
0}7
1#8
1%8
0u8
1t8
0#"
1$"
1F#
0f"
1>#
0G#
1O#
0q"
1v"
1}"
1'#
15#
1=#
1D#
1T#
0a#
1o#
0s8
0t8
0C!
1B!
1.#
0>#
0d8
1?8
0,8
0_7
0b8
0Z7
0&8
0s7
0z7
1!8
0k
1j
0N"
0L"
0K"
1J"
0H"
1G#
1?#
1s8
0c8
0(#
1W#
1~"
1V#
16#
0*&
1E#
0i#
x-)
1U#
0g#
1=-
0e#
0p#
11$
xb&
0`!
0b!
0c!
1d!
0f!
01$
1>$
x+&
xa)
0?#
x83
0e5
1i5
1a8
0V7
1&0
0+8
x|/
1"0
0^7
1>5
0Y7
0v/
0K7
0y7
1U7
0M
1K
0J
0I
0G
xH/
x=5
0a5
1e5
xL,
0+&
0>$
1y$
0b&
x*)
0a)
xJ-
17-
09-
0#)
0x"
1"#
10#
18#
1?#
0O#
1?-
0.&
x8&
x8)
x6*
x3+
x8+
x5,
x3-
xN-
x>8
x78
x88
x:8
x;8
x<8
x=8
x98
1x/
1%0
1s5
0t5
x{/
1H/
xq5
183
0:6
1a5
1=5
x/4
0:-
x:+
x4)
x2*
x0+
x5+
x8,
x6-
x8-
xl8
xe8
xf8
xh8
xi8
xj8
xk8
xg8
1r5
xV"
x]"
x\"
xZ"
xY"
xX"
xW"
x["
xu!
xn!
xo!
xq!
xr!
xs!
xt!
xp!
x(
x'
x&
x%
x$
x#
x"
x!
#1170000
0U
0#!
0^"
1Z6
#1180000
1U
1#!
1^"
0Z6
03.
14.
17.
15.
18.
16.
0Y8
0[8
0X8
0Z8
0W8
1V8
0l"
1!#
05#
1L#
0o#
1/#
17#
0'#
0.#
0=#
1>#
0}"
0@#
1A#
1w-
0{-
0_"
1>-
1m"
0s"
1t"
0y"
0{"
1$#
01#
03#
0:#
0D#
1H#
0I#
0Q#
0R#
0S#
0k#
0l#
0n#
0@-
1".
1#.
1$.
1%.
1i7
1O7
1M7
1L7
1-8
1.8
1/8
158
068
1_7
1p7
1\7
1]7
0)8
1u7
1w7
0|7
1}7
0%8
0q8
1n7
0b7
1c7
1s7
0s8
1b8
1c8
1&8
0p8
0r8
1d8
028
1Z7
0o8
1n8
1'"
1%"
1("
1&"
1)"
0*"
06#
1M#
0H-
0L,
0V#
1q#
0=-
00#
1c$
0y$
0?#
0~"
0?-
0v"
0E#
1i#
0-)
0L#
0T#
1?!
1A!
1>!
1@!
1=!
0<!
1,8
128
1|/
0"0
1^7
1z7
1K7
1:6
0A6
1V7
0x7
1v/
1/4
1~/
018
1Y7
1i
1h
1g
1f
1e
0d
1U"
1T"
1S"
1R"
0M"
1I"
0i#
x-)
10#
1?#
1O#
1?-
1r#
0W#
0c$
1~$
x*&
1*)
0J-
0M#
xH-
0U#
1g!
1h!
1i!
1j!
0a!
1e!
1+8
x~/
118
1{/
0q5
x>5
0`5
1A6
1y7
0h5
x|/
1"0
1Q
1P
1O
1N
1L
0H
1!%
1i#
1p#
0~$
0-)
xJ-
1Z#
0q#
1x7
0k5
x{/
1|/
1`5
0i5
0"0
1s#
0!%
0J-
0r#
1h5
1{/
0s#
#1190000
0U
0#!
0^"
1Z6
#1200000
1U
1#!
1^"
0Z6
1:.
0]8
0N#
1e"
1s"
0t"
1z"
1{"
1|"
0##
0$#
1%#
0-#
12#
0H#
1I#
1P#
1]#
1b#
1A-
1y-
0h7
0A8
0C8
008
058
168
0,6
1S7
0(8
1)8
1*8
0t7
0u7
0v7
1|7
0}7
1u8
1#"
0F#
1f"
0O#
1v"
1}"
15#
1L#
1e#
1D-
1t8
1C!
0>#
1g"
0e7
0a8
028
0Z7
0s7
0z7
1k
1K"
0G#
1s8
1W#
1g#
1~"
16#
0i#
1M#
0H-
1.&
08&
08)
06*
03+
08+
05,
03-
0N-
1h#
0/#
1h"
1c!
0?#
1r8
0$0
1>8
178
188
1:8
1;8
1<8
1=8
198
0x/
1~/
018
1"0
0Y7
0K7
0&0
0y7
1J
0>-
1i"
1Y#
0Z#
10&
01&
x*,
0p#
1U%
x-)
1J-
0:+
04)
02*
00+
05+
08,
06-
08-
1&)
00#
1q8
07#
1j"
0#0
1l8
1e8
1f8
1h8
1i8
1j8
1k8
1g8
0{/
x|/
0F5
1i5
xK4
1r/
1k5
0j5
0V"
0]"
0\"
0Z"
0Y"
0X"
0W"
0["
0?-
1p8
17&
x0,
10)
0K-
0!#
1k"
0u!
0n!
0o!
0q!
0r!
0s!
0t!
0p!
08#
1o8
1y/
0p5
xE4
0(
0'
0&
0%
0$
0#
0"
0!
1l"
11)
1M-
0"#
0n8
0o5
1x"
18-
03)
0l8
14)
01*
0k8
12*
0/+
0j8
10+
04+
0i8
15+
09+
0h8
1:+
07,
0g8
18,
05-
0f8
16-
0e8
#1210000
0U
0#!
0^"
1Z6
1H-
0~/
#1220000
1U
1#!
1^"
0Z6
13.
04.
07.
05.
08.
09.
0:.
06.
1B.
0H-
0/9
1Y8
1]8
1\8
1[8
1X8
1Z8
1W8
0V8
1~/
0l"
1E-
1!#
0k"
05#
0L#
0D-
1/#
0h"
17#
0j"
1q"
1>#
0g"
0}"
1F#
0f"
1N#
0e"
0w-
0x-
0y-
1|-
1>-
0i"
1n"
1r"
0s"
0z"
0{"
0|"
1##
0%#
1+#
1,#
02#
14#
19#
1;#
0<#
1J#
1K#
0P#
0]#
1^#
1`#
0b#
0e#
1k#
0A-
0".
0#.
0$.
0%.
1N-
0>8
1h7
0L7
1a8
1A8
0@8
0*6
1C8
108
038
048
1r7
0q7
0o7
0[7
1,6
0R7
0Q7
1(8
0*8
1t7
1u7
1v7
1}7
0~7
0$8
0q8
0u8
0t8
1s7
0s8
0!8
0p8
0r8
1e7
128
1Z7
0o8
1n8
0'"
0#"
0$"
0%"
0("
0&"
0)"
1*"
07#
0F#
0>#
0/#
0!#
0>-
1l"
0E-
1F-
0x"
1"#
06#
0M#
xH-
10#
18#
1w"
1(#
0g#
1=-
1?#
0~"
0h#
1G#
1O#
1?-
1'#
1L#
1a#
0.&
12&
x8&
x8)
x6*
x3+
x8+
x5,
x3-
xN-
08-
13)
0m8
0n8
1q8
1o8
1r8
1s8
1t8
1p8
0?!
0C!
0B!
0A!
0>!
0@!
0=!
1<!
0F-
1l8
x>8
x78
x88
x:8
x;8
x<8
x=8
x98
1x/
0?8
028
0&8
1$0
1K7
0V7
1&0
0U7
x~/
118
1Y7
0k
0j
0i
0h
0g
0f
0e
1d
1V"
0U"
0T"
0S"
0R"
1N"
0K"
0J"
0I"
08#
0G#
0?#
00#
0"#
0?-
1x"
1G-
04)
11*
1m8
x0)
0*,
1i#
1p#
0U%
0-)
00,
xJ-
0Y#
00&
11&
0x"
0O#
0G-
0&)
0w"
1V#
1g#
14&
0=-
1M#
0H-
1e#
07&
x:+
x7,
x4)
x2*
x/+
x0+
x4+
x5+
x9+
x8,
x5-
x6-
x8-
x3)
1k8
1u!
0g!
0h!
0i!
0j!
1`!
0c!
0d!
0e!
1/+
xl8
xe8
xf8
xh8
xi8
xj8
xk8
xg8
0a8
1~/
018
1V7
0-6
0&0
0v/
1#0
0r/
1j5
x{/
1E4
1|/
1F5
0i5
0"0
1K4
xp5
1(
0Q
0P
0O
0N
0L
0K
0J
1G
xV"
x]"
x\"
xZ"
xY"
xX"
xW"
x["
x1*
00)
1K-
1X#
1[#
1#)
x5&
x6)
x4*
x1+
x6+
x3,
x1-
xL-
1x"
1O#
0i#
0p#
1~$
x-)
x1)
0J-
1.&
02&
08&
08)
06*
03+
08+
05,
03-
1N-
14+
xu!
xn!
xo!
xq!
xr!
xs!
xt!
xp!
x/+
0>8
178
188
1:8
1;8
1<8
1=8
198
0x/
1{/
xo5
x|/
0`5
1i5
1"0
xs/
xu5
xC4
xi2
x<0
x41
xy.
x;5
0%0
0u/
0t/
0y/
1p5
x(
x'
x&
x%
x$
x#
x"
x!
19+
1Y#
10&
01&
02)
01)
0M-
xJ-
15&
16)
14*
11+
16+
13,
11-
0L-
07,
01*
0/+
15+
09+
05-
13)
04+
1:+
0h8
1s/
0u5
0C4
0i2
0<0
041
0y.
0;5
x{/
1o5
1r/
0j5
1V"
0]"
0\"
0Z"
0Y"
0X"
0W"
0["
05+
14)
06-
0:+
00+
02*
08,
x3)
0g8
12)
04)
11*
12*
10+
15+
1:+
18,
16-
17&
08-
13)
1f8
1j8
1i8
1g8
1e8
0k8
1h8
1u!
0n!
0o!
0q!
0r!
0s!
0t!
0p!
x4)
x1*
1l8
0e8
0f8
0g8
0h8
0i8
0j8
1k8
1(
0'
0&
0%
0$
0#
0"
0!
04)
11*
02*
1/+
18-
xk8
x2*
x/+
0l8
1j8
1k8
00+
14+
02*
1/+
xj8
x0+
x4+
1j8
1i8
00+
14+
05+
19+
xi8
x5+
x9+
1h8
1i8
0:+
17,
05+
19+
xh8
x:+
x7,
1h8
1g8
0:+
17,
08,
15-
xg8
x8,
x5-
1f8
1g8
06-
08,
15-
xf8
x6-
1f8
1e8
06-
xe8
1e8
#1230000
0U
0#!
0^"
1Z6
1H-
0~/
#1240000
1U
1#!
1^"
0Z6
1:.
0B.
0H-
1/9
0]8
1~/
1_"
0N#
1e"
0n"
1o"
0r"
1t"
1u"
0##
1$#
1%#
0+#
0,#
11#
04#
09#
0;#
1<#
0A#
1H#
0I#
0J#
1S#
0k#
1n#
1@-
1v-
1y-
1z-
1{-
1L-
0N-
1>8
0s/
0i7
0O7
1L7
0-8
148
158
068
1b7
0r7
1q7
1o7
1[7
0]7
1R7
1Q7
0(8
0)8
1*8
0{7
0|7
1~7
0#8
1$8
1u8
0n7
1#"
1F#
0O#
0v"
0'#
0L#
08-
0t8
1C!
1l8
128
1&8
1z7
1k
0V"
1M"
1L"
1K"
1H"
1G#
0W#
0V#
04&
0M#
xH-
0u!
1a!
1b!
1c!
1f!
x~/
118
1-6
1v/
1y7
0(
1M
1J
1I
1H
0X#
0[#
07-
05&
06)
04*
01+
06+
03,
01-
0L-
1i#
1p#
0~$
0-)
1|/
1`5
0i5
0"0
1s/
1u5
1C4
1i2
1<0
141
1y.
1;5
1t5
1u/
1t/
0Y#
00&
11&
19-
0;-
0J-
1{/
0s5
0r/
1j5
07&
1:-
0r5
1;-
#1250000
0U
0#!
0^"
1Z6
#1260000
1U
1#!
1^"
0Z6
19.
0:.
1]8
0\8
0F#
1f"
1N#
0e"
0m"
0o"
1s"
0t"
0u"
1y"
1{"
1##
0$#
0%#
1-#
13#
1:#
1@#
0H#
1I#
0K#
1Q#
1R#
0^#
0`#
1k#
1l#
0v-
1x-
0y-
0z-
0|-
0M7
0L7
1@8
1*6
0.8
0/8
138
058
168
0c7
0p7
0\7
0S7
1(8
1)8
0*8
0u7
0w7
1{7
1|7
0}7
1#8
1%8
0u8
1t8
0#"
1$"
1F#
0f"
1>#
0G#
1O#
0q"
1v"
1}"
1'#
15#
1=#
1D#
1T#
0a#
1o#
0s8
0t8
0C!
1B!
1.#
0>#
0d8
1?8
0,8
0_7
0b8
0Z7
0&8
0s7
0z7
1!8
0k
1j
0N"
0L"
0K"
1J"
0H"
1G#
1?#
1s8
0c8
0(#
1W#
1~"
1V#
16#
0*&
1E#
0i#
x-)
1U#
0g#
1=-
0e#
0p#
11$
xb&
0`!
0b!
0c!
1d!
0f!
01$
1>$
x+&
xa)
0?#
x83
0e5
1i5
1a8
0V7
1&0
0+8
x|/
1"0
0^7
1>5
0Y7
0v/
0K7
0y7
1U7
0M
1K
0J
0I
0G
xH/
x=5
0a5
1e5
xL,
0+&
0>$
1y$
0b&
x*)
0a)
xJ-
17-
09-
0#)
0x"
1"#
10#
18#
1?#
0O#
1?-
0.&
x8&
x8)
x6*
x3+
x8+
x5,
x3-
xN-
x>8
x78
x88
x:8
x;8
x<8
x=8
x98
1x/
1%0
1s5
0t5
x{/
1H/
xq5
183
0:6
1a5
1=5
x/4
0:-
x:+
x4)
x2*
x0+
x5+
x8,
x6-
x8-
xl8
xe8
xf8
xh8
xi8
xj8
xk8
xg8
1r5
xV"
x]"
x\"
xZ"
xY"
xX"
xW"
x["
xu!
xn!
xo!
xq!
xr!
xs!
xt!
xp!
x(
x'
x&
x%
x$
x#
x"
x!
#1270000
0U
0#!
0^"
1Z6
#1280000
1U
1#!
1^"
0Z6
03.
14.
17.
15.
18.
16.
0Y8
0[8
0X8
0Z8
0W8
1V8
0l"
1!#
05#
1L#
0o#
1/#
17#
0'#
0.#
0=#
1>#
0}"
0@#
1A#
1w-
0{-
0_"
1>-
1m"
0s"
1t"
0y"
0{"
1$#
01#
03#
0:#
0D#
1H#
0I#
0Q#
0R#
0S#
0k#
0l#
0n#
0@-
1".
1#.
1$.
1%.
1i7
1O7
1M7
1L7
1-8
1.8
1/8
158
068
1_7
1p7
1\7
1]7
0)8
1u7
1w7
0|7
1}7
0%8
0q8
1n7
0b7
1c7
1s7
0s8
1b8
1c8
1&8
0p8
0r8
1d8
028
1Z7
0o8
1n8
1'"
1%"
1("
1&"
1)"
0*"
06#
1M#
0H-
0L,
0V#
1q#
0=-
00#
1c$
0y$
0?#
0~"
0?-
0v"
0E#
1i#
0-)
0L#
0T#
1?!
1A!
1>!
1@!
1=!
0<!
1,8
128
1|/
0"0
1^7
1z7
1K7
1:6
0A6
1V7
0x7
1v/
1/4
1~/
018
1Y7
1i
1h
1g
1f
1e
0d
1U"
1T"
1S"
1R"
0M"
1I"
0i#
x-)
10#
1?#
1O#
1?-
1r#
0W#
0c$
1~$
x*&
1*)
0J-
0M#
xH-
0U#
1g!
1h!
1i!
1j!
0a!
1e!
1+8
x~/
118
1{/
0q5
x>5
0`5
1A6
1y7
0h5
x|/
1"0
1Q
1P
1O
1N
1L
0H
1!%
1i#
1p#
0~$
0-)
xJ-
1Z#
0q#
1x7
0k5
x{/
1|/
1`5
0i5
0"0
1s#
0!%
0J-
0r#
1h5
1{/
0s#
#1290000
0U
0#!
0^"
1Z6
#1300000
1U
1#!
1^"
0Z6
1:.
0]8
0N#
1e"
1s"
0t"
1z"
1{"
1|"
0##
0$#
1%#
0-#
12#
0H#
1I#
1P#
1]#
1b#
1A-
1y-
0h7
0A8
0C8
008
058
168
0,6
1S7
0(8
1)8
1*8
0t7
0u7
0v7
1|7
0}7
1u8
1#"
0F#
1f"
0O#
1v"
1}"
15#
1L#
1e#
1D-
1t8
1C!
0>#
1g"
0e7
0a8
028
0Z7
0s7
0z7
1k
1K"
0G#
1s8
1W#
1g#
1~"
16#
0i#
1M#
0H-
1.&
08&
08)
06*
03+
08+
05,
03-
0N-
1h#
0/#
1h"
1c!
0?#
1r8
0$0
1>8
178
188
1:8
1;8
1<8
1=8
198
0x/
1~/
018
1"0
0Y7
0K7
0&0
0y7
1J
0>-
1i"
1Y#
0Z#
10&
01&
x*,
0p#
1U%
x-)
1J-
0:+
04)
02*
00+
05+
08,
06-
08-
1&)
00#
1q8
07#
1j"
0#0
1l8
1e8
1f8
1h8
1i8
1j8
1k8
1g8
0{/
x|/
0F5
1i5
xK4
1r/
1k5
0j5
0V"
0]"
0\"
0Z"
0Y"
0X"
0W"
0["
0?-
1p8
17&
x0,
10)
0K-
0!#
1k"
0u!
0n!
0o!
0q!
0r!
0s!
0t!
0p!
08#
1o8
1y/
0p5
xE4
0(
0'
0&
0%
0$
0#
0"
0!
1l"
11)
1M-
0"#
0n8
0o5
1x"
18-
03)
0l8
14)
01*
0k8
12*
0/+
0j8
10+
04+
0i8
15+
09+
0h8
1:+
07,
0g8
18,
05-
0f8
16-
0e8
#1310000
0U
0#!
0^"
1Z6
1H-
0~/
#1320000
1U
1#!
1^"
0Z6
13.
04.
07.
05.
08.
09.
0:.
06.
1B.
0H-
0/9
1Y8
1]8
1\8
1[8
1X8
1Z8
1W8
0V8
1~/
0l"
1E-
1!#
0k"
05#
0L#
0D-
1/#
0h"
17#
0j"
1q"
1>#
0g"
0}"
1F#
0f"
1N#
0e"
0w-
0x-
0y-
1|-
1>-
0i"
1n"
1r"
0s"
0z"
0{"
0|"
1##
0%#
1+#
1,#
02#
14#
19#
1;#
0<#
1J#
1K#
0P#
0]#
1^#
1`#
0b#
0e#
1k#
0A-
0".
0#.
0$.
0%.
1N-
0>8
1h7
0L7
1a8
1A8
0@8
0*6
1C8
108
038
048
1r7
0q7
0o7
0[7
1,6
0R7
0Q7
1(8
0*8
1t7
1u7
1v7
1}7
0~7
0$8
0q8
0u8
0t8
1s7
0s8
0!8
0p8
0r8
1e7
128
1Z7
0o8
1n8
0'"
0#"
0$"
0%"
0("
0&"
0)"
1*"
07#
0F#
0>#
0/#
0!#
0>-
1l"
0E-
1F-
0x"
1"#
06#
0M#
xH-
10#
18#
1w"
1(#
0g#
1=-
1?#
0~"
0h#
1G#
1O#
1?-
1'#
1L#
1a#
0.&
12&
x8&
x8)
x6*
x3+
x8+
x5,
x3-
xN-
08-
13)
0m8
0n8
1q8
1o8
1r8
1s8
1t8
1p8
0?!
0C!
0B!
0A!
0>!
0@!
0=!
1<!
0F-
1l8
x>8
x78
x88
x:8
x;8
x<8
x=8
x98
1x/
0?8
028
0&8
1$0
1K7
0V7
1&0
0U7
x~/
118
1Y7
0k
0j
0i
0h
0g
0f
0e
1d
1V"
0U"
0T"
0S"
0R"
1N"
0K"
0J"
0I"
08#
0G#
0?#
00#
0"#
0?-
1x"
1G-
04)
11*
1m8
x0)
0*,
1i#
1p#
0U%
0-)
00,
xJ-
0Y#
00&
11&
0x"
0O#
0G-
0&)
0w"
1V#
1g#
14&
0=-
1M#
0H-
1e#
07&
x:+
x7,
x4)
x2*
x/+
x0+
x4+
x5+
x9+
x8,
x5-
x6-
x8-
x3)
1k8
1u!
0g!
0h!
0i!
0j!
1`!
0c!
0d!
0e!
1/+
xl8
xe8
xf8
xh8
xi8
xj8
xk8
xg8
0a8
1~/
018
1V7
0-6
0&0
0v/
1#0
0r/
1j5
x{/
1E4
1|/
1F5
0i5
0"0
1K4
xp5
1(
0Q
0P
0O
0N
0L
0K
0J
1G
xV"
x]"
x\"
xZ"
xY"
xX"
xW"
x["
x1*
00)
1K-
1X#
1[#
1#)
x5&
x6)
x4*
x1+
x6+
x3,
x1-
xL-
1x"
1O#
0i#
0p#
1~$
x-)
x1)
0J-
1.&
02&
08&
08)
06*
03+
08+
05,
03-
1N-
14+
xu!
xn!
xo!
xq!
xr!
xs!
xt!
xp!
x/+
0>8
178
188
1:8
1;8
1<8
1=8
198
0x/
1{/
xo5
x|/
0`5
1i5
1"0
xs/
xu5
xC4
xi2
x<0
x41
xy.
x;5
0%0
0u/
0t/
0y/
1p5
x(
x'
x&
x%
x$
x#
x"
x!
19+
1Y#
10&
01&
02)
01)
0M-
xJ-
15&
16)
14*
11+
16+
13,
11-
0L-
07,
01*
0/+
15+
09+
05-
13)
04+
1:+
0h8
1s/
0u5
0C4
0i2
0<0
041
0y.
0;5
x{/
1o5
1r/
0j5
1V"
0]"
0\"
0Z"
0Y"
0X"
0W"
0["
05+
14)
06-
0:+
00+
02*
08,
x3)
0g8
12)
04)
11*
12*
10+
15+
1:+
18,
16-
17&
08-
13)
1f8
1j8
1i8
1g8
1e8
0k8
1h8
1u!
0n!
0o!
0q!
0r!
0s!
0t!
0p!
x4)
x1*
1l8
0e8
0f8
0g8
0h8
0i8
0j8
1k8
1(
0'
0&
0%
0$
0#
0"
0!
04)
11*
02*
1/+
18-
xk8
x2*
x/+
0l8
1j8
1k8
00+
14+
02*
1/+
xj8
x0+
x4+
1j8
1i8
00+
14+
05+
19+
xi8
x5+
x9+
1h8
1i8
0:+
17,
05+
19+
xh8
x:+
x7,
1h8
1g8
0:+
17,
08,
15-
xg8
x8,
x5-
1f8
1g8
06-
08,
15-
xf8
x6-
1f8
1e8
06-
xe8
1e8
#1330000
0U
0#!
0^"
1Z6
1H-
0~/
#1340000
1U
1#!
1^"
0Z6
1:.
0B.
0H-
1/9
0]8
1~/
1_"
0N#
1e"
0n"
1o"
0r"
1t"
1u"
0##
1$#
1%#
0+#
0,#
11#
04#
09#
0;#
1<#
0A#
1H#
0I#
0J#
1S#
0k#
1n#
1@-
1v-
1y-
1z-
1{-
1L-
0N-
1>8
0s/
0i7
0O7
1L7
0-8
148
158
068
1b7
0r7
1q7
1o7
1[7
0]7
1R7
1Q7
0(8
0)8
1*8
0{7
0|7
1~7
0#8
1$8
1u8
0n7
1#"
1F#
0O#
0v"
0'#
0L#
08-
0t8
1C!
1l8
128
1&8
1z7
1k
0V"
1M"
1L"
1K"
1H"
1G#
0W#
0V#
04&
0M#
xH-
0u!
1a!
1b!
1c!
1f!
x~/
118
1-6
1v/
1y7
0(
1M
1J
1I
1H
0X#
0[#
07-
05&
06)
04*
01+
06+
03,
01-
0L-
1i#
1p#
0~$
0-)
1|/
1`5
0i5
0"0
1s/
1u5
1C4
1i2
1<0
141
1y.
1;5
1t5
1u/
1t/
0Y#
00&
11&
19-
0;-
0J-
1{/
0s5
0r/
1j5
07&
1:-
0r5
1;-
#1350000
0U
0#!
0^"
1Z6
#1360000
1U
1#!
1^"
0Z6
19.
0:.
1]8
0\8
0F#
1f"
1N#
0e"
0m"
0o"
1s"
0t"
0u"
1y"
1{"
1##
0$#
0%#
1-#
13#
1:#
1@#
0H#
1I#
0K#
1Q#
1R#
0^#
0`#
1k#
1l#
0v-
1x-
0y-
0z-
0|-
0M7
0L7
1@8
1*6
0.8
0/8
138
058
168
0c7
0p7
0\7
0S7
1(8
1)8
0*8
0u7
0w7
1{7
1|7
0}7
1#8
1%8
0u8
1t8
0#"
1$"
1F#
0f"
1>#
0G#
1O#
0q"
1v"
1}"
1'#
15#
1=#
1D#
1T#
0a#
1o#
0s8
0t8
0C!
1B!
1.#
0>#
0d8
1?8
0,8
0_7
0b8
0Z7
0&8
0s7
0z7
1!8
0k
1j
0N"
0L"
0K"
1J"
0H"
1G#
1?#
1s8
0c8
0(#
1W#
1~"
1V#
16#
0*&
1E#
0i#
x-)
1U#
0g#
1=-
0e#
0p#
11$
xb&
0`!
0b!
0c!
1d!
0f!
01$
1>$
x+&
xa)
0?#
x83
0e5
1i5
1a8
0V7
1&0
0+8
x|/
1"0
0^7
1>5
0Y7
0v/
0K7
0y7
1U7
0M
1K
0J
0I
0G
xH/
x=5
0a5
1e5
xL,
0+&
0>$
1y$
0b&
x*)
0a)
xJ-
17-
09-
0#)
0x"
1"#
10#
18#
1?#
0O#
1?-
0.&
x8&
x8)
x6*
x3+
x8+
x5,
x3-
xN-
x>8
x78
x88
x:8
x;8
x<8
x=8
x98
1x/
1%0
1s5
0t5
x{/
1H/
xq5
183
0:6
1a5
1=5
x/4
0:-
x:+
x4)
x2*
x0+
x5+
x8,
x6-
x8-
xl8
xe8
xf8
xh8
xi8
xj8
xk8
xg8
1r5
xV"
x]"
x\"
xZ"
xY"
xX"
xW"
x["
xu!
xn!
xo!
xq!
xr!
xs!
xt!
xp!
x(
x'
x&
x%
x$
x#
x"
x!
#1370000
0U
0#!
0^"
1Z6
#1380000
1U
1#!
1^"
0Z6
03.
14.
17.
15.
18.
16.
0Y8
0[8
0X8
0Z8
0W8
1V8
0l"
1!#
05#
1L#
0o#
1/#
17#
0'#
0.#
0=#
1>#
0}"
0@#
1A#
1w-
0{-
0_"
1>-
1m"
0s"
1t"
0y"
0{"
1$#
01#
03#
0:#
0D#
1H#
0I#
0Q#
0R#
0S#
0k#
0l#
0n#
0@-
1".
1#.
1$.
1%.
1i7
1O7
1M7
1L7
1-8
1.8
1/8
158
068
1_7
1p7
1\7
1]7
0)8
1u7
1w7
0|7
1}7
0%8
0q8
1n7
0b7
1c7
1s7
0s8
1b8
1c8
1&8
0p8
0r8
1d8
028
1Z7
0o8
1n8
1'"
1%"
1("
1&"
1)"
0*"
06#
1M#
0H-
0L,
0V#
1q#
0=-
00#
1c$
0y$
0?#
0~"
0?-
0v"
0E#
1i#
0-)
0L#
0T#
1?!
1A!
1>!
1@!
1=!
0<!
1,8
128
1|/
0"0
1^7
1z7
1K7
1:6
0A6
1V7
0x7
1v/
1/4
1~/
018
1Y7
1i
1h
1g
1f
1e
0d
1U"
1T"
1S"
1R"
0M"
1I"
0i#
x-)
10#
1?#
1O#
1?-
1r#
0W#
0c$
1~$
x*&
1*)
0J-
0M#
xH-
0U#
1g!
1h!
1i!
1j!
0a!
1e!
1+8
x~/
118
1{/
0q5
x>5
0`5
1A6
1y7
0h5
x|/
1"0
1Q
1P
1O
1N
1L
0H
1!%
1i#
1p#
0~$
0-)
xJ-
1Z#
0q#
1x7
0k5
x{/
1|/
1`5
0i5
0"0
1s#
0!%
0J-
0r#
1h5
1{/
0s#
#1390000
0U
0#!
0^"
1Z6
#1400000
1U
1#!
1^"
0Z6
1:.
0]8
0N#
1e"
1s"
0t"
1z"
1{"
1|"
0##
0$#
1%#
0-#
12#
0H#
1I#
1P#
1]#
1b#
1A-
1y-
0h7
0A8
0C8
008
058
168
0,6
1S7
0(8
1)8
1*8
0t7
0u7
0v7
1|7
0}7
1u8
1#"
0F#
1f"
0O#
1v"
1}"
15#
1L#
1e#
1D-
1t8
1C!
0>#
1g"
0e7
0a8
028
0Z7
0s7
0z7
1k
1K"
0G#
1s8
1W#
1g#
1~"
16#
0i#
1M#
0H-
1.&
08&
08)
06*
03+
08+
05,
03-
0N-
1h#
0/#
1h"
1c!
0?#
1r8
0$0
1>8
178
188
1:8
1;8
1<8
1=8
198
0x/
1~/
018
1"0
0Y7
0K7
0&0
0y7
1J
0>-
1i"
1Y#
0Z#
10&
01&
x*,
0p#
1U%
x-)
1J-
0:+
04)
02*
00+
05+
08,
06-
08-
1&)
00#
1q8
07#
1j"
0#0
1l8
1e8
1f8
1h8
1i8
1j8
1k8
1g8
0{/
x|/
0F5
1i5
xK4
1r/
1k5
0j5
0V"
0]"
0\"
0Z"
0Y"
0X"
0W"
0["
0?-
1p8
17&
x0,
10)
0K-
0!#
1k"
0u!
0n!
0o!
0q!
0r!
0s!
0t!
0p!
08#
1o8
1y/
0p5
xE4
0(
0'
0&
0%
0$
0#
0"
0!
1l"
11)
1M-
0"#
0n8
0o5
1x"
18-
03)
0l8
14)
01*
0k8
12*
0/+
0j8
10+
04+
0i8
15+
09+
0h8
1:+
07,
0g8
18,
05-
0f8
16-
0e8
#1410000
0U
0#!
0^"
1Z6
1H-
0~/
#1420000
1U
1#!
1^"
0Z6
13.
04.
07.
05.
08.
09.
0:.
06.
1B.
0H-
0/9
1Y8
1]8
1\8
1[8
1X8
1Z8
1W8
0V8
1~/
0l"
1E-
1!#
0k"
05#
0L#
0D-
1/#
0h"
17#
0j"
1q"
1>#
0g"
0}"
1F#
0f"
1N#
0e"
0w-
0x-
0y-
1|-
1>-
0i"
1n"
1r"
0s"
0z"
0{"
0|"
1##
0%#
1+#
1,#
02#
14#
19#
1;#
0<#
1J#
1K#
0P#
0]#
1^#
1`#
0b#
0e#
1k#
0A-
0".
0#.
0$.
0%.
1N-
0>8
1h7
0L7
1a8
1A8
0@8
0*6
1C8
108
038
048
1r7
0q7
0o7
0[7
1,6
0R7
0Q7
1(8
0*8
1t7
1u7
1v7
1}7
0~7
0$8
0q8
0u8
0t8
1s7
0s8
0!8
0p8
0r8
1e7
128
1Z7
0o8
1n8
0'"
0#"
0$"
0%"
0("
0&"
0)"
1*"
07#
0F#
0>#
0/#
0!#
0>-
1l"
0E-
1F-
0x"
1"#
06#
0M#
xH-
10#
18#
1w"
1(#
0g#
1=-
1?#
0~"
0h#
1G#
1O#
1?-
1'#
1L#
1a#
0.&
12&
x8&
x8)
x6*
x3+
x8+
x5,
x3-
xN-
08-
13)
0m8
0n8
1q8
1o8
1r8
1s8
1t8
1p8
0?!
0C!
0B!
0A!
0>!
0@!
0=!
1<!
0F-
1l8
x>8
x78
x88
x:8
x;8
x<8
x=8
x98
1x/
0?8
028
0&8
1$0
1K7
0V7
1&0
0U7
x~/
118
1Y7
0k
0j
0i
0h
0g
0f
0e
1d
1V"
0U"
0T"
0S"
0R"
1N"
0K"
0J"
0I"
08#
0G#
0?#
00#
0"#
0?-
1x"
1G-
04)
11*
1m8
x0)
0*,
1i#
1p#
0U%
0-)
00,
xJ-
0Y#
00&
11&
0x"
0O#
0G-
0&)
0w"
1V#
1g#
14&
0=-
1M#
0H-
1e#
07&
x:+
x7,
x4)
x2*
x/+
x0+
x4+
x5+
x9+
x8,
x5-
x6-
x8-
x3)
1k8
1u!
0g!
0h!
0i!
0j!
1`!
0c!
0d!
0e!
1/+
xl8
xe8
xf8
xh8
xi8
xj8
xk8
xg8
0a8
1~/
018
1V7
0-6
0&0
0v/
1#0
0r/
1j5
x{/
1E4
1|/
1F5
0i5
0"0
1K4
xp5
1(
0Q
0P
0O
0N
0L
0K
0J
1G
xV"
x]"
x\"
xZ"
xY"
xX"
xW"
x["
x1*
00)
1K-
1X#
1[#
1#)
x5&
x6)
x4*
x1+
x6+
x3,
x1-
xL-
1x"
1O#
0i#
0p#
1~$
x-)
x1)
0J-
1.&
02&
08&
08)
06*
03+
08+
05,
03-
1N-
14+
xu!
xn!
xo!
xq!
xr!
xs!
xt!
xp!
x/+
0>8
178
188
1:8
1;8
1<8
1=8
198
0x/
1{/
xo5
x|/
0`5
1i5
1"0
xs/
xu5
xC4
xi2
x<0
x41
xy.
x;5
0%0
0u/
0t/
0y/
1p5
x(
x'
x&
x%
x$
x#
x"
x!
19+
1Y#
10&
01&
02)
01)
0M-
xJ-
15&
16)
14*
11+
16+
13,
11-
0L-
07,
01*
0/+
15+
09+
05-
13)
04+
1:+
0h8
1s/
0u5
0C4
0i2
0<0
041
0y.
0;5
x{/
1o5
1r/
0j5
1V"
0]"
0\"
0Z"
0Y"
0X"
0W"
0["
05+
14)
06-
0:+
00+
02*
08,
x3)
0g8
12)
04)
11*
12*
10+
15+
1:+
18,
16-
17&
08-
13)
1f8
1j8
1i8
1g8
1e8
0k8
1h8
1u!
0n!
0o!
0q!
0r!
0s!
0t!
0p!
x4)
x1*
1l8
0e8
0f8
0g8
0h8
0i8
0j8
1k8
1(
0'
0&
0%
0$
0#
0"
0!
04)
11*
02*
1/+
18-
xk8
x2*
x/+
0l8
1j8
1k8
00+
14+
02*
1/+
xj8
x0+
x4+
1j8
1i8
00+
14+
05+
19+
xi8
x5+
x9+
1h8
1i8
0:+
17,
05+
19+
xh8
x:+
x7,
1h8
1g8
0:+
17,
08,
15-
xg8
x8,
x5-
1f8
1g8
06-
08,
15-
xf8
x6-
1f8
1e8
06-
xe8
1e8
#1430000
0U
0#!
0^"
1Z6
1H-
0~/
#1440000
1U
1#!
1^"
0Z6
1:.
0B.
0H-
1/9
0]8
1~/
1_"
0N#
1e"
0n"
1o"
0r"
1t"
1u"
0##
1$#
1%#
0+#
0,#
11#
04#
09#
0;#
1<#
0A#
1H#
0I#
0J#
1S#
0k#
1n#
1@-
1v-
1y-
1z-
1{-
1L-
0N-
1>8
0s/
0i7
0O7
1L7
0-8
148
158
068
1b7
0r7
1q7
1o7
1[7
0]7
1R7
1Q7
0(8
0)8
1*8
0{7
0|7
1~7
0#8
1$8
1u8
0n7
1#"
1F#
0O#
0v"
0'#
0L#
08-
0t8
1C!
1l8
128
1&8
1z7
1k
0V"
1M"
1L"
1K"
1H"
1G#
0W#
0V#
04&
0M#
xH-
0u!
1a!
1b!
1c!
1f!
x~/
118
1-6
1v/
1y7
0(
1M
1J
1I
1H
0X#
0[#
07-
05&
06)
04*
01+
06+
03,
01-
0L-
1i#
1p#
0~$
0-)
1|/
1`5
0i5
0"0
1s/
1u5
1C4
1i2
1<0
141
1y.
1;5
1t5
1u/
1t/
0Y#
00&
11&
19-
0;-
0J-
1{/
0s5
0r/
1j5
07&
1:-
0r5
1;-
#1450000
0U
0#!
0^"
1Z6
#1460000
1U
1#!
1^"
0Z6
19.
0:.
1]8
0\8
0F#
1f"
1N#
0e"
0m"
0o"
1s"
0t"
0u"
1y"
1{"
1##
0$#
0%#
1-#
13#
1:#
1@#
0H#
1I#
0K#
1Q#
1R#
0^#
0`#
1k#
1l#
0v-
1x-
0y-
0z-
0|-
0M7
0L7
1@8
1*6
0.8
0/8
138
058
168
0c7
0p7
0\7
0S7
1(8
1)8
0*8
0u7
0w7
1{7
1|7
0}7
1#8
1%8
0u8
1t8
0#"
1$"
1F#
0f"
1>#
0G#
1O#
0q"
1v"
1}"
1'#
15#
1=#
1D#
1T#
0a#
1o#
0s8
0t8
0C!
1B!
1.#
0>#
0d8
1?8
0,8
0_7
0b8
0Z7
0&8
0s7
0z7
1!8
0k
1j
0N"
0L"
0K"
1J"
0H"
1G#
1?#
1s8
0c8
0(#
1W#
1~"
1V#
16#
0*&
1E#
0i#
x-)
1U#
0g#
1=-
0e#
0p#
11$
xb&
0`!
0b!
0c!
1d!
0f!
01$
1>$
x+&
xa)
0?#
x83
0e5
1i5
1a8
0V7
1&0
0+8
x|/
1"0
0^7
1>5
0Y7
0v/
0K7
0y7
1U7
0M
1K
0J
0I
0G
xH/
x=5
0a5
1e5
xL,
0+&
0>$
1y$
0b&
x*)
0a)
xJ-
17-
09-
0#)
0x"
1"#
10#
18#
1?#
0O#
1?-
0.&
x8&
x8)
x6*
x3+
x8+
x5,
x3-
xN-
x>8
x78
x88
x:8
x;8
x<8
x=8
x98
1x/
1%0
1s5
0t5
x{/
1H/
xq5
183
0:6
1a5
1=5
x/4
0:-
x:+
x4)
x2*
x0+
x5+
x8,
x6-
x8-
xl8
xe8
xf8
xh8
xi8
xj8
xk8
xg8
1r5
xV"
x]"
x\"
xZ"
xY"
xX"
xW"
x["
xu!
xn!
xo!
xq!
xr!
xs!
xt!
xp!
x(
x'
x&
x%
x$
x#
x"
x!
#1470000
0U
0#!
0^"
1Z6
#1480000
1U
1#!
1^"
0Z6
03.
14.
17.
15.
18.
16.
0Y8
0[8
0X8
0Z8
0W8
1V8
0l"
1!#
05#
1L#
0o#
1/#
17#
0'#
0.#
0=#
1>#
0}"
0@#
1A#
1w-
0{-
0_"
1>-
1m"
0s"
1t"
0y"
0{"
1$#
01#
03#
0:#
0D#
1H#
0I#
0Q#
0R#
0S#
0k#
0l#
0n#
0@-
1".
1#.
1$.
1%.
1i7
1O7
1M7
1L7
1-8
1.8
1/8
158
068
1_7
1p7
1\7
1]7
0)8
1u7
1w7
0|7
1}7
0%8
0q8
1n7
0b7
1c7
1s7
0s8
1b8
1c8
1&8
0p8
0r8
1d8
028
1Z7
0o8
1n8
1'"
1%"
1("
1&"
1)"
0*"
06#
1M#
0H-
0L,
0V#
1q#
0=-
00#
1c$
0y$
0?#
0~"
0?-
0v"
0E#
1i#
0-)
0L#
0T#
1?!
1A!
1>!
1@!
1=!
0<!
1,8
128
1|/
0"0
1^7
1z7
1K7
1:6
0A6
1V7
0x7
1v/
1/4
1~/
018
1Y7
1i
1h
1g
1f
1e
0d
1U"
1T"
1S"
1R"
0M"
1I"
0i#
x-)
10#
1?#
1O#
1?-
1r#
0W#
0c$
1~$
x*&
1*)
0J-
0M#
xH-
0U#
1g!
1h!
1i!
1j!
0a!
1e!
1+8
x~/
118
1{/
0q5
x>5
0`5
1A6
1y7
0h5
x|/
1"0
1Q
1P
1O
1N
1L
0H
1!%
1i#
1p#
0~$
0-)
xJ-
1Z#
0q#
1x7
0k5
x{/
1|/
1`5
0i5
0"0
1s#
0!%
0J-
0r#
1h5
1{/
0s#
#1490000
0U
0#!
0^"
1Z6
#1500000
