{"vcs1":{"timestamp_begin":1750908101.691316617, "rt":0.32, "ut":0.21, "st":0.07}}
{"vcselab":{"timestamp_begin":1750908102.084802227, "rt":0.20, "ut":0.13, "st":0.05}}
{"link":{"timestamp_begin":1750908102.339944599, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750908101.366979867}
{"VCS_COMP_START_TIME": 1750908101.366979867}
{"VCS_COMP_END_TIME": 1750908102.667866952}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2529467}}
{"stitch_vcselab": {"peak_mem": 2529507}}
