INFO: [VRFC 10-163] Analyzing VHDL file "Z:/University/Architettura Sistemi Digitali/VHDL/exercise/exe 12/exe 12.srcs/sources_1/imports/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_N_4'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/University/Architettura Sistemi Digitali/VHDL/exercise/exe 12/exe 12.srcs/sources_1/new/A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'A'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/University/Architettura Sistemi Digitali/VHDL/exercise/exe 12/exe 12.srcs/sources_1/new/A_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'A_B'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/University/Architettura Sistemi Digitali/VHDL/exercise/exe 12/exe 12.srcs/sim_1/new/tb_A_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_A_B'
