module tb_init();

// Your testbench goes here.
logic clk, rst_n, en, rdy, wren;
logic [7:0] addr, wrdata;
logic [7:0] i;

init dut(.*);
initial begin
clk = 1'b0; #5;
forever begin
clk = 1'b1; #5;
clk = 1'b0; #5;
end
end

initial begin
rst_n = 1'b1;
en = 1;#5;
en = 1;
rst_n = 1'b0;#5;
en = 0;
rst_n = 1'b1;#5;
en = 0;
rst_n = 1; #5;
en = 0;
rst_n = 1;



//assert(rdy === 1'b1);


//assert(rdy === 1'b0);
//assert(en === 1'b0);
#1000;

//for(i = 0; i <=255; i ++) begin
//assert(wren === 1'b1);
//assert(addr === i);
//assert(wrdata === i);
//#5;
//end

$display("Test passed");

$stop;
end

endmodule: tb_init