

================================================================
== Vitis HLS Report for 'ofdm_receiver'
================================================================
* Date:           Fri Dec 15 22:14:20 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_ofdm_rx
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |                                                    |                                         |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |grp_fft_fu_231                                      |fft                                      |        ?|        ?|          ?|          ?|     ?|     ?|  dataflow|
        |grp_ofdm_receiver_Pipeline_VITIS_LOOP_104_1_fu_279  |ofdm_receiver_Pipeline_VITIS_LOOP_104_1  |     3074|     3074|  30.740 us|  30.740 us|  3074|  3074|        no|
        |grp_ofdm_receiver_Pipeline_VITIS_LOOP_8_1_fu_287    |ofdm_receiver_Pipeline_VITIS_LOOP_8_1    |     1033|     1033|  10.330 us|  10.330 us|  1033|  1033|        no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     91|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      106|  121|   20661|  27898|    0|
|Memory           |        9|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    559|    -|
|Register         |        -|    -|     228|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      115|  121|   20889|  28548|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       41|   55|      19|     53|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+-----+-------+-------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+-----+-------+-------+-----+
    |grp_fft_fu_231                                      |fft                                      |       98|  121|  18422|  25811|    0|
    |input_r_m_axi_U                                     |input_r_m_axi                            |        4|    0|    830|    734|    0|
    |my_ofdm_s_axi_U                                     |my_ofdm_s_axi                            |        0|    0|    112|    168|    0|
    |grp_ofdm_receiver_Pipeline_VITIS_LOOP_104_1_fu_279  |ofdm_receiver_Pipeline_VITIS_LOOP_104_1  |        0|    0|    132|    139|    0|
    |grp_ofdm_receiver_Pipeline_VITIS_LOOP_8_1_fu_287    |ofdm_receiver_Pipeline_VITIS_LOOP_8_1    |        0|    0|    335|    312|    0|
    |output_r_m_axi_U                                    |output_r_m_axi                           |        4|    0|    830|    734|    0|
    +----------------------------------------------------+-----------------------------------------+---------+-----+-------+-------+-----+
    |Total                                               |                                         |      106|  121|  20661|  27898|    0|
    +----------------------------------------------------+-----------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |dout_U    |dout_RAM_AUTO_1R1W    |        1|  0|   0|    0|  1024|    2|     1|         2048|
    |xr_U      |xr_RAM_AUTO_1R1W      |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |xi_U      |xr_RAM_AUTO_1R1W      |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |xr_out_U  |xr_out_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |xi_out_U  |xr_out_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                      |        9|  0|   0|    0|  5120|  130|     5|       133120|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_307_p2                |         +|   0|  0|  39|          32|           3|
    |add_ln26_fu_384_p2                |         +|   0|  0|  23|          16|           1|
    |ap_block_state18_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln27_fu_389_p2               |      icmp|   0|  0|  23|          16|          11|
    |ap_sync_grp_fft_fu_231_ap_done    |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_fft_fu_231_ap_ready   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  91|          67|          18|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  93|         19|    1|         19|
    |ap_phi_mux_count_new_0_phi_fu_224_p4  |   9|          2|   16|         32|
    |count_new_0_reg_221                   |   9|          2|   16|         32|
    |dout_address0                         |  14|          3|   10|         30|
    |dout_ce0                              |  14|          3|    1|          3|
    |dout_ce1                              |   9|          2|    1|          2|
    |dout_we0                              |   9|          2|    1|          2|
    |dout_we1                              |   9|          2|    1|          2|
    |input_r_ARADDR                        |  14|          3|   32|         96|
    |input_r_blk_n_AR                      |   9|          2|    1|          2|
    |input_r_blk_n_R                       |   9|          2|    1|          2|
    |output_r_blk_n_AW                     |   9|          2|    1|          2|
    |output_r_blk_n_B                      |   9|          2|    1|          2|
    |output_r_blk_n_W                      |   9|          2|    1|          2|
    |xi_address0                           |  14|          3|   10|         30|
    |xi_ce0                                |  14|          3|    1|          3|
    |xi_ce1                                |   9|          2|    1|          2|
    |xi_out_address0                       |  20|          4|   10|         40|
    |xi_out_address1                       |  20|          4|   10|         40|
    |xi_out_ce0                            |  20|          4|    1|          4|
    |xi_out_ce1                            |  20|          4|    1|          4|
    |xi_out_d0                             |  14|          3|   32|         96|
    |xi_out_d1                             |  14|          3|   32|         96|
    |xi_out_we0                            |  14|          3|    1|          3|
    |xi_out_we1                            |  14|          3|    1|          3|
    |xr_address0                           |  14|          3|   10|         30|
    |xr_ce0                                |  14|          3|    1|          3|
    |xr_ce1                                |   9|          2|    1|          2|
    |xr_out_address0                       |  20|          4|   10|         40|
    |xr_out_address1                       |  14|          3|   10|         30|
    |xr_out_ce0                            |  20|          4|    1|          4|
    |xr_out_ce1                            |  14|          3|    1|          3|
    |xr_out_d0                             |  14|          3|   32|         96|
    |xr_out_d1                             |  14|          3|   32|         96|
    |xr_out_we0                            |  14|          3|    1|          3|
    |xr_out_we1                            |  14|          3|    1|          3|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 559|        118|  284|        859|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |  18|   0|   18|          0|
    |ap_sync_reg_grp_fft_fu_231_ap_done                               |   1|   0|    1|          0|
    |ap_sync_reg_grp_fft_fu_231_ap_ready                              |   1|   0|    1|          0|
    |count                                                            |  16|   0|   16|          0|
    |count_new_0_reg_221                                              |  16|   0|   16|          0|
    |dout_load_reg_442                                                |   2|   0|    2|          0|
    |grp_fft_fu_231_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_ofdm_receiver_Pipeline_VITIS_LOOP_104_1_fu_279_ap_start_reg  |   1|   0|    1|          0|
    |grp_ofdm_receiver_Pipeline_VITIS_LOOP_8_1_fu_287_ap_start_reg    |   1|   0|    1|          0|
    |icmp_ln27_reg_468                                                |   1|   0|    1|          0|
    |input_r_addr_1_read_reg_458                                      |  32|   0|   32|          0|
    |input_r_addr_read_reg_453                                        |  32|   0|   32|          0|
    |trunc_ln1_reg_406                                                |  30|   0|   30|          0|
    |trunc_ln2_reg_411                                                |  30|   0|   30|          0|
    |trunc_ln_reg_401                                                 |  30|   0|   30|          0|
    |zext_ln22_reg_431                                                |  16|   0|   32|         16|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 228|   0|  244|         16|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------------+-----+-----+------------+---------------+--------------+
|s_axi_my_ofdm_AWVALID    |   in|    1|       s_axi|        my_ofdm|        scalar|
|s_axi_my_ofdm_AWREADY    |  out|    1|       s_axi|        my_ofdm|        scalar|
|s_axi_my_ofdm_AWADDR     |   in|    5|       s_axi|        my_ofdm|        scalar|
|s_axi_my_ofdm_WVALID     |   in|    1|       s_axi|        my_ofdm|        scalar|
|s_axi_my_ofdm_WREADY     |  out|    1|       s_axi|        my_ofdm|        scalar|
|s_axi_my_ofdm_WDATA      |   in|   32|       s_axi|        my_ofdm|        scalar|
|s_axi_my_ofdm_WSTRB      |   in|    4|       s_axi|        my_ofdm|        scalar|
|s_axi_my_ofdm_ARVALID    |   in|    1|       s_axi|        my_ofdm|        scalar|
|s_axi_my_ofdm_ARREADY    |  out|    1|       s_axi|        my_ofdm|        scalar|
|s_axi_my_ofdm_ARADDR     |   in|    5|       s_axi|        my_ofdm|        scalar|
|s_axi_my_ofdm_RVALID     |  out|    1|       s_axi|        my_ofdm|        scalar|
|s_axi_my_ofdm_RREADY     |   in|    1|       s_axi|        my_ofdm|        scalar|
|s_axi_my_ofdm_RDATA      |  out|   32|       s_axi|        my_ofdm|        scalar|
|s_axi_my_ofdm_RRESP      |  out|    2|       s_axi|        my_ofdm|        scalar|
|s_axi_my_ofdm_BVALID     |  out|    1|       s_axi|        my_ofdm|        scalar|
|s_axi_my_ofdm_BREADY     |   in|    1|       s_axi|        my_ofdm|        scalar|
|s_axi_my_ofdm_BRESP      |  out|    2|       s_axi|        my_ofdm|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  ofdm_receiver|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|  ofdm_receiver|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|  ofdm_receiver|  return value|
|m_axi_input_r_AWVALID    |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWREADY    |   in|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWADDR     |  out|   32|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWID       |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWLEN      |  out|    8|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWSIZE     |  out|    3|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWBURST    |  out|    2|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWLOCK     |  out|    2|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWCACHE    |  out|    4|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWPROT     |  out|    3|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWQOS      |  out|    4|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWREGION   |  out|    4|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWUSER     |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_WVALID     |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_WREADY     |   in|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_WDATA      |  out|   32|       m_axi|        input_r|       pointer|
|m_axi_input_r_WSTRB      |  out|    4|       m_axi|        input_r|       pointer|
|m_axi_input_r_WLAST      |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_WID        |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_WUSER      |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARVALID    |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARREADY    |   in|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARADDR     |  out|   32|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARID       |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARLEN      |  out|    8|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARSIZE     |  out|    3|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARBURST    |  out|    2|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARLOCK     |  out|    2|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARCACHE    |  out|    4|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARPROT     |  out|    3|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARQOS      |  out|    4|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARREGION   |  out|    4|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARUSER     |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_RVALID     |   in|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_RREADY     |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_RDATA      |   in|   32|       m_axi|        input_r|       pointer|
|m_axi_input_r_RLAST      |   in|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_RID        |   in|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_RUSER      |   in|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_RRESP      |   in|    2|       m_axi|        input_r|       pointer|
|m_axi_input_r_BVALID     |   in|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_BREADY     |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_BRESP      |   in|    2|       m_axi|        input_r|       pointer|
|m_axi_input_r_BID        |   in|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_BUSER      |   in|    1|       m_axi|        input_r|       pointer|
|m_axi_output_r_AWVALID   |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWREADY   |   in|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWADDR    |  out|   32|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWID      |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWLEN     |  out|    8|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWSIZE    |  out|    3|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWBURST   |  out|    2|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWLOCK    |  out|    2|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWCACHE   |  out|    4|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWPROT    |  out|    3|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWQOS     |  out|    4|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWREGION  |  out|    4|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWUSER    |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_WVALID    |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_WREADY    |   in|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_WDATA     |  out|   32|       m_axi|       output_r|       pointer|
|m_axi_output_r_WSTRB     |  out|    4|       m_axi|       output_r|       pointer|
|m_axi_output_r_WLAST     |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_WID       |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_WUSER     |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARVALID   |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARREADY   |   in|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARADDR    |  out|   32|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARID      |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARLEN     |  out|    8|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARSIZE    |  out|    3|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARBURST   |  out|    2|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARLOCK    |  out|    2|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARCACHE   |  out|    4|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARPROT    |  out|    3|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARQOS     |  out|    4|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARREGION  |  out|    4|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARUSER    |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_RVALID    |   in|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_RREADY    |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_RDATA     |   in|   32|       m_axi|       output_r|       pointer|
|m_axi_output_r_RLAST     |   in|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_RID       |   in|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_RUSER     |   in|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_RRESP     |   in|    2|       m_axi|       output_r|       pointer|
|m_axi_output_r_BVALID    |   in|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_BREADY    |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_BRESP     |   in|    2|       m_axi|       output_r|       pointer|
|m_axi_output_r_BID       |   in|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_BUSER     |   in|    1|       m_axi|       output_r|       pointer|
+-------------------------+-----+-----+------------+---------------+--------------+

