# MSCCL++ Expert-Parallel (EP) extension

A port of DeepEP's MoE `dispatch` / `combine` primitives into MSCCL++,
targeting:

- **High-Throughput (HT) mode** from [DeepEP](https://github.com/deepseek-ai/DeepEP),
  branch `chhwang/dev-atomic-add-cleanup` — which already swaps NVSHMEM for
  `mscclpp::PortChannel` / `mscclpp::MemoryChannel`.
- **Low-Latency (LL) mode** from [`nccl/contrib/nccl_ep`](https://github.com/NVIDIA/nccl/tree/master/contrib/nccl_ep),
  which implements pure-RDMA dispatch/combine on top of the NCCL Device API.

## Status

| Feature                            | Status                                      |
|------------------------------------|---------------------------------------------|
| `Buffer` construction + IPC + sync | ✅ ported (NVLink + RDMA)                          |
| `get_dispatch_layout`              | ✅ ported                                          |
| `intranode_dispatch` (NVLink)      | ✅ validated (8 ranks, 1 node)                    |
| `intranode_combine` (NVLink)       | ✅ validated (8 ranks, 1 node)                    |
| `internode_dispatch` (NVLink+RDMA) | ✅ validated (16 ranks, 2×H100×8)                 |
| `internode_combine` (NVLink+RDMA)  | ✅ validated (16 ranks, 2×H100×8)                 |
| `low_latency_dispatch` (RDMA+IPC)  | ✅ validated (8 ranks intra-node; 16 ranks 2×H100) |
| `low_latency_combine` (RDMA+IPC)   | ✅ validated (8 ranks intra-node; 16 ranks 2×H100) |
| Multi-`ProxyService` sharding      | ✅ env-tunable, arch-aware default                 |
| `Connection::atomicAdd` API        | ✅ cherry-picked into mscclpp                      |
| Python frontend `mscclpp.ext.ep`   | ✅ wraps HT + LL paths                             |
| pybind11 module `mscclpp_ep_cpp`   | ✅ builds conditionally                            |

Internode HT was validated end-to-end on two H100×8 nodes connected over
Infiniband using [`test/python/ext/ep/test_internode_multirank.py`](../../../test/python/ext/ep/test_internode_multirank.py).
All 16 ranks complete dispatch followed by combine with exact (zero-diff)
recovery of the per-rank token payloads.

The low-latency (LL) path uses a mixed transport: `MemoryChannel` (CUDA
IPC) for same-node peers and `PortChannel` (CPU proxy + IB verbs) for
remote peers. The DeepEP LL kernels were translated as follows:

| DeepEP / IBGDA                           | MSCCL++ replacement                                              |
|------------------------------------------|------------------------------------------------------------------|
| `nvshmemx_barrier_all_block()`           | signal + wait ring across per-peer channel handles               |
| `nvshmemi_ibgda_put_nbi_warp(...)` (intra-node) | `MemoryChannelDeviceHandle::put` (CUDA IPC, no proxy)     |
| `nvshmemi_ibgda_put_nbi_warp(...)` (inter-node) | lane-0 `PortChannelDeviceHandle::put(dst_off, src_off, n)` |
| `nvshmemi_ibgda_amo_nonfetch_add(...)`   | lane-0 `atomicAdd` on the corresponding channel handle           |

LL was validated on:
- 8 ranks × 1 H100 node (NVLink + CUDA-IPC fast path).
- 16 ranks × 2 H100×8 nodes (mixed CUDA-IPC intra-node + IB inter-node).

### `num_proxy_services` / proxy sharding

A single `mscclpp::ProxyService` is one CPU host thread driving one
FIFO. With 8 GPUs / node sharing one proxy, the host thread becomes the
bottleneck for cross-node LL traffic. `Buffer` therefore allocates `N`
ProxyServices and shards `PortChannel`s across them by `(qp_idx,
dst_rank)`.

- Default: `8` on Hopper (sm_90), `1` on Blackwell / sm_100+ (NVSwitch).
- Override at runtime: `MSCCLPP_EP_NUM_PROXIES=<N>` (clamped to ≥1).
  Rank 0 prints the resolved value at construction.
- Sweet spot on 2×H100×8 is `N=8`; `N=12` over-subscribes the host CPUs
  and collapses throughput.

### Known limitations

- LL performance will NOT match IBGDA for cross-node traffic — remote
  peers go through a CPU proxy. The port is for functional parity, not
  latency. (Intra-node LL traffic uses CUDA IPC and is competitive.)
- Unlike DeepEP, this port drives LL through `PortChannel` /
  `MemoryChannel` rather than NVSHMEM, so `Buffer::sync()` connects
  every peer even in `low_latency_mode=True`.
- The internode HT functional test inserts an explicit
  `torch.cuda.synchronize()` + `dist.barrier()` between dispatch and
  combine. Without it, fast ranks can launch combine while peers still
  have in-flight dispatch proxy traffic, deadlocking the combine NVL
  forwarder. Folding this barrier into
  `Buffer::internode_dispatch` / `Buffer::internode_combine` (or
  `cached_notify`) is tracked in the test's `XXX` comment.

## Build

The extension is **off by default** and requires PyTorch's CMake package:

```bash
TORCH_CMAKE=$(python -c 'import torch; print(torch.utils.cmake_prefix_path)')
cmake -S . -B build \
      -DMSCCLPP_BUILD_EXT_EP=ON \
      -DCMAKE_PREFIX_PATH="${TORCH_CMAKE}"
cmake --build build -j
```

This produces `mscclpp_ep_cpp.so` — a pybind11 PyTorch extension module.
The Python frontend picks it up automatically:

```python
from mscclpp.ext import ep
buf = ep.Buffer(group, num_nvl_bytes=..., num_rdma_bytes=...)
```

### Build-time CMake options

| Variable                              | Default | Meaning                                                       |
|---------------------------------------|---------|---------------------------------------------------------------|
| `MSCCLPP_BUILD_EXT_EP`                | `OFF`   | Build the EP extension at all                                 |
| `MSCCLPP_EP_NUM_MAX_NVL_PEERS`        | `8`     | Compile-time `NUM_MAX_NVL_PEERS` — set to `4` for GB200 NVL72 |
| `MSCCLPP_EP_KERNEL_DEBUG_TIMEOUT`     | `OFF`   | Use a short ~10s kernel spin timeout (default is ~100s)       |

### Azure GB200 (NVL72, 4 GPUs / NUMA host)

GB200 NVL72 nodes expose **4 GPUs per NUMA host** (not 8 like HGX
H100), and the cross-node atomic fast-path uses NVLink-SHARP
multicast (`multimem.*` PTX) routed over the NVL72 fabric via
nvidia-imex instead of broken IB atomics on Azure CX-7 RoCE. Two
build-time settings are required:

```bash
# 1. Use the wheel-based install path (also sets MSCCLPP_BUILD_EXT_EP=ON
#    via pyproject.toml).
CMAKE_PREFIX_PATH="$(python -c 'import torch; print(torch.utils.cmake_prefix_path)')" \
python3 -m pip install --no-build-isolation \
    --config-settings=cmake.define.MSCCLPP_EP_NUM_MAX_NVL_PEERS=4 \
    .

# 2. Or, plain CMake:
cmake -S . -B build \
      -DMSCCLPP_BUILD_EXT_EP=ON \
      -DMSCCLPP_EP_NUM_MAX_NVL_PEERS=4 \
      -DCMAKE_PREFIX_PATH="$(python -c 'import torch; print(torch.utils.cmake_prefix_path)')"
cmake --build build -j
```

Add `-DMSCCLPP_EP_KERNEL_DEBUG_TIMEOUT=ON` only when triaging hangs (it
shortens the kernel-side spin timeout from ~100s to ~10s).

Runtime prerequisites on GB200:

- CUDA Toolkit ≥ 12.5 (the `cuCtxCreate` proxy-context path uses the
  4-arg signature added in 12.5; older toolkits compile against the
  3-arg fallback automatically).
- Driver ≥ 555 with nvidia-imex configured so cuMem fabric handles
  (`POSIX_FD | FABRIC`) can be exchanged across nodes.
- NVLink-SHARP / multicast support enabled (`nvidia-smi mig … --imex`
  reachable). `mscclpp::isNvlsSupported()` must return `true` at
  Buffer construction; otherwise the kernels fall back to the legacy
  PortChannel + RDMA path (and on Azure CX-7 RoCE the broken IB
  atomics will hang).
- Set `MSCCLPP_EP_LOCAL_WORLD_SIZE=4` so the host code partitions
  GPUs by 4-rank NUMA hosts.

Runtime knobs (env vars, exposed by `test_intranode_multirank.py` /
`test_internode_multirank.py`):

| Variable                  | Maps to (`ep.Config` field)         | Default | Notes                                  |
|---------------------------|--------------------------------------|--------:|-----------------------------------------|
| `MSCCLPP_EP_NUM_SMS`      | `num_sms`                            | `20`    | Try `64` on GB200 for `dispatch` BW.   |
| `MSCCLPP_EP_NVL_SEND`     | `num_max_nvl_chunked_send_tokens`    | `8`     | Must be `<` `MSCCLPP_EP_NVL_RECV`.     |
| `MSCCLPP_EP_NVL_RECV`     | `num_max_nvl_chunked_recv_tokens`    | `256`   | Scales NVL ring buffer linearly.       |
| `MSCCLPP_EP_RDMA_SEND`    | `num_max_rdma_chunked_send_tokens`   | `8`     | Internode only.                        |
| `MSCCLPP_EP_RDMA_RECV`    | `num_max_rdma_chunked_recv_tokens`   | varies  | Scale **down** as `num_rdma_ranks` grows (16n → 32). |

Validated 16-node (64-rank) configs on Azure GB200 NVL72 (HIDDEN=7168,
tokens=4096, experts=256, topk=8):

- HT internode: `NVL_SEND=8 NVL_RECV=256 RDMA_SEND=8 RDMA_RECV=32` →
  dispatch ~**2 006 GB/s** agg, combine ~**2 011 GB/s** agg.
- LL internode: defaults → dispatch ~**16 817 GB/s** agg
  (262 GB/s per rank), combine ~**21 148 GB/s** agg.

## Layout

```
src/ext/ep/
├── CMakeLists.txt              — builds mscclpp_ep_cpp (Torch + pybind11)
├── buffer.hpp / buffer.cc      — host-side Buffer, sync(), dispatch/combine
├── config.hpp / event.hpp      — Config, EventHandle
├── bindings.cpp                — PYBIND11_MODULE definition
└── kernels/
    ├── api.cuh                 — host-callable kernel prototypes
    ├── configs.cuh             — compile-time constants (GPU-only)
    ├── buffer.cuh              — Buffer/AsymBuffer/SymBuffer helpers
    ├── exception.cuh           — EP_HOST/DEVICE_ASSERT + CUDA_CHECK
    ├── launch.cuh              — SETUP_LAUNCH_CONFIG / SWITCH_* macros
    ├── utils.cuh               — device inline helpers
    ├── runtime.cu              — intranode::barrier launcher
    ├── intranode_kernel.cu     — intranode dispatch/combine kernels
    ├── internode.cu            — internode HT dispatch/combine + layout
    └── internode_ll.cu         — internode LL dispatch/combine (structural)

python/mscclpp/ext/ep/
├── __init__.py                 — reexports Buffer / Config / EventHandle
└── buffer.py                   — torch.distributed-aware frontend

test/python/ext/ep/
├── test_ep_smoke.py                   — size-hint + rejection smoke test
├── test_intranode_multirank.py        — NVLink HT dispatch+combine, 8 ranks
├── test_internode_multirank.py        — HT dispatch+combine, 16 ranks (2×8)
└── test_low_latency_multirank.py      — LL dispatch+combine (intra-node + cross-node)
```

## Running the tests

Intranode (single node, 8 GPUs) — HT:

```bash
torchrun --nnodes=1 --nproc_per_node=8 \
    test/python/ext/ep/test_intranode_multirank.py
```

Intranode LL (single node, 8 GPUs):

```bash
torchrun --nnodes=1 --nproc_per_node=8 \
    test/python/ext/ep/test_low_latency_multirank.py
```

Internode HT (2 nodes × 8 GPUs), torchrun:

```bash
# node 0 (master)
NCCL_SOCKET_IFNAME=eth0 MSCCLPP_SOCKET_IFNAME=eth0 GLOO_SOCKET_IFNAME=eth0 \
torchrun --nnodes=2 --nproc_per_node=8 --node_rank=0 \
    --master_addr=<master_ip> --master_port=29600 \
    test/python/ext/ep/test_internode_multirank.py

# node 1 (worker)
NCCL_SOCKET_IFNAME=eth0 MSCCLPP_SOCKET_IFNAME=eth0 GLOO_SOCKET_IFNAME=eth0 \
torchrun --nnodes=2 --nproc_per_node=8 --node_rank=1 \
    --master_addr=<master_ip> --master_port=29600 \
    test/python/ext/ep/test_internode_multirank.py
```

Internode HT/LL via mpirun (matches the NCCL-EP launch convention with
NUMA binding and an explicit topology file):

```bash
mpirun -np 16 --allow-run-as-root --hostfile <hostfile> \
    --mca pml ob1 --mca btl tcp,vader,self --mca btl_tcp_if_include eth0 \
    --bind-to numa \
    -x NCCL_SOCKET_IFNAME=eth0 -x MSCCLPP_SOCKET_IFNAME=eth0 -x GLOO_SOCKET_IFNAME=eth0 \
    -x NCCL_IB_DISABLE=0 -x NCCL_TOPO_FILE=<topo.xml> \
    -x MASTER_ADDR=<master_ip> -x MASTER_PORT=29600 \
    bash -c 'export RANK=$OMPI_COMM_WORLD_RANK \
             WORLD_SIZE=$OMPI_COMM_WORLD_SIZE \
             LOCAL_RANK=$OMPI_COMM_WORLD_LOCAL_RANK; \
             exec python3 test/python/ext/ep/test_internode_multirank.py'
```

### Benchmark mode

All three multirank tests double as micro-benchmarks when
`MSCCLPP_EP_BENCH=1` is set. Dispatch and combine are timed separately
with CUDA events; per-rank times are reduced across ranks and reported
as `min` / `avg` / `max`, with bandwidth computed from the average time
(matching NCCL-EP's `ep_bench` convention).

Env knobs:

| Variable                      | Meaning                                | Default |
|-------------------------------|----------------------------------------|---------|
| `MSCCLPP_EP_BENCH`            | Enable benchmark pass                  | `0`     |
| `MSCCLPP_EP_BENCH_WARMUP`     | Warmup iterations                      | `10`    |
| `MSCCLPP_EP_BENCH_ITERS`      | Timed iterations                       | `50`    |
| `MSCCLPP_EP_BENCH_TOKENS`     | Tokens per rank                        | test-specific |
| `MSCCLPP_EP_BENCH_HIDDEN`     | Hidden dim                             | `7168`  |
| `MSCCLPP_EP_BENCH_EXPERTS`    | Total experts                          | test-specific |
| `MSCCLPP_EP_BENCH_TOPK`       | top-k routing                          | `8`     |
| `MSCCLPP_EP_NUM_PROXIES`      | Number of `ProxyService`s in `Buffer`  | 8 (Hopper) / 1 (Blackwell) |

## Migration plan

### Phase 1 — DONE

- [x] Copy DeepEP kernel headers (configs / buffer / utils / launch / exception).
- [x] Port intranode kernels + runtime (NVLink only).
- [x] Port `get_dispatch_layout` (host-safe subset of internode kernels).
- [x] Port host Buffer: ctor, sync, get_dispatch_layout, intranode
      dispatch/combine.
- [x] pybind11 `mscclpp_ep_cpp` module + Python frontend.

### Phase 2 — internode HT (NVLink + RDMA) — DONE

- [x] Port `notify_dispatch`, `dispatch`, `cached_notify`, `combine` kernels.
- [x] Wire `Buffer::internode_dispatch` / `Buffer::internode_combine` host
      orchestration.
- [x] `Buffer::sync()` builds `port_channel_handles_device_ptr` and
      `memory_channel_handles_device_ptr`, with port channels ordered by
      peer rank (so kernel-side indexing by `peer_rank` is consistent).
- [x] Validated on 2×H100×8 with `test_internode_multirank.py`.

### Phase 3 — Low-Latency (RDMA + CUDA-IPC) — DONE

Port `DeepEP/csrc/kernels/internode_ll.cu` and cross-reference
`nccl/contrib/nccl_ep/device/low_latency.cu`. The nccl_ep reference is
modular (see `device_primitives.cuh`, `hybrid_ep.cuh`) and uses NCCL
Device API; the translation table is:

| nccl_ep / DeepEP primitive              | MSCCL++ replacement                             |
|-----------------------------------------|-------------------------------------------------|
| `nvshmemi_ibgda_put_nbi_warp`           | `PortChannelDeviceHandle::put` + `signal`       |
| `nvshmem_signal_wait_until`             | `PortChannelDeviceHandle::wait`                 |
| `ncclGinPutSignal`                      | same as above                                   |
| `ncclGinWaitSignal`                     | `PortChannelDeviceHandle::wait`                 |
| `ncclGetPeerPointer` / IPC              | offset into `buffer_ptrs_gpu[peer]`             |
| `ncclTeamLsa` locality check            | per-rank `rank / NUM_MAX_NVL_PEERS` comparison  |
| NVSHMEM symmetric heap                  | `cudaMalloc` + `ProxyService::addMemory`        |
| NVSHMEM barrier                         | `bootstrap->barrier()` or `intranode::barrier`  |

`Buffer::low_latency_dispatch` / `low_latency_combine` are validated
intra-node (8 ranks, CUDA IPC fast path) and cross-node (16 ranks on
2×H100×8, IPC + IB). Functional correctness is bit-exact against the
reference dispatch/combine.

### Phase 4 — Validation

- [x] `test_intranode_multirank.py` — NVLink HT round-trip validated.
- [x] `test_internode_multirank.py` — HT round-trip validated on 2×H100×8.
- [x] `test_low_latency_multirank.py` — LL round-trip validated intra-node (8 ranks) and cross-node (2×H100×8).
- [x] In-tree micro-benchmark harness (`MSCCLPP_EP_BENCH=1`) reporting min/avg/max + BW@avg, aligned with NCCL-EP `ep_bench`.
- [ ] Throughput benchmarks against DeepEP upstream.
