<html><body><samp><pre>
<!@TC:1579709983>
# Wed Jan 22 17:19:42 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-JOJSDSF

Implementation : rev_1
<a name=mapperReport400></a>Synopsys Generic Technology Mapper, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1579709983> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1579709983> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1579709983> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1579709983> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1579709983> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\fpga\h13d\hdl\uart.vhd:28:8:28:10:@W:FX1172:@XP_MSG">uart.vhd(28)</a><!@TM:1579709983> | User-specified initial value defined for instance counter[31:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\fpga\h13d\hdl\uart.vhd:28:8:28:10:@W:FX1172:@XP_MSG">uart.vhd(28)</a><!@TM:1579709983> | User-specified initial value defined for instance charToBeSent[11:0] is being ignored due to limitations in architecture. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.37ns		 111 /        44
   2		0h:00m:00s		    -1.37ns		 110 /        44
   3		0h:00m:00s		    -1.37ns		 110 /        44

   4		0h:00m:00s		    -1.35ns		 110 /        45


   5		0h:00m:00s		    -1.35ns		 110 /        45
@N:<a href="@N:MF322:@XP_HELP">MF322</a> : <!@TM:1579709983> | Retiming summary: 1 registers retimed to 2  

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 1 registers retimed to 2

Original and Pipelined registers replaced by retiming :
		counter[31]

New registers created by retiming :
		counter_ret
		counter_ret_1


		#####   END RETIMING REPORT  #####

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1579709983> | Promoting Net clk_c on CLKINT  I_77  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


<a name=clockReport401></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance 
----------------------------------------------------------------------------------------
<a href="@|S:clk@|E:charToBeSent[10]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clk                 port                   45         charToBeSent[10]
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base D:\FPGA\H13D\rev_1\synwork\proj_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1579709983> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1579709983> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1579709983> | Found inferred clock uart|clk with period 2.00ns. Please declare a user-defined clock on port clk.</font> 


<a name=timingReport402></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Wed Jan 22 17:19:43 2020
#


Top view:               uart
Requested Frequency:    500.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\FPGA\H13D\rev_1\proj_1_fsm.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1579709983> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1579709983> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary403></a>Performance Summary</a>
*******************


Worst slack in design: -1.428

                   Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------
uart|clk           500.0 MHz     291.7 MHz     2.000         3.428         -1.428     inferred     Inferred_clkgroup_0
======================================================================================================================





<a name=clockRelationships404></a>Clock Relationships</a>
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
uart|clk  uart|clk  |  2.000       -1.428  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo405></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport406></a>Detailed Report for Clock: uart|clk</a>
====================================



<a name=startingSlack407></a>Starting Points with Worst Slack</a>
********************************

                Starting                                       Arrival           
Instance        Reference     Type     Pin     Net             Time        Slack 
                Clock                                                            
---------------------------------------------------------------------------------
counter[11]     uart|clk      SLE      Q       counter[11]     0.202       -1.428
counter[25]     uart|clk      SLE      Q       counter[25]     0.202       -1.400
counter[7]      uart|clk      SLE      Q       counter[7]      0.202       -1.391
counter[21]     uart|clk      SLE      Q       counter[21]     0.202       -1.345
counter[12]     uart|clk      SLE      Q       counter[12]     0.202       -1.305
counter[3]      uart|clk      SLE      Q       counter[3]      0.202       -1.295
counter[26]     uart|clk      SLE      Q       counter[26]     0.202       -1.278
counter[8]      uart|clk      SLE      Q       counter[8]      0.202       -1.268
counter[13]     uart|clk      SLE      Q       counter[13]     0.202       -1.256
counter[17]     uart|clk      SLE      Q       counter[17]     0.202       -1.239
=================================================================================


<a name=endingSlack408></a>Ending Points with Worst Slack</a>
******************************

               Starting                                 Required           
Instance       Reference     Type     Pin     Net       Time         Slack 
               Clock                                                       
---------------------------------------------------------------------------
counter[0]     uart|clk      SLE      SLn     N_1_i     2.020        -1.428
counter[1]     uart|clk      SLE      SLn     N_1_i     2.020        -1.428
counter[2]     uart|clk      SLE      SLn     N_1_i     2.020        -1.428
counter[3]     uart|clk      SLE      SLn     N_1_i     2.020        -1.428
counter[4]     uart|clk      SLE      SLn     N_1_i     2.020        -1.428
counter[5]     uart|clk      SLE      SLn     N_1_i     2.020        -1.428
counter[6]     uart|clk      SLE      SLn     N_1_i     2.020        -1.428
counter[7]     uart|clk      SLE      SLn     N_1_i     2.020        -1.428
counter[8]     uart|clk      SLE      SLn     N_1_i     2.020        -1.428
counter[9]     uart|clk      SLE      SLn     N_1_i     2.020        -1.428
===========================================================================



<a name=worstPaths409></a>Worst Path Information</a>
<a href="D:\FPGA\H13D\rev_1\synlog\proj_1_fpga_mapper.srr:srsfD:\FPGA\H13D\rev_1\proj_1.srs:fp:12744:14004:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      2.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.020

    - Propagation time:                      3.447
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                4
    Starting point:                          counter[11] / Q
    Ending point:                            counter[0] / SLn
    The start point is clocked by            uart|clk [rising] on pin CLK
    The end   point is clocked by            uart|clk [rising] on pin CLK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                    Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
counter[11]             SLE      Q        Out     0.202     0.202       -         
counter[11]             Net      -        -       0.251     -           2         
un1_counter_16          CFG4     D        In      -         0.453       -         
un1_counter_16          CFG4     Y        Out     0.346     0.799       -         
un1_counter_16          Net      -        -       0.039     -           1         
un1_counter_28          CFG4     D        In      -         0.838       -         
un1_counter_28          CFG4     Y        Out     0.333     1.171       -         
un1_counter_28          Net      -        -       0.039     -           1         
un2_counter             CFG4     C        In      -         1.210       -         
un2_counter             CFG4     Y        Out     0.296     1.506       -         
un2_counter             Net      -        -       0.877     -           14        
un2_counter_RNIK4O5     CFG1     A        In      -         2.383       -         
un2_counter_RNIK4O5     CFG1     Y        Out     0.095     2.477       -         
N_1_i                   Net      -        -       0.970     -           31        
counter[0]              SLE      SLn      In      -         3.447       -         
==================================================================================
Total path delay (propagation time + setup) of 3.428 is 1.251(36.5%) logic and 2.176(63.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.020

    - Propagation time:                      3.447
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                4
    Starting point:                          counter[11] / Q
    Ending point:                            counter[10] / SLn
    The start point is clocked by            uart|clk [rising] on pin CLK
    The end   point is clocked by            uart|clk [rising] on pin CLK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                    Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
counter[11]             SLE      Q        Out     0.202     0.202       -         
counter[11]             Net      -        -       0.251     -           2         
un1_counter_16          CFG4     D        In      -         0.453       -         
un1_counter_16          CFG4     Y        Out     0.346     0.799       -         
un1_counter_16          Net      -        -       0.039     -           1         
un1_counter_28          CFG4     D        In      -         0.838       -         
un1_counter_28          CFG4     Y        Out     0.333     1.171       -         
un1_counter_28          Net      -        -       0.039     -           1         
un2_counter             CFG4     C        In      -         1.210       -         
un2_counter             CFG4     Y        Out     0.296     1.506       -         
un2_counter             Net      -        -       0.877     -           14        
un2_counter_RNIK4O5     CFG1     A        In      -         2.383       -         
un2_counter_RNIK4O5     CFG1     Y        Out     0.095     2.477       -         
N_1_i                   Net      -        -       0.970     -           31        
counter[10]             SLE      SLn      In      -         3.447       -         
==================================================================================
Total path delay (propagation time + setup) of 3.428 is 1.251(36.5%) logic and 2.176(63.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.020

    - Propagation time:                      3.447
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                4
    Starting point:                          counter[11] / Q
    Ending point:                            counter[9] / SLn
    The start point is clocked by            uart|clk [rising] on pin CLK
    The end   point is clocked by            uart|clk [rising] on pin CLK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                    Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
counter[11]             SLE      Q        Out     0.202     0.202       -         
counter[11]             Net      -        -       0.251     -           2         
un1_counter_16          CFG4     D        In      -         0.453       -         
un1_counter_16          CFG4     Y        Out     0.346     0.799       -         
un1_counter_16          Net      -        -       0.039     -           1         
un1_counter_28          CFG4     D        In      -         0.838       -         
un1_counter_28          CFG4     Y        Out     0.333     1.171       -         
un1_counter_28          Net      -        -       0.039     -           1         
un2_counter             CFG4     C        In      -         1.210       -         
un2_counter             CFG4     Y        Out     0.296     1.506       -         
un2_counter             Net      -        -       0.877     -           14        
un2_counter_RNIK4O5     CFG1     A        In      -         2.383       -         
un2_counter_RNIK4O5     CFG1     Y        Out     0.095     2.477       -         
N_1_i                   Net      -        -       0.970     -           31        
counter[9]              SLE      SLn      In      -         3.447       -         
==================================================================================
Total path delay (propagation time + setup) of 3.428 is 1.251(36.5%) logic and 2.176(63.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.020

    - Propagation time:                      3.447
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                4
    Starting point:                          counter[11] / Q
    Ending point:                            counter[8] / SLn
    The start point is clocked by            uart|clk [rising] on pin CLK
    The end   point is clocked by            uart|clk [rising] on pin CLK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                    Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
counter[11]             SLE      Q        Out     0.202     0.202       -         
counter[11]             Net      -        -       0.251     -           2         
un1_counter_16          CFG4     D        In      -         0.453       -         
un1_counter_16          CFG4     Y        Out     0.346     0.799       -         
un1_counter_16          Net      -        -       0.039     -           1         
un1_counter_28          CFG4     D        In      -         0.838       -         
un1_counter_28          CFG4     Y        Out     0.333     1.171       -         
un1_counter_28          Net      -        -       0.039     -           1         
un2_counter             CFG4     C        In      -         1.210       -         
un2_counter             CFG4     Y        Out     0.296     1.506       -         
un2_counter             Net      -        -       0.877     -           14        
un2_counter_RNIK4O5     CFG1     A        In      -         2.383       -         
un2_counter_RNIK4O5     CFG1     Y        Out     0.095     2.477       -         
N_1_i                   Net      -        -       0.970     -           31        
counter[8]              SLE      SLn      In      -         3.447       -         
==================================================================================
Total path delay (propagation time + setup) of 3.428 is 1.251(36.5%) logic and 2.176(63.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.020

    - Propagation time:                      3.447
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                4
    Starting point:                          counter[11] / Q
    Ending point:                            counter[7] / SLn
    The start point is clocked by            uart|clk [rising] on pin CLK
    The end   point is clocked by            uart|clk [rising] on pin CLK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                    Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
counter[11]             SLE      Q        Out     0.202     0.202       -         
counter[11]             Net      -        -       0.251     -           2         
un1_counter_16          CFG4     D        In      -         0.453       -         
un1_counter_16          CFG4     Y        Out     0.346     0.799       -         
un1_counter_16          Net      -        -       0.039     -           1         
un1_counter_28          CFG4     D        In      -         0.838       -         
un1_counter_28          CFG4     Y        Out     0.333     1.171       -         
un1_counter_28          Net      -        -       0.039     -           1         
un2_counter             CFG4     C        In      -         1.210       -         
un2_counter             CFG4     Y        Out     0.296     1.506       -         
un2_counter             Net      -        -       0.877     -           14        
un2_counter_RNIK4O5     CFG1     A        In      -         2.383       -         
un2_counter_RNIK4O5     CFG1     Y        Out     0.095     2.477       -         
N_1_i                   Net      -        -       0.970     -           31        
counter[7]              SLE      SLn      In      -         3.447       -         
==================================================================================
Total path delay (propagation time + setup) of 3.428 is 1.251(36.5%) logic and 2.176(63.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

---------------------------------------
<a name=resourceUsage410></a>Resource Usage Report for uart </a>

Mapping to part: mpf300tfcg1152std
Cell usage:
CLKINT          1 use
CFG1           4 uses
CFG2           9 uses
CFG3           9 uses
CFG4           29 uses

Carry cells:
ARI1            32 uses - used for arithmetic functions


Sequential Cells: 
SLE            45 uses

DSP Blocks:    0 of 924 (0%)

I/O ports: 103
I/O primitives: 78
INBUF          43 uses
OUTBUF         1 use
TRIBUFF        34 uses


Global Clock Buffers: 1

Total LUTs:    83

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K20  Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  45 + 0 + 0 + 0 = 45;
Total number of LUTs after P&R:  83 + 0 + 0 + 0 = 83;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jan 22 17:19:43 2020

###########################################################]

</pre></samp></body></html>
