

================================================================
== Vitis HLS Report for 'deQAM_Pipeline_VITIS_LOOP_95_4'
================================================================
* Date:           Mon Dec  5 17:17:09 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        qam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  12.449 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_95_4  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      86|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      56|    -|
|Register         |        -|     -|      84|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      84|     142|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_1_no_dsp_1_U28  |dcmp_64ns_64ns_1_1_no_dsp_1  |        0|   0|  0|   0|    0|
    |uitodp_32ns_64_2_no_dsp_1_U29    |uitodp_32ns_64_2_no_dsp_1    |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln70_fu_205_p2       |         +|   0|  0|  12|           4|           4|
    |i_V_2_fu_218_p2          |         +|   0|  0|  12|           4|           2|
    |and_ln1827_1_fu_174_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln1827_fu_169_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1549_fu_194_p2    |      icmp|   0|  0|  15|          22|          22|
    |icmp_ln1827_1_fu_157_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln1827_fu_151_p2    |      icmp|   0|  0|  11|          11|           2|
    |or_ln1827_fu_163_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln96_fu_210_p3    |    select|   0|  0|   4|           1|           4|
    |xor_ln1549_fu_199_p2     |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  86|          98|          40|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  20|          4|    1|          4|
    |ap_done_int             |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_1  |   9|          2|    4|          8|
    |i_V_fu_56               |   9|          2|    4|          8|
    |v_V_1_fu_60             |   9|          2|    4|          8|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  56|         12|   14|         30|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |conv_i_i1_reg_283         |  64|   0|   64|          0|
    |i_V_1_reg_272             |   4|   0|    4|          0|
    |i_V_fu_56                 |   4|   0|    4|          0|
    |select_ln95_cast_reg_267  |   4|   0|    4|          0|
    |v_V_1_fu_60               |   4|   0|    4|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  84|   0|   84|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+--------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_95_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_95_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_95_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_95_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_95_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_95_4|  return value|
|select_ln70_1_cast  |   in|    2|     ap_none|              select_ln70_1_cast|        scalar|
|or_ln1827_1         |   in|    1|     ap_none|                     or_ln1827_1|        scalar|
|op2_assign          |   in|   64|     ap_none|                      op2_assign|        scalar|
|read_in_imag_V_2    |   in|   22|     ap_none|                read_in_imag_V_2|        scalar|
|select_ln95         |   in|    3|     ap_none|                     select_ln95|        scalar|
|v_V_1_out           |  out|    4|      ap_vld|                       v_V_1_out|       pointer|
|v_V_1_out_ap_vld    |  out|    1|      ap_vld|                       v_V_1_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------+--------------+

