

================================================================
== Vitis HLS Report for 'AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s'
================================================================
* Date:           Wed Sep  4 19:39:08 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.449 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2089045|  2089147|  6.894 ms|  6.894 ms|  2089045|  2089147|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_303_1  |     4626|     4626|      1542|          -|          -|     3|        no|
        |- Row_Loop1         |  2084400|  2084400|      1930|          -|          -|  1080|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 126
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 20 54 
17 --> 18 
18 --> 19 
19 --> 16 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 89 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 124 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 125 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.30>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 127 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 128 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%empty_289 = alloca i32 1"   --->   Operation 129 'alloca' 'empty_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%empty_290 = alloca i32 1"   --->   Operation 130 'alloca' 'empty_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%empty_291 = alloca i32 1"   --->   Operation 131 'alloca' 'empty_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%empty_292 = alloca i32 1"   --->   Operation 132 'alloca' 'empty_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%empty_293 = alloca i32 1"   --->   Operation 133 'alloca' 'empty_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%p_read_294 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p"   --->   Operation 134 'read' 'p_read_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%minValue_V = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:288]   --->   Operation 135 'alloca' 'minValue_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%minValue_V_4 = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:288]   --->   Operation 136 'alloca' 'minValue_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%minValue_V_5 = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:288]   --->   Operation 137 'alloca' 'minValue_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%maxValue_V = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:289]   --->   Operation 138 'alloca' 'maxValue_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%maxValue_V_8 = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:289]   --->   Operation 139 'alloca' 'maxValue_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%maxValue_V_9 = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:289]   --->   Operation 140 'alloca' 'maxValue_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln288 = store i18 262112, i18 %minValue_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:288]   --->   Operation 141 'store' 'store_ln288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln288 = store i18 262112, i18 %minValue_V_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:288]   --->   Operation 142 'store' 'store_ln288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln288 = store i18 262112, i18 %minValue_V_5" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:288]   --->   Operation 143 'store' 'store_ln288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%store_ln289 = store i18 65504, i18 %maxValue_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:289]   --->   Operation 144 'store' 'store_ln289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%store_ln289 = store i18 65504, i18 %maxValue_V_8" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:289]   --->   Operation 145 'store' 'store_ln289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln289 = store i18 65504, i18 %maxValue_V_9" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:289]   --->   Operation 146 'store' 'store_ln289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [2/2] (2.30ns)   --->   "%d = fpext i32 %p_read_294"   --->   Operation 147 'fpext' 'd' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln303 = store i18 262112, i18 %empty_293" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:303]   --->   Operation 148 'store' 'store_ln303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%store_ln303 = store i18 65504, i18 %empty_292" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:303]   --->   Operation 149 'store' 'store_ln303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln303 = store i18 262112, i18 %empty_291" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:303]   --->   Operation 150 'store' 'store_ln303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln303 = store i18 65504, i18 %empty_290" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:303]   --->   Operation 151 'store' 'store_ln303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln303 = store i18 262112, i18 %empty_289" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:303]   --->   Operation 152 'store' 'store_ln303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln303 = store i18 65504, i18 %empty" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:303]   --->   Operation 153 'store' 'store_ln303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.42ns)   --->   "%store_ln303 = store i2 0, i2 %j" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:303]   --->   Operation 154 'store' 'store_ln303' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.30>
ST_2 : Operation 155 [1/2] (2.30ns)   --->   "%d = fpext i32 %p_read_294"   --->   Operation 155 'fpext' 'd' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 156 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln590 = trunc i64 %ireg"   --->   Operation 157 'trunc' 'trunc_ln590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 158 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 159 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln600 = trunc i64 %ireg"   --->   Operation 160 'trunc' 'trunc_ln600' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%p_read_32 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 161 'read' 'p_read_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%p_read67 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read"   --->   Operation 162 'read' 'p_read67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%p_read1_cast = zext i11 %p_read_32"   --->   Operation 163 'zext' 'p_read1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%p_read_cast = zext i11 %p_read67"   --->   Operation 164 'zext' 'p_read_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [4/4] (0.53ns) (root node of the DSP)   --->   "%total = mul i22 %p_read_cast, i22 %p_read1_cast"   --->   Operation 165 'mul' 'total' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 166 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_18 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600"   --->   Operation 167 'bitconcatenate' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i53 %p_Result_18"   --->   Operation 168 'zext' 'zext_ln604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (1.10ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln604"   --->   Operation 169 'sub' 'man_V_1' <Predicate = (p_Result_17)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.40ns)   --->   "%man_V_2 = select i1 %p_Result_17, i54 %man_V_1, i54 %zext_ln604"   --->   Operation 170 'select' 'man_V_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (1.13ns)   --->   "%icmp_ln606 = icmp_eq  i63 %trunc_ln590, i63 0"   --->   Operation 171 'icmp' 'icmp_ln606' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.80ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 172 'sub' 'F2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.97ns)   --->   "%icmp_ln616 = icmp_sgt  i12 %F2, i12 14"   --->   Operation 173 'icmp' 'icmp_ln616' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.80ns)   --->   "%add_ln616 = add i12 %F2, i12 4082"   --->   Operation 174 'add' 'add_ln616' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.80ns)   --->   "%sub_ln616 = sub i12 14, i12 %F2"   --->   Operation 175 'sub' 'sub_ln616' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.37ns)   --->   "%sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616"   --->   Operation 176 'select' 'sh_amt' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.97ns)   --->   "%icmp_ln617 = icmp_eq  i12 %F2, i12 14"   --->   Operation 177 'icmp' 'icmp_ln617' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln618 = trunc i54 %man_V_2"   --->   Operation 178 'trunc' 'trunc_ln618' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln616)   --->   "%or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617"   --->   Operation 179 'or' 'or_ln617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln616)   --->   "%xor_ln617 = xor i1 %or_ln617, i1 1"   --->   Operation 180 'xor' 'xor_ln617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln616 = and i1 %icmp_ln616, i1 %xor_ln617"   --->   Operation 181 'and' 'and_ln616' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 182 [3/4] (0.53ns) (root node of the DSP)   --->   "%total = mul i22 %p_read_cast, i22 %p_read1_cast"   --->   Operation 182 'mul' 'total' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln616 = sext i12 %sh_amt"   --->   Operation 183 'sext' 'sext_ln616' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.97ns)   --->   "%icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 184 'icmp' 'icmp_ln620' <Predicate = (and_ln616 & !icmp_ln606)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.97ns)   --->   "%icmp_ln638 = icmp_ult  i12 %sh_amt, i12 18"   --->   Operation 185 'icmp' 'icmp_ln638' <Predicate = (!and_ln616 & !icmp_ln606)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%sext_ln616cast = trunc i32 %sext_ln616"   --->   Operation 186 'trunc' 'sext_ln616cast' <Predicate = (!and_ln616 & !icmp_ln606)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%shl_ln639 = shl i18 %trunc_ln618, i18 %sext_ln616cast"   --->   Operation 187 'shl' 'shl_ln639' <Predicate = (!and_ln616 & !icmp_ln606)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%select_ln638 = select i1 %icmp_ln638, i18 %shl_ln639, i18 0"   --->   Operation 188 'select' 'select_ln638' <Predicate = (!and_ln616 & !icmp_ln606)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%xor_ln606 = xor i1 %icmp_ln606, i1 1"   --->   Operation 189 'xor' 'xor_ln606' <Predicate = (!and_ln616 & !icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606"   --->   Operation 190 'and' 'and_ln617' <Predicate = (!and_ln616 & !icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln617 = select i1 %and_ln617, i18 %trunc_ln618, i18 %select_ln638"   --->   Operation 191 'select' 'select_ln617' <Predicate = (!and_ln616 & !icmp_ln606)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.86>
ST_5 : Operation 192 [2/4] (0.53ns) (root node of the DSP)   --->   "%total = mul i22 %p_read_cast, i22 %p_read1_cast"   --->   Operation 192 'mul' 'total' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%zext_ln621 = zext i32 %sext_ln616"   --->   Operation 193 'zext' 'zext_ln621' <Predicate = (icmp_ln620 & and_ln616 & !icmp_ln606)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%ashr_ln621 = ashr i54 %man_V_2, i54 %zext_ln621"   --->   Operation 194 'ashr' 'ashr_ln621' <Predicate = (icmp_ln620 & and_ln616 & !icmp_ln606)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%trunc_ln621 = trunc i54 %ashr_ln621"   --->   Operation 195 'trunc' 'trunc_ln621' <Predicate = (icmp_ln620 & and_ln616 & !icmp_ln606)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%bitcast_ln768 = bitcast i32 %p_read_294"   --->   Operation 196 'bitcast' 'bitcast_ln768' <Predicate = (!icmp_ln620 & and_ln616 & !icmp_ln606)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln768, i32 31"   --->   Operation 197 'bitselect' 'tmp' <Predicate = (!icmp_ln620 & and_ln616 & !icmp_ln606)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%select_ln623 = select i1 %tmp, i18 262143, i18 0"   --->   Operation 198 'select' 'select_ln623' <Predicate = (!icmp_ln620 & and_ln616 & !icmp_ln606)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%select_ln620 = select i1 %icmp_ln620, i18 %trunc_ln621, i18 %select_ln623"   --->   Operation 199 'select' 'select_ln620' <Predicate = (and_ln616 & !icmp_ln606)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln616 = select i1 %and_ln616, i18 %select_ln620, i18 %select_ln617"   --->   Operation 200 'select' 'select_ln616' <Predicate = (!icmp_ln606)> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.36ns) (out node of the LUT)   --->   "%s2_V = select i1 %icmp_ln606, i18 0, i18 %select_ln616"   --->   Operation 201 'select' 's2_V' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.89>
ST_6 : Operation 202 [1/4] (0.00ns) (root node of the DSP)   --->   "%total = mul i22 %p_read_cast, i22 %p_read1_cast"   --->   Operation 202 'mul' 'total' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1394 = sext i18 %s2_V"   --->   Operation 203 'sext' 'sext_ln1394' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.89ns)   --->   "%ret_V_54 = sub i21 1638400, i21 %sext_ln1394"   --->   Operation 204 'sub' 'ret_V_54' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln1316 = zext i21 %ret_V_54"   --->   Operation 205 'zext' 'zext_ln1316' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1319_1 = zext i22 %total"   --->   Operation 206 'zext' 'zext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [4/4] (2.18ns)   --->   "%r_V_24 = mul i43 %zext_ln1319_1, i43 %zext_ln1316"   --->   Operation 207 'mul' 'r_V_24' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1316 = sext i18 %s2_V"   --->   Operation 208 'sext' 'sext_ln1316' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i22 %total"   --->   Operation 209 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i40 %zext_ln1319, i40 %sext_ln1316"   --->   Operation 210 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 211 [3/4] (2.18ns)   --->   "%r_V_24 = mul i43 %zext_ln1319_1, i43 %zext_ln1316"   --->   Operation 211 'mul' 'r_V_24' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.18>
ST_9 : Operation 212 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i40 %zext_ln1319, i40 %sext_ln1316"   --->   Operation 212 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 213 [2/4] (2.18ns)   --->   "%r_V_24 = mul i43 %zext_ln1319_1, i43 %zext_ln1316"   --->   Operation 213 'mul' 'r_V_24' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 214 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i40 %zext_ln1319, i40 %sext_ln1316"   --->   Operation 214 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 215 [1/4] (2.18ns)   --->   "%r_V_24 = mul i43 %zext_ln1319_1, i43 %zext_ln1316"   --->   Operation 215 'mul' 'r_V_24' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.16>
ST_11 : Operation 216 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i40 %zext_ln1319, i40 %sext_ln1316"   --->   Operation 216 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %r_V, i32 39"   --->   Operation 217 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln1349 = zext i43 %r_V_24"   --->   Operation 218 'zext' 'zext_ln1349' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [5/5] (2.16ns)   --->   "%mul_ln1349_2 = mul i87 %zext_ln1349, i87 11258999068427"   --->   Operation 219 'mul' 'mul_ln1349_2' <Predicate = true> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.33>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1349_3 = sext i40 %r_V"   --->   Operation 220 'sext' 'sext_ln1349_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 221 [2/2] (2.33ns)   --->   "%mul_ln1349 = mul i81 %sext_ln1349_3, i81 1407374883554"   --->   Operation 221 'mul' 'mul_ln1349' <Predicate = true> <Delay = 2.33> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 222 [1/1] (1.11ns)   --->   "%p_Result_s = icmp_slt  i40 %r_V, i40 1099511627677"   --->   Operation 222 'icmp' 'p_Result_s' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 223 [4/5] (2.16ns)   --->   "%mul_ln1349_2 = mul i87 %zext_ln1349, i87 11258999068427"   --->   Operation 223 'mul' 'mul_ln1349_2' <Predicate = true> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.33>
ST_13 : Operation 224 [1/2] (2.33ns)   --->   "%mul_ln1349 = mul i81 %sext_ln1349_3, i81 1407374883554"   --->   Operation 224 'mul' 'mul_ln1349' <Predicate = true> <Delay = 2.33> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i34 @_ssdm_op_PartSelect.i34.i81.i32.i32, i81 %mul_ln1349, i32 47, i32 80"   --->   Operation 225 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 226 [3/5] (2.16ns)   --->   "%mul_ln1349_2 = mul i87 %zext_ln1349, i87 11258999068427"   --->   Operation 226 'mul' 'mul_ln1349_2' <Predicate = true> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.23>
ST_14 : Operation 227 [1/1] (1.21ns)   --->   "%sub_ln1349 = sub i81 0, i81 %mul_ln1349"   --->   Operation 227 'sub' 'sub_ln1349' <Predicate = (tmp_65)> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1349_1)   --->   "%tmp_66 = partselect i34 @_ssdm_op_PartSelect.i34.i81.i32.i32, i81 %sub_ln1349, i32 47, i32 80"   --->   Operation 228 'partselect' 'tmp_66' <Predicate = (tmp_65)> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1349_1)   --->   "%sext_ln1349_4 = sext i34 %tmp_66"   --->   Operation 229 'sext' 'sext_ln1349_4' <Predicate = (tmp_65)> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1349_5 = sext i34 %tmp_67"   --->   Operation 230 'sext' 'sext_ln1349_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1349_1)   --->   "%select_ln1349 = select i1 %tmp_65, i40 %sext_ln1349_4, i40 %sext_ln1349_5"   --->   Operation 231 'select' 'select_ln1349' <Predicate = (tmp_65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 232 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln1349_1 = sub i40 0, i40 %select_ln1349"   --->   Operation 232 'sub' 'sub_ln1349_1' <Predicate = (tmp_65)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 233 [2/5] (2.16ns)   --->   "%mul_ln1349_2 = mul i87 %zext_ln1349, i87 11258999068427"   --->   Operation 233 'mul' 'mul_ln1349_2' <Predicate = true> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.16>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ltm_in_data242, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %impop_data1, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (0.37ns)   --->   "%select_ln1349_1 = select i1 %tmp_65, i40 %sub_ln1349_1, i40 %sext_ln1349_5"   --->   Operation 236 'select' 'select_ln1349_1' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_s = partselect i26 @_ssdm_op_PartSelect.i26.i40.i32.i32, i40 %select_ln1349_1, i32 14, i32 39"   --->   Operation 237 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1048 = sext i26 %tmp_s"   --->   Operation 238 'sext' 'sext_ln1048' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln1049 = trunc i40 %select_ln1349_1"   --->   Operation 239 'trunc' 'trunc_ln1049' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_15 : Operation 240 [1/1] (1.03ns)   --->   "%icmp_ln1049 = icmp_eq  i14 %trunc_ln1049, i14 0"   --->   Operation 240 'icmp' 'icmp_ln1049' <Predicate = (p_Result_s)> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 241 [1/1] (0.95ns)   --->   "%ret_V = add i27 %sext_ln1048, i27 1"   --->   Operation 241 'add' 'ret_V' <Predicate = (p_Result_s)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node ret_V_53)   --->   "%select_ln1048 = select i1 %icmp_ln1049, i27 %sext_ln1048, i27 %ret_V"   --->   Operation 242 'select' 'select_ln1048' <Predicate = (p_Result_s)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 243 [1/1] (0.32ns) (out node of the LUT)   --->   "%ret_V_53 = select i1 %p_Result_s, i27 %select_ln1048, i27 %sext_ln1048"   --->   Operation 243 'select' 'ret_V_53' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 244 [1/5] (2.16ns)   --->   "%mul_ln1349_2 = mul i87 %zext_ln1349, i87 11258999068427"   --->   Operation 244 'mul' 'mul_ln1349_2' <Predicate = true> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i23 @_ssdm_op_PartSelect.i23.i87.i32.i32, i87 %mul_ln1349_2, i32 64, i32 86"   --->   Operation 245 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln1029 = zext i23 %tmp_68"   --->   Operation 246 'zext' 'zext_ln1029' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln303 = br void %for.body" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:303]   --->   Operation 247 'br' 'br_ln303' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%j_5 = load i2 %j"   --->   Operation 248 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.44ns)   --->   "%icmp_ln303 = icmp_eq  i2 %j_5, i2 3" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:303]   --->   Operation 249 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 250 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 250 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 251 [1/1] (0.54ns)   --->   "%add_ln303 = add i2 %j_5, i2 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:303]   --->   Operation 251 'add' 'add_ln303' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln303 = br i1 %icmp_ln303, void %for.body.split, void %for.end64" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:303]   --->   Operation 252 'br' 'br_ln303' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 253 [2/2] (0.00ns)   --->   "%call_ln1048 = call void @AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3, i32 %hist_0, i32 %hist_1, i32 %hist_2, i2 %j_5, i27 %ret_V_53, i18 %minValue_V, i18 %minValue_V_5, i18 %minValue_V_4, i18 %empty_293, i18 %empty_291, i18 %empty_289"   --->   Operation 253 'call' 'call_ln1048' <Predicate = (!icmp_ln303)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 254 [1/1] (0.42ns)   --->   "%store_ln303 = store i2 %add_ln303, i2 %j" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:303]   --->   Operation 254 'store' 'store_ln303' <Predicate = (!icmp_ln303)> <Delay = 0.42>
ST_16 : Operation 255 [1/1] (0.00ns)   --->   "%p_load91 = load i18 %empty"   --->   Operation 255 'load' 'p_load91' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_16 : Operation 256 [1/1] (0.00ns)   --->   "%p_load89 = load i18 %empty_289"   --->   Operation 256 'load' 'p_load89' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_16 : Operation 257 [1/1] (0.00ns)   --->   "%p_load85 = load i18 %empty_290"   --->   Operation 257 'load' 'p_load85' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_16 : Operation 258 [1/1] (0.00ns)   --->   "%p_load82 = load i18 %empty_291"   --->   Operation 258 'load' 'p_load82' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_16 : Operation 259 [1/1] (0.00ns)   --->   "%p_load78 = load i18 %empty_292"   --->   Operation 259 'load' 'p_load78' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_16 : Operation 260 [1/1] (0.00ns)   --->   "%p_load75 = load i18 %empty_293"   --->   Operation 260 'load' 'p_load75' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_16 : Operation 261 [1/1] (0.87ns)   --->   "%sub_ln859 = sub i18 %p_load91, i18 %p_load89"   --->   Operation 261 'sub' 'sub_ln859' <Predicate = (icmp_ln303)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 262 [1/1] (0.87ns)   --->   "%sub_ln859_1 = sub i18 %p_load85, i18 %p_load82"   --->   Operation 262 'sub' 'sub_ln859_1' <Predicate = (icmp_ln303)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [1/1] (0.87ns)   --->   "%sub_ln859_2 = sub i18 %p_load78, i18 %p_load75"   --->   Operation 263 'sub' 'sub_ln859_2' <Predicate = (icmp_ln303)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 264 [1/1] (1.08ns)   --->   "%icmp_ln1700 = icmp_eq  i18 %p_load91, i18 %p_load89"   --->   Operation 264 'icmp' 'icmp_ln1700' <Predicate = (icmp_ln303)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln366 = br i1 %icmp_ln1700, void %_ZNK13ap_fixed_baseILi26ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi18ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit532, void %if.end" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:366]   --->   Operation 265 'br' 'br_ln366' <Predicate = (icmp_ln303)> <Delay = 0.00>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1349 = sext i18 %sub_ln859"   --->   Operation 266 'sext' 'sext_ln1349' <Predicate = (icmp_ln303 & !icmp_ln1700)> <Delay = 0.00>
ST_16 : Operation 267 [36/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 267 'sdiv' 'sdiv_ln1349' <Predicate = (icmp_ln303 & !icmp_ln1700)> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.56>
ST_17 : Operation 268 [1/1] (0.00ns)   --->   "%p_load90 = load i18 %empty"   --->   Operation 268 'load' 'p_load90' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "%p_load84 = load i18 %empty_290"   --->   Operation 269 'load' 'p_load84' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 270 [1/1] (0.00ns)   --->   "%p_load77 = load i18 %empty_292"   --->   Operation 270 'load' 'p_load77' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 271 [1/2] (1.56ns)   --->   "%call_ln1048 = call void @AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3, i32 %hist_0, i32 %hist_1, i32 %hist_2, i2 %j_5, i27 %ret_V_53, i18 %minValue_V, i18 %minValue_V_5, i18 %minValue_V_4, i18 %empty_293, i18 %empty_291, i18 %empty_289"   --->   Operation 271 'call' 'call_ln1048' <Predicate = true> <Delay = 1.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.42>
ST_18 : Operation 272 [2/2] (0.42ns)   --->   "%call_ln1319 = call void @AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4, i18 %p_load77, i18 %p_load84, i18 %p_load90, i22 %total, i32 %hist_0, i32 %hist_1, i32 %hist_2, i2 %j_5, i29 %zext_ln1029, i18 %maxValue_V, i18 %maxValue_V_9, i18 %maxValue_V_8, i18 %empty_292, i18 %empty_290, i18 %empty"   --->   Operation 272 'call' 'call_ln1319' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 1.56>
ST_19 : Operation 273 [1/1] (0.00ns)   --->   "%specloopname_ln306 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:306]   --->   Operation 273 'specloopname' 'specloopname_ln306' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 274 [1/2] (1.56ns)   --->   "%call_ln1319 = call void @AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4, i18 %p_load77, i18 %p_load84, i18 %p_load90, i22 %total, i32 %hist_0, i32 %hist_1, i32 %hist_2, i2 %j_5, i29 %zext_ln1029, i18 %maxValue_V, i18 %maxValue_V_9, i18 %maxValue_V_8, i18 %empty_292, i18 %empty_290, i18 %empty"   --->   Operation 274 'call' 'call_ln1319' <Predicate = true> <Delay = 1.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln303 = br void %for.body" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:303]   --->   Operation 275 'br' 'br_ln303' <Predicate = true> <Delay = 0.00>

State 20 <SV = 16> <Delay = 1.47>
ST_20 : Operation 276 [35/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 276 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 1.47>
ST_21 : Operation 277 [34/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 277 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 1.47>
ST_22 : Operation 278 [33/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 278 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 1.47>
ST_23 : Operation 279 [32/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 279 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 1.47>
ST_24 : Operation 280 [31/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 280 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 1.47>
ST_25 : Operation 281 [30/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 281 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 1.47>
ST_26 : Operation 282 [29/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 282 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 1.47>
ST_27 : Operation 283 [28/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 283 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 1.47>
ST_28 : Operation 284 [27/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 284 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 1.47>
ST_29 : Operation 285 [26/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 285 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 1.47>
ST_30 : Operation 286 [25/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 286 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 1.47>
ST_31 : Operation 287 [24/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 287 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 1.47>
ST_32 : Operation 288 [23/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 288 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 29> <Delay = 1.47>
ST_33 : Operation 289 [22/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 289 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 30> <Delay = 1.47>
ST_34 : Operation 290 [21/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 290 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 31> <Delay = 1.47>
ST_35 : Operation 291 [20/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 291 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 32> <Delay = 1.47>
ST_36 : Operation 292 [19/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 292 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 33> <Delay = 1.47>
ST_37 : Operation 293 [18/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 293 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 34> <Delay = 1.47>
ST_38 : Operation 294 [17/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 294 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 35> <Delay = 1.47>
ST_39 : Operation 295 [16/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 295 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 36> <Delay = 1.47>
ST_40 : Operation 296 [15/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 296 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 37> <Delay = 1.47>
ST_41 : Operation 297 [14/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 297 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 38> <Delay = 1.47>
ST_42 : Operation 298 [13/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 298 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 39> <Delay = 1.47>
ST_43 : Operation 299 [12/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 299 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 40> <Delay = 1.47>
ST_44 : Operation 300 [11/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 300 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 41> <Delay = 1.47>
ST_45 : Operation 301 [10/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 301 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 42> <Delay = 1.47>
ST_46 : Operation 302 [9/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 302 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 43> <Delay = 1.47>
ST_47 : Operation 303 [8/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 303 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 44> <Delay = 1.47>
ST_48 : Operation 304 [7/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 304 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 45> <Delay = 1.47>
ST_49 : Operation 305 [6/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 305 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 46> <Delay = 1.47>
ST_50 : Operation 306 [5/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 306 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 47> <Delay = 1.47>
ST_51 : Operation 307 [4/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 307 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 48> <Delay = 1.47>
ST_52 : Operation 308 [3/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 308 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 49> <Delay = 1.47>
ST_53 : Operation 309 [2/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 309 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 50> <Delay = 1.47>
ST_54 : Operation 310 [1/36] (1.47ns)   --->   "%sdiv_ln1349 = sdiv i32 1073741824, i32 %sext_ln1349"   --->   Operation 310 'sdiv' 'sdiv_ln1349' <Predicate = (!icmp_ln1700)> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 311 [1/1] (0.00ns)   --->   "%inv_val_V = trunc i26 %sdiv_ln1349"   --->   Operation 311 'trunc' 'inv_val_V' <Predicate = (!icmp_ln1700)> <Delay = 0.00>
ST_54 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln366 = br void %if.end" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:366]   --->   Operation 312 'br' 'br_ln366' <Predicate = (!icmp_ln1700)> <Delay = 0.00>
ST_54 : Operation 313 [1/1] (0.00ns)   --->   "%inv_val_V_1 = phi i26 %inv_val_V, void %_ZNK13ap_fixed_baseILi26ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi18ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit532, i26 0, void %for.end64"   --->   Operation 313 'phi' 'inv_val_V_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 314 [1/1] (0.00ns)   --->   "%p_load86 = load i18 %empty_290"   --->   Operation 314 'load' 'p_load86' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 315 [1/1] (0.00ns)   --->   "%p_load83 = load i18 %empty_291"   --->   Operation 315 'load' 'p_load83' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 316 [1/1] (1.08ns)   --->   "%icmp_ln1700_1 = icmp_eq  i18 %p_load86, i18 %p_load83"   --->   Operation 316 'icmp' 'icmp_ln1700_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln367 = br i1 %icmp_ln1700_1, void %_ZNK13ap_fixed_baseILi26ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi18ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit448, void %if.end124" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:367]   --->   Operation 317 'br' 'br_ln367' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1349_1 = sext i18 %sub_ln859_1"   --->   Operation 318 'sext' 'sext_ln1349_1' <Predicate = (!icmp_ln1700_1)> <Delay = 0.00>
ST_54 : Operation 319 [36/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 319 'sdiv' 'sdiv_ln1349_1' <Predicate = (!icmp_ln1700_1)> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 51> <Delay = 1.47>
ST_55 : Operation 320 [35/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 320 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 52> <Delay = 1.47>
ST_56 : Operation 321 [34/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 321 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 53> <Delay = 1.47>
ST_57 : Operation 322 [33/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 322 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 54> <Delay = 1.47>
ST_58 : Operation 323 [32/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 323 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 55> <Delay = 1.47>
ST_59 : Operation 324 [31/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 324 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 56> <Delay = 1.47>
ST_60 : Operation 325 [30/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 325 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 57> <Delay = 1.47>
ST_61 : Operation 326 [29/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 326 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 58> <Delay = 1.47>
ST_62 : Operation 327 [28/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 327 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 59> <Delay = 1.47>
ST_63 : Operation 328 [27/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 328 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 60> <Delay = 1.47>
ST_64 : Operation 329 [26/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 329 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 61> <Delay = 1.47>
ST_65 : Operation 330 [25/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 330 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 62> <Delay = 1.47>
ST_66 : Operation 331 [24/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 331 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 63> <Delay = 1.47>
ST_67 : Operation 332 [23/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 332 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 64> <Delay = 1.47>
ST_68 : Operation 333 [22/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 333 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 65> <Delay = 1.47>
ST_69 : Operation 334 [21/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 334 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 66> <Delay = 1.47>
ST_70 : Operation 335 [20/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 335 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 67> <Delay = 1.47>
ST_71 : Operation 336 [19/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 336 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 68> <Delay = 1.47>
ST_72 : Operation 337 [18/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 337 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 69> <Delay = 1.47>
ST_73 : Operation 338 [17/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 338 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 70> <Delay = 1.47>
ST_74 : Operation 339 [16/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 339 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 71> <Delay = 1.47>
ST_75 : Operation 340 [15/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 340 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 72> <Delay = 1.47>
ST_76 : Operation 341 [14/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 341 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 73> <Delay = 1.47>
ST_77 : Operation 342 [13/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 342 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 74> <Delay = 1.47>
ST_78 : Operation 343 [12/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 343 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 75> <Delay = 1.47>
ST_79 : Operation 344 [11/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 344 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 76> <Delay = 1.47>
ST_80 : Operation 345 [10/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 345 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 77> <Delay = 1.47>
ST_81 : Operation 346 [9/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 346 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 78> <Delay = 1.47>
ST_82 : Operation 347 [8/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 347 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 79> <Delay = 1.47>
ST_83 : Operation 348 [7/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 348 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 80> <Delay = 1.47>
ST_84 : Operation 349 [6/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 349 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 81> <Delay = 1.47>
ST_85 : Operation 350 [5/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 350 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 82> <Delay = 1.47>
ST_86 : Operation 351 [4/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 351 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 83> <Delay = 1.47>
ST_87 : Operation 352 [3/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 352 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 84> <Delay = 1.47>
ST_88 : Operation 353 [2/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 353 'sdiv' 'sdiv_ln1349_1' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 85> <Delay = 1.47>
ST_89 : Operation 354 [1/36] (1.47ns)   --->   "%sdiv_ln1349_1 = sdiv i32 1073741824, i32 %sext_ln1349_1"   --->   Operation 354 'sdiv' 'sdiv_ln1349_1' <Predicate = (!icmp_ln1700_1)> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 355 [1/1] (0.00ns)   --->   "%inv_val_V_2 = trunc i26 %sdiv_ln1349_1"   --->   Operation 355 'trunc' 'inv_val_V_2' <Predicate = (!icmp_ln1700_1)> <Delay = 0.00>
ST_89 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln367 = br void %if.end124" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:367]   --->   Operation 356 'br' 'br_ln367' <Predicate = (!icmp_ln1700_1)> <Delay = 0.00>
ST_89 : Operation 357 [1/1] (0.00ns)   --->   "%inv_val_V_3 = phi i26 %inv_val_V_2, void %_ZNK13ap_fixed_baseILi26ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi18ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit448, i26 0, void %if.end"   --->   Operation 357 'phi' 'inv_val_V_3' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 358 [1/1] (0.00ns)   --->   "%p_load79 = load i18 %empty_292"   --->   Operation 358 'load' 'p_load79' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 359 [1/1] (0.00ns)   --->   "%p_load76 = load i18 %empty_293"   --->   Operation 359 'load' 'p_load76' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 360 [1/1] (1.08ns)   --->   "%icmp_ln1700_2 = icmp_eq  i18 %p_load79, i18 %p_load76"   --->   Operation 360 'icmp' 'icmp_ln1700_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln368 = br i1 %icmp_ln1700_2, void %_ZNK13ap_fixed_baseILi26ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi18ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, void %Row_Loop1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:368]   --->   Operation 361 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln1349_2 = sext i18 %sub_ln859_2"   --->   Operation 362 'sext' 'sext_ln1349_2' <Predicate = (!icmp_ln1700_2)> <Delay = 0.00>
ST_89 : Operation 363 [36/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 363 'sdiv' 'sdiv_ln1349_2' <Predicate = (!icmp_ln1700_2)> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 86> <Delay = 1.47>
ST_90 : Operation 364 [35/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 364 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 87> <Delay = 1.47>
ST_91 : Operation 365 [34/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 365 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 88> <Delay = 1.47>
ST_92 : Operation 366 [33/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 366 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 89> <Delay = 1.47>
ST_93 : Operation 367 [32/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 367 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 90> <Delay = 1.47>
ST_94 : Operation 368 [31/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 368 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 91> <Delay = 1.47>
ST_95 : Operation 369 [30/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 369 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 92> <Delay = 1.47>
ST_96 : Operation 370 [29/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 370 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 93> <Delay = 1.47>
ST_97 : Operation 371 [28/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 371 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 94> <Delay = 1.47>
ST_98 : Operation 372 [27/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 372 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 95> <Delay = 1.47>
ST_99 : Operation 373 [26/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 373 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 96> <Delay = 1.47>
ST_100 : Operation 374 [25/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 374 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 97> <Delay = 1.47>
ST_101 : Operation 375 [24/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 375 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 98> <Delay = 1.47>
ST_102 : Operation 376 [23/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 376 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 99> <Delay = 1.47>
ST_103 : Operation 377 [22/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 377 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 100> <Delay = 1.47>
ST_104 : Operation 378 [21/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 378 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 101> <Delay = 1.47>
ST_105 : Operation 379 [20/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 379 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 102> <Delay = 1.47>
ST_106 : Operation 380 [19/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 380 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 103> <Delay = 1.47>
ST_107 : Operation 381 [18/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 381 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 104> <Delay = 1.47>
ST_108 : Operation 382 [17/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 382 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 105> <Delay = 1.47>
ST_109 : Operation 383 [16/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 383 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 106> <Delay = 1.47>
ST_110 : Operation 384 [15/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 384 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 107> <Delay = 1.47>
ST_111 : Operation 385 [14/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 385 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 108> <Delay = 1.47>
ST_112 : Operation 386 [13/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 386 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 109> <Delay = 1.47>
ST_113 : Operation 387 [12/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 387 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 110> <Delay = 1.47>
ST_114 : Operation 388 [11/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 388 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 111> <Delay = 1.47>
ST_115 : Operation 389 [10/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 389 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 112> <Delay = 1.47>
ST_116 : Operation 390 [9/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 390 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 113> <Delay = 1.47>
ST_117 : Operation 391 [8/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 391 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 114> <Delay = 1.47>
ST_118 : Operation 392 [7/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 392 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 115> <Delay = 1.47>
ST_119 : Operation 393 [6/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 393 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 116> <Delay = 1.47>
ST_120 : Operation 394 [5/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 394 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 117> <Delay = 1.47>
ST_121 : Operation 395 [4/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 395 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 118> <Delay = 1.47>
ST_122 : Operation 396 [3/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 396 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 119> <Delay = 1.47>
ST_123 : Operation 397 [2/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 397 'sdiv' 'sdiv_ln1349_2' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 120> <Delay = 1.47>
ST_124 : Operation 398 [1/36] (1.47ns)   --->   "%sdiv_ln1349_2 = sdiv i32 1073741824, i32 %sext_ln1349_2"   --->   Operation 398 'sdiv' 'sdiv_ln1349_2' <Predicate = (!icmp_ln1700_2)> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 26> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 399 [1/1] (0.00ns)   --->   "%inv_val_V_4 = trunc i26 %sdiv_ln1349_2"   --->   Operation 399 'trunc' 'inv_val_V_4' <Predicate = (!icmp_ln1700_2)> <Delay = 0.00>
ST_124 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln368 = br void %Row_Loop1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:368]   --->   Operation 400 'br' 'br_ln368' <Predicate = (!icmp_ln1700_2)> <Delay = 0.00>
ST_124 : Operation 401 [1/1] (0.00ns)   --->   "%inv_val_V_5 = phi i26 %inv_val_V_4, void %_ZNK13ap_fixed_baseILi26ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi18ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, i26 0, void %if.end124"   --->   Operation 401 'phi' 'inv_val_V_5' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 402 [1/1] (0.00ns)   --->   "%row_V = alloca i32 1"   --->   Operation 402 'alloca' 'row_V' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 403 [1/1] (0.42ns)   --->   "%store_ln371 = store i11 0, i11 %row_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:371]   --->   Operation 403 'store' 'store_ln371' <Predicate = true> <Delay = 0.42>
ST_124 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln371 = br void %Col_Loop1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:371]   --->   Operation 404 'br' 'br_ln371' <Predicate = true> <Delay = 0.00>

State 125 <SV = 121> <Delay = 2.31>
ST_125 : Operation 405 [1/1] (0.00ns)   --->   "%row_V_3 = load i11 %row_V"   --->   Operation 405 'load' 'row_V_3' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 406 [1/1] (0.94ns)   --->   "%icmp_ln371 = icmp_eq  i11 %row_V_3, i11 %p_read67" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:371]   --->   Operation 406 'icmp' 'icmp_ln371' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 407 [1/1] (0.79ns)   --->   "%row_V_4 = add i11 %row_V_3, i11 1"   --->   Operation 407 'add' 'row_V_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln371 = br i1 %icmp_ln371, void %Col_Loop1.split, void %for.end195.loopexit" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:371]   --->   Operation 408 'br' 'br_ln371' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 409 [1/1] (0.00ns)   --->   "%p_load87 = load i18 %empty_289"   --->   Operation 409 'load' 'p_load87' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_125 : Operation 410 [1/1] (0.00ns)   --->   "%p_load80 = load i18 %empty_291"   --->   Operation 410 'load' 'p_load80' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_125 : Operation 411 [1/1] (0.00ns)   --->   "%p_load = load i18 %empty_293"   --->   Operation 411 'load' 'p_load' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_125 : Operation 412 [1/1] (0.00ns)   --->   "%empty_295 = wait i32 @_ssdm_op_Wait"   --->   Operation 412 'wait' 'empty_295' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_125 : Operation 413 [2/2] (1.37ns)   --->   "%call_ln859 = call void @AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1, i11 %p_read_32, i30 %impop_data1, i18 %p_load87, i26 %inv_val_V_1, i18 %p_load80, i26 %inv_val_V_3, i18 %p_load, i26 %inv_val_V_5, i30 %ltm_in_data242"   --->   Operation 413 'call' 'call_ln859' <Predicate = (!icmp_ln371)> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_125 : Operation 414 [1/1] (0.42ns)   --->   "%store_ln371 = store i11 %row_V_4, i11 %row_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:371]   --->   Operation 414 'store' 'store_ln371' <Predicate = (!icmp_ln371)> <Delay = 0.42>
ST_125 : Operation 415 [1/1] (0.00ns)   --->   "%ret_ln409 = ret" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:409]   --->   Operation 415 'ret' 'ret_ln409' <Predicate = (icmp_ln371)> <Delay = 0.00>

State 126 <SV = 122> <Delay = 0.00>
ST_126 : Operation 416 [1/1] (0.00ns)   --->   "%speclooptripcount_ln373 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:373]   --->   Operation 416 'speclooptripcount' 'speclooptripcount_ln373' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 417 [1/1] (0.00ns)   --->   "%specloopname_ln362 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:362]   --->   Operation 417 'specloopname' 'specloopname_ln362' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 418 [1/2] (0.00ns)   --->   "%call_ln859 = call void @AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1, i11 %p_read_32, i30 %impop_data1, i18 %p_load87, i26 %inv_val_V_1, i18 %p_load80, i26 %inv_val_V_3, i18 %p_load, i26 %inv_val_V_5, i30 %ltm_in_data242"   --->   Operation 418 'call' 'call_ln859' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_126 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln371 = br void %Col_Loop1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:371]   --->   Operation 419 'br' 'br_ln371' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 2.31ns
The critical path consists of the following:
	wire read operation ('p_read_294') on port 'p' [16]  (0 ns)
	'fpext' operation ('d') [36]  (2.31 ns)

 <State 2>: 2.31ns
The critical path consists of the following:
	'fpext' operation ('d') [36]  (2.31 ns)

 <State 3>: 2.16ns
The critical path consists of the following:
	'sub' operation ('F2') [48]  (0.809 ns)
	'icmp' operation ('icmp_ln616') [49]  (0.976 ns)
	'select' operation ('sh_amt') [52]  (0.375 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln638') [64]  (0.976 ns)
	'select' operation ('select_ln638') [67]  (0 ns)
	'select' operation ('select_ln617') [70]  (1.22 ns)

 <State 5>: 1.87ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln621') [58]  (0 ns)
	'select' operation ('select_ln620') [63]  (0 ns)
	'select' operation ('select_ln616') [74]  (1.51 ns)
	'select' operation ('s2.V') [75]  (0.36 ns)

 <State 6>: 0.894ns
The critical path consists of the following:
	'sub' operation ('ret.V') [99]  (0.894 ns)

 <State 7>: 2.19ns
The critical path consists of the following:
	'mul' operation ('r.V') [102]  (2.19 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	'mul' operation ('r.V') [102]  (2.19 ns)

 <State 9>: 2.19ns
The critical path consists of the following:
	'mul' operation ('r.V') [102]  (2.19 ns)

 <State 10>: 2.19ns
The critical path consists of the following:
	'mul' operation ('r.V') [102]  (2.19 ns)

 <State 11>: 2.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln1349_2') [104]  (2.17 ns)

 <State 12>: 2.34ns
The critical path consists of the following:
	'mul' operation ('mul_ln1349') [80]  (2.34 ns)

 <State 13>: 2.34ns
The critical path consists of the following:
	'mul' operation ('mul_ln1349') [80]  (2.34 ns)

 <State 14>: 2.24ns
The critical path consists of the following:
	'sub' operation ('sub_ln1349') [81]  (1.22 ns)
	'select' operation ('select_ln1349') [87]  (0 ns)
	'sub' operation ('sub_ln1349_1') [88]  (1.02 ns)

 <State 15>: 2.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln1349_2') [104]  (2.17 ns)

 <State 16>: 2.35ns
The critical path consists of the following:
	'load' operation ('p_load91') on local variable 'empty' [131]  (0 ns)
	'sub' operation ('sub_ln859') [137]  (0.873 ns)
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 17>: 1.56ns
The critical path consists of the following:
	'call' operation ('call_ln1048') to 'AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3' [126]  (1.56 ns)

 <State 18>: 0.427ns
The critical path consists of the following:
	'call' operation ('call_ln1319') to 'AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4' [127]  (0.427 ns)

 <State 19>: 1.56ns
The critical path consists of the following:
	'call' operation ('call_ln1319') to 'AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4' [127]  (1.56 ns)

 <State 20>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 21>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 22>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 23>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 24>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 25>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 26>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 27>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 28>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 29>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 30>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 31>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 32>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 33>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 34>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 35>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 36>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 37>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 38>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 39>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 40>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 41>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 42>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 43>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 44>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 45>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 46>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 47>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 48>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 49>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 50>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 51>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 52>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 53>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)

 <State 54>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [144]  (1.48 ns)
	'phi' operation ('inv_val.V') with incoming values : ('inv_val.V') [148]  (0 ns)

 <State 55>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 56>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 57>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 58>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 59>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 60>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 61>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 62>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 63>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 64>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 65>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 66>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 67>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 68>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 69>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 70>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 71>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 72>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 73>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 74>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 75>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 76>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 77>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 78>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 79>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 80>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 81>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 82>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 83>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 84>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 85>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 86>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 87>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 88>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)

 <State 89>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_1') [155]  (1.48 ns)
	'phi' operation ('inv_val.V') with incoming values : ('inv_val.V') [159]  (0 ns)

 <State 90>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 91>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 92>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 93>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 94>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 95>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 96>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 97>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 98>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 99>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 100>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 101>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 102>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 103>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 104>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 105>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 106>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 107>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 108>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 109>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 110>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 111>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 112>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 113>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 114>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 115>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 116>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 117>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 118>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 119>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 120>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 121>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 122>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 123>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)

 <State 124>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349_2') [166]  (1.48 ns)
	'phi' operation ('inv_val.V') with incoming values : ('inv_val.V') [170]  (0 ns)

 <State 125>: 2.31ns
The critical path consists of the following:
	'load' operation ('p_load87') on local variable 'empty_289' [180]  (0 ns)
	'call' operation ('call_ln859') to 'AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1' [186]  (1.37 ns)
	blocking operation 0.944 ns on control path)

 <State 126>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
