Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 12a8acb40d4246b6888f244c4260529f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AND_Gate_Testbench_behav xil_defaultlib.AND_Gate_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AND_Gate
Compiling module xil_defaultlib.AND_Gate_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot AND_Gate_Testbench_behav
