{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap.v@193:227@HdlStmProcess", "  end else begin\n    up_rack <= up_rreq;\n  end\nend\n\nalways @(posedge s_axi_aclk) begin\n  if (up_rreq == 1'b1) begin\n    case (up_raddr)\n    9'h000: up_rdata <= PCORE_VERSION;\n    9'h001: up_rdata <= ID;\n    9'h002: up_rdata <= up_scratch;\n    9'h003: up_rdata <= 32'h444d4143; // \"DMAC\"\n    9'h004: up_rdata <= {8'b0,\n                         4'b0,BYTES_PER_BURST_WIDTH[3:0],\n                         2'b0,DMA_TYPE_SRC[1:0],BYTES_PER_BEAT_WIDTH_SRC[3:0],\n                         2'b0,DMA_TYPE_DEST[1:0],BYTES_PER_BEAT_WIDTH_DEST[3:0]};\n    9'h005: up_rdata <= {31'd0, CACHE_COHERENT_DEST};\n    9'h020: up_rdata <= up_irq_mask;\n    9'h021: up_rdata <= up_irq_pending;\n    9'h022: up_rdata <= up_irq_source;\n    9'h100: up_rdata <= {ctrl_pause, ctrl_enable};\n    9'h10d: up_rdata <= DISABLE_DEBUG_REGISTERS ? 32'h00 : dbg_dest_addr;\n    9'h10e: up_rdata <= DISABLE_DEBUG_REGISTERS ? 32'h00 : dbg_src_addr;\n    9'h10f: up_rdata <= DISABLE_DEBUG_REGISTERS ? 32'h00 : dbg_status;\n    9'h110: up_rdata <= DISABLE_DEBUG_REGISTERS ? 32'h00 : dbg_ids0;\n    9'h111: up_rdata <= DISABLE_DEBUG_REGISTERS ? 32'h00 : dbg_ids1;\n    default: up_rdata <= up_rdata_request;\n    endcase\n  end\nend\n\naxi_dmac_regmap_request #(\n  .DISABLE_DEBUG_REGISTERS(DISABLE_DEBUG_REGISTERS),\n  .BYTES_PER_BEAT_WIDTH_DEST(BYTES_PER_BEAT_WIDTH_DEST),\n  .BYTES_PER_BEAT_WIDTH_SRC(BYTES_PER_BEAT_WIDTH_SRC),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[198, "always @(posedge s_axi_aclk) begin\n"], [199, "  if (up_rreq == 1'b1) begin\n"], [200, "    case (up_raddr)\n"], [201, "    9'h000: up_rdata <= PCORE_VERSION;\n"], [202, "    9'h001: up_rdata <= ID;\n"], [203, "    9'h002: up_rdata <= up_scratch;\n"], [204, "    9'h003: up_rdata <= 32'h444d4143; // \"DMAC\"\n"], [205, "    9'h004: up_rdata <= {8'b0,\n"], [206, "                         4'b0,BYTES_PER_BURST_WIDTH[3:0],\n"], [207, "                         2'b0,DMA_TYPE_SRC[1:0],BYTES_PER_BEAT_WIDTH_SRC[3:0],\n"], [208, "                         2'b0,DMA_TYPE_DEST[1:0],BYTES_PER_BEAT_WIDTH_DEST[3:0]};\n"], [209, "    9'h005: up_rdata <= {31'd0, CACHE_COHERENT_DEST};\n"], [210, "    9'h020: up_rdata <= up_irq_mask;\n"], [211, "    9'h021: up_rdata <= up_irq_pending;\n"], [212, "    9'h022: up_rdata <= up_irq_source;\n"], [213, "    9'h100: up_rdata <= {ctrl_pause, ctrl_enable};\n"], [214, "    9'h10d: up_rdata <= DISABLE_DEBUG_REGISTERS ? 32'h00 : dbg_dest_addr;\n"], [215, "    9'h10e: up_rdata <= DISABLE_DEBUG_REGISTERS ? 32'h00 : dbg_src_addr;\n"], [216, "    9'h10f: up_rdata <= DISABLE_DEBUG_REGISTERS ? 32'h00 : dbg_status;\n"], [217, "    9'h110: up_rdata <= DISABLE_DEBUG_REGISTERS ? 32'h00 : dbg_ids0;\n"], [218, "    9'h111: up_rdata <= DISABLE_DEBUG_REGISTERS ? 32'h00 : dbg_ids1;\n"], [219, "    default: up_rdata <= up_rdata_request;\n"], [220, "    endcase\n"], [222, "end\n"]], "Add": [[220, "  always @(posedge s_axi_aclk) begin\n"], [220, "    if (up_rreq == 1'b1) begin\n"], [220, "      case (up_raddr)\n"], [220, "      9'h000: up_rdata <= PCORE_VERSION;\n"], [220, "      9'h001: up_rdata <= ID;\n"], [220, "      9'h002: up_rdata <= up_scratch;\n"], [220, "      9'h003: up_rdata <= 32'h444d4143; // \"DMAC\"\n"], [220, "      9'h004: up_rdata <= {8'b0,\n"], [220, "                           4'b0,BYTES_PER_BURST_WIDTH[3:0],\n"], [220, "                           2'b0,DMA_TYPE_SRC[1:0],BYTES_PER_BEAT_WIDTH_SRC[3:0],\n"], [220, "                           2'b0,DMA_TYPE_DEST[1:0],BYTES_PER_BEAT_WIDTH_DEST[3:0]};\n"], [220, "      9'h005: up_rdata <= {31'd0, CACHE_COHERENT_DEST};\n"], [220, "      9'h020: up_rdata <= up_irq_mask;\n"], [220, "      9'h021: up_rdata <= up_irq_pending;\n"], [220, "      9'h022: up_rdata <= up_irq_source;\n"], [220, "      9'h100: up_rdata <= {ctrl_pause, ctrl_enable};\n"], [220, "      9'h10d: up_rdata <= DISABLE_DEBUG_REGISTERS ? 32'h00 : dbg_dest_addr;\n"], [220, "      9'h10e: up_rdata <= DISABLE_DEBUG_REGISTERS ? 32'h00 : dbg_src_addr;\n"], [220, "      9'h10f: up_rdata <= DISABLE_DEBUG_REGISTERS ? 32'h00 : dbg_status;\n"], [220, "      9'h110: up_rdata <= DISABLE_DEBUG_REGISTERS ? 32'h00 : dbg_ids0;\n"], [220, "      9'h111: up_rdata <= DISABLE_DEBUG_REGISTERS ? 32'h00 : dbg_ids1;\n"], [220, "      default: up_rdata <= up_rdata_request;\n"], [220, "      endcase\n"], [220, "    end\n"]]}}