

================================================================
== Vitis HLS Report for 'aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1'
================================================================
* Date:           Wed May  8 02:27:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.808 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  59.994 ns|  59.994 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_283_1  |       16|       16|         1|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       25|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       27|     -|
|Register             |        -|      -|        7|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        7|       52|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln283_fu_94_p2   |         +|   0|  0|  12|           5|           1|
    |icmp_ln283_fu_88_p2  |      icmp|   0|  0|  13|           5|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  25|          10|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_w_1  |   9|          2|    5|         10|
    |w_fu_40               |   9|          2|    5|         10|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   11|         22|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |w_fu_40      |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+-------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1|  return value|
|values_1_address1  |  out|    4|   ap_memory|                                                     values_1|         array|
|values_1_ce1       |  out|    1|   ap_memory|                                                     values_1|         array|
|values_1_we1       |  out|    1|   ap_memory|                                                     values_1|         array|
|values_1_d1        |  out|   64|   ap_memory|                                                     values_1|         array|
|values_address1    |  out|    4|   ap_memory|                                                       values|         array|
|values_ce1         |  out|    1|   ap_memory|                                                       values|         array|
|values_we1         |  out|    1|   ap_memory|                                                       values|         array|
|values_d1          |  out|   64|   ap_memory|                                                       values|         array|
+-------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

