
# DIGITALL VLSI SOC DESIGN AND PLANNING
## Sky130 Day 1 - Inception of open-source EDA, OpenLANE and Sky130 PDK
### SKY130_D1_SK1 - How to talk to computers
### SKY130_D1_SK2 - SoC design and OpenLANE
### SKY130_D1_SK3 - Get familiar to open-source EDA tools

## Sky130 Day 2 - Good floorplan vs bad floorplan and introduction to library cells
### SKY130_D2_SK1 - Chip Floor planning considerations
### SKY130_D2_SK2 - Library Binding and Placement
### SKY130_D2_SK3 - Cell design and characterization flows
### SKY130_D2_SK4 - General timing characterization parameters


## Sky130 Day 3 - Design library cell using Magic Layout and ngspice characterization
### SKY130_D3_SK1 - Labs for CMOS inverter ngspice simulations
### SKY130_D3_SK2 - Inception of Layout ÃÂ CMOS fabrication process
### SKY130_D3_SK3 - Sky130 Tech File Labs


## Sky130 Day 4 - Pre-layout timing analysis and importance of good clock tree
### SKY130_D4_SK1 - Timing modelling using delay tables
### SKY130_D4_SK2 - Timing analysis with ideal clocks using openSTA
### SKY130_D4_SK3 - Clock tree synthesis TritonCTS and signal integrity
### SKY130_D4_SK4 - Timing analysis with real clocks using openSTA

### Sky130 Day 5 - Final steps for RTL2GDS using tritonRoute and openSTA
### SKY130_D5_SK1 - Routing and design rule check (DRC)
### SKY130_D5_SK2 - Power Distribution Network and routing
### SKY130_D5_SK3 - TritonRoute Features
